

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Fri Dec 27 22:25:40 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.678|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15149|  15149|  15149|  15149|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  15148|  15148|       541|          -|          -|    28|    no    |
        | + Loop 1.1  |    539|    539|        77|          -|          -|     7|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 79
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 80 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 81 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %.preheader5.preheader.critedge ], [ %out_h, %.preheader5.loopexit ]"   --->   Operation 82 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.36ns)   --->   "%icmp_ln20 = icmp eq i5 %out_h_0, -4" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 83 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 84 'speclooptripcount' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1"   --->   Operation 85 'add' 'out_h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %1, label %.preheader.preheader" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)"   --->   Operation 87 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl28_cast = zext i10 %p_shl to i11"   --->   Operation 88 'zext' 'p_shl28_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %out_h_0, i1 false)"   --->   Operation 89 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl29_cast = zext i6 %p_shl1 to i11"   --->   Operation 90 'zext' 'p_shl29_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.73ns)   --->   "%tmp5_0_0_0 = sub i11 %p_shl28_cast, %p_shl29_cast"   --->   Operation 91 'sub' 'tmp5_0_0_0' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp5_0_0_0_cast81_ca = sext i11 %tmp5_0_0_0 to i13"   --->   Operation 92 'sext' 'tmp5_0_0_0_cast81_ca' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)"   --->   Operation 93 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl26_cast = zext i10 %p_shl2 to i11"   --->   Operation 94 'zext' 'p_shl26_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_shl3 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %out_h, i1 false)"   --->   Operation 95 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl27_cast = zext i6 %p_shl3 to i11"   --->   Operation 96 'zext' 'p_shl27_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.73ns)   --->   "%tmp5_0_1_0 = sub i11 %p_shl26_cast, %p_shl27_cast"   --->   Operation 97 'sub' 'tmp5_0_1_0' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp5_0_1_0_cast78_ca = sext i11 %tmp5_0_1_0 to i13"   --->   Operation 98 'sext' 'tmp5_0_1_0_cast78_ca' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.78ns)   --->   "%tmp_0_2_0 = add i5 %out_h_0, 2"   --->   Operation 99 'add' 'tmp_0_2_0' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_0_2_0, i5 0)"   --->   Operation 100 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl5 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_0_2_0, i1 false)"   --->   Operation 101 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl25_cast = zext i6 %p_shl5 to i10"   --->   Operation 102 'zext' 'p_shl25_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.73ns)   --->   "%tmp5_0_2_0 = sub i10 %p_shl4, %p_shl25_cast"   --->   Operation 103 'sub' 'tmp5_0_2_0' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl6 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)"   --->   Operation 104 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl23_cast = zext i7 %p_shl6 to i11"   --->   Operation 105 'zext' 'p_shl23_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.73ns)   --->   "%tmp7_0 = sub i11 %p_shl28_cast, %p_shl23_cast"   --->   Operation 106 'sub' 'tmp7_0' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i11 %tmp7_0 to i13" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 107 'sext' 'sext_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.76ns)   --->   "br label %.preheader.0" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 108 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 109 'speclooptripcount' 'empty_115' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 110 'ret' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.01>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%out_w_0_0 = phi i5 [ %add_ln21, %0 ], [ 0, %.preheader.preheader ]" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 111 'phi' 'out_w_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.36ns)   --->   "%icmp_ln21 = icmp eq i5 %out_w_0_0, -4" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 112 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 113 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %.preheader5.loopexit, label %.preheader.1" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %out_w_0_0 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 115 'zext' 'zext_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.63ns)   --->   "%add_ln28 = add i13 %tmp5_0_0_0_cast81_ca, %zext_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 116 'add' 'add_ln28' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i13 %add_ln28 to i18" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 117 'sext' 'sext_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln28_149 = zext i18 %sext_ln28 to i38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 118 'zext' 'zext_ln28_149' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_95 = mul i38 %zext_ln28_149, 298262" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 119 'mul' 'mul_ln28_95' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_538 = call i10 @_ssdm_op_PartSelect.i10.i38.i32.i32(i38 %mul_ln28_95, i32 28, i32 37)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 120 'partselect' 'tmp_538' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 121 [17/17] (3.56ns)   --->   "%urem_ln28 = urem i13 %add_ln28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 121 'urem' 'urem_ln28' <Predicate = (!icmp_ln21)> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln28 = or i5 %out_w_0_0, 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 122 'or' 'or_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln28_54 = zext i5 %or_ln28 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 123 'zext' 'zext_ln28_54' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.63ns)   --->   "%add_ln28_1 = add i13 %zext_ln28_54, %tmp5_0_0_0_cast81_ca" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 124 'add' 'add_ln28_1' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [17/17] (3.56ns)   --->   "%urem_ln28_1 = urem i13 %add_ln28_1, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 125 'urem' 'urem_ln28_1' <Predicate = (!icmp_ln21)> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 126 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.91>
ST_4 : Operation 127 [16/17] (3.56ns)   --->   "%urem_ln28 = urem i13 %add_ln28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 127 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [16/17] (3.56ns)   --->   "%urem_ln28_1 = urem i13 %add_ln28_1, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 128 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln28_1 = or i5 %out_w_0_0, 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 129 'or' 'or_ln28_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln28_58 = zext i5 %or_ln28_1 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 130 'zext' 'zext_ln28_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (1.63ns)   --->   "%add_ln28_2 = add i13 %zext_ln28_58, %tmp5_0_0_0_cast81_ca" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 131 'add' 'add_ln28_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [17/17] (3.56ns)   --->   "%urem_ln28_2 = urem i13 %add_ln28_2, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 132 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (1.63ns)   --->   "%add_ln28_3 = add i13 %tmp5_0_1_0_cast78_ca, %zext_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 133 'add' 'add_ln28_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln28_118 = sext i13 %add_ln28_3 to i19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 134 'sext' 'sext_ln28_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln28_152 = zext i19 %sext_ln28_118 to i40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 135 'zext' 'zext_ln28_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (6.28ns)   --->   "%mul_ln28_98 = mul i40 %zext_ln28_152, 596524" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 136 'mul' 'mul_ln28_98' <Predicate = true> <Delay = 6.28> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_542 = call i11 @_ssdm_op_PartSelect.i11.i40.i32.i32(i40 %mul_ln28_98, i32 29, i32 39)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 137 'partselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [17/17] (3.56ns)   --->   "%urem_ln28_3 = urem i13 %add_ln28_3, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 138 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.19>
ST_5 : Operation 139 [15/17] (3.56ns)   --->   "%urem_ln28 = urem i13 %add_ln28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 139 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [15/17] (3.56ns)   --->   "%urem_ln28_1 = urem i13 %add_ln28_1, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 140 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [16/17] (3.56ns)   --->   "%urem_ln28_2 = urem i13 %add_ln28_2, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 141 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [16/17] (3.56ns)   --->   "%urem_ln28_3 = urem i13 %add_ln28_3, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 142 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (1.63ns)   --->   "%add_ln28_4 = add i13 %zext_ln28_54, %tmp5_0_1_0_cast78_ca" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 143 'add' 'add_ln28_4' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [17/17] (3.56ns)   --->   "%urem_ln28_4 = urem i13 %add_ln28_4, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 144 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (1.63ns)   --->   "%add_ln28_5 = add i13 %zext_ln28_58, %tmp5_0_1_0_cast78_ca" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 145 'add' 'add_ln28_5' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [17/17] (3.56ns)   --->   "%urem_ln28_5 = urem i13 %add_ln28_5, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 146 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.01>
ST_6 : Operation 147 [14/17] (3.56ns)   --->   "%urem_ln28 = urem i13 %add_ln28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 147 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [14/17] (3.56ns)   --->   "%urem_ln28_1 = urem i13 %add_ln28_1, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 148 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [15/17] (3.56ns)   --->   "%urem_ln28_2 = urem i13 %add_ln28_2, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 149 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [15/17] (3.56ns)   --->   "%urem_ln28_3 = urem i13 %add_ln28_3, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 150 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [16/17] (3.56ns)   --->   "%urem_ln28_4 = urem i13 %add_ln28_4, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 151 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [16/17] (3.56ns)   --->   "%urem_ln28_5 = urem i13 %add_ln28_5, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 152 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (1.63ns)   --->   "%add_ln36 = add i13 %sext_ln21, %zext_ln28" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 153 'add' 'add_ln36' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i13 %add_ln36 to i18" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 154 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln36_14 = zext i18 %sext_ln36 to i38" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 155 'zext' 'zext_ln36_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln36 = mul i38 %zext_ln36_14, 298262" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 156 'mul' 'mul_ln36' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_549 = call i10 @_ssdm_op_PartSelect.i10.i38.i32.i32(i38 %mul_ln36, i32 28, i32 37)" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 157 'partselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [17/17] (3.56ns)   --->   "%urem_ln36 = urem i13 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 158 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.56>
ST_7 : Operation 159 [13/17] (3.56ns)   --->   "%urem_ln28 = urem i13 %add_ln28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 159 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [13/17] (3.56ns)   --->   "%urem_ln28_1 = urem i13 %add_ln28_1, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 160 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [14/17] (3.56ns)   --->   "%urem_ln28_2 = urem i13 %add_ln28_2, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 161 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [14/17] (3.56ns)   --->   "%urem_ln28_3 = urem i13 %add_ln28_3, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 162 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [15/17] (3.56ns)   --->   "%urem_ln28_4 = urem i13 %add_ln28_4, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 163 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [15/17] (3.56ns)   --->   "%urem_ln28_5 = urem i13 %add_ln28_5, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 164 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [16/17] (3.56ns)   --->   "%urem_ln36 = urem i13 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 165 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.56>
ST_8 : Operation 166 [12/17] (3.56ns)   --->   "%urem_ln28 = urem i13 %add_ln28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 166 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [12/17] (3.56ns)   --->   "%urem_ln28_1 = urem i13 %add_ln28_1, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 167 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [13/17] (3.56ns)   --->   "%urem_ln28_2 = urem i13 %add_ln28_2, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 168 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [13/17] (3.56ns)   --->   "%urem_ln28_3 = urem i13 %add_ln28_3, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 169 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [14/17] (3.56ns)   --->   "%urem_ln28_4 = urem i13 %add_ln28_4, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 170 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [14/17] (3.56ns)   --->   "%urem_ln28_5 = urem i13 %add_ln28_5, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 171 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [15/17] (3.56ns)   --->   "%urem_ln36 = urem i13 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 172 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.56>
ST_9 : Operation 173 [11/17] (3.56ns)   --->   "%urem_ln28 = urem i13 %add_ln28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 173 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [11/17] (3.56ns)   --->   "%urem_ln28_1 = urem i13 %add_ln28_1, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 174 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [12/17] (3.56ns)   --->   "%urem_ln28_2 = urem i13 %add_ln28_2, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 175 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [12/17] (3.56ns)   --->   "%urem_ln28_3 = urem i13 %add_ln28_3, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 176 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [13/17] (3.56ns)   --->   "%urem_ln28_4 = urem i13 %add_ln28_4, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 177 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [13/17] (3.56ns)   --->   "%urem_ln28_5 = urem i13 %add_ln28_5, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 178 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [14/17] (3.56ns)   --->   "%urem_ln36 = urem i13 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 179 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.56>
ST_10 : Operation 180 [10/17] (3.56ns)   --->   "%urem_ln28 = urem i13 %add_ln28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 180 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [10/17] (3.56ns)   --->   "%urem_ln28_1 = urem i13 %add_ln28_1, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 181 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [11/17] (3.56ns)   --->   "%urem_ln28_2 = urem i13 %add_ln28_2, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 182 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [11/17] (3.56ns)   --->   "%urem_ln28_3 = urem i13 %add_ln28_3, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 183 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [12/17] (3.56ns)   --->   "%urem_ln28_4 = urem i13 %add_ln28_4, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 184 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [12/17] (3.56ns)   --->   "%urem_ln28_5 = urem i13 %add_ln28_5, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 185 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [13/17] (3.56ns)   --->   "%urem_ln36 = urem i13 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 186 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.56>
ST_11 : Operation 187 [9/17] (3.56ns)   --->   "%urem_ln28 = urem i13 %add_ln28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 187 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 188 [9/17] (3.56ns)   --->   "%urem_ln28_1 = urem i13 %add_ln28_1, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 188 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [10/17] (3.56ns)   --->   "%urem_ln28_2 = urem i13 %add_ln28_2, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 189 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [10/17] (3.56ns)   --->   "%urem_ln28_3 = urem i13 %add_ln28_3, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 190 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [11/17] (3.56ns)   --->   "%urem_ln28_4 = urem i13 %add_ln28_4, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 191 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 192 [11/17] (3.56ns)   --->   "%urem_ln28_5 = urem i13 %add_ln28_5, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 192 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [12/17] (3.56ns)   --->   "%urem_ln36 = urem i13 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 193 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.56>
ST_12 : Operation 194 [8/17] (3.56ns)   --->   "%urem_ln28 = urem i13 %add_ln28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 194 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [8/17] (3.56ns)   --->   "%urem_ln28_1 = urem i13 %add_ln28_1, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 195 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [9/17] (3.56ns)   --->   "%urem_ln28_2 = urem i13 %add_ln28_2, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 196 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [9/17] (3.56ns)   --->   "%urem_ln28_3 = urem i13 %add_ln28_3, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 197 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [10/17] (3.56ns)   --->   "%urem_ln28_4 = urem i13 %add_ln28_4, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 198 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [10/17] (3.56ns)   --->   "%urem_ln28_5 = urem i13 %add_ln28_5, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 199 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [11/17] (3.56ns)   --->   "%urem_ln36 = urem i13 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 200 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.56>
ST_13 : Operation 201 [7/17] (3.56ns)   --->   "%urem_ln28 = urem i13 %add_ln28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 201 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [7/17] (3.56ns)   --->   "%urem_ln28_1 = urem i13 %add_ln28_1, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 202 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [8/17] (3.56ns)   --->   "%urem_ln28_2 = urem i13 %add_ln28_2, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 203 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [8/17] (3.56ns)   --->   "%urem_ln28_3 = urem i13 %add_ln28_3, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 204 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [9/17] (3.56ns)   --->   "%urem_ln28_4 = urem i13 %add_ln28_4, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 205 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [9/17] (3.56ns)   --->   "%urem_ln28_5 = urem i13 %add_ln28_5, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 206 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [10/17] (3.56ns)   --->   "%urem_ln36 = urem i13 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 207 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.56>
ST_14 : Operation 208 [6/17] (3.56ns)   --->   "%urem_ln28 = urem i13 %add_ln28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 208 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 209 [6/17] (3.56ns)   --->   "%urem_ln28_1 = urem i13 %add_ln28_1, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 209 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 210 [7/17] (3.56ns)   --->   "%urem_ln28_2 = urem i13 %add_ln28_2, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 210 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 211 [7/17] (3.56ns)   --->   "%urem_ln28_3 = urem i13 %add_ln28_3, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 211 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 212 [8/17] (3.56ns)   --->   "%urem_ln28_4 = urem i13 %add_ln28_4, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 212 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 213 [8/17] (3.56ns)   --->   "%urem_ln28_5 = urem i13 %add_ln28_5, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 213 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 214 [9/17] (3.56ns)   --->   "%urem_ln36 = urem i13 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 214 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.56>
ST_15 : Operation 215 [5/17] (3.56ns)   --->   "%urem_ln28 = urem i13 %add_ln28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 215 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 216 [5/17] (3.56ns)   --->   "%urem_ln28_1 = urem i13 %add_ln28_1, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 216 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 217 [6/17] (3.56ns)   --->   "%urem_ln28_2 = urem i13 %add_ln28_2, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 217 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 218 [6/17] (3.56ns)   --->   "%urem_ln28_3 = urem i13 %add_ln28_3, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 218 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 219 [7/17] (3.56ns)   --->   "%urem_ln28_4 = urem i13 %add_ln28_4, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 219 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 220 [7/17] (3.56ns)   --->   "%urem_ln28_5 = urem i13 %add_ln28_5, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 220 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 221 [8/17] (3.56ns)   --->   "%urem_ln36 = urem i13 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 221 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.56>
ST_16 : Operation 222 [4/17] (3.56ns)   --->   "%urem_ln28 = urem i13 %add_ln28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 222 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 223 [4/17] (3.56ns)   --->   "%urem_ln28_1 = urem i13 %add_ln28_1, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 223 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 224 [5/17] (3.56ns)   --->   "%urem_ln28_2 = urem i13 %add_ln28_2, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 224 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 225 [5/17] (3.56ns)   --->   "%urem_ln28_3 = urem i13 %add_ln28_3, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 225 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 226 [6/17] (3.56ns)   --->   "%urem_ln28_4 = urem i13 %add_ln28_4, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 226 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 227 [6/17] (3.56ns)   --->   "%urem_ln28_5 = urem i13 %add_ln28_5, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 227 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 228 [7/17] (3.56ns)   --->   "%urem_ln36 = urem i13 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 228 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.44>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln28_31 = zext i5 %out_w_0_0 to i10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 229 'zext' 'zext_ln28_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [3/17] (3.56ns)   --->   "%urem_ln28 = urem i13 %add_ln28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 230 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 231 [3/17] (3.56ns)   --->   "%urem_ln28_1 = urem i13 %add_ln28_1, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 231 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 232 [4/17] (3.56ns)   --->   "%urem_ln28_2 = urem i13 %add_ln28_2, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 232 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 233 [4/17] (3.56ns)   --->   "%urem_ln28_3 = urem i13 %add_ln28_3, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 233 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 234 [5/17] (3.56ns)   --->   "%urem_ln28_4 = urem i13 %add_ln28_4, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 234 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 235 [5/17] (3.56ns)   --->   "%urem_ln28_5 = urem i13 %add_ln28_5, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 235 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 236 [1/1] (1.73ns)   --->   "%add_ln28_6 = add i10 %tmp5_0_2_0, %zext_ln28_31" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 236 'add' 'add_ln28_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 237 [1/1] (1.77ns)   --->   "%icmp_ln28 = icmp ult i10 %add_ln28_6, -124" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 237 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 238 [1/1] (1.73ns)   --->   "%add_ln28_144 = add i10 %add_ln28_6, 124" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 238 'add' 'add_ln28_144' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 239 [1/1] (0.68ns)   --->   "%select_ln28_1 = select i1 %icmp_ln28, i10 %add_ln28_6, i10 %add_ln28_144" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 239 'select' 'select_ln28_1' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i10 %select_ln28_1 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 240 'zext' 'zext_ln28_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%input_0_addr_239 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 241 'getelementptr' 'input_0_addr_239' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 242 [2/2] (3.25ns)   --->   "%input_0_load_239 = load i16* %input_0_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 242 'load' 'input_0_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%input_1_addr_239 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 243 'getelementptr' 'input_1_addr_239' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 244 [2/2] (3.25ns)   --->   "%input_1_load_239 = load i16* %input_1_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 244 'load' 'input_1_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%input_2_addr_239 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 245 'getelementptr' 'input_2_addr_239' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 246 [2/2] (3.25ns)   --->   "%input_2_load_239 = load i16* %input_2_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 246 'load' 'input_2_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%input_3_addr_239 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 247 'getelementptr' 'input_3_addr_239' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 248 [2/2] (3.25ns)   --->   "%input_3_load_239 = load i16* %input_3_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 248 'load' 'input_3_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%input_4_addr_239 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 249 'getelementptr' 'input_4_addr_239' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 250 [2/2] (3.25ns)   --->   "%input_4_load_239 = load i16* %input_4_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 250 'load' 'input_4_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%input_5_addr_239 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 251 'getelementptr' 'input_5_addr_239' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 252 [2/2] (3.25ns)   --->   "%input_5_load_239 = load i16* %input_5_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 252 'load' 'input_5_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%input_6_addr_239 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 253 'getelementptr' 'input_6_addr_239' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 254 [2/2] (3.25ns)   --->   "%input_6_load_239 = load i16* %input_6_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 254 'load' 'input_6_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "%input_7_addr_239 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 255 'getelementptr' 'input_7_addr_239' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 256 [2/2] (3.25ns)   --->   "%input_7_load_239 = load i16* %input_7_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 256 'load' 'input_7_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%input_8_addr_239 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 257 'getelementptr' 'input_8_addr_239' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 258 [2/2] (3.25ns)   --->   "%input_8_load_239 = load i16* %input_8_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 258 'load' 'input_8_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%input_9_addr_239 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 259 'getelementptr' 'input_9_addr_239' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 260 [2/2] (3.25ns)   --->   "%input_9_load_239 = load i16* %input_9_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 260 'load' 'input_9_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%input_10_addr_239 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 261 'getelementptr' 'input_10_addr_239' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 262 [2/2] (3.25ns)   --->   "%input_10_load_239 = load i16* %input_10_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 262 'load' 'input_10_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%input_11_addr_239 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 263 'getelementptr' 'input_11_addr_239' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 264 [2/2] (3.25ns)   --->   "%input_11_load_239 = load i16* %input_11_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 264 'load' 'input_11_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_17 : Operation 265 [1/1] (0.00ns)   --->   "%input_12_addr_239 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 265 'getelementptr' 'input_12_addr_239' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 266 [2/2] (3.25ns)   --->   "%input_12_load_239 = load i16* %input_12_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 266 'load' 'input_12_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_17 : Operation 267 [1/1] (0.00ns)   --->   "%input_13_addr_239 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 267 'getelementptr' 'input_13_addr_239' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 268 [2/2] (3.25ns)   --->   "%input_13_load_239 = load i16* %input_13_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 268 'load' 'input_13_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%input_14_addr_239 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 269 'getelementptr' 'input_14_addr_239' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 270 [2/2] (3.25ns)   --->   "%input_14_load_239 = load i16* %input_14_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 270 'load' 'input_14_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%input_15_addr_239 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 271 'getelementptr' 'input_15_addr_239' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 272 [2/2] (3.25ns)   --->   "%input_15_load_239 = load i16* %input_15_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 272 'load' 'input_15_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_17 : Operation 273 [6/17] (3.56ns)   --->   "%urem_ln36 = urem i13 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 273 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 11.6>
ST_18 : Operation 274 [2/17] (3.56ns)   --->   "%urem_ln28 = urem i13 %add_ln28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 274 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln28_53 = zext i5 %or_ln28 to i10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 275 'zext' 'zext_ln28_53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 276 [2/17] (3.56ns)   --->   "%urem_ln28_1 = urem i13 %add_ln28_1, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 276 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln28_57 = zext i5 %or_ln28_1 to i10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 277 'zext' 'zext_ln28_57' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 278 [3/17] (3.56ns)   --->   "%urem_ln28_2 = urem i13 %add_ln28_2, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 278 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 279 [3/17] (3.56ns)   --->   "%urem_ln28_3 = urem i13 %add_ln28_3, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 279 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 280 [4/17] (3.56ns)   --->   "%urem_ln28_4 = urem i13 %add_ln28_4, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 280 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 281 [4/17] (3.56ns)   --->   "%urem_ln28_5 = urem i13 %add_ln28_5, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 281 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 282 [1/1] (0.99ns)   --->   "%select_ln28 = select i1 %icmp_ln28, i32 0, i32 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 282 'select' 'select_ln28' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 283 [1/2] (3.25ns)   --->   "%input_0_load_239 = load i16* %input_0_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 283 'load' 'input_0_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 284 [1/2] (3.25ns)   --->   "%input_1_load_239 = load i16* %input_1_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 284 'load' 'input_1_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 285 [1/2] (3.25ns)   --->   "%input_2_load_239 = load i16* %input_2_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 285 'load' 'input_2_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 286 [1/2] (3.25ns)   --->   "%input_3_load_239 = load i16* %input_3_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 286 'load' 'input_3_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 287 [1/2] (3.25ns)   --->   "%input_4_load_239 = load i16* %input_4_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 287 'load' 'input_4_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 288 [1/2] (3.25ns)   --->   "%input_5_load_239 = load i16* %input_5_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 288 'load' 'input_5_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 289 [1/2] (3.25ns)   --->   "%input_6_load_239 = load i16* %input_6_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 289 'load' 'input_6_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 290 [1/2] (3.25ns)   --->   "%input_7_load_239 = load i16* %input_7_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 290 'load' 'input_7_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 291 [1/2] (3.25ns)   --->   "%input_8_load_239 = load i16* %input_8_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 291 'load' 'input_8_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 292 [1/2] (3.25ns)   --->   "%input_9_load_239 = load i16* %input_9_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 292 'load' 'input_9_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 293 [1/2] (3.25ns)   --->   "%input_10_load_239 = load i16* %input_10_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 293 'load' 'input_10_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 294 [1/2] (3.25ns)   --->   "%input_11_load_239 = load i16* %input_11_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 294 'load' 'input_11_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 295 [1/2] (3.25ns)   --->   "%input_12_load_239 = load i16* %input_12_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 295 'load' 'input_12_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 296 [1/2] (3.25ns)   --->   "%input_13_load_239 = load i16* %input_13_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 296 'load' 'input_13_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 297 [1/2] (3.25ns)   --->   "%input_14_load_239 = load i16* %input_14_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 297 'load' 'input_14_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 298 [1/2] (3.25ns)   --->   "%input_15_load_239 = load i16* %input_15_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 298 'load' 'input_15_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 299 [1/1] (2.06ns)   --->   "%tmp_256 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_239, i16 %input_1_load_239, i16 %input_2_load_239, i16 %input_3_load_239, i16 %input_4_load_239, i16 %input_5_load_239, i16 %input_6_load_239, i16 %input_7_load_239, i16 %input_8_load_239, i16 %input_9_load_239, i16 %input_10_load_239, i16 %input_11_load_239, i16 %input_12_load_239, i16 %input_13_load_239, i16 %input_14_load_239, i16 %input_15_load_239, i32 %select_ln28)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 299 'mux' 'tmp_256' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln28_124 = sext i16 %tmp_256 to i27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 300 'sext' 'sext_ln28_124' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 301 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_6 = mul i27 %sext_ln28_124, -783" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 301 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_546 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %mul_ln28_6, i32 14, i32 26)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 302 'partselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 303 [1/1] (1.73ns)   --->   "%add_ln28_7 = add i10 %zext_ln28_53, %tmp5_0_2_0" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 303 'add' 'add_ln28_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 304 [1/1] (1.77ns)   --->   "%icmp_ln28_1 = icmp ult i10 %add_ln28_7, -124" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 304 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 305 [1/1] (1.73ns)   --->   "%add_ln28_145 = add i10 %add_ln28_7, 124" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 305 'add' 'add_ln28_145' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 306 [1/1] (0.68ns)   --->   "%select_ln28_3 = select i1 %icmp_ln28_1, i10 %add_ln28_7, i10 %add_ln28_145" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 306 'select' 'select_ln28_3' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln28_17 = zext i10 %select_ln28_3 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 307 'zext' 'zext_ln28_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%input_0_addr_240 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 308 'getelementptr' 'input_0_addr_240' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 309 [2/2] (3.25ns)   --->   "%input_0_load_240 = load i16* %input_0_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 309 'load' 'input_0_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%input_1_addr_240 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 310 'getelementptr' 'input_1_addr_240' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 311 [2/2] (3.25ns)   --->   "%input_1_load_240 = load i16* %input_1_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 311 'load' 'input_1_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 312 [1/1] (0.00ns)   --->   "%input_2_addr_240 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 312 'getelementptr' 'input_2_addr_240' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 313 [2/2] (3.25ns)   --->   "%input_2_load_240 = load i16* %input_2_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 313 'load' 'input_2_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 314 [1/1] (0.00ns)   --->   "%input_3_addr_240 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 314 'getelementptr' 'input_3_addr_240' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 315 [2/2] (3.25ns)   --->   "%input_3_load_240 = load i16* %input_3_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 315 'load' 'input_3_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 316 [1/1] (0.00ns)   --->   "%input_4_addr_240 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 316 'getelementptr' 'input_4_addr_240' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 317 [2/2] (3.25ns)   --->   "%input_4_load_240 = load i16* %input_4_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 317 'load' 'input_4_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 318 [1/1] (0.00ns)   --->   "%input_5_addr_240 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 318 'getelementptr' 'input_5_addr_240' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 319 [2/2] (3.25ns)   --->   "%input_5_load_240 = load i16* %input_5_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 319 'load' 'input_5_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 320 [1/1] (0.00ns)   --->   "%input_6_addr_240 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 320 'getelementptr' 'input_6_addr_240' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 321 [2/2] (3.25ns)   --->   "%input_6_load_240 = load i16* %input_6_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 321 'load' 'input_6_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 322 [1/1] (0.00ns)   --->   "%input_7_addr_240 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 322 'getelementptr' 'input_7_addr_240' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 323 [2/2] (3.25ns)   --->   "%input_7_load_240 = load i16* %input_7_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 323 'load' 'input_7_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 324 [1/1] (0.00ns)   --->   "%input_8_addr_240 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 324 'getelementptr' 'input_8_addr_240' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 325 [2/2] (3.25ns)   --->   "%input_8_load_240 = load i16* %input_8_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 325 'load' 'input_8_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 326 [1/1] (0.00ns)   --->   "%input_9_addr_240 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 326 'getelementptr' 'input_9_addr_240' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 327 [2/2] (3.25ns)   --->   "%input_9_load_240 = load i16* %input_9_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 327 'load' 'input_9_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 328 [1/1] (0.00ns)   --->   "%input_10_addr_240 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 328 'getelementptr' 'input_10_addr_240' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 329 [2/2] (3.25ns)   --->   "%input_10_load_240 = load i16* %input_10_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 329 'load' 'input_10_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 330 [1/1] (0.00ns)   --->   "%input_11_addr_240 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 330 'getelementptr' 'input_11_addr_240' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 331 [2/2] (3.25ns)   --->   "%input_11_load_240 = load i16* %input_11_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 331 'load' 'input_11_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 332 [1/1] (0.00ns)   --->   "%input_12_addr_240 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 332 'getelementptr' 'input_12_addr_240' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 333 [2/2] (3.25ns)   --->   "%input_12_load_240 = load i16* %input_12_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 333 'load' 'input_12_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 334 [1/1] (0.00ns)   --->   "%input_13_addr_240 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 334 'getelementptr' 'input_13_addr_240' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 335 [2/2] (3.25ns)   --->   "%input_13_load_240 = load i16* %input_13_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 335 'load' 'input_13_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 336 [1/1] (0.00ns)   --->   "%input_14_addr_240 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 336 'getelementptr' 'input_14_addr_240' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 337 [2/2] (3.25ns)   --->   "%input_14_load_240 = load i16* %input_14_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 337 'load' 'input_14_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 338 [1/1] (0.00ns)   --->   "%input_15_addr_240 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 338 'getelementptr' 'input_15_addr_240' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 339 [2/2] (3.25ns)   --->   "%input_15_load_240 = load i16* %input_15_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 339 'load' 'input_15_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 340 [1/1] (1.73ns)   --->   "%add_ln28_8 = add i10 %zext_ln28_57, %tmp5_0_2_0" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 340 'add' 'add_ln28_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 341 [1/1] (1.77ns)   --->   "%icmp_ln28_2 = icmp ult i10 %add_ln28_8, -124" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 341 'icmp' 'icmp_ln28_2' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 342 [1/1] (1.73ns)   --->   "%add_ln28_146 = add i10 %add_ln28_8, 124" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 342 'add' 'add_ln28_146' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 343 [1/1] (0.68ns)   --->   "%select_ln28_5 = select i1 %icmp_ln28_2, i10 %add_ln28_8, i10 %add_ln28_146" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 343 'select' 'select_ln28_5' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln28_19 = zext i10 %select_ln28_5 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 344 'zext' 'zext_ln28_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 345 [1/1] (0.00ns)   --->   "%input_0_addr_241 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 345 'getelementptr' 'input_0_addr_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 346 [2/2] (3.25ns)   --->   "%input_0_load_241 = load i16* %input_0_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 346 'load' 'input_0_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 347 [1/1] (0.00ns)   --->   "%input_1_addr_241 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 347 'getelementptr' 'input_1_addr_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 348 [2/2] (3.25ns)   --->   "%input_1_load_241 = load i16* %input_1_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 348 'load' 'input_1_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 349 [1/1] (0.00ns)   --->   "%input_2_addr_241 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 349 'getelementptr' 'input_2_addr_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 350 [2/2] (3.25ns)   --->   "%input_2_load_241 = load i16* %input_2_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 350 'load' 'input_2_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 351 [1/1] (0.00ns)   --->   "%input_3_addr_241 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 351 'getelementptr' 'input_3_addr_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 352 [2/2] (3.25ns)   --->   "%input_3_load_241 = load i16* %input_3_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 352 'load' 'input_3_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 353 [1/1] (0.00ns)   --->   "%input_4_addr_241 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 353 'getelementptr' 'input_4_addr_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 354 [2/2] (3.25ns)   --->   "%input_4_load_241 = load i16* %input_4_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 354 'load' 'input_4_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 355 [1/1] (0.00ns)   --->   "%input_5_addr_241 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 355 'getelementptr' 'input_5_addr_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 356 [2/2] (3.25ns)   --->   "%input_5_load_241 = load i16* %input_5_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 356 'load' 'input_5_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 357 [1/1] (0.00ns)   --->   "%input_6_addr_241 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 357 'getelementptr' 'input_6_addr_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 358 [2/2] (3.25ns)   --->   "%input_6_load_241 = load i16* %input_6_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 358 'load' 'input_6_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 359 [1/1] (0.00ns)   --->   "%input_7_addr_241 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 359 'getelementptr' 'input_7_addr_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 360 [2/2] (3.25ns)   --->   "%input_7_load_241 = load i16* %input_7_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 360 'load' 'input_7_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 361 [1/1] (0.00ns)   --->   "%input_8_addr_241 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 361 'getelementptr' 'input_8_addr_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 362 [2/2] (3.25ns)   --->   "%input_8_load_241 = load i16* %input_8_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 362 'load' 'input_8_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 363 [1/1] (0.00ns)   --->   "%input_9_addr_241 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 363 'getelementptr' 'input_9_addr_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 364 [2/2] (3.25ns)   --->   "%input_9_load_241 = load i16* %input_9_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 364 'load' 'input_9_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 365 [1/1] (0.00ns)   --->   "%input_10_addr_241 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 365 'getelementptr' 'input_10_addr_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 366 [2/2] (3.25ns)   --->   "%input_10_load_241 = load i16* %input_10_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 366 'load' 'input_10_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 367 [1/1] (0.00ns)   --->   "%input_11_addr_241 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 367 'getelementptr' 'input_11_addr_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 368 [2/2] (3.25ns)   --->   "%input_11_load_241 = load i16* %input_11_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 368 'load' 'input_11_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 369 [1/1] (0.00ns)   --->   "%input_12_addr_241 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 369 'getelementptr' 'input_12_addr_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 370 [2/2] (3.25ns)   --->   "%input_12_load_241 = load i16* %input_12_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 370 'load' 'input_12_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 371 [1/1] (0.00ns)   --->   "%input_13_addr_241 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 371 'getelementptr' 'input_13_addr_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 372 [2/2] (3.25ns)   --->   "%input_13_load_241 = load i16* %input_13_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 372 'load' 'input_13_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 373 [1/1] (0.00ns)   --->   "%input_14_addr_241 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 373 'getelementptr' 'input_14_addr_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 374 [2/2] (3.25ns)   --->   "%input_14_load_241 = load i16* %input_14_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 374 'load' 'input_14_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 375 [1/1] (0.00ns)   --->   "%input_15_addr_241 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 375 'getelementptr' 'input_15_addr_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 376 [2/2] (3.25ns)   --->   "%input_15_load_241 = load i16* %input_15_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 376 'load' 'input_15_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_18 : Operation 377 [5/17] (3.56ns)   --->   "%urem_ln36 = urem i13 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 377 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.81>
ST_19 : Operation 378 [1/17] (3.56ns)   --->   "%urem_ln28 = urem i13 %add_ln28, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 378 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i13 %urem_ln28 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 379 'zext' 'zext_ln28_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 380 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 380 'getelementptr' 'input_0_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 381 [2/2] (3.25ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 381 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 382 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 382 'getelementptr' 'input_1_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 383 [2/2] (3.25ns)   --->   "%input_1_load = load i16* %input_1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 383 'load' 'input_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 384 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 384 'getelementptr' 'input_2_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 385 [2/2] (3.25ns)   --->   "%input_2_load = load i16* %input_2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 385 'load' 'input_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 386 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 386 'getelementptr' 'input_3_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 387 [2/2] (3.25ns)   --->   "%input_3_load = load i16* %input_3_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 387 'load' 'input_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 388 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 388 'getelementptr' 'input_4_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 389 [2/2] (3.25ns)   --->   "%input_4_load = load i16* %input_4_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 389 'load' 'input_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 390 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 390 'getelementptr' 'input_5_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 391 [2/2] (3.25ns)   --->   "%input_5_load = load i16* %input_5_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 391 'load' 'input_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 392 [1/1] (0.00ns)   --->   "%input_6_addr = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 392 'getelementptr' 'input_6_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 393 [2/2] (3.25ns)   --->   "%input_6_load = load i16* %input_6_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 393 'load' 'input_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 394 [1/1] (0.00ns)   --->   "%input_7_addr = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 394 'getelementptr' 'input_7_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 395 [2/2] (3.25ns)   --->   "%input_7_load = load i16* %input_7_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 395 'load' 'input_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 396 [1/1] (0.00ns)   --->   "%input_8_addr = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 396 'getelementptr' 'input_8_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 397 [2/2] (3.25ns)   --->   "%input_8_load = load i16* %input_8_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 397 'load' 'input_8_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 398 [1/1] (0.00ns)   --->   "%input_9_addr = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 398 'getelementptr' 'input_9_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 399 [2/2] (3.25ns)   --->   "%input_9_load = load i16* %input_9_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 399 'load' 'input_9_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 400 [1/1] (0.00ns)   --->   "%input_10_addr = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 400 'getelementptr' 'input_10_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 401 [2/2] (3.25ns)   --->   "%input_10_load = load i16* %input_10_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 401 'load' 'input_10_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 402 [1/1] (0.00ns)   --->   "%input_11_addr = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 402 'getelementptr' 'input_11_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 403 [2/2] (3.25ns)   --->   "%input_11_load = load i16* %input_11_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 403 'load' 'input_11_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 404 [1/1] (0.00ns)   --->   "%input_12_addr = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 404 'getelementptr' 'input_12_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 405 [2/2] (3.25ns)   --->   "%input_12_load = load i16* %input_12_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 405 'load' 'input_12_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 406 [1/1] (0.00ns)   --->   "%input_13_addr = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 406 'getelementptr' 'input_13_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 407 [2/2] (3.25ns)   --->   "%input_13_load = load i16* %input_13_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 407 'load' 'input_13_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 408 [1/1] (0.00ns)   --->   "%input_14_addr = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 408 'getelementptr' 'input_14_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 409 [2/2] (3.25ns)   --->   "%input_14_load = load i16* %input_14_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 409 'load' 'input_14_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 410 [1/1] (0.00ns)   --->   "%input_15_addr = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 410 'getelementptr' 'input_15_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 411 [2/2] (3.25ns)   --->   "%input_15_load = load i16* %input_15_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 411 'load' 'input_15_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 412 [1/17] (3.56ns)   --->   "%urem_ln28_1 = urem i13 %add_ln28_1, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 412 'urem' 'urem_ln28_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i13 %urem_ln28_1 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 413 'zext' 'zext_ln28_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 414 [1/1] (0.00ns)   --->   "%input_0_addr_234 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 414 'getelementptr' 'input_0_addr_234' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 415 [2/2] (3.25ns)   --->   "%input_0_load_234 = load i16* %input_0_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 415 'load' 'input_0_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 416 [1/1] (0.00ns)   --->   "%input_1_addr_234 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 416 'getelementptr' 'input_1_addr_234' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 417 [2/2] (3.25ns)   --->   "%input_1_load_234 = load i16* %input_1_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 417 'load' 'input_1_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 418 [1/1] (0.00ns)   --->   "%input_2_addr_234 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 418 'getelementptr' 'input_2_addr_234' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 419 [2/2] (3.25ns)   --->   "%input_2_load_234 = load i16* %input_2_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 419 'load' 'input_2_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 420 [1/1] (0.00ns)   --->   "%input_3_addr_234 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 420 'getelementptr' 'input_3_addr_234' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 421 [2/2] (3.25ns)   --->   "%input_3_load_234 = load i16* %input_3_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 421 'load' 'input_3_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 422 [1/1] (0.00ns)   --->   "%input_4_addr_234 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 422 'getelementptr' 'input_4_addr_234' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 423 [2/2] (3.25ns)   --->   "%input_4_load_234 = load i16* %input_4_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 423 'load' 'input_4_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 424 [1/1] (0.00ns)   --->   "%input_5_addr_234 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 424 'getelementptr' 'input_5_addr_234' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 425 [2/2] (3.25ns)   --->   "%input_5_load_234 = load i16* %input_5_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 425 'load' 'input_5_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 426 [1/1] (0.00ns)   --->   "%input_6_addr_234 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 426 'getelementptr' 'input_6_addr_234' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 427 [2/2] (3.25ns)   --->   "%input_6_load_234 = load i16* %input_6_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 427 'load' 'input_6_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 428 [1/1] (0.00ns)   --->   "%input_7_addr_234 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 428 'getelementptr' 'input_7_addr_234' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 429 [2/2] (3.25ns)   --->   "%input_7_load_234 = load i16* %input_7_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 429 'load' 'input_7_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 430 [1/1] (0.00ns)   --->   "%input_8_addr_234 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 430 'getelementptr' 'input_8_addr_234' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 431 [2/2] (3.25ns)   --->   "%input_8_load_234 = load i16* %input_8_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 431 'load' 'input_8_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 432 [1/1] (0.00ns)   --->   "%input_9_addr_234 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 432 'getelementptr' 'input_9_addr_234' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 433 [2/2] (3.25ns)   --->   "%input_9_load_234 = load i16* %input_9_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 433 'load' 'input_9_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 434 [1/1] (0.00ns)   --->   "%input_10_addr_234 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 434 'getelementptr' 'input_10_addr_234' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 435 [2/2] (3.25ns)   --->   "%input_10_load_234 = load i16* %input_10_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 435 'load' 'input_10_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 436 [1/1] (0.00ns)   --->   "%input_11_addr_234 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 436 'getelementptr' 'input_11_addr_234' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 437 [2/2] (3.25ns)   --->   "%input_11_load_234 = load i16* %input_11_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 437 'load' 'input_11_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 438 [1/1] (0.00ns)   --->   "%input_12_addr_234 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 438 'getelementptr' 'input_12_addr_234' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 439 [2/2] (3.25ns)   --->   "%input_12_load_234 = load i16* %input_12_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 439 'load' 'input_12_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 440 [1/1] (0.00ns)   --->   "%input_13_addr_234 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 440 'getelementptr' 'input_13_addr_234' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 441 [2/2] (3.25ns)   --->   "%input_13_load_234 = load i16* %input_13_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 441 'load' 'input_13_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 442 [1/1] (0.00ns)   --->   "%input_14_addr_234 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 442 'getelementptr' 'input_14_addr_234' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 443 [2/2] (3.25ns)   --->   "%input_14_load_234 = load i16* %input_14_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 443 'load' 'input_14_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 444 [1/1] (0.00ns)   --->   "%input_15_addr_234 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 444 'getelementptr' 'input_15_addr_234' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 445 [2/2] (3.25ns)   --->   "%input_15_load_234 = load i16* %input_15_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 445 'load' 'input_15_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 446 [2/17] (3.56ns)   --->   "%urem_ln28_2 = urem i13 %add_ln28_2, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 446 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 447 [2/17] (3.56ns)   --->   "%urem_ln28_3 = urem i13 %add_ln28_3, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 447 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 448 [3/17] (3.56ns)   --->   "%urem_ln28_4 = urem i13 %add_ln28_4, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 448 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 449 [3/17] (3.56ns)   --->   "%urem_ln28_5 = urem i13 %add_ln28_5, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 449 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 450 [1/2] (3.25ns)   --->   "%input_0_load_240 = load i16* %input_0_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 450 'load' 'input_0_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 451 [1/2] (3.25ns)   --->   "%input_1_load_240 = load i16* %input_1_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 451 'load' 'input_1_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 452 [1/2] (3.25ns)   --->   "%input_2_load_240 = load i16* %input_2_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 452 'load' 'input_2_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 453 [1/2] (3.25ns)   --->   "%input_3_load_240 = load i16* %input_3_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 453 'load' 'input_3_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 454 [1/2] (3.25ns)   --->   "%input_4_load_240 = load i16* %input_4_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 454 'load' 'input_4_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 455 [1/2] (3.25ns)   --->   "%input_5_load_240 = load i16* %input_5_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 455 'load' 'input_5_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 456 [1/2] (3.25ns)   --->   "%input_6_load_240 = load i16* %input_6_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 456 'load' 'input_6_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 457 [1/2] (3.25ns)   --->   "%input_7_load_240 = load i16* %input_7_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 457 'load' 'input_7_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 458 [1/2] (3.25ns)   --->   "%input_8_load_240 = load i16* %input_8_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 458 'load' 'input_8_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 459 [1/2] (3.25ns)   --->   "%input_9_load_240 = load i16* %input_9_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 459 'load' 'input_9_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 460 [1/2] (3.25ns)   --->   "%input_10_load_240 = load i16* %input_10_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 460 'load' 'input_10_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 461 [1/2] (3.25ns)   --->   "%input_11_load_240 = load i16* %input_11_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 461 'load' 'input_11_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 462 [1/2] (3.25ns)   --->   "%input_12_load_240 = load i16* %input_12_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 462 'load' 'input_12_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 463 [1/2] (3.25ns)   --->   "%input_13_load_240 = load i16* %input_13_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 463 'load' 'input_13_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 464 [1/2] (3.25ns)   --->   "%input_14_load_240 = load i16* %input_14_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 464 'load' 'input_14_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 465 [1/2] (3.25ns)   --->   "%input_15_load_240 = load i16* %input_15_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 465 'load' 'input_15_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 466 [1/2] (3.25ns)   --->   "%input_0_load_241 = load i16* %input_0_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 466 'load' 'input_0_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 467 [1/2] (3.25ns)   --->   "%input_1_load_241 = load i16* %input_1_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 467 'load' 'input_1_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 468 [1/2] (3.25ns)   --->   "%input_2_load_241 = load i16* %input_2_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 468 'load' 'input_2_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 469 [1/2] (3.25ns)   --->   "%input_3_load_241 = load i16* %input_3_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 469 'load' 'input_3_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 470 [1/2] (3.25ns)   --->   "%input_4_load_241 = load i16* %input_4_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 470 'load' 'input_4_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 471 [1/2] (3.25ns)   --->   "%input_5_load_241 = load i16* %input_5_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 471 'load' 'input_5_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 472 [1/2] (3.25ns)   --->   "%input_6_load_241 = load i16* %input_6_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 472 'load' 'input_6_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 473 [1/2] (3.25ns)   --->   "%input_7_load_241 = load i16* %input_7_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 473 'load' 'input_7_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 474 [1/2] (3.25ns)   --->   "%input_8_load_241 = load i16* %input_8_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 474 'load' 'input_8_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 475 [1/2] (3.25ns)   --->   "%input_9_load_241 = load i16* %input_9_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 475 'load' 'input_9_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 476 [1/2] (3.25ns)   --->   "%input_10_load_241 = load i16* %input_10_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 476 'load' 'input_10_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 477 [1/2] (3.25ns)   --->   "%input_11_load_241 = load i16* %input_11_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 477 'load' 'input_11_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 478 [1/2] (3.25ns)   --->   "%input_12_load_241 = load i16* %input_12_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 478 'load' 'input_12_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 479 [1/2] (3.25ns)   --->   "%input_13_load_241 = load i16* %input_13_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 479 'load' 'input_13_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 480 [1/2] (3.25ns)   --->   "%input_14_load_241 = load i16* %input_14_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 480 'load' 'input_14_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 481 [1/2] (3.25ns)   --->   "%input_15_load_241 = load i16* %input_15_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 481 'load' 'input_15_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_19 : Operation 482 [4/17] (3.56ns)   --->   "%urem_ln36 = urem i13 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 482 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.44>
ST_20 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln28_113 = sext i10 %tmp_538 to i18" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 483 'sext' 'sext_ln28_113' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln28_52 = zext i18 %sext_ln28_113 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 484 'zext' 'zext_ln28_52' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 485 [1/2] (3.25ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 485 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 486 [1/2] (3.25ns)   --->   "%input_1_load = load i16* %input_1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 486 'load' 'input_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 487 [1/2] (3.25ns)   --->   "%input_2_load = load i16* %input_2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 487 'load' 'input_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 488 [1/2] (3.25ns)   --->   "%input_3_load = load i16* %input_3_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 488 'load' 'input_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 489 [1/2] (3.25ns)   --->   "%input_4_load = load i16* %input_4_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 489 'load' 'input_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 490 [1/2] (3.25ns)   --->   "%input_5_load = load i16* %input_5_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 490 'load' 'input_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 491 [1/2] (3.25ns)   --->   "%input_6_load = load i16* %input_6_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 491 'load' 'input_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 492 [1/2] (3.25ns)   --->   "%input_7_load = load i16* %input_7_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 492 'load' 'input_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 493 [1/2] (3.25ns)   --->   "%input_8_load = load i16* %input_8_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 493 'load' 'input_8_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 494 [1/2] (3.25ns)   --->   "%input_9_load = load i16* %input_9_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 494 'load' 'input_9_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 495 [1/2] (3.25ns)   --->   "%input_10_load = load i16* %input_10_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 495 'load' 'input_10_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 496 [1/2] (3.25ns)   --->   "%input_11_load = load i16* %input_11_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 496 'load' 'input_11_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 497 [1/2] (3.25ns)   --->   "%input_12_load = load i16* %input_12_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 497 'load' 'input_12_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 498 [1/2] (3.25ns)   --->   "%input_13_load = load i16* %input_13_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 498 'load' 'input_13_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 499 [1/2] (3.25ns)   --->   "%input_14_load = load i16* %input_14_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 499 'load' 'input_14_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 500 [1/2] (3.25ns)   --->   "%input_15_load = load i16* %input_15_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 500 'load' 'input_15_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 501 [1/1] (2.06ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load, i16 %input_1_load, i16 %input_2_load, i16 %input_3_load, i16 %input_4_load, i16 %input_5_load, i16 %input_6_load, i16 %input_7_load, i16 %input_8_load, i16 %input_9_load, i16 %input_10_load, i16 %input_11_load, i16 %input_12_load, i16 %input_13_load, i16 %input_14_load, i16 %input_15_load, i32 %zext_ln28_52)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 501 'mux' 'tmp' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln28_150 = zext i13 %add_ln28_1 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 502 'zext' 'zext_ln28_150' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 503 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_96 = mul i28 %zext_ln28_150, 9321" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 503 'mul' 'mul_ln28_96' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_539 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul_ln28_96, i32 23, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 504 'partselect' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln28_114 = sext i5 %tmp_539 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 505 'sext' 'sext_ln28_114' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln28_56 = zext i13 %sext_ln28_114 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 506 'zext' 'zext_ln28_56' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 507 [1/2] (3.25ns)   --->   "%input_0_load_234 = load i16* %input_0_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 507 'load' 'input_0_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 508 [1/2] (3.25ns)   --->   "%input_1_load_234 = load i16* %input_1_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 508 'load' 'input_1_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 509 [1/2] (3.25ns)   --->   "%input_2_load_234 = load i16* %input_2_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 509 'load' 'input_2_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 510 [1/2] (3.25ns)   --->   "%input_3_load_234 = load i16* %input_3_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 510 'load' 'input_3_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 511 [1/2] (3.25ns)   --->   "%input_4_load_234 = load i16* %input_4_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 511 'load' 'input_4_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 512 [1/2] (3.25ns)   --->   "%input_5_load_234 = load i16* %input_5_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 512 'load' 'input_5_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 513 [1/2] (3.25ns)   --->   "%input_6_load_234 = load i16* %input_6_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 513 'load' 'input_6_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 514 [1/2] (3.25ns)   --->   "%input_7_load_234 = load i16* %input_7_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 514 'load' 'input_7_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 515 [1/2] (3.25ns)   --->   "%input_8_load_234 = load i16* %input_8_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 515 'load' 'input_8_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 516 [1/2] (3.25ns)   --->   "%input_9_load_234 = load i16* %input_9_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 516 'load' 'input_9_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 517 [1/2] (3.25ns)   --->   "%input_10_load_234 = load i16* %input_10_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 517 'load' 'input_10_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 518 [1/2] (3.25ns)   --->   "%input_11_load_234 = load i16* %input_11_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 518 'load' 'input_11_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 519 [1/2] (3.25ns)   --->   "%input_12_load_234 = load i16* %input_12_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 519 'load' 'input_12_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 520 [1/2] (3.25ns)   --->   "%input_13_load_234 = load i16* %input_13_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 520 'load' 'input_13_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 521 [1/2] (3.25ns)   --->   "%input_14_load_234 = load i16* %input_14_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 521 'load' 'input_14_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 522 [1/2] (3.25ns)   --->   "%input_15_load_234 = load i16* %input_15_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 522 'load' 'input_15_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 523 [1/1] (2.06ns)   --->   "%tmp_251 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_234, i16 %input_1_load_234, i16 %input_2_load_234, i16 %input_3_load_234, i16 %input_4_load_234, i16 %input_5_load_234, i16 %input_6_load_234, i16 %input_7_load_234, i16 %input_8_load_234, i16 %input_9_load_234, i16 %input_10_load_234, i16 %input_11_load_234, i16 %input_12_load_234, i16 %input_13_load_234, i16 %input_14_load_234, i16 %input_15_load_234, i32 %zext_ln28_56)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 523 'mux' 'tmp_251' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln28_151 = zext i13 %add_ln28_2 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 524 'zext' 'zext_ln28_151' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 525 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_97 = mul i28 %zext_ln28_151, 9321" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 525 'mul' 'mul_ln28_97' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_540 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul_ln28_97, i32 23, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 526 'partselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 527 [1/17] (3.56ns)   --->   "%urem_ln28_2 = urem i13 %add_ln28_2, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 527 'urem' 'urem_ln28_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i13 %urem_ln28_2 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 528 'zext' 'zext_ln28_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 529 [1/1] (0.00ns)   --->   "%input_0_addr_235 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 529 'getelementptr' 'input_0_addr_235' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 530 [2/2] (3.25ns)   --->   "%input_0_load_235 = load i16* %input_0_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 530 'load' 'input_0_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 531 [1/1] (0.00ns)   --->   "%input_1_addr_235 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 531 'getelementptr' 'input_1_addr_235' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 532 [2/2] (3.25ns)   --->   "%input_1_load_235 = load i16* %input_1_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 532 'load' 'input_1_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 533 [1/1] (0.00ns)   --->   "%input_2_addr_235 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 533 'getelementptr' 'input_2_addr_235' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 534 [2/2] (3.25ns)   --->   "%input_2_load_235 = load i16* %input_2_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 534 'load' 'input_2_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 535 [1/1] (0.00ns)   --->   "%input_3_addr_235 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 535 'getelementptr' 'input_3_addr_235' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 536 [2/2] (3.25ns)   --->   "%input_3_load_235 = load i16* %input_3_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 536 'load' 'input_3_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 537 [1/1] (0.00ns)   --->   "%input_4_addr_235 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 537 'getelementptr' 'input_4_addr_235' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 538 [2/2] (3.25ns)   --->   "%input_4_load_235 = load i16* %input_4_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 538 'load' 'input_4_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 539 [1/1] (0.00ns)   --->   "%input_5_addr_235 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 539 'getelementptr' 'input_5_addr_235' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 540 [2/2] (3.25ns)   --->   "%input_5_load_235 = load i16* %input_5_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 540 'load' 'input_5_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 541 [1/1] (0.00ns)   --->   "%input_6_addr_235 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 541 'getelementptr' 'input_6_addr_235' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 542 [2/2] (3.25ns)   --->   "%input_6_load_235 = load i16* %input_6_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 542 'load' 'input_6_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 543 [1/1] (0.00ns)   --->   "%input_7_addr_235 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 543 'getelementptr' 'input_7_addr_235' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 544 [2/2] (3.25ns)   --->   "%input_7_load_235 = load i16* %input_7_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 544 'load' 'input_7_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 545 [1/1] (0.00ns)   --->   "%input_8_addr_235 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 545 'getelementptr' 'input_8_addr_235' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 546 [2/2] (3.25ns)   --->   "%input_8_load_235 = load i16* %input_8_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 546 'load' 'input_8_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 547 [1/1] (0.00ns)   --->   "%input_9_addr_235 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 547 'getelementptr' 'input_9_addr_235' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 548 [2/2] (3.25ns)   --->   "%input_9_load_235 = load i16* %input_9_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 548 'load' 'input_9_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 549 [1/1] (0.00ns)   --->   "%input_10_addr_235 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 549 'getelementptr' 'input_10_addr_235' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 550 [2/2] (3.25ns)   --->   "%input_10_load_235 = load i16* %input_10_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 550 'load' 'input_10_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 551 [1/1] (0.00ns)   --->   "%input_11_addr_235 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 551 'getelementptr' 'input_11_addr_235' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 552 [2/2] (3.25ns)   --->   "%input_11_load_235 = load i16* %input_11_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 552 'load' 'input_11_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 553 [1/1] (0.00ns)   --->   "%input_12_addr_235 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 553 'getelementptr' 'input_12_addr_235' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 554 [2/2] (3.25ns)   --->   "%input_12_load_235 = load i16* %input_12_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 554 'load' 'input_12_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 555 [1/1] (0.00ns)   --->   "%input_13_addr_235 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 555 'getelementptr' 'input_13_addr_235' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 556 [2/2] (3.25ns)   --->   "%input_13_load_235 = load i16* %input_13_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 556 'load' 'input_13_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 557 [1/1] (0.00ns)   --->   "%input_14_addr_235 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 557 'getelementptr' 'input_14_addr_235' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 558 [2/2] (3.25ns)   --->   "%input_14_load_235 = load i16* %input_14_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 558 'load' 'input_14_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 559 [1/1] (0.00ns)   --->   "%input_15_addr_235 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 559 'getelementptr' 'input_15_addr_235' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 560 [2/2] (3.25ns)   --->   "%input_15_load_235 = load i16* %input_15_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 560 'load' 'input_15_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 561 [1/17] (3.56ns)   --->   "%urem_ln28_3 = urem i13 %add_ln28_3, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 561 'urem' 'urem_ln28_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i13 %urem_ln28_3 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 562 'zext' 'zext_ln28_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 563 [1/1] (0.00ns)   --->   "%input_0_addr_236 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 563 'getelementptr' 'input_0_addr_236' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 564 [2/2] (3.25ns)   --->   "%input_0_load_236 = load i16* %input_0_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 564 'load' 'input_0_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 565 [1/1] (0.00ns)   --->   "%input_1_addr_236 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 565 'getelementptr' 'input_1_addr_236' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 566 [2/2] (3.25ns)   --->   "%input_1_load_236 = load i16* %input_1_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 566 'load' 'input_1_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 567 [1/1] (0.00ns)   --->   "%input_2_addr_236 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 567 'getelementptr' 'input_2_addr_236' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 568 [2/2] (3.25ns)   --->   "%input_2_load_236 = load i16* %input_2_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 568 'load' 'input_2_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 569 [1/1] (0.00ns)   --->   "%input_3_addr_236 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 569 'getelementptr' 'input_3_addr_236' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 570 [2/2] (3.25ns)   --->   "%input_3_load_236 = load i16* %input_3_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 570 'load' 'input_3_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 571 [1/1] (0.00ns)   --->   "%input_4_addr_236 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 571 'getelementptr' 'input_4_addr_236' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 572 [2/2] (3.25ns)   --->   "%input_4_load_236 = load i16* %input_4_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 572 'load' 'input_4_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 573 [1/1] (0.00ns)   --->   "%input_5_addr_236 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 573 'getelementptr' 'input_5_addr_236' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 574 [2/2] (3.25ns)   --->   "%input_5_load_236 = load i16* %input_5_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 574 'load' 'input_5_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 575 [1/1] (0.00ns)   --->   "%input_6_addr_236 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 575 'getelementptr' 'input_6_addr_236' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 576 [2/2] (3.25ns)   --->   "%input_6_load_236 = load i16* %input_6_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 576 'load' 'input_6_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 577 [1/1] (0.00ns)   --->   "%input_7_addr_236 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 577 'getelementptr' 'input_7_addr_236' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 578 [2/2] (3.25ns)   --->   "%input_7_load_236 = load i16* %input_7_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 578 'load' 'input_7_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 579 [1/1] (0.00ns)   --->   "%input_8_addr_236 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 579 'getelementptr' 'input_8_addr_236' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 580 [2/2] (3.25ns)   --->   "%input_8_load_236 = load i16* %input_8_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 580 'load' 'input_8_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 581 [1/1] (0.00ns)   --->   "%input_9_addr_236 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 581 'getelementptr' 'input_9_addr_236' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 582 [2/2] (3.25ns)   --->   "%input_9_load_236 = load i16* %input_9_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 582 'load' 'input_9_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 583 [1/1] (0.00ns)   --->   "%input_10_addr_236 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 583 'getelementptr' 'input_10_addr_236' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 584 [2/2] (3.25ns)   --->   "%input_10_load_236 = load i16* %input_10_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 584 'load' 'input_10_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 585 [1/1] (0.00ns)   --->   "%input_11_addr_236 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 585 'getelementptr' 'input_11_addr_236' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 586 [2/2] (3.25ns)   --->   "%input_11_load_236 = load i16* %input_11_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 586 'load' 'input_11_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 587 [1/1] (0.00ns)   --->   "%input_12_addr_236 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 587 'getelementptr' 'input_12_addr_236' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 588 [2/2] (3.25ns)   --->   "%input_12_load_236 = load i16* %input_12_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 588 'load' 'input_12_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 589 [1/1] (0.00ns)   --->   "%input_13_addr_236 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 589 'getelementptr' 'input_13_addr_236' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 590 [2/2] (3.25ns)   --->   "%input_13_load_236 = load i16* %input_13_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 590 'load' 'input_13_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 591 [1/1] (0.00ns)   --->   "%input_14_addr_236 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 591 'getelementptr' 'input_14_addr_236' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 592 [2/2] (3.25ns)   --->   "%input_14_load_236 = load i16* %input_14_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 592 'load' 'input_14_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 593 [1/1] (0.00ns)   --->   "%input_15_addr_236 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 593 'getelementptr' 'input_15_addr_236' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 594 [2/2] (3.25ns)   --->   "%input_15_load_236 = load i16* %input_15_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 594 'load' 'input_15_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_20 : Operation 595 [2/17] (3.56ns)   --->   "%urem_ln28_4 = urem i13 %add_ln28_4, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 595 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 596 [2/17] (3.56ns)   --->   "%urem_ln28_5 = urem i13 %add_ln28_5, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 596 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 597 [3/17] (3.56ns)   --->   "%urem_ln36 = urem i13 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 597 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 15.6>
ST_21 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln28_115 = sext i5 %tmp_540 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 598 'sext' 'sext_ln28_115' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln28_59 = zext i13 %sext_ln28_115 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 599 'zext' 'zext_ln28_59' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 600 [1/2] (3.25ns)   --->   "%input_0_load_235 = load i16* %input_0_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 600 'load' 'input_0_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 601 [1/2] (3.25ns)   --->   "%input_1_load_235 = load i16* %input_1_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 601 'load' 'input_1_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 602 [1/2] (3.25ns)   --->   "%input_2_load_235 = load i16* %input_2_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 602 'load' 'input_2_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 603 [1/2] (3.25ns)   --->   "%input_3_load_235 = load i16* %input_3_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 603 'load' 'input_3_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 604 [1/2] (3.25ns)   --->   "%input_4_load_235 = load i16* %input_4_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 604 'load' 'input_4_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 605 [1/2] (3.25ns)   --->   "%input_5_load_235 = load i16* %input_5_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 605 'load' 'input_5_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 606 [1/2] (3.25ns)   --->   "%input_6_load_235 = load i16* %input_6_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 606 'load' 'input_6_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 607 [1/2] (3.25ns)   --->   "%input_7_load_235 = load i16* %input_7_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 607 'load' 'input_7_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 608 [1/2] (3.25ns)   --->   "%input_8_load_235 = load i16* %input_8_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 608 'load' 'input_8_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 609 [1/2] (3.25ns)   --->   "%input_9_load_235 = load i16* %input_9_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 609 'load' 'input_9_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 610 [1/2] (3.25ns)   --->   "%input_10_load_235 = load i16* %input_10_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 610 'load' 'input_10_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 611 [1/2] (3.25ns)   --->   "%input_11_load_235 = load i16* %input_11_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 611 'load' 'input_11_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 612 [1/2] (3.25ns)   --->   "%input_12_load_235 = load i16* %input_12_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 612 'load' 'input_12_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 613 [1/2] (3.25ns)   --->   "%input_13_load_235 = load i16* %input_13_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 613 'load' 'input_13_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 614 [1/2] (3.25ns)   --->   "%input_14_load_235 = load i16* %input_14_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 614 'load' 'input_14_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 615 [1/2] (3.25ns)   --->   "%input_15_load_235 = load i16* %input_15_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 615 'load' 'input_15_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 616 [1/1] (2.06ns)   --->   "%tmp_252 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_235, i16 %input_1_load_235, i16 %input_2_load_235, i16 %input_3_load_235, i16 %input_4_load_235, i16 %input_5_load_235, i16 %input_6_load_235, i16 %input_7_load_235, i16 %input_8_load_235, i16 %input_9_load_235, i16 %input_10_load_235, i16 %input_11_load_235, i16 %input_12_load_235, i16 %input_13_load_235, i16 %input_14_load_235, i16 %input_15_load_235, i32 %zext_ln28_59)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 616 'mux' 'tmp_252' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln28_116 = sext i16 %tmp_252 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 617 'sext' 'sext_ln28_116' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 618 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_2 = mul i28 %sext_ln28_116, 1933" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 618 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_541 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_2, i32 14, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 619 'partselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln28_117 = sext i14 %tmp_541 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 620 'sext' 'sext_ln28_117' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln28_119 = sext i11 %tmp_542 to i19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 621 'sext' 'sext_ln28_119' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln28_60 = zext i19 %sext_ln28_119 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 622 'zext' 'zext_ln28_60' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 623 [1/2] (3.25ns)   --->   "%input_0_load_236 = load i16* %input_0_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 623 'load' 'input_0_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 624 [1/2] (3.25ns)   --->   "%input_1_load_236 = load i16* %input_1_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 624 'load' 'input_1_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 625 [1/2] (3.25ns)   --->   "%input_2_load_236 = load i16* %input_2_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 625 'load' 'input_2_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 626 [1/2] (3.25ns)   --->   "%input_3_load_236 = load i16* %input_3_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 626 'load' 'input_3_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 627 [1/2] (3.25ns)   --->   "%input_4_load_236 = load i16* %input_4_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 627 'load' 'input_4_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 628 [1/2] (3.25ns)   --->   "%input_5_load_236 = load i16* %input_5_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 628 'load' 'input_5_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 629 [1/2] (3.25ns)   --->   "%input_6_load_236 = load i16* %input_6_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 629 'load' 'input_6_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 630 [1/2] (3.25ns)   --->   "%input_7_load_236 = load i16* %input_7_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 630 'load' 'input_7_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 631 [1/2] (3.25ns)   --->   "%input_8_load_236 = load i16* %input_8_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 631 'load' 'input_8_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 632 [1/2] (3.25ns)   --->   "%input_9_load_236 = load i16* %input_9_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 632 'load' 'input_9_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 633 [1/2] (3.25ns)   --->   "%input_10_load_236 = load i16* %input_10_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 633 'load' 'input_10_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 634 [1/2] (3.25ns)   --->   "%input_11_load_236 = load i16* %input_11_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 634 'load' 'input_11_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 635 [1/2] (3.25ns)   --->   "%input_12_load_236 = load i16* %input_12_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 635 'load' 'input_12_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 636 [1/2] (3.25ns)   --->   "%input_13_load_236 = load i16* %input_13_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 636 'load' 'input_13_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 637 [1/2] (3.25ns)   --->   "%input_14_load_236 = load i16* %input_14_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 637 'load' 'input_14_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 638 [1/2] (3.25ns)   --->   "%input_15_load_236 = load i16* %input_15_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 638 'load' 'input_15_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 639 [1/1] (2.06ns)   --->   "%tmp_253 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_236, i16 %input_1_load_236, i16 %input_2_load_236, i16 %input_3_load_236, i16 %input_4_load_236, i16 %input_5_load_236, i16 %input_6_load_236, i16 %input_7_load_236, i16 %input_8_load_236, i16 %input_9_load_236, i16 %input_10_load_236, i16 %input_11_load_236, i16 %input_12_load_236, i16 %input_13_load_236, i16 %input_14_load_236, i16 %input_15_load_236, i32 %zext_ln28_60)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 639 'mux' 'tmp_253' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln28_12 = sext i16 %tmp_253 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 640 'sext' 'sext_ln28_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 641 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_3 = mul i30 %sext_ln28_12, -5322" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 641 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_3, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 642 'partselect' 'trunc_ln28_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln28_153 = zext i13 %add_ln28_4 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 643 'zext' 'zext_ln28_153' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 644 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_99 = mul i28 %zext_ln28_153, 9321" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 644 'mul' 'mul_ln28_99' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_543 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul_ln28_99, i32 23, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 645 'partselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 646 [1/17] (3.56ns)   --->   "%urem_ln28_4 = urem i13 %add_ln28_4, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 646 'urem' 'urem_ln28_4' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i13 %urem_ln28_4 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 647 'zext' 'zext_ln28_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 648 [1/1] (0.00ns)   --->   "%input_0_addr_237 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 648 'getelementptr' 'input_0_addr_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 649 [2/2] (3.25ns)   --->   "%input_0_load_237 = load i16* %input_0_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 649 'load' 'input_0_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 650 [1/1] (0.00ns)   --->   "%input_1_addr_237 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 650 'getelementptr' 'input_1_addr_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 651 [2/2] (3.25ns)   --->   "%input_1_load_237 = load i16* %input_1_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 651 'load' 'input_1_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 652 [1/1] (0.00ns)   --->   "%input_2_addr_237 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 652 'getelementptr' 'input_2_addr_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 653 [2/2] (3.25ns)   --->   "%input_2_load_237 = load i16* %input_2_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 653 'load' 'input_2_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 654 [1/1] (0.00ns)   --->   "%input_3_addr_237 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 654 'getelementptr' 'input_3_addr_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 655 [2/2] (3.25ns)   --->   "%input_3_load_237 = load i16* %input_3_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 655 'load' 'input_3_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 656 [1/1] (0.00ns)   --->   "%input_4_addr_237 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 656 'getelementptr' 'input_4_addr_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 657 [2/2] (3.25ns)   --->   "%input_4_load_237 = load i16* %input_4_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 657 'load' 'input_4_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 658 [1/1] (0.00ns)   --->   "%input_5_addr_237 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 658 'getelementptr' 'input_5_addr_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 659 [2/2] (3.25ns)   --->   "%input_5_load_237 = load i16* %input_5_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 659 'load' 'input_5_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 660 [1/1] (0.00ns)   --->   "%input_6_addr_237 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 660 'getelementptr' 'input_6_addr_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 661 [2/2] (3.25ns)   --->   "%input_6_load_237 = load i16* %input_6_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 661 'load' 'input_6_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 662 [1/1] (0.00ns)   --->   "%input_7_addr_237 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 662 'getelementptr' 'input_7_addr_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 663 [2/2] (3.25ns)   --->   "%input_7_load_237 = load i16* %input_7_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 663 'load' 'input_7_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 664 [1/1] (0.00ns)   --->   "%input_8_addr_237 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 664 'getelementptr' 'input_8_addr_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 665 [2/2] (3.25ns)   --->   "%input_8_load_237 = load i16* %input_8_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 665 'load' 'input_8_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 666 [1/1] (0.00ns)   --->   "%input_9_addr_237 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 666 'getelementptr' 'input_9_addr_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 667 [2/2] (3.25ns)   --->   "%input_9_load_237 = load i16* %input_9_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 667 'load' 'input_9_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 668 [1/1] (0.00ns)   --->   "%input_10_addr_237 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 668 'getelementptr' 'input_10_addr_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 669 [2/2] (3.25ns)   --->   "%input_10_load_237 = load i16* %input_10_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 669 'load' 'input_10_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 670 [1/1] (0.00ns)   --->   "%input_11_addr_237 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 670 'getelementptr' 'input_11_addr_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 671 [2/2] (3.25ns)   --->   "%input_11_load_237 = load i16* %input_11_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 671 'load' 'input_11_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 672 [1/1] (0.00ns)   --->   "%input_12_addr_237 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 672 'getelementptr' 'input_12_addr_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 673 [2/2] (3.25ns)   --->   "%input_12_load_237 = load i16* %input_12_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 673 'load' 'input_12_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 674 [1/1] (0.00ns)   --->   "%input_13_addr_237 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 674 'getelementptr' 'input_13_addr_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 675 [2/2] (3.25ns)   --->   "%input_13_load_237 = load i16* %input_13_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 675 'load' 'input_13_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 676 [1/1] (0.00ns)   --->   "%input_14_addr_237 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 676 'getelementptr' 'input_14_addr_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 677 [2/2] (3.25ns)   --->   "%input_14_load_237 = load i16* %input_14_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 677 'load' 'input_14_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 678 [1/1] (0.00ns)   --->   "%input_15_addr_237 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 678 'getelementptr' 'input_15_addr_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 679 [2/2] (3.25ns)   --->   "%input_15_load_237 = load i16* %input_15_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 679 'load' 'input_15_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln28_154 = zext i13 %add_ln28_5 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 680 'zext' 'zext_ln28_154' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 681 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_100 = mul i28 %zext_ln28_154, 9321" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 681 'mul' 'mul_ln28_100' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_544 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul_ln28_100, i32 23, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 682 'partselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 683 [1/17] (3.56ns)   --->   "%urem_ln28_5 = urem i13 %add_ln28_5, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 683 'urem' 'urem_ln28_5' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i13 %urem_ln28_5 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 684 'zext' 'zext_ln28_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 685 [1/1] (0.00ns)   --->   "%input_0_addr_238 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 685 'getelementptr' 'input_0_addr_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 686 [2/2] (3.25ns)   --->   "%input_0_load_238 = load i16* %input_0_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 686 'load' 'input_0_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 687 [1/1] (0.00ns)   --->   "%input_1_addr_238 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 687 'getelementptr' 'input_1_addr_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 688 [2/2] (3.25ns)   --->   "%input_1_load_238 = load i16* %input_1_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 688 'load' 'input_1_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 689 [1/1] (0.00ns)   --->   "%input_2_addr_238 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 689 'getelementptr' 'input_2_addr_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 690 [2/2] (3.25ns)   --->   "%input_2_load_238 = load i16* %input_2_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 690 'load' 'input_2_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 691 [1/1] (0.00ns)   --->   "%input_3_addr_238 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 691 'getelementptr' 'input_3_addr_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 692 [2/2] (3.25ns)   --->   "%input_3_load_238 = load i16* %input_3_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 692 'load' 'input_3_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 693 [1/1] (0.00ns)   --->   "%input_4_addr_238 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 693 'getelementptr' 'input_4_addr_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 694 [2/2] (3.25ns)   --->   "%input_4_load_238 = load i16* %input_4_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 694 'load' 'input_4_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 695 [1/1] (0.00ns)   --->   "%input_5_addr_238 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 695 'getelementptr' 'input_5_addr_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 696 [2/2] (3.25ns)   --->   "%input_5_load_238 = load i16* %input_5_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 696 'load' 'input_5_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 697 [1/1] (0.00ns)   --->   "%input_6_addr_238 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 697 'getelementptr' 'input_6_addr_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 698 [2/2] (3.25ns)   --->   "%input_6_load_238 = load i16* %input_6_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 698 'load' 'input_6_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 699 [1/1] (0.00ns)   --->   "%input_7_addr_238 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 699 'getelementptr' 'input_7_addr_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 700 [2/2] (3.25ns)   --->   "%input_7_load_238 = load i16* %input_7_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 700 'load' 'input_7_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 701 [1/1] (0.00ns)   --->   "%input_8_addr_238 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 701 'getelementptr' 'input_8_addr_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 702 [2/2] (3.25ns)   --->   "%input_8_load_238 = load i16* %input_8_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 702 'load' 'input_8_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 703 [1/1] (0.00ns)   --->   "%input_9_addr_238 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 703 'getelementptr' 'input_9_addr_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 704 [2/2] (3.25ns)   --->   "%input_9_load_238 = load i16* %input_9_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 704 'load' 'input_9_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 705 [1/1] (0.00ns)   --->   "%input_10_addr_238 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 705 'getelementptr' 'input_10_addr_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 706 [2/2] (3.25ns)   --->   "%input_10_load_238 = load i16* %input_10_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 706 'load' 'input_10_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 707 [1/1] (0.00ns)   --->   "%input_11_addr_238 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 707 'getelementptr' 'input_11_addr_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 708 [2/2] (3.25ns)   --->   "%input_11_load_238 = load i16* %input_11_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 708 'load' 'input_11_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 709 [1/1] (0.00ns)   --->   "%input_12_addr_238 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 709 'getelementptr' 'input_12_addr_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 710 [2/2] (3.25ns)   --->   "%input_12_load_238 = load i16* %input_12_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 710 'load' 'input_12_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 711 [1/1] (0.00ns)   --->   "%input_13_addr_238 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 711 'getelementptr' 'input_13_addr_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 712 [2/2] (3.25ns)   --->   "%input_13_load_238 = load i16* %input_13_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 712 'load' 'input_13_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 713 [1/1] (0.00ns)   --->   "%input_14_addr_238 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 713 'getelementptr' 'input_14_addr_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 714 [2/2] (3.25ns)   --->   "%input_14_load_238 = load i16* %input_14_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 714 'load' 'input_14_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 715 [1/1] (0.00ns)   --->   "%input_15_addr_238 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 715 'getelementptr' 'input_15_addr_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 716 [2/2] (3.25ns)   --->   "%input_15_load_238 = load i16* %input_15_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 716 'load' 'input_15_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_21 : Operation 717 [1/1] (0.99ns)   --->   "%select_ln28_4 = select i1 %icmp_ln28_2, i32 0, i32 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 717 'select' 'select_ln28_4' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 718 [1/1] (2.06ns)   --->   "%tmp_258 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_241, i16 %input_1_load_241, i16 %input_2_load_241, i16 %input_3_load_241, i16 %input_4_load_241, i16 %input_5_load_241, i16 %input_6_load_241, i16 %input_7_load_241, i16 %input_8_load_241, i16 %input_9_load_241, i16 %input_10_load_241, i16 %input_11_load_241, i16 %input_12_load_241, i16 %input_13_load_241, i16 %input_14_load_241, i16 %input_15_load_241, i32 %select_ln28_4)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 718 'mux' 'tmp_258' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln28_128 = sext i16 %tmp_258 to i29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 719 'sext' 'sext_ln28_128' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 720 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_8 = mul i29 %sext_ln28_128, -3653" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 720 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_548 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_8, i32 14, i32 28)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 721 'partselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln28_129 = sext i15 %tmp_548 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 722 'sext' 'sext_ln28_129' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_13 = add i16 %sext_ln28_117, %sext_ln28_129" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 723 'add' 'add_ln28_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 724 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_14 = add i16 %add_ln28_13, %trunc_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 724 'add' 'add_ln28_14' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 725 [2/17] (3.56ns)   --->   "%urem_ln36 = urem i13 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 725 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 17.6>
ST_22 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln28_9 = sext i16 %tmp to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 726 'sext' 'sext_ln28_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 727 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28 = mul i30 %sext_ln28_9, -12554" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 727 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 728 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln28_10 = sext i16 %tmp_251 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 729 'sext' 'sext_ln28_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 730 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_1 = mul i30 %sext_ln28_10, -12685" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 730 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_1, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 731 'partselect' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln28_120 = sext i5 %tmp_543 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 732 'sext' 'sext_ln28_120' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln28_61 = zext i13 %sext_ln28_120 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 733 'zext' 'zext_ln28_61' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 734 [1/2] (3.25ns)   --->   "%input_0_load_237 = load i16* %input_0_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 734 'load' 'input_0_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 735 [1/2] (3.25ns)   --->   "%input_1_load_237 = load i16* %input_1_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 735 'load' 'input_1_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 736 [1/2] (3.25ns)   --->   "%input_2_load_237 = load i16* %input_2_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 736 'load' 'input_2_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 737 [1/2] (3.25ns)   --->   "%input_3_load_237 = load i16* %input_3_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 737 'load' 'input_3_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 738 [1/2] (3.25ns)   --->   "%input_4_load_237 = load i16* %input_4_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 738 'load' 'input_4_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 739 [1/2] (3.25ns)   --->   "%input_5_load_237 = load i16* %input_5_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 739 'load' 'input_5_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 740 [1/2] (3.25ns)   --->   "%input_6_load_237 = load i16* %input_6_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 740 'load' 'input_6_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 741 [1/2] (3.25ns)   --->   "%input_7_load_237 = load i16* %input_7_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 741 'load' 'input_7_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 742 [1/2] (3.25ns)   --->   "%input_8_load_237 = load i16* %input_8_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 742 'load' 'input_8_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 743 [1/2] (3.25ns)   --->   "%input_9_load_237 = load i16* %input_9_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 743 'load' 'input_9_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 744 [1/2] (3.25ns)   --->   "%input_10_load_237 = load i16* %input_10_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 744 'load' 'input_10_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 745 [1/2] (3.25ns)   --->   "%input_11_load_237 = load i16* %input_11_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 745 'load' 'input_11_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 746 [1/2] (3.25ns)   --->   "%input_12_load_237 = load i16* %input_12_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 746 'load' 'input_12_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 747 [1/2] (3.25ns)   --->   "%input_13_load_237 = load i16* %input_13_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 747 'load' 'input_13_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 748 [1/2] (3.25ns)   --->   "%input_14_load_237 = load i16* %input_14_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 748 'load' 'input_14_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 749 [1/2] (3.25ns)   --->   "%input_15_load_237 = load i16* %input_15_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 749 'load' 'input_15_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 750 [1/1] (2.06ns)   --->   "%tmp_254 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_237, i16 %input_1_load_237, i16 %input_2_load_237, i16 %input_3_load_237, i16 %input_4_load_237, i16 %input_5_load_237, i16 %input_6_load_237, i16 %input_7_load_237, i16 %input_8_load_237, i16 %input_9_load_237, i16 %input_10_load_237, i16 %input_11_load_237, i16 %input_12_load_237, i16 %input_13_load_237, i16 %input_14_load_237, i16 %input_15_load_237, i32 %zext_ln28_61)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 750 'mux' 'tmp_254' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln28_13 = sext i16 %tmp_254 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 751 'sext' 'sext_ln28_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 752 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_4 = mul i30 %sext_ln28_13, -7602" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 752 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_4, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 753 'partselect' 'trunc_ln28_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln28_121 = sext i5 %tmp_544 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 754 'sext' 'sext_ln28_121' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln28_62 = zext i13 %sext_ln28_121 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 755 'zext' 'zext_ln28_62' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 756 [1/2] (3.25ns)   --->   "%input_0_load_238 = load i16* %input_0_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 756 'load' 'input_0_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 757 [1/2] (3.25ns)   --->   "%input_1_load_238 = load i16* %input_1_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 757 'load' 'input_1_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 758 [1/2] (3.25ns)   --->   "%input_2_load_238 = load i16* %input_2_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 758 'load' 'input_2_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 759 [1/2] (3.25ns)   --->   "%input_3_load_238 = load i16* %input_3_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 759 'load' 'input_3_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 760 [1/2] (3.25ns)   --->   "%input_4_load_238 = load i16* %input_4_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 760 'load' 'input_4_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 761 [1/2] (3.25ns)   --->   "%input_5_load_238 = load i16* %input_5_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 761 'load' 'input_5_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 762 [1/2] (3.25ns)   --->   "%input_6_load_238 = load i16* %input_6_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 762 'load' 'input_6_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 763 [1/2] (3.25ns)   --->   "%input_7_load_238 = load i16* %input_7_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 763 'load' 'input_7_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 764 [1/2] (3.25ns)   --->   "%input_8_load_238 = load i16* %input_8_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 764 'load' 'input_8_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 765 [1/2] (3.25ns)   --->   "%input_9_load_238 = load i16* %input_9_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 765 'load' 'input_9_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 766 [1/2] (3.25ns)   --->   "%input_10_load_238 = load i16* %input_10_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 766 'load' 'input_10_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 767 [1/2] (3.25ns)   --->   "%input_11_load_238 = load i16* %input_11_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 767 'load' 'input_11_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 768 [1/2] (3.25ns)   --->   "%input_12_load_238 = load i16* %input_12_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 768 'load' 'input_12_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 769 [1/2] (3.25ns)   --->   "%input_13_load_238 = load i16* %input_13_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 769 'load' 'input_13_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 770 [1/2] (3.25ns)   --->   "%input_14_load_238 = load i16* %input_14_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 770 'load' 'input_14_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 771 [1/2] (3.25ns)   --->   "%input_15_load_238 = load i16* %input_15_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 771 'load' 'input_15_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_22 : Operation 772 [1/1] (2.06ns)   --->   "%tmp_255 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_238, i16 %input_1_load_238, i16 %input_2_load_238, i16 %input_3_load_238, i16 %input_4_load_238, i16 %input_5_load_238, i16 %input_6_load_238, i16 %input_7_load_238, i16 %input_8_load_238, i16 %input_9_load_238, i16 %input_10_load_238, i16 %input_11_load_238, i16 %input_12_load_238, i16 %input_13_load_238, i16 %input_14_load_238, i16 %input_15_load_238, i32 %zext_ln28_62)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 772 'mux' 'tmp_255' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln28_122 = sext i16 %tmp_255 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 773 'sext' 'sext_ln28_122' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 774 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_5 = mul i28 %sext_ln28_122, -1037" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 774 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_545 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_5, i32 14, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 775 'partselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln28_123 = sext i14 %tmp_545 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 776 'sext' 'sext_ln28_123' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln28_125 = sext i13 %tmp_546 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 777 'sext' 'sext_ln28_125' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 778 [1/1] (0.99ns)   --->   "%select_ln28_2 = select i1 %icmp_ln28_1, i32 0, i32 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 778 'select' 'select_ln28_2' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 779 [1/1] (2.06ns)   --->   "%tmp_257 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_240, i16 %input_1_load_240, i16 %input_2_load_240, i16 %input_3_load_240, i16 %input_4_load_240, i16 %input_5_load_240, i16 %input_6_load_240, i16 %input_7_load_240, i16 %input_8_load_240, i16 %input_9_load_240, i16 %input_10_load_240, i16 %input_11_load_240, i16 %input_12_load_240, i16 %input_13_load_240, i16 %input_14_load_240, i16 %input_15_load_240, i32 %select_ln28_2)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 779 'mux' 'tmp_257' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln28_126 = sext i16 %tmp_257 to i29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 780 'sext' 'sext_ln28_126' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 781 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_7 = mul i29 %sext_ln28_126, 3015" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 781 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_547 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_7, i32 14, i32 28)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 782 'partselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln28_127 = sext i15 %tmp_547 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 783 'sext' 'sext_ln28_127' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 784 [1/1] (1.94ns)   --->   "%add_ln28_9 = add i16 %sext_ln28_125, %sext_ln28_127" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 784 'add' 'add_ln28_9' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 785 [1/1] (2.07ns)   --->   "%add_ln28_10 = add i16 %sext_ln28_123, %trunc_ln28_4" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 785 'add' 'add_ln28_10' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_11 = add i16 %add_ln28_10, %add_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 786 'add' 'add_ln28_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 787 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_12 = add i16 %trunc_ln, %trunc_ln28_1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 787 'add' 'add_ln28_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 788 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_15 = add i16 %add_ln28_14, %add_ln28_12" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 788 'add' 'add_ln28_15' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 789 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_16 = add i16 %add_ln28_15, %add_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 789 'add' 'add_ln28_16' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln36_7 = sext i10 %tmp_549 to i18" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 790 'sext' 'sext_ln36_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 791 [1/17] (3.56ns)   --->   "%urem_ln36 = urem i13 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 791 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i13 %urem_ln36 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 792 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 793 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr [900 x i16]* %output_0, i64 0, i64 %zext_ln36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 793 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 794 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr [900 x i16]* %output_1, i64 0, i64 %zext_ln36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 794 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 795 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr [900 x i16]* %output_2, i64 0, i64 %zext_ln36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 795 'getelementptr' 'output_2_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 796 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr [900 x i16]* %output_3, i64 0, i64 %zext_ln36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 796 'getelementptr' 'output_3_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 797 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr [900 x i16]* %output_4, i64 0, i64 %zext_ln36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 797 'getelementptr' 'output_4_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 798 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr [900 x i16]* %output_5, i64 0, i64 %zext_ln36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 798 'getelementptr' 'output_5_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 799 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr [900 x i16]* %output_6, i64 0, i64 %zext_ln36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 799 'getelementptr' 'output_6_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 800 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr [900 x i16]* %output_7, i64 0, i64 %zext_ln36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 800 'getelementptr' 'output_7_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 801 [1/1] (0.00ns)   --->   "%output_8_addr = getelementptr [900 x i16]* %output_8, i64 0, i64 %zext_ln36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 801 'getelementptr' 'output_8_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 802 [1/1] (0.00ns)   --->   "%output_9_addr = getelementptr [900 x i16]* %output_9, i64 0, i64 %zext_ln36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 802 'getelementptr' 'output_9_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 803 [1/1] (0.00ns)   --->   "%output_10_addr = getelementptr [900 x i16]* %output_10, i64 0, i64 %zext_ln36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 803 'getelementptr' 'output_10_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 804 [1/1] (0.00ns)   --->   "%output_11_addr = getelementptr [900 x i16]* %output_11, i64 0, i64 %zext_ln36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 804 'getelementptr' 'output_11_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 805 [1/1] (0.00ns)   --->   "%output_12_addr = getelementptr [900 x i16]* %output_12, i64 0, i64 %zext_ln36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 805 'getelementptr' 'output_12_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 806 [1/1] (0.00ns)   --->   "%output_13_addr = getelementptr [900 x i16]* %output_13, i64 0, i64 %zext_ln36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 806 'getelementptr' 'output_13_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 807 [1/1] (0.00ns)   --->   "%output_14_addr = getelementptr [900 x i16]* %output_14, i64 0, i64 %zext_ln36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 807 'getelementptr' 'output_14_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 808 [1/1] (0.00ns)   --->   "%output_15_addr = getelementptr [900 x i16]* %output_15, i64 0, i64 %zext_ln36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 808 'getelementptr' 'output_15_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 809 [1/1] (1.42ns)   --->   "switch i18 %sext_ln36_7, label %branch63 [
    i18 0, label %branch48
    i18 1, label %branch49
    i18 2, label %branch50
    i18 3, label %branch51
    i18 4, label %branch52
    i18 5, label %branch53
    i18 6, label %branch54
    i18 7, label %branch55
    i18 8, label %branch56
    i18 9, label %branch57
    i18 10, label %branch58
    i18 11, label %branch59
    i18 12, label %branch60
    i18 13, label %branch61
    i18 14, label %branch62
  ]" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 809 'switch' <Predicate = true> <Delay = 1.42>

State 23 <SV = 22> <Delay = 9.79>
ST_23 : Operation 810 [1/1] (3.25ns)   --->   "store i16 %add_ln28_16, i16* %output_14_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 810 'store' <Predicate = (sext_ln36_7 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 811 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 811 'br' <Predicate = (sext_ln36_7 == 14)> <Delay = 0.00>
ST_23 : Operation 812 [1/1] (3.25ns)   --->   "store i16 %add_ln28_16, i16* %output_13_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 812 'store' <Predicate = (sext_ln36_7 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 813 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 813 'br' <Predicate = (sext_ln36_7 == 13)> <Delay = 0.00>
ST_23 : Operation 814 [1/1] (3.25ns)   --->   "store i16 %add_ln28_16, i16* %output_12_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 814 'store' <Predicate = (sext_ln36_7 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 815 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 815 'br' <Predicate = (sext_ln36_7 == 12)> <Delay = 0.00>
ST_23 : Operation 816 [1/1] (3.25ns)   --->   "store i16 %add_ln28_16, i16* %output_11_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 816 'store' <Predicate = (sext_ln36_7 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 817 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 817 'br' <Predicate = (sext_ln36_7 == 11)> <Delay = 0.00>
ST_23 : Operation 818 [1/1] (3.25ns)   --->   "store i16 %add_ln28_16, i16* %output_10_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 818 'store' <Predicate = (sext_ln36_7 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 819 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 819 'br' <Predicate = (sext_ln36_7 == 10)> <Delay = 0.00>
ST_23 : Operation 820 [1/1] (3.25ns)   --->   "store i16 %add_ln28_16, i16* %output_9_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 820 'store' <Predicate = (sext_ln36_7 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 821 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 821 'br' <Predicate = (sext_ln36_7 == 9)> <Delay = 0.00>
ST_23 : Operation 822 [1/1] (3.25ns)   --->   "store i16 %add_ln28_16, i16* %output_8_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 822 'store' <Predicate = (sext_ln36_7 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 823 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 823 'br' <Predicate = (sext_ln36_7 == 8)> <Delay = 0.00>
ST_23 : Operation 824 [1/1] (3.25ns)   --->   "store i16 %add_ln28_16, i16* %output_7_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 824 'store' <Predicate = (sext_ln36_7 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 825 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 825 'br' <Predicate = (sext_ln36_7 == 7)> <Delay = 0.00>
ST_23 : Operation 826 [1/1] (3.25ns)   --->   "store i16 %add_ln28_16, i16* %output_6_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 826 'store' <Predicate = (sext_ln36_7 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 827 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 827 'br' <Predicate = (sext_ln36_7 == 6)> <Delay = 0.00>
ST_23 : Operation 828 [1/1] (3.25ns)   --->   "store i16 %add_ln28_16, i16* %output_5_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 828 'store' <Predicate = (sext_ln36_7 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 829 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 829 'br' <Predicate = (sext_ln36_7 == 5)> <Delay = 0.00>
ST_23 : Operation 830 [1/1] (3.25ns)   --->   "store i16 %add_ln28_16, i16* %output_4_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 830 'store' <Predicate = (sext_ln36_7 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 831 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 831 'br' <Predicate = (sext_ln36_7 == 4)> <Delay = 0.00>
ST_23 : Operation 832 [1/1] (3.25ns)   --->   "store i16 %add_ln28_16, i16* %output_3_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 832 'store' <Predicate = (sext_ln36_7 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 833 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 833 'br' <Predicate = (sext_ln36_7 == 3)> <Delay = 0.00>
ST_23 : Operation 834 [1/1] (3.25ns)   --->   "store i16 %add_ln28_16, i16* %output_2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 834 'store' <Predicate = (sext_ln36_7 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 835 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 835 'br' <Predicate = (sext_ln36_7 == 2)> <Delay = 0.00>
ST_23 : Operation 836 [1/1] (3.25ns)   --->   "store i16 %add_ln28_16, i16* %output_1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 836 'store' <Predicate = (sext_ln36_7 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 837 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 837 'br' <Predicate = (sext_ln36_7 == 1)> <Delay = 0.00>
ST_23 : Operation 838 [1/1] (3.25ns)   --->   "store i16 %add_ln28_16, i16* %output_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 838 'store' <Predicate = (sext_ln36_7 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 839 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 839 'br' <Predicate = (sext_ln36_7 == 0)> <Delay = 0.00>
ST_23 : Operation 840 [1/1] (3.25ns)   --->   "store i16 %add_ln28_16, i16* %output_15_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 840 'store' <Predicate = (sext_ln36_7 != 0 & sext_ln36_7 != 1 & sext_ln36_7 != 2 & sext_ln36_7 != 3 & sext_ln36_7 != 4 & sext_ln36_7 != 5 & sext_ln36_7 != 6 & sext_ln36_7 != 7 & sext_ln36_7 != 8 & sext_ln36_7 != 9 & sext_ln36_7 != 10 & sext_ln36_7 != 11 & sext_ln36_7 != 12 & sext_ln36_7 != 13 & sext_ln36_7 != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 841 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 841 'br' <Predicate = (sext_ln36_7 != 0 & sext_ln36_7 != 1 & sext_ln36_7 != 2 & sext_ln36_7 != 3 & sext_ln36_7 != 4 & sext_ln36_7 != 5 & sext_ln36_7 != 6 & sext_ln36_7 != 7 & sext_ln36_7 != 8 & sext_ln36_7 != 9 & sext_ln36_7 != 10 & sext_ln36_7 != 11 & sext_ln36_7 != 12 & sext_ln36_7 != 13 & sext_ln36_7 != 14)> <Delay = 0.00>
ST_23 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln28_65 = zext i5 %or_ln28 to i6" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 842 'zext' 'zext_ln28_65' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln28_130 = sext i13 %add_ln28_1 to i18" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 843 'sext' 'sext_ln28_130' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln28_155 = zext i18 %sext_ln28_130 to i38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 844 'zext' 'zext_ln28_155' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 845 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_101 = mul i38 %zext_ln28_155, 298262" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 845 'mul' 'mul_ln28_101' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_550 = call i10 @_ssdm_op_PartSelect.i10.i38.i32.i32(i38 %mul_ln28_101, i32 28, i32 37)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 846 'partselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 847 [2/2] (3.25ns)   --->   "%input_0_load_242 = load i16* %input_0_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 847 'load' 'input_0_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 848 [2/2] (3.25ns)   --->   "%input_1_load_242 = load i16* %input_1_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 848 'load' 'input_1_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 849 [2/2] (3.25ns)   --->   "%input_2_load_242 = load i16* %input_2_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 849 'load' 'input_2_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 850 [2/2] (3.25ns)   --->   "%input_3_load_242 = load i16* %input_3_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 850 'load' 'input_3_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 851 [2/2] (3.25ns)   --->   "%input_4_load_242 = load i16* %input_4_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 851 'load' 'input_4_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 852 [2/2] (3.25ns)   --->   "%input_5_load_242 = load i16* %input_5_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 852 'load' 'input_5_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 853 [2/2] (3.25ns)   --->   "%input_6_load_242 = load i16* %input_6_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 853 'load' 'input_6_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 854 [2/2] (3.25ns)   --->   "%input_7_load_242 = load i16* %input_7_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 854 'load' 'input_7_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 855 [2/2] (3.25ns)   --->   "%input_8_load_242 = load i16* %input_8_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 855 'load' 'input_8_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 856 [2/2] (3.25ns)   --->   "%input_9_load_242 = load i16* %input_9_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 856 'load' 'input_9_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 857 [2/2] (3.25ns)   --->   "%input_10_load_242 = load i16* %input_10_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 857 'load' 'input_10_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 858 [2/2] (3.25ns)   --->   "%input_11_load_242 = load i16* %input_11_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 858 'load' 'input_11_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 859 [2/2] (3.25ns)   --->   "%input_12_load_242 = load i16* %input_12_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 859 'load' 'input_12_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 860 [2/2] (3.25ns)   --->   "%input_13_load_242 = load i16* %input_13_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 860 'load' 'input_13_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 861 [2/2] (3.25ns)   --->   "%input_14_load_242 = load i16* %input_14_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 861 'load' 'input_14_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 862 [2/2] (3.25ns)   --->   "%input_15_load_242 = load i16* %input_15_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 862 'load' 'input_15_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 863 [1/1] (1.78ns)   --->   "%add_ln28_18 = add i6 %zext_ln28_65, 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 863 'add' 'add_ln28_18' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln28_69 = zext i6 %add_ln28_18 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 864 'zext' 'zext_ln28_69' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 865 [1/1] (1.63ns)   --->   "%add_ln28_19 = add i13 %tmp5_0_0_0_cast81_ca, %zext_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 865 'add' 'add_ln28_19' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln28_156 = zext i13 %add_ln28_19 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 866 'zext' 'zext_ln28_156' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 867 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_102 = mul i28 %zext_ln28_156, 9321" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 867 'mul' 'mul_ln28_102' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_551 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul_ln28_102, i32 23, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 868 'partselect' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 869 [17/17] (3.56ns)   --->   "%urem_ln28_10 = urem i13 %add_ln28_19, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 869 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 870 [1/1] (0.00ns)   --->   "%or_ln28_2 = or i5 %out_w_0_0, 3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 870 'or' 'or_ln28_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln28_72 = zext i5 %or_ln28_2 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 871 'zext' 'zext_ln28_72' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 872 [1/1] (1.63ns)   --->   "%add_ln28_20 = add i13 %tmp5_0_0_0_cast81_ca, %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 872 'add' 'add_ln28_20' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 873 [17/17] (3.56ns)   --->   "%urem_ln28_11 = urem i13 %add_ln28_20, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 873 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln28_136 = sext i13 %add_ln28_4 to i19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 874 'sext' 'sext_ln28_136' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln28_158 = zext i19 %sext_ln28_136 to i40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 875 'zext' 'zext_ln28_158' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 876 [1/1] (6.28ns)   --->   "%mul_ln28_104 = mul i40 %zext_ln28_158, 596524" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 876 'mul' 'mul_ln28_104' <Predicate = true> <Delay = 6.28> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_554 = call i11 @_ssdm_op_PartSelect.i11.i40.i32.i32(i40 %mul_ln28_104, i32 29, i32 39)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 877 'partselect' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 878 [2/2] (3.25ns)   --->   "%input_0_load_245 = load i16* %input_0_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 878 'load' 'input_0_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 879 [2/2] (3.25ns)   --->   "%input_1_load_245 = load i16* %input_1_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 879 'load' 'input_1_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 880 [2/2] (3.25ns)   --->   "%input_2_load_245 = load i16* %input_2_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 880 'load' 'input_2_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 881 [2/2] (3.25ns)   --->   "%input_3_load_245 = load i16* %input_3_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 881 'load' 'input_3_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 882 [2/2] (3.25ns)   --->   "%input_4_load_245 = load i16* %input_4_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 882 'load' 'input_4_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 883 [2/2] (3.25ns)   --->   "%input_5_load_245 = load i16* %input_5_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 883 'load' 'input_5_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 884 [2/2] (3.25ns)   --->   "%input_6_load_245 = load i16* %input_6_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 884 'load' 'input_6_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 885 [2/2] (3.25ns)   --->   "%input_7_load_245 = load i16* %input_7_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 885 'load' 'input_7_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 886 [2/2] (3.25ns)   --->   "%input_8_load_245 = load i16* %input_8_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 886 'load' 'input_8_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 887 [2/2] (3.25ns)   --->   "%input_9_load_245 = load i16* %input_9_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 887 'load' 'input_9_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 888 [2/2] (3.25ns)   --->   "%input_10_load_245 = load i16* %input_10_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 888 'load' 'input_10_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 889 [2/2] (3.25ns)   --->   "%input_11_load_245 = load i16* %input_11_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 889 'load' 'input_11_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 890 [2/2] (3.25ns)   --->   "%input_12_load_245 = load i16* %input_12_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 890 'load' 'input_12_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 891 [2/2] (3.25ns)   --->   "%input_13_load_245 = load i16* %input_13_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 891 'load' 'input_13_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 892 [2/2] (3.25ns)   --->   "%input_14_load_245 = load i16* %input_14_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 892 'load' 'input_14_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 893 [2/2] (3.25ns)   --->   "%input_15_load_245 = load i16* %input_15_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 893 'load' 'input_15_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_23 : Operation 894 [1/1] (2.06ns)   --->   "%tmp_265 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_240, i16 %input_1_load_240, i16 %input_2_load_240, i16 %input_3_load_240, i16 %input_4_load_240, i16 %input_5_load_240, i16 %input_6_load_240, i16 %input_7_load_240, i16 %input_8_load_240, i16 %input_9_load_240, i16 %input_10_load_240, i16 %input_11_load_240, i16 %input_12_load_240, i16 %input_13_load_240, i16 %input_14_load_240, i16 %input_15_load_240, i32 %select_ln28_2)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 894 'mux' 'tmp_265' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln28_142 = sext i16 %tmp_265 to i27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 895 'sext' 'sext_ln28_142' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 896 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_15 = mul i27 %sext_ln28_142, -783" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 896 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_558 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %mul_ln28_15, i32 14, i32 26)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 897 'partselect' 'tmp_558' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 8.01>
ST_24 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln28_131 = sext i10 %tmp_550 to i18" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 898 'sext' 'sext_ln28_131' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln28_67 = zext i18 %sext_ln28_131 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 899 'zext' 'zext_ln28_67' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 900 [1/2] (3.25ns)   --->   "%input_0_load_242 = load i16* %input_0_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 900 'load' 'input_0_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 901 [1/2] (3.25ns)   --->   "%input_1_load_242 = load i16* %input_1_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 901 'load' 'input_1_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 902 [1/2] (3.25ns)   --->   "%input_2_load_242 = load i16* %input_2_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 902 'load' 'input_2_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 903 [1/2] (3.25ns)   --->   "%input_3_load_242 = load i16* %input_3_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 903 'load' 'input_3_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 904 [1/2] (3.25ns)   --->   "%input_4_load_242 = load i16* %input_4_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 904 'load' 'input_4_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 905 [1/2] (3.25ns)   --->   "%input_5_load_242 = load i16* %input_5_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 905 'load' 'input_5_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 906 [1/2] (3.25ns)   --->   "%input_6_load_242 = load i16* %input_6_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 906 'load' 'input_6_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 907 [1/2] (3.25ns)   --->   "%input_7_load_242 = load i16* %input_7_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 907 'load' 'input_7_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 908 [1/2] (3.25ns)   --->   "%input_8_load_242 = load i16* %input_8_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 908 'load' 'input_8_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 909 [1/2] (3.25ns)   --->   "%input_9_load_242 = load i16* %input_9_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 909 'load' 'input_9_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 910 [1/2] (3.25ns)   --->   "%input_10_load_242 = load i16* %input_10_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 910 'load' 'input_10_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 911 [1/2] (3.25ns)   --->   "%input_11_load_242 = load i16* %input_11_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 911 'load' 'input_11_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 912 [1/2] (3.25ns)   --->   "%input_12_load_242 = load i16* %input_12_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 912 'load' 'input_12_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 913 [1/2] (3.25ns)   --->   "%input_13_load_242 = load i16* %input_13_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 913 'load' 'input_13_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 914 [1/2] (3.25ns)   --->   "%input_14_load_242 = load i16* %input_14_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 914 'load' 'input_14_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 915 [1/2] (3.25ns)   --->   "%input_15_load_242 = load i16* %input_15_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 915 'load' 'input_15_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 916 [1/1] (2.06ns)   --->   "%tmp_259 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_242, i16 %input_1_load_242, i16 %input_2_load_242, i16 %input_3_load_242, i16 %input_4_load_242, i16 %input_5_load_242, i16 %input_6_load_242, i16 %input_7_load_242, i16 %input_8_load_242, i16 %input_9_load_242, i16 %input_10_load_242, i16 %input_11_load_242, i16 %input_12_load_242, i16 %input_13_load_242, i16 %input_14_load_242, i16 %input_15_load_242, i32 %zext_ln28_67)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 916 'mux' 'tmp_259' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln28_68 = zext i6 %add_ln28_18 to i10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 917 'zext' 'zext_ln28_68' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 918 [16/17] (3.56ns)   --->   "%urem_ln28_10 = urem i13 %add_ln28_19, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 918 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 919 [16/17] (3.56ns)   --->   "%urem_ln28_11 = urem i13 %add_ln28_20, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 919 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln28_137 = sext i11 %tmp_554 to i19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 920 'sext' 'sext_ln28_137' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln28_74 = zext i19 %sext_ln28_137 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 921 'zext' 'zext_ln28_74' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 922 [1/2] (3.25ns)   --->   "%input_0_load_245 = load i16* %input_0_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 922 'load' 'input_0_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 923 [1/2] (3.25ns)   --->   "%input_1_load_245 = load i16* %input_1_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 923 'load' 'input_1_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 924 [1/2] (3.25ns)   --->   "%input_2_load_245 = load i16* %input_2_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 924 'load' 'input_2_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 925 [1/2] (3.25ns)   --->   "%input_3_load_245 = load i16* %input_3_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 925 'load' 'input_3_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 926 [1/2] (3.25ns)   --->   "%input_4_load_245 = load i16* %input_4_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 926 'load' 'input_4_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 927 [1/2] (3.25ns)   --->   "%input_5_load_245 = load i16* %input_5_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 927 'load' 'input_5_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 928 [1/2] (3.25ns)   --->   "%input_6_load_245 = load i16* %input_6_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 928 'load' 'input_6_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 929 [1/2] (3.25ns)   --->   "%input_7_load_245 = load i16* %input_7_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 929 'load' 'input_7_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 930 [1/2] (3.25ns)   --->   "%input_8_load_245 = load i16* %input_8_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 930 'load' 'input_8_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 931 [1/2] (3.25ns)   --->   "%input_9_load_245 = load i16* %input_9_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 931 'load' 'input_9_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 932 [1/2] (3.25ns)   --->   "%input_10_load_245 = load i16* %input_10_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 932 'load' 'input_10_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 933 [1/2] (3.25ns)   --->   "%input_11_load_245 = load i16* %input_11_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 933 'load' 'input_11_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 934 [1/2] (3.25ns)   --->   "%input_12_load_245 = load i16* %input_12_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 934 'load' 'input_12_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 935 [1/2] (3.25ns)   --->   "%input_13_load_245 = load i16* %input_13_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 935 'load' 'input_13_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 936 [1/2] (3.25ns)   --->   "%input_14_load_245 = load i16* %input_14_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 936 'load' 'input_14_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 937 [1/2] (3.25ns)   --->   "%input_15_load_245 = load i16* %input_15_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 937 'load' 'input_15_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 938 [1/1] (2.06ns)   --->   "%tmp_262 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_245, i16 %input_1_load_245, i16 %input_2_load_245, i16 %input_3_load_245, i16 %input_4_load_245, i16 %input_5_load_245, i16 %input_6_load_245, i16 %input_7_load_245, i16 %input_8_load_245, i16 %input_9_load_245, i16 %input_10_load_245, i16 %input_11_load_245, i16 %input_12_load_245, i16 %input_13_load_245, i16 %input_14_load_245, i16 %input_15_load_245, i32 %zext_ln28_74)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 938 'mux' 'tmp_262' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 939 [1/1] (1.63ns)   --->   "%add_ln28_22 = add i13 %tmp5_0_1_0_cast78_ca, %zext_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 939 'add' 'add_ln28_22' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln28_159 = zext i13 %add_ln28_22 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 940 'zext' 'zext_ln28_159' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 941 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_105 = mul i28 %zext_ln28_159, 9321" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 941 'mul' 'mul_ln28_105' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_555 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul_ln28_105, i32 23, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 942 'partselect' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 943 [17/17] (3.56ns)   --->   "%urem_ln28_13 = urem i13 %add_ln28_22, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 943 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 944 [1/1] (1.63ns)   --->   "%add_ln28_23 = add i13 %tmp5_0_1_0_cast78_ca, %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 944 'add' 'add_ln28_23' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 945 [17/17] (3.56ns)   --->   "%urem_ln28_14 = urem i13 %add_ln28_23, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 945 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 946 [1/1] (1.73ns)   --->   "%add_ln28_25 = add i10 %tmp5_0_2_0, %zext_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 946 'add' 'add_ln28_25' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 947 [1/1] (1.77ns)   --->   "%icmp_ln28_3 = icmp ult i10 %add_ln28_25, -124" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 947 'icmp' 'icmp_ln28_3' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 948 [1/1] (1.73ns)   --->   "%add_ln28_147 = add i10 %add_ln28_25, 124" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 948 'add' 'add_ln28_147' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 949 [1/1] (0.68ns)   --->   "%select_ln28_7 = select i1 %icmp_ln28_3, i10 %add_ln28_25, i10 %add_ln28_147" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 949 'select' 'select_ln28_7' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln28_29 = zext i10 %select_ln28_7 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 950 'zext' 'zext_ln28_29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 951 [1/1] (0.00ns)   --->   "%input_0_addr_249 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 951 'getelementptr' 'input_0_addr_249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 952 [2/2] (3.25ns)   --->   "%input_0_load_249 = load i16* %input_0_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 952 'load' 'input_0_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 953 [1/1] (0.00ns)   --->   "%input_1_addr_249 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 953 'getelementptr' 'input_1_addr_249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 954 [2/2] (3.25ns)   --->   "%input_1_load_249 = load i16* %input_1_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 954 'load' 'input_1_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 955 [1/1] (0.00ns)   --->   "%input_2_addr_249 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 955 'getelementptr' 'input_2_addr_249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 956 [2/2] (3.25ns)   --->   "%input_2_load_249 = load i16* %input_2_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 956 'load' 'input_2_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 957 [1/1] (0.00ns)   --->   "%input_3_addr_249 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 957 'getelementptr' 'input_3_addr_249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 958 [2/2] (3.25ns)   --->   "%input_3_load_249 = load i16* %input_3_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 958 'load' 'input_3_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 959 [1/1] (0.00ns)   --->   "%input_4_addr_249 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 959 'getelementptr' 'input_4_addr_249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 960 [2/2] (3.25ns)   --->   "%input_4_load_249 = load i16* %input_4_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 960 'load' 'input_4_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 961 [1/1] (0.00ns)   --->   "%input_5_addr_249 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 961 'getelementptr' 'input_5_addr_249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 962 [2/2] (3.25ns)   --->   "%input_5_load_249 = load i16* %input_5_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 962 'load' 'input_5_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 963 [1/1] (0.00ns)   --->   "%input_6_addr_249 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 963 'getelementptr' 'input_6_addr_249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 964 [2/2] (3.25ns)   --->   "%input_6_load_249 = load i16* %input_6_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 964 'load' 'input_6_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 965 [1/1] (0.00ns)   --->   "%input_7_addr_249 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 965 'getelementptr' 'input_7_addr_249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 966 [2/2] (3.25ns)   --->   "%input_7_load_249 = load i16* %input_7_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 966 'load' 'input_7_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 967 [1/1] (0.00ns)   --->   "%input_8_addr_249 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 967 'getelementptr' 'input_8_addr_249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 968 [2/2] (3.25ns)   --->   "%input_8_load_249 = load i16* %input_8_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 968 'load' 'input_8_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 969 [1/1] (0.00ns)   --->   "%input_9_addr_249 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 969 'getelementptr' 'input_9_addr_249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 970 [2/2] (3.25ns)   --->   "%input_9_load_249 = load i16* %input_9_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 970 'load' 'input_9_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 971 [1/1] (0.00ns)   --->   "%input_10_addr_249 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 971 'getelementptr' 'input_10_addr_249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 972 [2/2] (3.25ns)   --->   "%input_10_load_249 = load i16* %input_10_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 972 'load' 'input_10_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 973 [1/1] (0.00ns)   --->   "%input_11_addr_249 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 973 'getelementptr' 'input_11_addr_249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 974 [2/2] (3.25ns)   --->   "%input_11_load_249 = load i16* %input_11_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 974 'load' 'input_11_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 975 [1/1] (0.00ns)   --->   "%input_12_addr_249 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 975 'getelementptr' 'input_12_addr_249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 976 [2/2] (3.25ns)   --->   "%input_12_load_249 = load i16* %input_12_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 976 'load' 'input_12_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 977 [1/1] (0.00ns)   --->   "%input_13_addr_249 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 977 'getelementptr' 'input_13_addr_249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 978 [2/2] (3.25ns)   --->   "%input_13_load_249 = load i16* %input_13_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 978 'load' 'input_13_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 979 [1/1] (0.00ns)   --->   "%input_14_addr_249 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 979 'getelementptr' 'input_14_addr_249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 980 [2/2] (3.25ns)   --->   "%input_14_load_249 = load i16* %input_14_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 980 'load' 'input_14_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 981 [1/1] (0.00ns)   --->   "%input_15_addr_249 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 981 'getelementptr' 'input_15_addr_249' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 982 [2/2] (3.25ns)   --->   "%input_15_load_249 = load i16* %input_15_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 982 'load' 'input_15_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>

State 25 <SV = 24> <Delay = 13.6>
ST_25 : Operation 983 [15/17] (3.56ns)   --->   "%urem_ln28_10 = urem i13 %add_ln28_19, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 983 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 984 [15/17] (3.56ns)   --->   "%urem_ln28_11 = urem i13 %add_ln28_20, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 984 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 985 [16/17] (3.56ns)   --->   "%urem_ln28_13 = urem i13 %add_ln28_22, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 985 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 986 [16/17] (3.56ns)   --->   "%urem_ln28_14 = urem i13 %add_ln28_23, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 986 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln28_143 = sext i13 %tmp_558 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 987 'sext' 'sext_ln28_143' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 988 [1/1] (0.99ns)   --->   "%select_ln28_6 = select i1 %icmp_ln28_3, i32 0, i32 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 988 'select' 'select_ln28_6' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 989 [1/2] (3.25ns)   --->   "%input_0_load_249 = load i16* %input_0_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 989 'load' 'input_0_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 990 [1/2] (3.25ns)   --->   "%input_1_load_249 = load i16* %input_1_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 990 'load' 'input_1_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 991 [1/2] (3.25ns)   --->   "%input_2_load_249 = load i16* %input_2_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 991 'load' 'input_2_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 992 [1/2] (3.25ns)   --->   "%input_3_load_249 = load i16* %input_3_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 992 'load' 'input_3_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 993 [1/2] (3.25ns)   --->   "%input_4_load_249 = load i16* %input_4_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 993 'load' 'input_4_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 994 [1/2] (3.25ns)   --->   "%input_5_load_249 = load i16* %input_5_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 994 'load' 'input_5_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 995 [1/2] (3.25ns)   --->   "%input_6_load_249 = load i16* %input_6_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 995 'load' 'input_6_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 996 [1/2] (3.25ns)   --->   "%input_7_load_249 = load i16* %input_7_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 996 'load' 'input_7_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 997 [1/2] (3.25ns)   --->   "%input_8_load_249 = load i16* %input_8_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 997 'load' 'input_8_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 998 [1/2] (3.25ns)   --->   "%input_9_load_249 = load i16* %input_9_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 998 'load' 'input_9_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 999 [1/2] (3.25ns)   --->   "%input_10_load_249 = load i16* %input_10_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 999 'load' 'input_10_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 1000 [1/2] (3.25ns)   --->   "%input_11_load_249 = load i16* %input_11_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1000 'load' 'input_11_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 1001 [1/2] (3.25ns)   --->   "%input_12_load_249 = load i16* %input_12_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1001 'load' 'input_12_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 1002 [1/2] (3.25ns)   --->   "%input_13_load_249 = load i16* %input_13_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1002 'load' 'input_13_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 1003 [1/2] (3.25ns)   --->   "%input_14_load_249 = load i16* %input_14_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1003 'load' 'input_14_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 1004 [1/2] (3.25ns)   --->   "%input_15_load_249 = load i16* %input_15_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1004 'load' 'input_15_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 1005 [1/1] (2.06ns)   --->   "%tmp_266 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_249, i16 %input_1_load_249, i16 %input_2_load_249, i16 %input_3_load_249, i16 %input_4_load_249, i16 %input_5_load_249, i16 %input_6_load_249, i16 %input_7_load_249, i16 %input_8_load_249, i16 %input_9_load_249, i16 %input_10_load_249, i16 %input_11_load_249, i16 %input_12_load_249, i16 %input_13_load_249, i16 %input_14_load_249, i16 %input_15_load_249, i32 %select_ln28_6)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1005 'mux' 'tmp_266' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1006 [1/1] (0.00ns)   --->   "%sext_ln28_144 = sext i16 %tmp_266 to i29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1006 'sext' 'sext_ln28_144' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1007 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_16 = mul i29 %sext_ln28_144, 3015" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1007 'mul' 'mul_ln28_16' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_559 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_16, i32 14, i32 28)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1008 'partselect' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln28_145 = sext i15 %tmp_559 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1009 'sext' 'sext_ln28_145' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1010 [1/1] (1.94ns)   --->   "%add_ln28_27 = add i16 %sext_ln28_143, %sext_ln28_145" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1010 'add' 'add_ln28_27' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1011 [1/1] (1.63ns)   --->   "%add_ln36_1 = add i13 %sext_ln21, %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1011 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1012 [1/1] (0.00ns)   --->   "%sext_ln36_8 = sext i13 %add_ln36_1 to i18" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1012 'sext' 'sext_ln36_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln36_15 = zext i18 %sext_ln36_8 to i38" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1013 'zext' 'zext_ln36_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1014 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln36_7 = mul i38 %zext_ln36_15, 298262" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1014 'mul' 'mul_ln36_7' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_561 = call i10 @_ssdm_op_PartSelect.i10.i38.i32.i32(i38 %mul_ln36_7, i32 28, i32 37)" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1015 'partselect' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1016 [17/17] (3.56ns)   --->   "%urem_ln36_1 = urem i13 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1016 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.56>
ST_26 : Operation 1017 [14/17] (3.56ns)   --->   "%urem_ln28_10 = urem i13 %add_ln28_19, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1017 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1018 [14/17] (3.56ns)   --->   "%urem_ln28_11 = urem i13 %add_ln28_20, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1018 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1019 [15/17] (3.56ns)   --->   "%urem_ln28_13 = urem i13 %add_ln28_22, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1019 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1020 [15/17] (3.56ns)   --->   "%urem_ln28_14 = urem i13 %add_ln28_23, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1020 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1021 [16/17] (3.56ns)   --->   "%urem_ln36_1 = urem i13 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1021 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.56>
ST_27 : Operation 1022 [13/17] (3.56ns)   --->   "%urem_ln28_10 = urem i13 %add_ln28_19, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1022 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1023 [13/17] (3.56ns)   --->   "%urem_ln28_11 = urem i13 %add_ln28_20, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1023 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1024 [14/17] (3.56ns)   --->   "%urem_ln28_13 = urem i13 %add_ln28_22, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1024 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1025 [14/17] (3.56ns)   --->   "%urem_ln28_14 = urem i13 %add_ln28_23, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1025 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1026 [15/17] (3.56ns)   --->   "%urem_ln36_1 = urem i13 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1026 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.56>
ST_28 : Operation 1027 [12/17] (3.56ns)   --->   "%urem_ln28_10 = urem i13 %add_ln28_19, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1027 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1028 [12/17] (3.56ns)   --->   "%urem_ln28_11 = urem i13 %add_ln28_20, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1028 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1029 [13/17] (3.56ns)   --->   "%urem_ln28_13 = urem i13 %add_ln28_22, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1029 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1030 [13/17] (3.56ns)   --->   "%urem_ln28_14 = urem i13 %add_ln28_23, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1030 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1031 [14/17] (3.56ns)   --->   "%urem_ln36_1 = urem i13 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1031 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.56>
ST_29 : Operation 1032 [11/17] (3.56ns)   --->   "%urem_ln28_10 = urem i13 %add_ln28_19, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1032 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1033 [11/17] (3.56ns)   --->   "%urem_ln28_11 = urem i13 %add_ln28_20, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1033 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1034 [12/17] (3.56ns)   --->   "%urem_ln28_13 = urem i13 %add_ln28_22, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1034 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1035 [12/17] (3.56ns)   --->   "%urem_ln28_14 = urem i13 %add_ln28_23, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1035 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1036 [13/17] (3.56ns)   --->   "%urem_ln36_1 = urem i13 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1036 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.56>
ST_30 : Operation 1037 [10/17] (3.56ns)   --->   "%urem_ln28_10 = urem i13 %add_ln28_19, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1037 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1038 [10/17] (3.56ns)   --->   "%urem_ln28_11 = urem i13 %add_ln28_20, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1038 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1039 [11/17] (3.56ns)   --->   "%urem_ln28_13 = urem i13 %add_ln28_22, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1039 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1040 [11/17] (3.56ns)   --->   "%urem_ln28_14 = urem i13 %add_ln28_23, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1040 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1041 [12/17] (3.56ns)   --->   "%urem_ln36_1 = urem i13 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1041 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.56>
ST_31 : Operation 1042 [9/17] (3.56ns)   --->   "%urem_ln28_10 = urem i13 %add_ln28_19, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1042 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1043 [9/17] (3.56ns)   --->   "%urem_ln28_11 = urem i13 %add_ln28_20, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1043 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1044 [10/17] (3.56ns)   --->   "%urem_ln28_13 = urem i13 %add_ln28_22, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1044 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1045 [10/17] (3.56ns)   --->   "%urem_ln28_14 = urem i13 %add_ln28_23, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1045 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1046 [11/17] (3.56ns)   --->   "%urem_ln36_1 = urem i13 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1046 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.56>
ST_32 : Operation 1047 [8/17] (3.56ns)   --->   "%urem_ln28_10 = urem i13 %add_ln28_19, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1047 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1048 [8/17] (3.56ns)   --->   "%urem_ln28_11 = urem i13 %add_ln28_20, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1048 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1049 [9/17] (3.56ns)   --->   "%urem_ln28_13 = urem i13 %add_ln28_22, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1049 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1050 [9/17] (3.56ns)   --->   "%urem_ln28_14 = urem i13 %add_ln28_23, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1050 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1051 [10/17] (3.56ns)   --->   "%urem_ln36_1 = urem i13 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1051 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.56>
ST_33 : Operation 1052 [7/17] (3.56ns)   --->   "%urem_ln28_10 = urem i13 %add_ln28_19, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1052 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1053 [7/17] (3.56ns)   --->   "%urem_ln28_11 = urem i13 %add_ln28_20, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1053 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1054 [8/17] (3.56ns)   --->   "%urem_ln28_13 = urem i13 %add_ln28_22, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1054 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1055 [8/17] (3.56ns)   --->   "%urem_ln28_14 = urem i13 %add_ln28_23, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1055 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1056 [9/17] (3.56ns)   --->   "%urem_ln36_1 = urem i13 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1056 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.56>
ST_34 : Operation 1057 [6/17] (3.56ns)   --->   "%urem_ln28_10 = urem i13 %add_ln28_19, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1057 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1058 [6/17] (3.56ns)   --->   "%urem_ln28_11 = urem i13 %add_ln28_20, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1058 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1059 [7/17] (3.56ns)   --->   "%urem_ln28_13 = urem i13 %add_ln28_22, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1059 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1060 [7/17] (3.56ns)   --->   "%urem_ln28_14 = urem i13 %add_ln28_23, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1060 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1061 [8/17] (3.56ns)   --->   "%urem_ln36_1 = urem i13 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1061 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.56>
ST_35 : Operation 1062 [5/17] (3.56ns)   --->   "%urem_ln28_10 = urem i13 %add_ln28_19, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1062 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1063 [5/17] (3.56ns)   --->   "%urem_ln28_11 = urem i13 %add_ln28_20, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1063 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1064 [6/17] (3.56ns)   --->   "%urem_ln28_13 = urem i13 %add_ln28_22, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1064 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1065 [6/17] (3.56ns)   --->   "%urem_ln28_14 = urem i13 %add_ln28_23, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1065 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1066 [7/17] (3.56ns)   --->   "%urem_ln36_1 = urem i13 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1066 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.56>
ST_36 : Operation 1067 [4/17] (3.56ns)   --->   "%urem_ln28_10 = urem i13 %add_ln28_19, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1067 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1068 [4/17] (3.56ns)   --->   "%urem_ln28_11 = urem i13 %add_ln28_20, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1068 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1069 [5/17] (3.56ns)   --->   "%urem_ln28_13 = urem i13 %add_ln28_22, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1069 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1070 [5/17] (3.56ns)   --->   "%urem_ln28_14 = urem i13 %add_ln28_23, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1070 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1071 [6/17] (3.56ns)   --->   "%urem_ln36_1 = urem i13 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1071 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.56>
ST_37 : Operation 1072 [3/17] (3.56ns)   --->   "%urem_ln28_10 = urem i13 %add_ln28_19, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1072 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1073 [3/17] (3.56ns)   --->   "%urem_ln28_11 = urem i13 %add_ln28_20, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1073 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1074 [4/17] (3.56ns)   --->   "%urem_ln28_13 = urem i13 %add_ln28_22, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1074 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1075 [4/17] (3.56ns)   --->   "%urem_ln28_14 = urem i13 %add_ln28_23, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1075 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1076 [5/17] (3.56ns)   --->   "%urem_ln36_1 = urem i13 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1076 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.44>
ST_38 : Operation 1077 [2/17] (3.56ns)   --->   "%urem_ln28_10 = urem i13 %add_ln28_19, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1077 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1078 [1/1] (0.00ns)   --->   "%zext_ln28_71 = zext i5 %or_ln28_2 to i10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1078 'zext' 'zext_ln28_71' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1079 [2/17] (3.56ns)   --->   "%urem_ln28_11 = urem i13 %add_ln28_20, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1079 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1080 [3/17] (3.56ns)   --->   "%urem_ln28_13 = urem i13 %add_ln28_22, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1080 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1081 [3/17] (3.56ns)   --->   "%urem_ln28_14 = urem i13 %add_ln28_23, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1081 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1082 [1/1] (1.73ns)   --->   "%add_ln28_26 = add i10 %tmp5_0_2_0, %zext_ln28_71" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1082 'add' 'add_ln28_26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1083 [1/1] (1.77ns)   --->   "%icmp_ln28_4 = icmp ult i10 %add_ln28_26, -124" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1083 'icmp' 'icmp_ln28_4' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1084 [1/1] (1.73ns)   --->   "%add_ln28_148 = add i10 %add_ln28_26, 124" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1084 'add' 'add_ln28_148' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1085 [1/1] (0.68ns)   --->   "%select_ln28_9 = select i1 %icmp_ln28_4, i10 %add_ln28_26, i10 %add_ln28_148" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1085 'select' 'select_ln28_9' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1086 [1/1] (0.00ns)   --->   "%zext_ln28_30 = zext i10 %select_ln28_9 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1086 'zext' 'zext_ln28_30' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1087 [1/1] (0.00ns)   --->   "%input_0_addr_250 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1087 'getelementptr' 'input_0_addr_250' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1088 [2/2] (3.25ns)   --->   "%input_0_load_250 = load i16* %input_0_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1088 'load' 'input_0_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 1089 [1/1] (0.00ns)   --->   "%input_1_addr_250 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1089 'getelementptr' 'input_1_addr_250' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1090 [2/2] (3.25ns)   --->   "%input_1_load_250 = load i16* %input_1_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1090 'load' 'input_1_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 1091 [1/1] (0.00ns)   --->   "%input_2_addr_250 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1091 'getelementptr' 'input_2_addr_250' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1092 [2/2] (3.25ns)   --->   "%input_2_load_250 = load i16* %input_2_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1092 'load' 'input_2_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 1093 [1/1] (0.00ns)   --->   "%input_3_addr_250 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1093 'getelementptr' 'input_3_addr_250' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1094 [2/2] (3.25ns)   --->   "%input_3_load_250 = load i16* %input_3_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1094 'load' 'input_3_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 1095 [1/1] (0.00ns)   --->   "%input_4_addr_250 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1095 'getelementptr' 'input_4_addr_250' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1096 [2/2] (3.25ns)   --->   "%input_4_load_250 = load i16* %input_4_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1096 'load' 'input_4_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 1097 [1/1] (0.00ns)   --->   "%input_5_addr_250 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1097 'getelementptr' 'input_5_addr_250' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1098 [2/2] (3.25ns)   --->   "%input_5_load_250 = load i16* %input_5_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1098 'load' 'input_5_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 1099 [1/1] (0.00ns)   --->   "%input_6_addr_250 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1099 'getelementptr' 'input_6_addr_250' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1100 [2/2] (3.25ns)   --->   "%input_6_load_250 = load i16* %input_6_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1100 'load' 'input_6_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 1101 [1/1] (0.00ns)   --->   "%input_7_addr_250 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1101 'getelementptr' 'input_7_addr_250' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1102 [2/2] (3.25ns)   --->   "%input_7_load_250 = load i16* %input_7_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1102 'load' 'input_7_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 1103 [1/1] (0.00ns)   --->   "%input_8_addr_250 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1103 'getelementptr' 'input_8_addr_250' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1104 [2/2] (3.25ns)   --->   "%input_8_load_250 = load i16* %input_8_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1104 'load' 'input_8_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 1105 [1/1] (0.00ns)   --->   "%input_9_addr_250 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1105 'getelementptr' 'input_9_addr_250' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1106 [2/2] (3.25ns)   --->   "%input_9_load_250 = load i16* %input_9_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1106 'load' 'input_9_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 1107 [1/1] (0.00ns)   --->   "%input_10_addr_250 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1107 'getelementptr' 'input_10_addr_250' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1108 [2/2] (3.25ns)   --->   "%input_10_load_250 = load i16* %input_10_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1108 'load' 'input_10_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 1109 [1/1] (0.00ns)   --->   "%input_11_addr_250 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1109 'getelementptr' 'input_11_addr_250' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1110 [2/2] (3.25ns)   --->   "%input_11_load_250 = load i16* %input_11_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1110 'load' 'input_11_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 1111 [1/1] (0.00ns)   --->   "%input_12_addr_250 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1111 'getelementptr' 'input_12_addr_250' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1112 [2/2] (3.25ns)   --->   "%input_12_load_250 = load i16* %input_12_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1112 'load' 'input_12_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 1113 [1/1] (0.00ns)   --->   "%input_13_addr_250 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1113 'getelementptr' 'input_13_addr_250' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1114 [2/2] (3.25ns)   --->   "%input_13_load_250 = load i16* %input_13_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1114 'load' 'input_13_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 1115 [1/1] (0.00ns)   --->   "%input_14_addr_250 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1115 'getelementptr' 'input_14_addr_250' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1116 [2/2] (3.25ns)   --->   "%input_14_load_250 = load i16* %input_14_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1116 'load' 'input_14_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 1117 [1/1] (0.00ns)   --->   "%input_15_addr_250 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1117 'getelementptr' 'input_15_addr_250' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1118 [2/2] (3.25ns)   --->   "%input_15_load_250 = load i16* %input_15_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1118 'load' 'input_15_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_38 : Operation 1119 [4/17] (3.56ns)   --->   "%urem_ln36_1 = urem i13 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1119 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.81>
ST_39 : Operation 1120 [1/17] (3.56ns)   --->   "%urem_ln28_10 = urem i13 %add_ln28_19, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1120 'urem' 'urem_ln28_10' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln28_23 = zext i13 %urem_ln28_10 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1121 'zext' 'zext_ln28_23' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1122 [1/1] (0.00ns)   --->   "%input_0_addr_243 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1122 'getelementptr' 'input_0_addr_243' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1123 [2/2] (3.25ns)   --->   "%input_0_load_243 = load i16* %input_0_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1123 'load' 'input_0_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1124 [1/1] (0.00ns)   --->   "%input_1_addr_243 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1124 'getelementptr' 'input_1_addr_243' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1125 [2/2] (3.25ns)   --->   "%input_1_load_243 = load i16* %input_1_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1125 'load' 'input_1_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1126 [1/1] (0.00ns)   --->   "%input_2_addr_243 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1126 'getelementptr' 'input_2_addr_243' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1127 [2/2] (3.25ns)   --->   "%input_2_load_243 = load i16* %input_2_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1127 'load' 'input_2_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1128 [1/1] (0.00ns)   --->   "%input_3_addr_243 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1128 'getelementptr' 'input_3_addr_243' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1129 [2/2] (3.25ns)   --->   "%input_3_load_243 = load i16* %input_3_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1129 'load' 'input_3_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1130 [1/1] (0.00ns)   --->   "%input_4_addr_243 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1130 'getelementptr' 'input_4_addr_243' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1131 [2/2] (3.25ns)   --->   "%input_4_load_243 = load i16* %input_4_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1131 'load' 'input_4_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1132 [1/1] (0.00ns)   --->   "%input_5_addr_243 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1132 'getelementptr' 'input_5_addr_243' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1133 [2/2] (3.25ns)   --->   "%input_5_load_243 = load i16* %input_5_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1133 'load' 'input_5_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1134 [1/1] (0.00ns)   --->   "%input_6_addr_243 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1134 'getelementptr' 'input_6_addr_243' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1135 [2/2] (3.25ns)   --->   "%input_6_load_243 = load i16* %input_6_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1135 'load' 'input_6_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1136 [1/1] (0.00ns)   --->   "%input_7_addr_243 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1136 'getelementptr' 'input_7_addr_243' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1137 [2/2] (3.25ns)   --->   "%input_7_load_243 = load i16* %input_7_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1137 'load' 'input_7_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1138 [1/1] (0.00ns)   --->   "%input_8_addr_243 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1138 'getelementptr' 'input_8_addr_243' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1139 [2/2] (3.25ns)   --->   "%input_8_load_243 = load i16* %input_8_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1139 'load' 'input_8_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1140 [1/1] (0.00ns)   --->   "%input_9_addr_243 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1140 'getelementptr' 'input_9_addr_243' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1141 [2/2] (3.25ns)   --->   "%input_9_load_243 = load i16* %input_9_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1141 'load' 'input_9_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1142 [1/1] (0.00ns)   --->   "%input_10_addr_243 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1142 'getelementptr' 'input_10_addr_243' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1143 [2/2] (3.25ns)   --->   "%input_10_load_243 = load i16* %input_10_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1143 'load' 'input_10_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1144 [1/1] (0.00ns)   --->   "%input_11_addr_243 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1144 'getelementptr' 'input_11_addr_243' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1145 [2/2] (3.25ns)   --->   "%input_11_load_243 = load i16* %input_11_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1145 'load' 'input_11_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1146 [1/1] (0.00ns)   --->   "%input_12_addr_243 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1146 'getelementptr' 'input_12_addr_243' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1147 [2/2] (3.25ns)   --->   "%input_12_load_243 = load i16* %input_12_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1147 'load' 'input_12_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1148 [1/1] (0.00ns)   --->   "%input_13_addr_243 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1148 'getelementptr' 'input_13_addr_243' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1149 [2/2] (3.25ns)   --->   "%input_13_load_243 = load i16* %input_13_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1149 'load' 'input_13_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1150 [1/1] (0.00ns)   --->   "%input_14_addr_243 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1150 'getelementptr' 'input_14_addr_243' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1151 [2/2] (3.25ns)   --->   "%input_14_load_243 = load i16* %input_14_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1151 'load' 'input_14_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1152 [1/1] (0.00ns)   --->   "%input_15_addr_243 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1152 'getelementptr' 'input_15_addr_243' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1153 [2/2] (3.25ns)   --->   "%input_15_load_243 = load i16* %input_15_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1153 'load' 'input_15_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln28_157 = zext i13 %add_ln28_20 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1154 'zext' 'zext_ln28_157' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1155 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_103 = mul i28 %zext_ln28_157, 9321" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1155 'mul' 'mul_ln28_103' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_552 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul_ln28_103, i32 23, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1156 'partselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1157 [1/17] (3.56ns)   --->   "%urem_ln28_11 = urem i13 %add_ln28_20, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1157 'urem' 'urem_ln28_11' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1158 [1/1] (0.00ns)   --->   "%zext_ln28_24 = zext i13 %urem_ln28_11 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1158 'zext' 'zext_ln28_24' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1159 [1/1] (0.00ns)   --->   "%input_0_addr_244 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_24" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1159 'getelementptr' 'input_0_addr_244' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1160 [2/2] (3.25ns)   --->   "%input_0_load_244 = load i16* %input_0_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1160 'load' 'input_0_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1161 [1/1] (0.00ns)   --->   "%input_1_addr_244 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_24" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1161 'getelementptr' 'input_1_addr_244' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1162 [2/2] (3.25ns)   --->   "%input_1_load_244 = load i16* %input_1_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1162 'load' 'input_1_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1163 [1/1] (0.00ns)   --->   "%input_2_addr_244 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_24" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1163 'getelementptr' 'input_2_addr_244' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1164 [2/2] (3.25ns)   --->   "%input_2_load_244 = load i16* %input_2_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1164 'load' 'input_2_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1165 [1/1] (0.00ns)   --->   "%input_3_addr_244 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_24" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1165 'getelementptr' 'input_3_addr_244' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1166 [2/2] (3.25ns)   --->   "%input_3_load_244 = load i16* %input_3_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1166 'load' 'input_3_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1167 [1/1] (0.00ns)   --->   "%input_4_addr_244 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_24" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1167 'getelementptr' 'input_4_addr_244' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1168 [2/2] (3.25ns)   --->   "%input_4_load_244 = load i16* %input_4_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1168 'load' 'input_4_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1169 [1/1] (0.00ns)   --->   "%input_5_addr_244 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_24" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1169 'getelementptr' 'input_5_addr_244' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1170 [2/2] (3.25ns)   --->   "%input_5_load_244 = load i16* %input_5_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1170 'load' 'input_5_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1171 [1/1] (0.00ns)   --->   "%input_6_addr_244 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_24" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1171 'getelementptr' 'input_6_addr_244' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1172 [2/2] (3.25ns)   --->   "%input_6_load_244 = load i16* %input_6_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1172 'load' 'input_6_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1173 [1/1] (0.00ns)   --->   "%input_7_addr_244 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_24" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1173 'getelementptr' 'input_7_addr_244' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1174 [2/2] (3.25ns)   --->   "%input_7_load_244 = load i16* %input_7_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1174 'load' 'input_7_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1175 [1/1] (0.00ns)   --->   "%input_8_addr_244 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_24" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1175 'getelementptr' 'input_8_addr_244' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1176 [2/2] (3.25ns)   --->   "%input_8_load_244 = load i16* %input_8_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1176 'load' 'input_8_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1177 [1/1] (0.00ns)   --->   "%input_9_addr_244 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_24" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1177 'getelementptr' 'input_9_addr_244' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1178 [2/2] (3.25ns)   --->   "%input_9_load_244 = load i16* %input_9_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1178 'load' 'input_9_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1179 [1/1] (0.00ns)   --->   "%input_10_addr_244 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_24" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1179 'getelementptr' 'input_10_addr_244' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1180 [2/2] (3.25ns)   --->   "%input_10_load_244 = load i16* %input_10_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1180 'load' 'input_10_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1181 [1/1] (0.00ns)   --->   "%input_11_addr_244 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_24" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1181 'getelementptr' 'input_11_addr_244' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1182 [2/2] (3.25ns)   --->   "%input_11_load_244 = load i16* %input_11_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1182 'load' 'input_11_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1183 [1/1] (0.00ns)   --->   "%input_12_addr_244 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_24" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1183 'getelementptr' 'input_12_addr_244' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1184 [2/2] (3.25ns)   --->   "%input_12_load_244 = load i16* %input_12_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1184 'load' 'input_12_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1185 [1/1] (0.00ns)   --->   "%input_13_addr_244 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_24" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1185 'getelementptr' 'input_13_addr_244' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1186 [2/2] (3.25ns)   --->   "%input_13_load_244 = load i16* %input_13_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1186 'load' 'input_13_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1187 [1/1] (0.00ns)   --->   "%input_14_addr_244 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_24" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1187 'getelementptr' 'input_14_addr_244' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1188 [2/2] (3.25ns)   --->   "%input_14_load_244 = load i16* %input_14_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1188 'load' 'input_14_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1189 [1/1] (0.00ns)   --->   "%input_15_addr_244 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_24" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1189 'getelementptr' 'input_15_addr_244' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1190 [2/2] (3.25ns)   --->   "%input_15_load_244 = load i16* %input_15_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1190 'load' 'input_15_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1191 [2/17] (3.56ns)   --->   "%urem_ln28_13 = urem i13 %add_ln28_22, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1191 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1192 [2/17] (3.56ns)   --->   "%urem_ln28_14 = urem i13 %add_ln28_23, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1192 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1193 [1/2] (3.25ns)   --->   "%input_0_load_250 = load i16* %input_0_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1193 'load' 'input_0_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1194 [1/2] (3.25ns)   --->   "%input_1_load_250 = load i16* %input_1_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1194 'load' 'input_1_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1195 [1/2] (3.25ns)   --->   "%input_2_load_250 = load i16* %input_2_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1195 'load' 'input_2_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1196 [1/2] (3.25ns)   --->   "%input_3_load_250 = load i16* %input_3_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1196 'load' 'input_3_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1197 [1/2] (3.25ns)   --->   "%input_4_load_250 = load i16* %input_4_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1197 'load' 'input_4_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1198 [1/2] (3.25ns)   --->   "%input_5_load_250 = load i16* %input_5_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1198 'load' 'input_5_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1199 [1/2] (3.25ns)   --->   "%input_6_load_250 = load i16* %input_6_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1199 'load' 'input_6_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1200 [1/2] (3.25ns)   --->   "%input_7_load_250 = load i16* %input_7_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1200 'load' 'input_7_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1201 [1/2] (3.25ns)   --->   "%input_8_load_250 = load i16* %input_8_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1201 'load' 'input_8_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1202 [1/2] (3.25ns)   --->   "%input_9_load_250 = load i16* %input_9_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1202 'load' 'input_9_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1203 [1/2] (3.25ns)   --->   "%input_10_load_250 = load i16* %input_10_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1203 'load' 'input_10_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1204 [1/2] (3.25ns)   --->   "%input_11_load_250 = load i16* %input_11_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1204 'load' 'input_11_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1205 [1/2] (3.25ns)   --->   "%input_12_load_250 = load i16* %input_12_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1205 'load' 'input_12_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1206 [1/2] (3.25ns)   --->   "%input_13_load_250 = load i16* %input_13_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1206 'load' 'input_13_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1207 [1/2] (3.25ns)   --->   "%input_14_load_250 = load i16* %input_14_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1207 'load' 'input_14_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1208 [1/2] (3.25ns)   --->   "%input_15_load_250 = load i16* %input_15_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1208 'load' 'input_15_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_39 : Operation 1209 [3/17] (3.56ns)   --->   "%urem_ln36_1 = urem i13 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1209 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 15.6>
ST_40 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln28_132 = sext i5 %tmp_551 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1210 'sext' 'sext_ln28_132' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1211 [1/1] (0.00ns)   --->   "%zext_ln28_70 = zext i13 %sext_ln28_132 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1211 'zext' 'zext_ln28_70' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1212 [1/2] (3.25ns)   --->   "%input_0_load_243 = load i16* %input_0_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1212 'load' 'input_0_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1213 [1/2] (3.25ns)   --->   "%input_1_load_243 = load i16* %input_1_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1213 'load' 'input_1_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1214 [1/2] (3.25ns)   --->   "%input_2_load_243 = load i16* %input_2_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1214 'load' 'input_2_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1215 [1/2] (3.25ns)   --->   "%input_3_load_243 = load i16* %input_3_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1215 'load' 'input_3_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1216 [1/2] (3.25ns)   --->   "%input_4_load_243 = load i16* %input_4_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1216 'load' 'input_4_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1217 [1/2] (3.25ns)   --->   "%input_5_load_243 = load i16* %input_5_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1217 'load' 'input_5_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1218 [1/2] (3.25ns)   --->   "%input_6_load_243 = load i16* %input_6_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1218 'load' 'input_6_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1219 [1/2] (3.25ns)   --->   "%input_7_load_243 = load i16* %input_7_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1219 'load' 'input_7_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1220 [1/2] (3.25ns)   --->   "%input_8_load_243 = load i16* %input_8_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1220 'load' 'input_8_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1221 [1/2] (3.25ns)   --->   "%input_9_load_243 = load i16* %input_9_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1221 'load' 'input_9_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1222 [1/2] (3.25ns)   --->   "%input_10_load_243 = load i16* %input_10_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1222 'load' 'input_10_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1223 [1/2] (3.25ns)   --->   "%input_11_load_243 = load i16* %input_11_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1223 'load' 'input_11_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1224 [1/2] (3.25ns)   --->   "%input_12_load_243 = load i16* %input_12_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1224 'load' 'input_12_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1225 [1/2] (3.25ns)   --->   "%input_13_load_243 = load i16* %input_13_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1225 'load' 'input_13_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1226 [1/2] (3.25ns)   --->   "%input_14_load_243 = load i16* %input_14_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1226 'load' 'input_14_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1227 [1/2] (3.25ns)   --->   "%input_15_load_243 = load i16* %input_15_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1227 'load' 'input_15_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1228 [1/1] (2.06ns)   --->   "%tmp_260 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_243, i16 %input_1_load_243, i16 %input_2_load_243, i16 %input_3_load_243, i16 %input_4_load_243, i16 %input_5_load_243, i16 %input_6_load_243, i16 %input_7_load_243, i16 %input_8_load_243, i16 %input_9_load_243, i16 %input_10_load_243, i16 %input_11_load_243, i16 %input_12_load_243, i16 %input_13_load_243, i16 %input_14_load_243, i16 %input_15_load_243, i32 %zext_ln28_70)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1228 'mux' 'tmp_260' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln28_133 = sext i5 %tmp_552 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1229 'sext' 'sext_ln28_133' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1230 [1/1] (0.00ns)   --->   "%zext_ln28_73 = zext i13 %sext_ln28_133 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1230 'zext' 'zext_ln28_73' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1231 [1/2] (3.25ns)   --->   "%input_0_load_244 = load i16* %input_0_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1231 'load' 'input_0_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1232 [1/2] (3.25ns)   --->   "%input_1_load_244 = load i16* %input_1_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1232 'load' 'input_1_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1233 [1/2] (3.25ns)   --->   "%input_2_load_244 = load i16* %input_2_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1233 'load' 'input_2_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1234 [1/2] (3.25ns)   --->   "%input_3_load_244 = load i16* %input_3_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1234 'load' 'input_3_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1235 [1/2] (3.25ns)   --->   "%input_4_load_244 = load i16* %input_4_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1235 'load' 'input_4_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1236 [1/2] (3.25ns)   --->   "%input_5_load_244 = load i16* %input_5_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1236 'load' 'input_5_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1237 [1/2] (3.25ns)   --->   "%input_6_load_244 = load i16* %input_6_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1237 'load' 'input_6_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1238 [1/2] (3.25ns)   --->   "%input_7_load_244 = load i16* %input_7_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1238 'load' 'input_7_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1239 [1/2] (3.25ns)   --->   "%input_8_load_244 = load i16* %input_8_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1239 'load' 'input_8_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1240 [1/2] (3.25ns)   --->   "%input_9_load_244 = load i16* %input_9_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1240 'load' 'input_9_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1241 [1/2] (3.25ns)   --->   "%input_10_load_244 = load i16* %input_10_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1241 'load' 'input_10_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1242 [1/2] (3.25ns)   --->   "%input_11_load_244 = load i16* %input_11_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1242 'load' 'input_11_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1243 [1/2] (3.25ns)   --->   "%input_12_load_244 = load i16* %input_12_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1243 'load' 'input_12_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1244 [1/2] (3.25ns)   --->   "%input_13_load_244 = load i16* %input_13_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1244 'load' 'input_13_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1245 [1/2] (3.25ns)   --->   "%input_14_load_244 = load i16* %input_14_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1245 'load' 'input_14_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1246 [1/2] (3.25ns)   --->   "%input_15_load_244 = load i16* %input_15_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1246 'load' 'input_15_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1247 [1/1] (2.06ns)   --->   "%tmp_261 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_244, i16 %input_1_load_244, i16 %input_2_load_244, i16 %input_3_load_244, i16 %input_4_load_244, i16 %input_5_load_244, i16 %input_6_load_244, i16 %input_7_load_244, i16 %input_8_load_244, i16 %input_9_load_244, i16 %input_10_load_244, i16 %input_11_load_244, i16 %input_12_load_244, i16 %input_13_load_244, i16 %input_14_load_244, i16 %input_15_load_244, i32 %zext_ln28_73)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1247 'mux' 'tmp_261' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln28_134 = sext i16 %tmp_261 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1248 'sext' 'sext_ln28_134' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1249 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_11 = mul i28 %sext_ln28_134, 1933" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1249 'mul' 'mul_ln28_11' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_553 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_11, i32 14, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1250 'partselect' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1251 [1/1] (0.00ns)   --->   "%sext_ln28_135 = sext i14 %tmp_553 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1251 'sext' 'sext_ln28_135' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1252 [1/1] (0.00ns)   --->   "%sext_ln28_21 = sext i16 %tmp_262 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1252 'sext' 'sext_ln28_21' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1253 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_12 = mul i30 %sext_ln28_21, -5322" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1253 'mul' 'mul_ln28_12' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1254 [1/1] (0.00ns)   --->   "%trunc_ln28_12 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_12, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1254 'partselect' 'trunc_ln28_12' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1255 [1/17] (3.56ns)   --->   "%urem_ln28_13 = urem i13 %add_ln28_22, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1255 'urem' 'urem_ln28_13' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln28_26 = zext i13 %urem_ln28_13 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1256 'zext' 'zext_ln28_26' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1257 [1/1] (0.00ns)   --->   "%input_0_addr_246 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1257 'getelementptr' 'input_0_addr_246' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1258 [2/2] (3.25ns)   --->   "%input_0_load_246 = load i16* %input_0_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1258 'load' 'input_0_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1259 [1/1] (0.00ns)   --->   "%input_1_addr_246 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1259 'getelementptr' 'input_1_addr_246' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1260 [2/2] (3.25ns)   --->   "%input_1_load_246 = load i16* %input_1_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1260 'load' 'input_1_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1261 [1/1] (0.00ns)   --->   "%input_2_addr_246 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1261 'getelementptr' 'input_2_addr_246' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1262 [2/2] (3.25ns)   --->   "%input_2_load_246 = load i16* %input_2_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1262 'load' 'input_2_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1263 [1/1] (0.00ns)   --->   "%input_3_addr_246 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1263 'getelementptr' 'input_3_addr_246' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1264 [2/2] (3.25ns)   --->   "%input_3_load_246 = load i16* %input_3_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1264 'load' 'input_3_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1265 [1/1] (0.00ns)   --->   "%input_4_addr_246 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1265 'getelementptr' 'input_4_addr_246' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1266 [2/2] (3.25ns)   --->   "%input_4_load_246 = load i16* %input_4_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1266 'load' 'input_4_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1267 [1/1] (0.00ns)   --->   "%input_5_addr_246 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1267 'getelementptr' 'input_5_addr_246' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1268 [2/2] (3.25ns)   --->   "%input_5_load_246 = load i16* %input_5_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1268 'load' 'input_5_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1269 [1/1] (0.00ns)   --->   "%input_6_addr_246 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1269 'getelementptr' 'input_6_addr_246' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1270 [2/2] (3.25ns)   --->   "%input_6_load_246 = load i16* %input_6_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1270 'load' 'input_6_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1271 [1/1] (0.00ns)   --->   "%input_7_addr_246 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1271 'getelementptr' 'input_7_addr_246' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1272 [2/2] (3.25ns)   --->   "%input_7_load_246 = load i16* %input_7_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1272 'load' 'input_7_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1273 [1/1] (0.00ns)   --->   "%input_8_addr_246 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1273 'getelementptr' 'input_8_addr_246' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1274 [2/2] (3.25ns)   --->   "%input_8_load_246 = load i16* %input_8_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1274 'load' 'input_8_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1275 [1/1] (0.00ns)   --->   "%input_9_addr_246 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1275 'getelementptr' 'input_9_addr_246' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1276 [2/2] (3.25ns)   --->   "%input_9_load_246 = load i16* %input_9_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1276 'load' 'input_9_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1277 [1/1] (0.00ns)   --->   "%input_10_addr_246 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1277 'getelementptr' 'input_10_addr_246' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1278 [2/2] (3.25ns)   --->   "%input_10_load_246 = load i16* %input_10_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1278 'load' 'input_10_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1279 [1/1] (0.00ns)   --->   "%input_11_addr_246 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1279 'getelementptr' 'input_11_addr_246' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1280 [2/2] (3.25ns)   --->   "%input_11_load_246 = load i16* %input_11_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1280 'load' 'input_11_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1281 [1/1] (0.00ns)   --->   "%input_12_addr_246 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1281 'getelementptr' 'input_12_addr_246' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1282 [2/2] (3.25ns)   --->   "%input_12_load_246 = load i16* %input_12_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1282 'load' 'input_12_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1283 [1/1] (0.00ns)   --->   "%input_13_addr_246 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1283 'getelementptr' 'input_13_addr_246' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1284 [2/2] (3.25ns)   --->   "%input_13_load_246 = load i16* %input_13_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1284 'load' 'input_13_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1285 [1/1] (0.00ns)   --->   "%input_14_addr_246 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1285 'getelementptr' 'input_14_addr_246' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1286 [2/2] (3.25ns)   --->   "%input_14_load_246 = load i16* %input_14_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1286 'load' 'input_14_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1287 [1/1] (0.00ns)   --->   "%input_15_addr_246 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1287 'getelementptr' 'input_15_addr_246' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1288 [2/2] (3.25ns)   --->   "%input_15_load_246 = load i16* %input_15_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1288 'load' 'input_15_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1289 [1/1] (0.00ns)   --->   "%zext_ln28_160 = zext i13 %add_ln28_23 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1289 'zext' 'zext_ln28_160' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1290 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_106 = mul i28 %zext_ln28_160, 9321" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1290 'mul' 'mul_ln28_106' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_556 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul_ln28_106, i32 23, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1291 'partselect' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1292 [1/17] (3.56ns)   --->   "%urem_ln28_14 = urem i13 %add_ln28_23, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1292 'urem' 'urem_ln28_14' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1293 [1/1] (0.00ns)   --->   "%zext_ln28_27 = zext i13 %urem_ln28_14 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1293 'zext' 'zext_ln28_27' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1294 [1/1] (0.00ns)   --->   "%input_0_addr_247 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1294 'getelementptr' 'input_0_addr_247' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1295 [2/2] (3.25ns)   --->   "%input_0_load_247 = load i16* %input_0_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1295 'load' 'input_0_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1296 [1/1] (0.00ns)   --->   "%input_1_addr_247 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1296 'getelementptr' 'input_1_addr_247' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1297 [2/2] (3.25ns)   --->   "%input_1_load_247 = load i16* %input_1_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1297 'load' 'input_1_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1298 [1/1] (0.00ns)   --->   "%input_2_addr_247 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1298 'getelementptr' 'input_2_addr_247' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1299 [2/2] (3.25ns)   --->   "%input_2_load_247 = load i16* %input_2_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1299 'load' 'input_2_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1300 [1/1] (0.00ns)   --->   "%input_3_addr_247 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1300 'getelementptr' 'input_3_addr_247' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1301 [2/2] (3.25ns)   --->   "%input_3_load_247 = load i16* %input_3_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1301 'load' 'input_3_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1302 [1/1] (0.00ns)   --->   "%input_4_addr_247 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1302 'getelementptr' 'input_4_addr_247' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1303 [2/2] (3.25ns)   --->   "%input_4_load_247 = load i16* %input_4_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1303 'load' 'input_4_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1304 [1/1] (0.00ns)   --->   "%input_5_addr_247 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1304 'getelementptr' 'input_5_addr_247' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1305 [2/2] (3.25ns)   --->   "%input_5_load_247 = load i16* %input_5_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1305 'load' 'input_5_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1306 [1/1] (0.00ns)   --->   "%input_6_addr_247 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1306 'getelementptr' 'input_6_addr_247' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1307 [2/2] (3.25ns)   --->   "%input_6_load_247 = load i16* %input_6_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1307 'load' 'input_6_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1308 [1/1] (0.00ns)   --->   "%input_7_addr_247 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1308 'getelementptr' 'input_7_addr_247' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1309 [2/2] (3.25ns)   --->   "%input_7_load_247 = load i16* %input_7_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1309 'load' 'input_7_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1310 [1/1] (0.00ns)   --->   "%input_8_addr_247 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1310 'getelementptr' 'input_8_addr_247' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1311 [2/2] (3.25ns)   --->   "%input_8_load_247 = load i16* %input_8_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1311 'load' 'input_8_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1312 [1/1] (0.00ns)   --->   "%input_9_addr_247 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1312 'getelementptr' 'input_9_addr_247' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1313 [2/2] (3.25ns)   --->   "%input_9_load_247 = load i16* %input_9_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1313 'load' 'input_9_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1314 [1/1] (0.00ns)   --->   "%input_10_addr_247 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1314 'getelementptr' 'input_10_addr_247' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1315 [2/2] (3.25ns)   --->   "%input_10_load_247 = load i16* %input_10_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1315 'load' 'input_10_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1316 [1/1] (0.00ns)   --->   "%input_11_addr_247 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1316 'getelementptr' 'input_11_addr_247' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1317 [2/2] (3.25ns)   --->   "%input_11_load_247 = load i16* %input_11_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1317 'load' 'input_11_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1318 [1/1] (0.00ns)   --->   "%input_12_addr_247 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1318 'getelementptr' 'input_12_addr_247' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1319 [2/2] (3.25ns)   --->   "%input_12_load_247 = load i16* %input_12_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1319 'load' 'input_12_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1320 [1/1] (0.00ns)   --->   "%input_13_addr_247 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1320 'getelementptr' 'input_13_addr_247' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1321 [2/2] (3.25ns)   --->   "%input_13_load_247 = load i16* %input_13_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1321 'load' 'input_13_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1322 [1/1] (0.00ns)   --->   "%input_14_addr_247 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1322 'getelementptr' 'input_14_addr_247' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1323 [2/2] (3.25ns)   --->   "%input_14_load_247 = load i16* %input_14_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1323 'load' 'input_14_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1324 [1/1] (0.00ns)   --->   "%input_15_addr_247 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1324 'getelementptr' 'input_15_addr_247' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1325 [2/2] (3.25ns)   --->   "%input_15_load_247 = load i16* %input_15_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1325 'load' 'input_15_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_40 : Operation 1326 [1/1] (0.99ns)   --->   "%select_ln28_8 = select i1 %icmp_ln28_4, i32 0, i32 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1326 'select' 'select_ln28_8' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1327 [1/1] (2.06ns)   --->   "%tmp_267 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_250, i16 %input_1_load_250, i16 %input_2_load_250, i16 %input_3_load_250, i16 %input_4_load_250, i16 %input_5_load_250, i16 %input_6_load_250, i16 %input_7_load_250, i16 %input_8_load_250, i16 %input_9_load_250, i16 %input_10_load_250, i16 %input_11_load_250, i16 %input_12_load_250, i16 %input_13_load_250, i16 %input_14_load_250, i16 %input_15_load_250, i32 %select_ln28_8)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1327 'mux' 'tmp_267' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln28_146 = sext i16 %tmp_267 to i29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1328 'sext' 'sext_ln28_146' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1329 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_17 = mul i29 %sext_ln28_146, -3653" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1329 'mul' 'mul_ln28_17' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1330 [1/1] (0.00ns)   --->   "%tmp_560 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_17, i32 14, i32 28)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1330 'partselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1331 [1/1] (0.00ns)   --->   "%sext_ln28_147 = sext i15 %tmp_560 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1331 'sext' 'sext_ln28_147' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_31 = add i16 %sext_ln28_135, %sext_ln28_147" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1332 'add' 'add_ln28_31' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1333 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_32 = add i16 %add_ln28_31, %trunc_ln28_12" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1333 'add' 'add_ln28_32' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1334 [2/17] (3.56ns)   --->   "%urem_ln36_1 = urem i13 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1334 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 17.6>
ST_41 : Operation 1335 [1/1] (0.00ns)   --->   "%sext_ln28_18 = sext i16 %tmp_259 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1335 'sext' 'sext_ln28_18' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1336 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_9 = mul i30 %sext_ln28_18, -12554" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1336 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1337 [1/1] (0.00ns)   --->   "%trunc_ln28_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_9, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1337 'partselect' 'trunc_ln28_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln28_19 = sext i16 %tmp_260 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1338 'sext' 'sext_ln28_19' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1339 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_10 = mul i30 %sext_ln28_19, -12685" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1339 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1340 [1/1] (0.00ns)   --->   "%trunc_ln28_10 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_10, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1340 'partselect' 'trunc_ln28_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1341 [1/1] (0.00ns)   --->   "%sext_ln28_138 = sext i5 %tmp_555 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1341 'sext' 'sext_ln28_138' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln28_75 = zext i13 %sext_ln28_138 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1342 'zext' 'zext_ln28_75' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1343 [1/2] (3.25ns)   --->   "%input_0_load_246 = load i16* %input_0_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1343 'load' 'input_0_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1344 [1/2] (3.25ns)   --->   "%input_1_load_246 = load i16* %input_1_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1344 'load' 'input_1_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1345 [1/2] (3.25ns)   --->   "%input_2_load_246 = load i16* %input_2_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1345 'load' 'input_2_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1346 [1/2] (3.25ns)   --->   "%input_3_load_246 = load i16* %input_3_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1346 'load' 'input_3_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1347 [1/2] (3.25ns)   --->   "%input_4_load_246 = load i16* %input_4_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1347 'load' 'input_4_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1348 [1/2] (3.25ns)   --->   "%input_5_load_246 = load i16* %input_5_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1348 'load' 'input_5_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1349 [1/2] (3.25ns)   --->   "%input_6_load_246 = load i16* %input_6_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1349 'load' 'input_6_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1350 [1/2] (3.25ns)   --->   "%input_7_load_246 = load i16* %input_7_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1350 'load' 'input_7_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1351 [1/2] (3.25ns)   --->   "%input_8_load_246 = load i16* %input_8_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1351 'load' 'input_8_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1352 [1/2] (3.25ns)   --->   "%input_9_load_246 = load i16* %input_9_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1352 'load' 'input_9_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1353 [1/2] (3.25ns)   --->   "%input_10_load_246 = load i16* %input_10_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1353 'load' 'input_10_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1354 [1/2] (3.25ns)   --->   "%input_11_load_246 = load i16* %input_11_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1354 'load' 'input_11_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1355 [1/2] (3.25ns)   --->   "%input_12_load_246 = load i16* %input_12_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1355 'load' 'input_12_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1356 [1/2] (3.25ns)   --->   "%input_13_load_246 = load i16* %input_13_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1356 'load' 'input_13_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1357 [1/2] (3.25ns)   --->   "%input_14_load_246 = load i16* %input_14_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1357 'load' 'input_14_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1358 [1/2] (3.25ns)   --->   "%input_15_load_246 = load i16* %input_15_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1358 'load' 'input_15_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1359 [1/1] (2.06ns)   --->   "%tmp_263 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_246, i16 %input_1_load_246, i16 %input_2_load_246, i16 %input_3_load_246, i16 %input_4_load_246, i16 %input_5_load_246, i16 %input_6_load_246, i16 %input_7_load_246, i16 %input_8_load_246, i16 %input_9_load_246, i16 %input_10_load_246, i16 %input_11_load_246, i16 %input_12_load_246, i16 %input_13_load_246, i16 %input_14_load_246, i16 %input_15_load_246, i32 %zext_ln28_75)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1359 'mux' 'tmp_263' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln28_22 = sext i16 %tmp_263 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1360 'sext' 'sext_ln28_22' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1361 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_13 = mul i30 %sext_ln28_22, -7602" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1361 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1362 [1/1] (0.00ns)   --->   "%trunc_ln28_13 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_13, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1362 'partselect' 'trunc_ln28_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln28_139 = sext i5 %tmp_556 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1363 'sext' 'sext_ln28_139' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1364 [1/1] (0.00ns)   --->   "%zext_ln28_76 = zext i13 %sext_ln28_139 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1364 'zext' 'zext_ln28_76' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1365 [1/2] (3.25ns)   --->   "%input_0_load_247 = load i16* %input_0_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1365 'load' 'input_0_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1366 [1/2] (3.25ns)   --->   "%input_1_load_247 = load i16* %input_1_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1366 'load' 'input_1_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1367 [1/2] (3.25ns)   --->   "%input_2_load_247 = load i16* %input_2_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1367 'load' 'input_2_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1368 [1/2] (3.25ns)   --->   "%input_3_load_247 = load i16* %input_3_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1368 'load' 'input_3_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1369 [1/2] (3.25ns)   --->   "%input_4_load_247 = load i16* %input_4_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1369 'load' 'input_4_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1370 [1/2] (3.25ns)   --->   "%input_5_load_247 = load i16* %input_5_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1370 'load' 'input_5_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1371 [1/2] (3.25ns)   --->   "%input_6_load_247 = load i16* %input_6_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1371 'load' 'input_6_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1372 [1/2] (3.25ns)   --->   "%input_7_load_247 = load i16* %input_7_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1372 'load' 'input_7_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1373 [1/2] (3.25ns)   --->   "%input_8_load_247 = load i16* %input_8_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1373 'load' 'input_8_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1374 [1/2] (3.25ns)   --->   "%input_9_load_247 = load i16* %input_9_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1374 'load' 'input_9_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1375 [1/2] (3.25ns)   --->   "%input_10_load_247 = load i16* %input_10_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1375 'load' 'input_10_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1376 [1/2] (3.25ns)   --->   "%input_11_load_247 = load i16* %input_11_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1376 'load' 'input_11_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1377 [1/2] (3.25ns)   --->   "%input_12_load_247 = load i16* %input_12_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1377 'load' 'input_12_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1378 [1/2] (3.25ns)   --->   "%input_13_load_247 = load i16* %input_13_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1378 'load' 'input_13_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1379 [1/2] (3.25ns)   --->   "%input_14_load_247 = load i16* %input_14_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1379 'load' 'input_14_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1380 [1/2] (3.25ns)   --->   "%input_15_load_247 = load i16* %input_15_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1380 'load' 'input_15_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_41 : Operation 1381 [1/1] (2.06ns)   --->   "%tmp_264 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_247, i16 %input_1_load_247, i16 %input_2_load_247, i16 %input_3_load_247, i16 %input_4_load_247, i16 %input_5_load_247, i16 %input_6_load_247, i16 %input_7_load_247, i16 %input_8_load_247, i16 %input_9_load_247, i16 %input_10_load_247, i16 %input_11_load_247, i16 %input_12_load_247, i16 %input_13_load_247, i16 %input_14_load_247, i16 %input_15_load_247, i32 %zext_ln28_76)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1381 'mux' 'tmp_264' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln28_140 = sext i16 %tmp_264 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1382 'sext' 'sext_ln28_140' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1383 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_14 = mul i28 %sext_ln28_140, -1037" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1383 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1384 [1/1] (0.00ns)   --->   "%tmp_557 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_14, i32 14, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1384 'partselect' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln28_141 = sext i14 %tmp_557 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1385 'sext' 'sext_ln28_141' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1386 [1/1] (2.07ns)   --->   "%add_ln28_28 = add i16 %sext_ln28_141, %trunc_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1386 'add' 'add_ln28_28' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_29 = add i16 %add_ln28_28, %add_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1387 'add' 'add_ln28_29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_30 = add i16 %trunc_ln28_10, %trunc_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1388 'add' 'add_ln28_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1389 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_33 = add i16 %add_ln28_32, %add_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1389 'add' 'add_ln28_33' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1390 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_34 = add i16 %add_ln28_33, %add_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1390 'add' 'add_ln28_34' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1391 [1/1] (0.00ns)   --->   "%sext_ln36_9 = sext i10 %tmp_561 to i18" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1391 'sext' 'sext_ln36_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1392 [1/17] (3.56ns)   --->   "%urem_ln36_1 = urem i13 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1392 'urem' 'urem_ln36_1' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1393 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i13 %urem_ln36_1 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1393 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1394 [1/1] (0.00ns)   --->   "%output_0_addr_177 = getelementptr [900 x i16]* %output_0, i64 0, i64 %zext_ln36_1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1394 'getelementptr' 'output_0_addr_177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1395 [1/1] (0.00ns)   --->   "%output_1_addr_177 = getelementptr [900 x i16]* %output_1, i64 0, i64 %zext_ln36_1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1395 'getelementptr' 'output_1_addr_177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1396 [1/1] (0.00ns)   --->   "%output_2_addr_177 = getelementptr [900 x i16]* %output_2, i64 0, i64 %zext_ln36_1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1396 'getelementptr' 'output_2_addr_177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1397 [1/1] (0.00ns)   --->   "%output_3_addr_177 = getelementptr [900 x i16]* %output_3, i64 0, i64 %zext_ln36_1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1397 'getelementptr' 'output_3_addr_177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1398 [1/1] (0.00ns)   --->   "%output_4_addr_177 = getelementptr [900 x i16]* %output_4, i64 0, i64 %zext_ln36_1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1398 'getelementptr' 'output_4_addr_177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1399 [1/1] (0.00ns)   --->   "%output_5_addr_177 = getelementptr [900 x i16]* %output_5, i64 0, i64 %zext_ln36_1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1399 'getelementptr' 'output_5_addr_177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1400 [1/1] (0.00ns)   --->   "%output_6_addr_177 = getelementptr [900 x i16]* %output_6, i64 0, i64 %zext_ln36_1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1400 'getelementptr' 'output_6_addr_177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1401 [1/1] (0.00ns)   --->   "%output_7_addr_177 = getelementptr [900 x i16]* %output_7, i64 0, i64 %zext_ln36_1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1401 'getelementptr' 'output_7_addr_177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1402 [1/1] (0.00ns)   --->   "%output_8_addr_177 = getelementptr [900 x i16]* %output_8, i64 0, i64 %zext_ln36_1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1402 'getelementptr' 'output_8_addr_177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1403 [1/1] (0.00ns)   --->   "%output_9_addr_177 = getelementptr [900 x i16]* %output_9, i64 0, i64 %zext_ln36_1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1403 'getelementptr' 'output_9_addr_177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1404 [1/1] (0.00ns)   --->   "%output_10_addr_177 = getelementptr [900 x i16]* %output_10, i64 0, i64 %zext_ln36_1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1404 'getelementptr' 'output_10_addr_177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1405 [1/1] (0.00ns)   --->   "%output_11_addr_177 = getelementptr [900 x i16]* %output_11, i64 0, i64 %zext_ln36_1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1405 'getelementptr' 'output_11_addr_177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1406 [1/1] (0.00ns)   --->   "%output_12_addr_177 = getelementptr [900 x i16]* %output_12, i64 0, i64 %zext_ln36_1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1406 'getelementptr' 'output_12_addr_177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1407 [1/1] (0.00ns)   --->   "%output_13_addr_177 = getelementptr [900 x i16]* %output_13, i64 0, i64 %zext_ln36_1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1407 'getelementptr' 'output_13_addr_177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1408 [1/1] (0.00ns)   --->   "%output_14_addr_177 = getelementptr [900 x i16]* %output_14, i64 0, i64 %zext_ln36_1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1408 'getelementptr' 'output_14_addr_177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1409 [1/1] (0.00ns)   --->   "%output_15_addr_177 = getelementptr [900 x i16]* %output_15, i64 0, i64 %zext_ln36_1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1409 'getelementptr' 'output_15_addr_177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1410 [1/1] (1.42ns)   --->   "switch i18 %sext_ln36_9, label %branch47 [
    i18 0, label %branch32
    i18 1, label %branch33
    i18 2, label %branch34
    i18 3, label %branch35
    i18 4, label %branch36
    i18 5, label %branch37
    i18 6, label %branch38
    i18 7, label %branch39
    i18 8, label %branch40
    i18 9, label %branch41
    i18 10, label %branch42
    i18 11, label %branch43
    i18 12, label %branch44
    i18 13, label %branch45
    i18 14, label %branch46
  ]" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1410 'switch' <Predicate = true> <Delay = 1.42>

State 42 <SV = 41> <Delay = 9.79>
ST_42 : Operation 1411 [1/1] (3.25ns)   --->   "store i16 %add_ln28_34, i16* %output_14_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1411 'store' <Predicate = (sext_ln36_9 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1412 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1412 'br' <Predicate = (sext_ln36_9 == 14)> <Delay = 0.00>
ST_42 : Operation 1413 [1/1] (3.25ns)   --->   "store i16 %add_ln28_34, i16* %output_13_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1413 'store' <Predicate = (sext_ln36_9 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1414 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1414 'br' <Predicate = (sext_ln36_9 == 13)> <Delay = 0.00>
ST_42 : Operation 1415 [1/1] (3.25ns)   --->   "store i16 %add_ln28_34, i16* %output_12_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1415 'store' <Predicate = (sext_ln36_9 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1416 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1416 'br' <Predicate = (sext_ln36_9 == 12)> <Delay = 0.00>
ST_42 : Operation 1417 [1/1] (3.25ns)   --->   "store i16 %add_ln28_34, i16* %output_11_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1417 'store' <Predicate = (sext_ln36_9 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1418 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1418 'br' <Predicate = (sext_ln36_9 == 11)> <Delay = 0.00>
ST_42 : Operation 1419 [1/1] (3.25ns)   --->   "store i16 %add_ln28_34, i16* %output_10_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1419 'store' <Predicate = (sext_ln36_9 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1420 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1420 'br' <Predicate = (sext_ln36_9 == 10)> <Delay = 0.00>
ST_42 : Operation 1421 [1/1] (3.25ns)   --->   "store i16 %add_ln28_34, i16* %output_9_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1421 'store' <Predicate = (sext_ln36_9 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1422 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1422 'br' <Predicate = (sext_ln36_9 == 9)> <Delay = 0.00>
ST_42 : Operation 1423 [1/1] (3.25ns)   --->   "store i16 %add_ln28_34, i16* %output_8_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1423 'store' <Predicate = (sext_ln36_9 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1424 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1424 'br' <Predicate = (sext_ln36_9 == 8)> <Delay = 0.00>
ST_42 : Operation 1425 [1/1] (3.25ns)   --->   "store i16 %add_ln28_34, i16* %output_7_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1425 'store' <Predicate = (sext_ln36_9 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1426 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1426 'br' <Predicate = (sext_ln36_9 == 7)> <Delay = 0.00>
ST_42 : Operation 1427 [1/1] (3.25ns)   --->   "store i16 %add_ln28_34, i16* %output_6_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1427 'store' <Predicate = (sext_ln36_9 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1428 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1428 'br' <Predicate = (sext_ln36_9 == 6)> <Delay = 0.00>
ST_42 : Operation 1429 [1/1] (3.25ns)   --->   "store i16 %add_ln28_34, i16* %output_5_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1429 'store' <Predicate = (sext_ln36_9 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1430 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1430 'br' <Predicate = (sext_ln36_9 == 5)> <Delay = 0.00>
ST_42 : Operation 1431 [1/1] (3.25ns)   --->   "store i16 %add_ln28_34, i16* %output_4_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1431 'store' <Predicate = (sext_ln36_9 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1432 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1432 'br' <Predicate = (sext_ln36_9 == 4)> <Delay = 0.00>
ST_42 : Operation 1433 [1/1] (3.25ns)   --->   "store i16 %add_ln28_34, i16* %output_3_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1433 'store' <Predicate = (sext_ln36_9 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1434 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1434 'br' <Predicate = (sext_ln36_9 == 3)> <Delay = 0.00>
ST_42 : Operation 1435 [1/1] (3.25ns)   --->   "store i16 %add_ln28_34, i16* %output_2_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1435 'store' <Predicate = (sext_ln36_9 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1436 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1436 'br' <Predicate = (sext_ln36_9 == 2)> <Delay = 0.00>
ST_42 : Operation 1437 [1/1] (3.25ns)   --->   "store i16 %add_ln28_34, i16* %output_1_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1437 'store' <Predicate = (sext_ln36_9 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1438 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1438 'br' <Predicate = (sext_ln36_9 == 1)> <Delay = 0.00>
ST_42 : Operation 1439 [1/1] (3.25ns)   --->   "store i16 %add_ln28_34, i16* %output_0_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1439 'store' <Predicate = (sext_ln36_9 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1440 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1440 'br' <Predicate = (sext_ln36_9 == 0)> <Delay = 0.00>
ST_42 : Operation 1441 [1/1] (3.25ns)   --->   "store i16 %add_ln28_34, i16* %output_15_addr_177, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1441 'store' <Predicate = (sext_ln36_9 != 0 & sext_ln36_9 != 1 & sext_ln36_9 != 2 & sext_ln36_9 != 3 & sext_ln36_9 != 4 & sext_ln36_9 != 5 & sext_ln36_9 != 6 & sext_ln36_9 != 7 & sext_ln36_9 != 8 & sext_ln36_9 != 9 & sext_ln36_9 != 10 & sext_ln36_9 != 11 & sext_ln36_9 != 12 & sext_ln36_9 != 13 & sext_ln36_9 != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1442 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1442 'br' <Predicate = (sext_ln36_9 != 0 & sext_ln36_9 != 1 & sext_ln36_9 != 2 & sext_ln36_9 != 3 & sext_ln36_9 != 4 & sext_ln36_9 != 5 & sext_ln36_9 != 6 & sext_ln36_9 != 7 & sext_ln36_9 != 8 & sext_ln36_9 != 9 & sext_ln36_9 != 10 & sext_ln36_9 != 11 & sext_ln36_9 != 12 & sext_ln36_9 != 13 & sext_ln36_9 != 14)> <Delay = 0.00>
ST_42 : Operation 1443 [1/1] (0.00ns)   --->   "%zext_ln28_79 = zext i5 %or_ln28_1 to i6" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1443 'zext' 'zext_ln28_79' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1444 [1/1] (0.00ns)   --->   "%sext_ln28_148 = sext i13 %add_ln28_2 to i18" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1444 'sext' 'sext_ln28_148' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln28_161 = zext i18 %sext_ln28_148 to i38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1445 'zext' 'zext_ln28_161' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1446 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_107 = mul i38 %zext_ln28_161, 298262" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1446 'mul' 'mul_ln28_107' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1447 [1/1] (0.00ns)   --->   "%tmp_562 = call i10 @_ssdm_op_PartSelect.i10.i38.i32.i32(i38 %mul_ln28_107, i32 28, i32 37)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1447 'partselect' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1448 [2/2] (3.25ns)   --->   "%input_0_load_251 = load i16* %input_0_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1448 'load' 'input_0_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1449 [2/2] (3.25ns)   --->   "%input_1_load_251 = load i16* %input_1_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1449 'load' 'input_1_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1450 [2/2] (3.25ns)   --->   "%input_2_load_251 = load i16* %input_2_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1450 'load' 'input_2_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1451 [2/2] (3.25ns)   --->   "%input_3_load_251 = load i16* %input_3_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1451 'load' 'input_3_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1452 [2/2] (3.25ns)   --->   "%input_4_load_251 = load i16* %input_4_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1452 'load' 'input_4_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1453 [2/2] (3.25ns)   --->   "%input_5_load_251 = load i16* %input_5_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1453 'load' 'input_5_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1454 [2/2] (3.25ns)   --->   "%input_6_load_251 = load i16* %input_6_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1454 'load' 'input_6_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1455 [2/2] (3.25ns)   --->   "%input_7_load_251 = load i16* %input_7_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1455 'load' 'input_7_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1456 [2/2] (3.25ns)   --->   "%input_8_load_251 = load i16* %input_8_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1456 'load' 'input_8_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1457 [2/2] (3.25ns)   --->   "%input_9_load_251 = load i16* %input_9_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1457 'load' 'input_9_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1458 [2/2] (3.25ns)   --->   "%input_10_load_251 = load i16* %input_10_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1458 'load' 'input_10_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1459 [2/2] (3.25ns)   --->   "%input_11_load_251 = load i16* %input_11_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1459 'load' 'input_11_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1460 [2/2] (3.25ns)   --->   "%input_12_load_251 = load i16* %input_12_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1460 'load' 'input_12_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1461 [2/2] (3.25ns)   --->   "%input_13_load_251 = load i16* %input_13_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1461 'load' 'input_13_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1462 [2/2] (3.25ns)   --->   "%input_14_load_251 = load i16* %input_14_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1462 'load' 'input_14_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1463 [2/2] (3.25ns)   --->   "%input_15_load_251 = load i16* %input_15_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1463 'load' 'input_15_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1464 [1/1] (2.06ns)   --->   "%tmp_269 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_244, i16 %input_1_load_244, i16 %input_2_load_244, i16 %input_3_load_244, i16 %input_4_load_244, i16 %input_5_load_244, i16 %input_6_load_244, i16 %input_7_load_244, i16 %input_8_load_244, i16 %input_9_load_244, i16 %input_10_load_244, i16 %input_11_load_244, i16 %input_12_load_244, i16 %input_13_load_244, i16 %input_14_load_244, i16 %input_15_load_244, i32 %zext_ln28_73)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1464 'mux' 'tmp_269' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1465 [1/1] (1.78ns)   --->   "%add_ln28_37 = add i6 %zext_ln28_79, 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1465 'add' 'add_ln28_37' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1466 [1/1] (0.00ns)   --->   "%zext_ln28_87 = zext i6 %add_ln28_37 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1466 'zext' 'zext_ln28_87' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1467 [1/1] (1.63ns)   --->   "%add_ln28_38 = add i13 %tmp5_0_0_0_cast81_ca, %zext_ln28_87" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1467 'add' 'add_ln28_38' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1468 [1/1] (0.00ns)   --->   "%zext_ln28_162 = zext i13 %add_ln28_38 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1468 'zext' 'zext_ln28_162' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1469 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_108 = mul i28 %zext_ln28_162, 9321" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1469 'mul' 'mul_ln28_108' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1470 [1/1] (0.00ns)   --->   "%tmp_563 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul_ln28_108, i32 23, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1470 'partselect' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1471 [17/17] (3.56ns)   --->   "%urem_ln28_20 = urem i13 %add_ln28_38, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1471 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln28_153 = sext i13 %add_ln28_5 to i19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1472 'sext' 'sext_ln28_153' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1473 [1/1] (0.00ns)   --->   "%zext_ln28_163 = zext i19 %sext_ln28_153 to i40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1473 'zext' 'zext_ln28_163' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1474 [1/1] (6.28ns)   --->   "%mul_ln28_109 = mul i40 %zext_ln28_163, 596524" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1474 'mul' 'mul_ln28_109' <Predicate = true> <Delay = 6.28> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1475 [1/1] (0.00ns)   --->   "%tmp_565 = call i11 @_ssdm_op_PartSelect.i11.i40.i32.i32(i40 %mul_ln28_109, i32 29, i32 39)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1475 'partselect' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1476 [2/2] (3.25ns)   --->   "%input_0_load_253 = load i16* %input_0_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1476 'load' 'input_0_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1477 [2/2] (3.25ns)   --->   "%input_1_load_253 = load i16* %input_1_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1477 'load' 'input_1_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1478 [2/2] (3.25ns)   --->   "%input_2_load_253 = load i16* %input_2_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1478 'load' 'input_2_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1479 [2/2] (3.25ns)   --->   "%input_3_load_253 = load i16* %input_3_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1479 'load' 'input_3_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1480 [2/2] (3.25ns)   --->   "%input_4_load_253 = load i16* %input_4_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1480 'load' 'input_4_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1481 [2/2] (3.25ns)   --->   "%input_5_load_253 = load i16* %input_5_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1481 'load' 'input_5_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1482 [2/2] (3.25ns)   --->   "%input_6_load_253 = load i16* %input_6_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1482 'load' 'input_6_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1483 [2/2] (3.25ns)   --->   "%input_7_load_253 = load i16* %input_7_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1483 'load' 'input_7_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1484 [2/2] (3.25ns)   --->   "%input_8_load_253 = load i16* %input_8_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1484 'load' 'input_8_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1485 [2/2] (3.25ns)   --->   "%input_9_load_253 = load i16* %input_9_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1485 'load' 'input_9_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1486 [2/2] (3.25ns)   --->   "%input_10_load_253 = load i16* %input_10_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1486 'load' 'input_10_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1487 [2/2] (3.25ns)   --->   "%input_11_load_253 = load i16* %input_11_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1487 'load' 'input_11_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1488 [2/2] (3.25ns)   --->   "%input_12_load_253 = load i16* %input_12_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1488 'load' 'input_12_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1489 [2/2] (3.25ns)   --->   "%input_13_load_253 = load i16* %input_13_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1489 'load' 'input_13_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1490 [2/2] (3.25ns)   --->   "%input_14_load_253 = load i16* %input_14_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1490 'load' 'input_14_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1491 [2/2] (3.25ns)   --->   "%input_15_load_253 = load i16* %input_15_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1491 'load' 'input_15_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_42 : Operation 1492 [1/1] (2.06ns)   --->   "%tmp_272 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_247, i16 %input_1_load_247, i16 %input_2_load_247, i16 %input_3_load_247, i16 %input_4_load_247, i16 %input_5_load_247, i16 %input_6_load_247, i16 %input_7_load_247, i16 %input_8_load_247, i16 %input_9_load_247, i16 %input_10_load_247, i16 %input_11_load_247, i16 %input_12_load_247, i16 %input_13_load_247, i16 %input_14_load_247, i16 %input_15_load_247, i32 %zext_ln28_76)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1492 'mux' 'tmp_272' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1493 [1/1] (1.63ns)   --->   "%add_ln28_41 = add i13 %tmp5_0_1_0_cast78_ca, %zext_ln28_87" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1493 'add' 'add_ln28_41' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1494 [1/1] (0.00ns)   --->   "%zext_ln28_164 = zext i13 %add_ln28_41 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1494 'zext' 'zext_ln28_164' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1495 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_110 = mul i28 %zext_ln28_164, 9321" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1495 'mul' 'mul_ln28_110' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1496 [1/1] (0.00ns)   --->   "%tmp_566 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul_ln28_110, i32 23, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1496 'partselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1497 [17/17] (3.56ns)   --->   "%urem_ln28_23 = urem i13 %add_ln28_41, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1497 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1498 [1/1] (2.06ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_241, i16 %input_1_load_241, i16 %input_2_load_241, i16 %input_3_load_241, i16 %input_4_load_241, i16 %input_5_load_241, i16 %input_6_load_241, i16 %input_7_load_241, i16 %input_8_load_241, i16 %input_9_load_241, i16 %input_10_load_241, i16 %input_11_load_241, i16 %input_12_load_241, i16 %input_13_load_241, i16 %input_14_load_241, i16 %input_15_load_241, i32 %select_ln28_4)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1498 'mux' 'tmp_s' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln28_158 = sext i16 %tmp_s to i27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1499 'sext' 'sext_ln28_158' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1500 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_24 = mul i27 %sext_ln28_158, -783" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1500 'mul' 'mul_ln28_24' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1501 [1/1] (0.00ns)   --->   "%tmp_568 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %mul_ln28_24, i32 14, i32 26)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1501 'partselect' 'tmp_568' <Predicate = true> <Delay = 0.00>

State 43 <SV = 42> <Delay = 5.31>
ST_43 : Operation 1502 [1/1] (0.00ns)   --->   "%sext_ln28_149 = sext i10 %tmp_562 to i18" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1502 'sext' 'sext_ln28_149' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1503 [1/1] (0.00ns)   --->   "%zext_ln28_81 = zext i18 %sext_ln28_149 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1503 'zext' 'zext_ln28_81' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1504 [1/2] (3.25ns)   --->   "%input_0_load_251 = load i16* %input_0_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1504 'load' 'input_0_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1505 [1/2] (3.25ns)   --->   "%input_1_load_251 = load i16* %input_1_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1505 'load' 'input_1_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1506 [1/2] (3.25ns)   --->   "%input_2_load_251 = load i16* %input_2_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1506 'load' 'input_2_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1507 [1/2] (3.25ns)   --->   "%input_3_load_251 = load i16* %input_3_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1507 'load' 'input_3_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1508 [1/2] (3.25ns)   --->   "%input_4_load_251 = load i16* %input_4_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1508 'load' 'input_4_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1509 [1/2] (3.25ns)   --->   "%input_5_load_251 = load i16* %input_5_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1509 'load' 'input_5_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1510 [1/2] (3.25ns)   --->   "%input_6_load_251 = load i16* %input_6_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1510 'load' 'input_6_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1511 [1/2] (3.25ns)   --->   "%input_7_load_251 = load i16* %input_7_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1511 'load' 'input_7_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1512 [1/2] (3.25ns)   --->   "%input_8_load_251 = load i16* %input_8_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1512 'load' 'input_8_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1513 [1/2] (3.25ns)   --->   "%input_9_load_251 = load i16* %input_9_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1513 'load' 'input_9_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1514 [1/2] (3.25ns)   --->   "%input_10_load_251 = load i16* %input_10_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1514 'load' 'input_10_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1515 [1/2] (3.25ns)   --->   "%input_11_load_251 = load i16* %input_11_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1515 'load' 'input_11_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1516 [1/2] (3.25ns)   --->   "%input_12_load_251 = load i16* %input_12_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1516 'load' 'input_12_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1517 [1/2] (3.25ns)   --->   "%input_13_load_251 = load i16* %input_13_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1517 'load' 'input_13_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1518 [1/2] (3.25ns)   --->   "%input_14_load_251 = load i16* %input_14_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1518 'load' 'input_14_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1519 [1/2] (3.25ns)   --->   "%input_15_load_251 = load i16* %input_15_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1519 'load' 'input_15_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1520 [1/1] (2.06ns)   --->   "%tmp_268 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_251, i16 %input_1_load_251, i16 %input_2_load_251, i16 %input_3_load_251, i16 %input_4_load_251, i16 %input_5_load_251, i16 %input_6_load_251, i16 %input_7_load_251, i16 %input_8_load_251, i16 %input_9_load_251, i16 %input_10_load_251, i16 %input_11_load_251, i16 %input_12_load_251, i16 %input_13_load_251, i16 %input_14_load_251, i16 %input_15_load_251, i32 %zext_ln28_81)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1520 'mux' 'tmp_268' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1521 [16/17] (3.56ns)   --->   "%urem_ln28_20 = urem i13 %add_ln28_38, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1521 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1522 [1/1] (0.00ns)   --->   "%sext_ln28_154 = sext i11 %tmp_565 to i19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1522 'sext' 'sext_ln28_154' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1523 [1/1] (0.00ns)   --->   "%zext_ln28_89 = zext i19 %sext_ln28_154 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1523 'zext' 'zext_ln28_89' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1524 [1/2] (3.25ns)   --->   "%input_0_load_253 = load i16* %input_0_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1524 'load' 'input_0_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1525 [1/2] (3.25ns)   --->   "%input_1_load_253 = load i16* %input_1_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1525 'load' 'input_1_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1526 [1/2] (3.25ns)   --->   "%input_2_load_253 = load i16* %input_2_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1526 'load' 'input_2_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1527 [1/2] (3.25ns)   --->   "%input_3_load_253 = load i16* %input_3_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1527 'load' 'input_3_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1528 [1/2] (3.25ns)   --->   "%input_4_load_253 = load i16* %input_4_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1528 'load' 'input_4_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1529 [1/2] (3.25ns)   --->   "%input_5_load_253 = load i16* %input_5_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1529 'load' 'input_5_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1530 [1/2] (3.25ns)   --->   "%input_6_load_253 = load i16* %input_6_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1530 'load' 'input_6_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1531 [1/2] (3.25ns)   --->   "%input_7_load_253 = load i16* %input_7_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1531 'load' 'input_7_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1532 [1/2] (3.25ns)   --->   "%input_8_load_253 = load i16* %input_8_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1532 'load' 'input_8_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1533 [1/2] (3.25ns)   --->   "%input_9_load_253 = load i16* %input_9_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1533 'load' 'input_9_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1534 [1/2] (3.25ns)   --->   "%input_10_load_253 = load i16* %input_10_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1534 'load' 'input_10_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1535 [1/2] (3.25ns)   --->   "%input_11_load_253 = load i16* %input_11_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1535 'load' 'input_11_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1536 [1/2] (3.25ns)   --->   "%input_12_load_253 = load i16* %input_12_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1536 'load' 'input_12_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1537 [1/2] (3.25ns)   --->   "%input_13_load_253 = load i16* %input_13_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1537 'load' 'input_13_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1538 [1/2] (3.25ns)   --->   "%input_14_load_253 = load i16* %input_14_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1538 'load' 'input_14_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1539 [1/2] (3.25ns)   --->   "%input_15_load_253 = load i16* %input_15_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1539 'load' 'input_15_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_43 : Operation 1540 [1/1] (2.06ns)   --->   "%tmp_271 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_253, i16 %input_1_load_253, i16 %input_2_load_253, i16 %input_3_load_253, i16 %input_4_load_253, i16 %input_5_load_253, i16 %input_6_load_253, i16 %input_7_load_253, i16 %input_8_load_253, i16 %input_9_load_253, i16 %input_10_load_253, i16 %input_11_load_253, i16 %input_12_load_253, i16 %input_13_load_253, i16 %input_14_load_253, i16 %input_15_load_253, i32 %zext_ln28_89)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1540 'mux' 'tmp_271' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1541 [16/17] (3.56ns)   --->   "%urem_ln28_23 = urem i13 %add_ln28_41, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1541 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.01>
ST_44 : Operation 1542 [15/17] (3.56ns)   --->   "%urem_ln28_20 = urem i13 %add_ln28_38, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1542 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1543 [15/17] (3.56ns)   --->   "%urem_ln28_23 = urem i13 %add_ln28_41, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1543 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1544 [1/1] (1.63ns)   --->   "%add_ln36_2 = add i13 %sext_ln21, %zext_ln28_58" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1544 'add' 'add_ln36_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln36_10 = sext i13 %add_ln36_2 to i18" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1545 'sext' 'sext_ln36_10' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1546 [1/1] (0.00ns)   --->   "%zext_ln36_16 = zext i18 %sext_ln36_10 to i38" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1546 'zext' 'zext_ln36_16' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1547 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln36_8 = mul i38 %zext_ln36_16, 298262" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1547 'mul' 'mul_ln36_8' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1548 [1/1] (0.00ns)   --->   "%tmp_571 = call i10 @_ssdm_op_PartSelect.i10.i38.i32.i32(i38 %mul_ln36_8, i32 28, i32 37)" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1548 'partselect' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1549 [17/17] (3.56ns)   --->   "%urem_ln36_2 = urem i13 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1549 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.56>
ST_45 : Operation 1550 [14/17] (3.56ns)   --->   "%urem_ln28_20 = urem i13 %add_ln28_38, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1550 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1551 [14/17] (3.56ns)   --->   "%urem_ln28_23 = urem i13 %add_ln28_41, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1551 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1552 [16/17] (3.56ns)   --->   "%urem_ln36_2 = urem i13 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1552 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.56>
ST_46 : Operation 1553 [13/17] (3.56ns)   --->   "%urem_ln28_20 = urem i13 %add_ln28_38, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1553 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1554 [13/17] (3.56ns)   --->   "%urem_ln28_23 = urem i13 %add_ln28_41, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1554 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1555 [15/17] (3.56ns)   --->   "%urem_ln36_2 = urem i13 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1555 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.56>
ST_47 : Operation 1556 [12/17] (3.56ns)   --->   "%urem_ln28_20 = urem i13 %add_ln28_38, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1556 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1557 [12/17] (3.56ns)   --->   "%urem_ln28_23 = urem i13 %add_ln28_41, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1557 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1558 [14/17] (3.56ns)   --->   "%urem_ln36_2 = urem i13 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1558 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.56>
ST_48 : Operation 1559 [11/17] (3.56ns)   --->   "%urem_ln28_20 = urem i13 %add_ln28_38, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1559 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1560 [11/17] (3.56ns)   --->   "%urem_ln28_23 = urem i13 %add_ln28_41, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1560 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1561 [13/17] (3.56ns)   --->   "%urem_ln36_2 = urem i13 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1561 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.56>
ST_49 : Operation 1562 [10/17] (3.56ns)   --->   "%urem_ln28_20 = urem i13 %add_ln28_38, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1562 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1563 [10/17] (3.56ns)   --->   "%urem_ln28_23 = urem i13 %add_ln28_41, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1563 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1564 [12/17] (3.56ns)   --->   "%urem_ln36_2 = urem i13 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1564 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.56>
ST_50 : Operation 1565 [9/17] (3.56ns)   --->   "%urem_ln28_20 = urem i13 %add_ln28_38, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1565 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1566 [9/17] (3.56ns)   --->   "%urem_ln28_23 = urem i13 %add_ln28_41, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1566 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1567 [11/17] (3.56ns)   --->   "%urem_ln36_2 = urem i13 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1567 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.56>
ST_51 : Operation 1568 [8/17] (3.56ns)   --->   "%urem_ln28_20 = urem i13 %add_ln28_38, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1568 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1569 [8/17] (3.56ns)   --->   "%urem_ln28_23 = urem i13 %add_ln28_41, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1569 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1570 [10/17] (3.56ns)   --->   "%urem_ln36_2 = urem i13 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1570 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.56>
ST_52 : Operation 1571 [7/17] (3.56ns)   --->   "%urem_ln28_20 = urem i13 %add_ln28_38, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1571 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1572 [7/17] (3.56ns)   --->   "%urem_ln28_23 = urem i13 %add_ln28_41, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1572 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1573 [9/17] (3.56ns)   --->   "%urem_ln36_2 = urem i13 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1573 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.56>
ST_53 : Operation 1574 [6/17] (3.56ns)   --->   "%urem_ln28_20 = urem i13 %add_ln28_38, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1574 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1575 [6/17] (3.56ns)   --->   "%urem_ln28_23 = urem i13 %add_ln28_41, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1575 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1576 [8/17] (3.56ns)   --->   "%urem_ln36_2 = urem i13 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1576 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.56>
ST_54 : Operation 1577 [5/17] (3.56ns)   --->   "%urem_ln28_20 = urem i13 %add_ln28_38, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1577 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1578 [5/17] (3.56ns)   --->   "%urem_ln28_23 = urem i13 %add_ln28_41, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1578 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1579 [7/17] (3.56ns)   --->   "%urem_ln36_2 = urem i13 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1579 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.56>
ST_55 : Operation 1580 [4/17] (3.56ns)   --->   "%urem_ln28_20 = urem i13 %add_ln28_38, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1580 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1581 [4/17] (3.56ns)   --->   "%urem_ln28_23 = urem i13 %add_ln28_41, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1581 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1582 [6/17] (3.56ns)   --->   "%urem_ln36_2 = urem i13 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1582 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.56>
ST_56 : Operation 1583 [3/17] (3.56ns)   --->   "%urem_ln28_20 = urem i13 %add_ln28_38, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1583 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1584 [3/17] (3.56ns)   --->   "%urem_ln28_23 = urem i13 %add_ln28_41, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1584 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1585 [5/17] (3.56ns)   --->   "%urem_ln36_2 = urem i13 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1585 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.44>
ST_57 : Operation 1586 [1/1] (0.00ns)   --->   "%zext_ln28_86 = zext i6 %add_ln28_37 to i10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1586 'zext' 'zext_ln28_86' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1587 [2/17] (3.56ns)   --->   "%urem_ln28_20 = urem i13 %add_ln28_38, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1587 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1588 [2/17] (3.56ns)   --->   "%urem_ln28_23 = urem i13 %add_ln28_41, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1588 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1589 [1/1] (1.73ns)   --->   "%add_ln28_44 = add i10 %tmp5_0_2_0, %zext_ln28_86" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1589 'add' 'add_ln28_44' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1590 [1/1] (1.77ns)   --->   "%icmp_ln28_5 = icmp ult i10 %add_ln28_44, -124" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1590 'icmp' 'icmp_ln28_5' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1591 [1/1] (1.73ns)   --->   "%add_ln28_149 = add i10 %add_ln28_44, 124" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1591 'add' 'add_ln28_149' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1592 [1/1] (0.68ns)   --->   "%select_ln28_11 = select i1 %icmp_ln28_5, i10 %add_ln28_44, i10 %add_ln28_149" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1592 'select' 'select_ln28_11' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln28_40 = zext i10 %select_ln28_11 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1593 'zext' 'zext_ln28_40' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1594 [1/1] (0.00ns)   --->   "%input_0_addr_253 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1594 'getelementptr' 'input_0_addr_253' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1595 [2/2] (3.25ns)   --->   "%input_0_load_255 = load i16* %input_0_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1595 'load' 'input_0_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_57 : Operation 1596 [1/1] (0.00ns)   --->   "%input_1_addr_253 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1596 'getelementptr' 'input_1_addr_253' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1597 [2/2] (3.25ns)   --->   "%input_1_load_255 = load i16* %input_1_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1597 'load' 'input_1_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_57 : Operation 1598 [1/1] (0.00ns)   --->   "%input_2_addr_253 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1598 'getelementptr' 'input_2_addr_253' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1599 [2/2] (3.25ns)   --->   "%input_2_load_255 = load i16* %input_2_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1599 'load' 'input_2_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_57 : Operation 1600 [1/1] (0.00ns)   --->   "%input_3_addr_253 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1600 'getelementptr' 'input_3_addr_253' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1601 [2/2] (3.25ns)   --->   "%input_3_load_255 = load i16* %input_3_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1601 'load' 'input_3_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_57 : Operation 1602 [1/1] (0.00ns)   --->   "%input_4_addr_253 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1602 'getelementptr' 'input_4_addr_253' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1603 [2/2] (3.25ns)   --->   "%input_4_load_255 = load i16* %input_4_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1603 'load' 'input_4_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_57 : Operation 1604 [1/1] (0.00ns)   --->   "%input_5_addr_253 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1604 'getelementptr' 'input_5_addr_253' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1605 [2/2] (3.25ns)   --->   "%input_5_load_255 = load i16* %input_5_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1605 'load' 'input_5_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_57 : Operation 1606 [1/1] (0.00ns)   --->   "%input_6_addr_253 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1606 'getelementptr' 'input_6_addr_253' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1607 [2/2] (3.25ns)   --->   "%input_6_load_255 = load i16* %input_6_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1607 'load' 'input_6_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_57 : Operation 1608 [1/1] (0.00ns)   --->   "%input_7_addr_253 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1608 'getelementptr' 'input_7_addr_253' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1609 [2/2] (3.25ns)   --->   "%input_7_load_255 = load i16* %input_7_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1609 'load' 'input_7_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_57 : Operation 1610 [1/1] (0.00ns)   --->   "%input_8_addr_253 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1610 'getelementptr' 'input_8_addr_253' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1611 [2/2] (3.25ns)   --->   "%input_8_load_255 = load i16* %input_8_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1611 'load' 'input_8_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_57 : Operation 1612 [1/1] (0.00ns)   --->   "%input_9_addr_253 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1612 'getelementptr' 'input_9_addr_253' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1613 [2/2] (3.25ns)   --->   "%input_9_load_255 = load i16* %input_9_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1613 'load' 'input_9_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_57 : Operation 1614 [1/1] (0.00ns)   --->   "%input_10_addr_253 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1614 'getelementptr' 'input_10_addr_253' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1615 [2/2] (3.25ns)   --->   "%input_10_load_255 = load i16* %input_10_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1615 'load' 'input_10_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_57 : Operation 1616 [1/1] (0.00ns)   --->   "%input_11_addr_253 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1616 'getelementptr' 'input_11_addr_253' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1617 [2/2] (3.25ns)   --->   "%input_11_load_255 = load i16* %input_11_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1617 'load' 'input_11_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_57 : Operation 1618 [1/1] (0.00ns)   --->   "%input_12_addr_253 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1618 'getelementptr' 'input_12_addr_253' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1619 [2/2] (3.25ns)   --->   "%input_12_load_255 = load i16* %input_12_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1619 'load' 'input_12_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_57 : Operation 1620 [1/1] (0.00ns)   --->   "%input_13_addr_253 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1620 'getelementptr' 'input_13_addr_253' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1621 [2/2] (3.25ns)   --->   "%input_13_load_255 = load i16* %input_13_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1621 'load' 'input_13_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_57 : Operation 1622 [1/1] (0.00ns)   --->   "%input_14_addr_253 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1622 'getelementptr' 'input_14_addr_253' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1623 [2/2] (3.25ns)   --->   "%input_14_load_255 = load i16* %input_14_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1623 'load' 'input_14_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_57 : Operation 1624 [1/1] (0.00ns)   --->   "%input_15_addr_253 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1624 'getelementptr' 'input_15_addr_253' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1625 [2/2] (3.25ns)   --->   "%input_15_load_255 = load i16* %input_15_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1625 'load' 'input_15_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_57 : Operation 1626 [4/17] (3.56ns)   --->   "%urem_ln36_2 = urem i13 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1626 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 11.6>
ST_58 : Operation 1627 [1/17] (3.56ns)   --->   "%urem_ln28_20 = urem i13 %add_ln28_38, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1627 'urem' 'urem_ln28_20' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1628 [1/1] (0.00ns)   --->   "%zext_ln28_34 = zext i13 %urem_ln28_20 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1628 'zext' 'zext_ln28_34' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1629 [1/1] (0.00ns)   --->   "%input_0_addr_251 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1629 'getelementptr' 'input_0_addr_251' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1630 [2/2] (3.25ns)   --->   "%input_0_load_252 = load i16* %input_0_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1630 'load' 'input_0_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1631 [1/1] (0.00ns)   --->   "%input_1_addr_251 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1631 'getelementptr' 'input_1_addr_251' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1632 [2/2] (3.25ns)   --->   "%input_1_load_252 = load i16* %input_1_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1632 'load' 'input_1_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1633 [1/1] (0.00ns)   --->   "%input_2_addr_251 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1633 'getelementptr' 'input_2_addr_251' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1634 [2/2] (3.25ns)   --->   "%input_2_load_252 = load i16* %input_2_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1634 'load' 'input_2_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1635 [1/1] (0.00ns)   --->   "%input_3_addr_251 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1635 'getelementptr' 'input_3_addr_251' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1636 [2/2] (3.25ns)   --->   "%input_3_load_252 = load i16* %input_3_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1636 'load' 'input_3_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1637 [1/1] (0.00ns)   --->   "%input_4_addr_251 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1637 'getelementptr' 'input_4_addr_251' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1638 [2/2] (3.25ns)   --->   "%input_4_load_252 = load i16* %input_4_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1638 'load' 'input_4_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1639 [1/1] (0.00ns)   --->   "%input_5_addr_251 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1639 'getelementptr' 'input_5_addr_251' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1640 [2/2] (3.25ns)   --->   "%input_5_load_252 = load i16* %input_5_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1640 'load' 'input_5_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1641 [1/1] (0.00ns)   --->   "%input_6_addr_251 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1641 'getelementptr' 'input_6_addr_251' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1642 [2/2] (3.25ns)   --->   "%input_6_load_252 = load i16* %input_6_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1642 'load' 'input_6_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1643 [1/1] (0.00ns)   --->   "%input_7_addr_251 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1643 'getelementptr' 'input_7_addr_251' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1644 [2/2] (3.25ns)   --->   "%input_7_load_252 = load i16* %input_7_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1644 'load' 'input_7_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1645 [1/1] (0.00ns)   --->   "%input_8_addr_251 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1645 'getelementptr' 'input_8_addr_251' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1646 [2/2] (3.25ns)   --->   "%input_8_load_252 = load i16* %input_8_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1646 'load' 'input_8_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1647 [1/1] (0.00ns)   --->   "%input_9_addr_251 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1647 'getelementptr' 'input_9_addr_251' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1648 [2/2] (3.25ns)   --->   "%input_9_load_252 = load i16* %input_9_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1648 'load' 'input_9_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1649 [1/1] (0.00ns)   --->   "%input_10_addr_251 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1649 'getelementptr' 'input_10_addr_251' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1650 [2/2] (3.25ns)   --->   "%input_10_load_252 = load i16* %input_10_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1650 'load' 'input_10_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1651 [1/1] (0.00ns)   --->   "%input_11_addr_251 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1651 'getelementptr' 'input_11_addr_251' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1652 [2/2] (3.25ns)   --->   "%input_11_load_252 = load i16* %input_11_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1652 'load' 'input_11_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1653 [1/1] (0.00ns)   --->   "%input_12_addr_251 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1653 'getelementptr' 'input_12_addr_251' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1654 [2/2] (3.25ns)   --->   "%input_12_load_252 = load i16* %input_12_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1654 'load' 'input_12_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1655 [1/1] (0.00ns)   --->   "%input_13_addr_251 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1655 'getelementptr' 'input_13_addr_251' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1656 [2/2] (3.25ns)   --->   "%input_13_load_252 = load i16* %input_13_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1656 'load' 'input_13_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1657 [1/1] (0.00ns)   --->   "%input_14_addr_251 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1657 'getelementptr' 'input_14_addr_251' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1658 [2/2] (3.25ns)   --->   "%input_14_load_252 = load i16* %input_14_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1658 'load' 'input_14_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1659 [1/1] (0.00ns)   --->   "%input_15_addr_251 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1659 'getelementptr' 'input_15_addr_251' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1660 [2/2] (3.25ns)   --->   "%input_15_load_252 = load i16* %input_15_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1660 'load' 'input_15_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1661 [1/17] (3.56ns)   --->   "%urem_ln28_23 = urem i13 %add_ln28_41, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1661 'urem' 'urem_ln28_23' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1662 [1/1] (0.00ns)   --->   "%zext_ln28_37 = zext i13 %urem_ln28_23 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1662 'zext' 'zext_ln28_37' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1663 [1/1] (0.00ns)   --->   "%input_0_addr_252 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1663 'getelementptr' 'input_0_addr_252' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1664 [2/2] (3.25ns)   --->   "%input_0_load_254 = load i16* %input_0_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1664 'load' 'input_0_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1665 [1/1] (0.00ns)   --->   "%input_1_addr_252 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1665 'getelementptr' 'input_1_addr_252' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1666 [2/2] (3.25ns)   --->   "%input_1_load_254 = load i16* %input_1_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1666 'load' 'input_1_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1667 [1/1] (0.00ns)   --->   "%input_2_addr_252 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1667 'getelementptr' 'input_2_addr_252' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1668 [2/2] (3.25ns)   --->   "%input_2_load_254 = load i16* %input_2_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1668 'load' 'input_2_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1669 [1/1] (0.00ns)   --->   "%input_3_addr_252 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1669 'getelementptr' 'input_3_addr_252' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1670 [2/2] (3.25ns)   --->   "%input_3_load_254 = load i16* %input_3_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1670 'load' 'input_3_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1671 [1/1] (0.00ns)   --->   "%input_4_addr_252 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1671 'getelementptr' 'input_4_addr_252' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1672 [2/2] (3.25ns)   --->   "%input_4_load_254 = load i16* %input_4_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1672 'load' 'input_4_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1673 [1/1] (0.00ns)   --->   "%input_5_addr_252 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1673 'getelementptr' 'input_5_addr_252' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1674 [2/2] (3.25ns)   --->   "%input_5_load_254 = load i16* %input_5_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1674 'load' 'input_5_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1675 [1/1] (0.00ns)   --->   "%input_6_addr_252 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1675 'getelementptr' 'input_6_addr_252' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1676 [2/2] (3.25ns)   --->   "%input_6_load_254 = load i16* %input_6_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1676 'load' 'input_6_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1677 [1/1] (0.00ns)   --->   "%input_7_addr_252 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1677 'getelementptr' 'input_7_addr_252' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1678 [2/2] (3.25ns)   --->   "%input_7_load_254 = load i16* %input_7_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1678 'load' 'input_7_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1679 [1/1] (0.00ns)   --->   "%input_8_addr_252 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1679 'getelementptr' 'input_8_addr_252' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1680 [2/2] (3.25ns)   --->   "%input_8_load_254 = load i16* %input_8_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1680 'load' 'input_8_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1681 [1/1] (0.00ns)   --->   "%input_9_addr_252 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1681 'getelementptr' 'input_9_addr_252' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1682 [2/2] (3.25ns)   --->   "%input_9_load_254 = load i16* %input_9_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1682 'load' 'input_9_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1683 [1/1] (0.00ns)   --->   "%input_10_addr_252 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1683 'getelementptr' 'input_10_addr_252' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1684 [2/2] (3.25ns)   --->   "%input_10_load_254 = load i16* %input_10_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1684 'load' 'input_10_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1685 [1/1] (0.00ns)   --->   "%input_11_addr_252 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1685 'getelementptr' 'input_11_addr_252' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1686 [2/2] (3.25ns)   --->   "%input_11_load_254 = load i16* %input_11_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1686 'load' 'input_11_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1687 [1/1] (0.00ns)   --->   "%input_12_addr_252 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1687 'getelementptr' 'input_12_addr_252' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1688 [2/2] (3.25ns)   --->   "%input_12_load_254 = load i16* %input_12_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1688 'load' 'input_12_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1689 [1/1] (0.00ns)   --->   "%input_13_addr_252 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1689 'getelementptr' 'input_13_addr_252' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1690 [2/2] (3.25ns)   --->   "%input_13_load_254 = load i16* %input_13_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1690 'load' 'input_13_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1691 [1/1] (0.00ns)   --->   "%input_14_addr_252 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1691 'getelementptr' 'input_14_addr_252' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1692 [2/2] (3.25ns)   --->   "%input_14_load_254 = load i16* %input_14_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1692 'load' 'input_14_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1693 [1/1] (0.00ns)   --->   "%input_15_addr_252 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1693 'getelementptr' 'input_15_addr_252' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1694 [2/2] (3.25ns)   --->   "%input_15_load_254 = load i16* %input_15_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1694 'load' 'input_15_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1695 [1/1] (0.99ns)   --->   "%select_ln28_10 = select i1 %icmp_ln28_5, i32 0, i32 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1695 'select' 'select_ln28_10' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 1696 [1/2] (3.25ns)   --->   "%input_0_load_255 = load i16* %input_0_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1696 'load' 'input_0_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1697 [1/2] (3.25ns)   --->   "%input_1_load_255 = load i16* %input_1_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1697 'load' 'input_1_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1698 [1/2] (3.25ns)   --->   "%input_2_load_255 = load i16* %input_2_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1698 'load' 'input_2_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1699 [1/2] (3.25ns)   --->   "%input_3_load_255 = load i16* %input_3_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1699 'load' 'input_3_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1700 [1/2] (3.25ns)   --->   "%input_4_load_255 = load i16* %input_4_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1700 'load' 'input_4_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1701 [1/2] (3.25ns)   --->   "%input_5_load_255 = load i16* %input_5_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1701 'load' 'input_5_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1702 [1/2] (3.25ns)   --->   "%input_6_load_255 = load i16* %input_6_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1702 'load' 'input_6_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1703 [1/2] (3.25ns)   --->   "%input_7_load_255 = load i16* %input_7_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1703 'load' 'input_7_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1704 [1/2] (3.25ns)   --->   "%input_8_load_255 = load i16* %input_8_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1704 'load' 'input_8_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1705 [1/2] (3.25ns)   --->   "%input_9_load_255 = load i16* %input_9_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1705 'load' 'input_9_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1706 [1/2] (3.25ns)   --->   "%input_10_load_255 = load i16* %input_10_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1706 'load' 'input_10_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1707 [1/2] (3.25ns)   --->   "%input_11_load_255 = load i16* %input_11_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1707 'load' 'input_11_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1708 [1/2] (3.25ns)   --->   "%input_12_load_255 = load i16* %input_12_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1708 'load' 'input_12_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1709 [1/2] (3.25ns)   --->   "%input_13_load_255 = load i16* %input_13_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1709 'load' 'input_13_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1710 [1/2] (3.25ns)   --->   "%input_14_load_255 = load i16* %input_14_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1710 'load' 'input_14_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1711 [1/2] (3.25ns)   --->   "%input_15_load_255 = load i16* %input_15_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1711 'load' 'input_15_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_58 : Operation 1712 [1/1] (2.06ns)   --->   "%tmp_275 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_255, i16 %input_1_load_255, i16 %input_2_load_255, i16 %input_3_load_255, i16 %input_4_load_255, i16 %input_5_load_255, i16 %input_6_load_255, i16 %input_7_load_255, i16 %input_8_load_255, i16 %input_9_load_255, i16 %input_10_load_255, i16 %input_11_load_255, i16 %input_12_load_255, i16 %input_13_load_255, i16 %input_14_load_255, i16 %input_15_load_255, i32 %select_ln28_10)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1712 'mux' 'tmp_275' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1713 [1/1] (0.00ns)   --->   "%sext_ln28_162 = sext i16 %tmp_275 to i29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1713 'sext' 'sext_ln28_162' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1714 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_26 = mul i29 %sext_ln28_162, -3653" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1714 'mul' 'mul_ln28_26' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1715 [1/1] (0.00ns)   --->   "%tmp_570 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_26, i32 14, i32 28)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1715 'partselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1716 [3/17] (3.56ns)   --->   "%urem_ln36_2 = urem i13 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1716 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 15.6>
ST_59 : Operation 1717 [1/1] (0.00ns)   --->   "%sext_ln28_150 = sext i5 %tmp_563 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1717 'sext' 'sext_ln28_150' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1718 [1/1] (0.00ns)   --->   "%zext_ln28_88 = zext i13 %sext_ln28_150 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1718 'zext' 'zext_ln28_88' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1719 [1/2] (3.25ns)   --->   "%input_0_load_252 = load i16* %input_0_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1719 'load' 'input_0_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1720 [1/2] (3.25ns)   --->   "%input_1_load_252 = load i16* %input_1_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1720 'load' 'input_1_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1721 [1/2] (3.25ns)   --->   "%input_2_load_252 = load i16* %input_2_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1721 'load' 'input_2_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1722 [1/2] (3.25ns)   --->   "%input_3_load_252 = load i16* %input_3_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1722 'load' 'input_3_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1723 [1/2] (3.25ns)   --->   "%input_4_load_252 = load i16* %input_4_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1723 'load' 'input_4_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1724 [1/2] (3.25ns)   --->   "%input_5_load_252 = load i16* %input_5_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1724 'load' 'input_5_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1725 [1/2] (3.25ns)   --->   "%input_6_load_252 = load i16* %input_6_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1725 'load' 'input_6_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1726 [1/2] (3.25ns)   --->   "%input_7_load_252 = load i16* %input_7_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1726 'load' 'input_7_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1727 [1/2] (3.25ns)   --->   "%input_8_load_252 = load i16* %input_8_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1727 'load' 'input_8_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1728 [1/2] (3.25ns)   --->   "%input_9_load_252 = load i16* %input_9_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1728 'load' 'input_9_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1729 [1/2] (3.25ns)   --->   "%input_10_load_252 = load i16* %input_10_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1729 'load' 'input_10_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1730 [1/2] (3.25ns)   --->   "%input_11_load_252 = load i16* %input_11_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1730 'load' 'input_11_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1731 [1/2] (3.25ns)   --->   "%input_12_load_252 = load i16* %input_12_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1731 'load' 'input_12_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1732 [1/2] (3.25ns)   --->   "%input_13_load_252 = load i16* %input_13_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1732 'load' 'input_13_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1733 [1/2] (3.25ns)   --->   "%input_14_load_252 = load i16* %input_14_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1733 'load' 'input_14_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1734 [1/2] (3.25ns)   --->   "%input_15_load_252 = load i16* %input_15_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1734 'load' 'input_15_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1735 [1/1] (2.06ns)   --->   "%tmp_270 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_252, i16 %input_1_load_252, i16 %input_2_load_252, i16 %input_3_load_252, i16 %input_4_load_252, i16 %input_5_load_252, i16 %input_6_load_252, i16 %input_7_load_252, i16 %input_8_load_252, i16 %input_9_load_252, i16 %input_10_load_252, i16 %input_11_load_252, i16 %input_12_load_252, i16 %input_13_load_252, i16 %input_14_load_252, i16 %input_15_load_252, i32 %zext_ln28_88)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1735 'mux' 'tmp_270' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1736 [1/1] (0.00ns)   --->   "%sext_ln28_151 = sext i16 %tmp_270 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1736 'sext' 'sext_ln28_151' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1737 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_20 = mul i28 %sext_ln28_151, 1933" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1737 'mul' 'mul_ln28_20' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1738 [1/1] (0.00ns)   --->   "%tmp_564 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_20, i32 14, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1738 'partselect' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1739 [1/1] (0.00ns)   --->   "%sext_ln28_152 = sext i14 %tmp_564 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1739 'sext' 'sext_ln28_152' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1740 [1/1] (0.00ns)   --->   "%sext_ln28_30 = sext i16 %tmp_271 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1740 'sext' 'sext_ln28_30' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1741 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_21 = mul i30 %sext_ln28_30, -5322" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1741 'mul' 'mul_ln28_21' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1742 [1/1] (0.00ns)   --->   "%trunc_ln28_21 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_21, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1742 'partselect' 'trunc_ln28_21' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1743 [1/1] (0.00ns)   --->   "%sext_ln28_31 = sext i16 %tmp_272 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1743 'sext' 'sext_ln28_31' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1744 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_22 = mul i30 %sext_ln28_31, -7602" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1744 'mul' 'mul_ln28_22' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1745 [1/1] (0.00ns)   --->   "%trunc_ln28_22 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_22, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1745 'partselect' 'trunc_ln28_22' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1746 [1/1] (0.00ns)   --->   "%sext_ln28_155 = sext i5 %tmp_566 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1746 'sext' 'sext_ln28_155' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1747 [1/1] (0.00ns)   --->   "%zext_ln28_91 = zext i13 %sext_ln28_155 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1747 'zext' 'zext_ln28_91' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1748 [1/2] (3.25ns)   --->   "%input_0_load_254 = load i16* %input_0_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1748 'load' 'input_0_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1749 [1/2] (3.25ns)   --->   "%input_1_load_254 = load i16* %input_1_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1749 'load' 'input_1_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1750 [1/2] (3.25ns)   --->   "%input_2_load_254 = load i16* %input_2_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1750 'load' 'input_2_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1751 [1/2] (3.25ns)   --->   "%input_3_load_254 = load i16* %input_3_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1751 'load' 'input_3_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1752 [1/2] (3.25ns)   --->   "%input_4_load_254 = load i16* %input_4_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1752 'load' 'input_4_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1753 [1/2] (3.25ns)   --->   "%input_5_load_254 = load i16* %input_5_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1753 'load' 'input_5_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1754 [1/2] (3.25ns)   --->   "%input_6_load_254 = load i16* %input_6_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1754 'load' 'input_6_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1755 [1/2] (3.25ns)   --->   "%input_7_load_254 = load i16* %input_7_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1755 'load' 'input_7_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1756 [1/2] (3.25ns)   --->   "%input_8_load_254 = load i16* %input_8_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1756 'load' 'input_8_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1757 [1/2] (3.25ns)   --->   "%input_9_load_254 = load i16* %input_9_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1757 'load' 'input_9_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1758 [1/2] (3.25ns)   --->   "%input_10_load_254 = load i16* %input_10_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1758 'load' 'input_10_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1759 [1/2] (3.25ns)   --->   "%input_11_load_254 = load i16* %input_11_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1759 'load' 'input_11_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1760 [1/2] (3.25ns)   --->   "%input_12_load_254 = load i16* %input_12_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1760 'load' 'input_12_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1761 [1/2] (3.25ns)   --->   "%input_13_load_254 = load i16* %input_13_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1761 'load' 'input_13_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1762 [1/2] (3.25ns)   --->   "%input_14_load_254 = load i16* %input_14_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1762 'load' 'input_14_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1763 [1/2] (3.25ns)   --->   "%input_15_load_254 = load i16* %input_15_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1763 'load' 'input_15_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_59 : Operation 1764 [1/1] (2.06ns)   --->   "%tmp_273 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_254, i16 %input_1_load_254, i16 %input_2_load_254, i16 %input_3_load_254, i16 %input_4_load_254, i16 %input_5_load_254, i16 %input_6_load_254, i16 %input_7_load_254, i16 %input_8_load_254, i16 %input_9_load_254, i16 %input_10_load_254, i16 %input_11_load_254, i16 %input_12_load_254, i16 %input_13_load_254, i16 %input_14_load_254, i16 %input_15_load_254, i32 %zext_ln28_91)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1764 'mux' 'tmp_273' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1765 [1/1] (0.00ns)   --->   "%sext_ln28_156 = sext i16 %tmp_273 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1765 'sext' 'sext_ln28_156' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1766 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_23 = mul i28 %sext_ln28_156, -1037" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1766 'mul' 'mul_ln28_23' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1767 [1/1] (0.00ns)   --->   "%tmp_567 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_23, i32 14, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1767 'partselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1768 [1/1] (0.00ns)   --->   "%sext_ln28_157 = sext i14 %tmp_567 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1768 'sext' 'sext_ln28_157' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1769 [1/1] (0.00ns)   --->   "%sext_ln28_163 = sext i15 %tmp_570 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1769 'sext' 'sext_ln28_163' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1770 [1/1] (2.07ns)   --->   "%add_ln28_46 = add i16 %sext_ln28_157, %trunc_ln28_22" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1770 'add' 'add_ln28_46' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_49 = add i16 %sext_ln28_152, %sext_ln28_163" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1771 'add' 'add_ln28_49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1772 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_50 = add i16 %add_ln28_49, %trunc_ln28_21" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1772 'add' 'add_ln28_50' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1773 [2/17] (3.56ns)   --->   "%urem_ln36_2 = urem i13 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1773 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 17.5>
ST_60 : Operation 1774 [1/1] (0.00ns)   --->   "%sext_ln28_27 = sext i16 %tmp_268 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1774 'sext' 'sext_ln28_27' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1775 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_18 = mul i30 %sext_ln28_27, -12554" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1775 'mul' 'mul_ln28_18' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1776 [1/1] (0.00ns)   --->   "%trunc_ln28_18 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_18, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1776 'partselect' 'trunc_ln28_18' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1777 [1/1] (0.00ns)   --->   "%sext_ln28_28 = sext i16 %tmp_269 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1777 'sext' 'sext_ln28_28' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1778 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_19 = mul i30 %sext_ln28_28, -12685" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1778 'mul' 'mul_ln28_19' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1779 [1/1] (0.00ns)   --->   "%trunc_ln28_19 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_19, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1779 'partselect' 'trunc_ln28_19' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1780 [1/1] (0.00ns)   --->   "%sext_ln28_159 = sext i13 %tmp_568 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1780 'sext' 'sext_ln28_159' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1781 [1/1] (2.06ns)   --->   "%tmp_274 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_250, i16 %input_1_load_250, i16 %input_2_load_250, i16 %input_3_load_250, i16 %input_4_load_250, i16 %input_5_load_250, i16 %input_6_load_250, i16 %input_7_load_250, i16 %input_8_load_250, i16 %input_9_load_250, i16 %input_10_load_250, i16 %input_11_load_250, i16 %input_12_load_250, i16 %input_13_load_250, i16 %input_14_load_250, i16 %input_15_load_250, i32 %select_ln28_8)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1781 'mux' 'tmp_274' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1782 [1/1] (0.00ns)   --->   "%sext_ln28_160 = sext i16 %tmp_274 to i29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1782 'sext' 'sext_ln28_160' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1783 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_25 = mul i29 %sext_ln28_160, 3015" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1783 'mul' 'mul_ln28_25' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1784 [1/1] (0.00ns)   --->   "%tmp_569 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_25, i32 14, i32 28)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1784 'partselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1785 [1/1] (0.00ns)   --->   "%sext_ln28_161 = sext i15 %tmp_569 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1785 'sext' 'sext_ln28_161' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1786 [1/1] (1.94ns)   --->   "%add_ln28_45 = add i16 %sext_ln28_159, %sext_ln28_161" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1786 'add' 'add_ln28_45' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1787 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_47 = add i16 %add_ln28_46, %add_ln28_45" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1787 'add' 'add_ln28_47' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1788 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_48 = add i16 %trunc_ln28_19, %trunc_ln28_18" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1788 'add' 'add_ln28_48' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1789 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_51 = add i16 %add_ln28_50, %add_ln28_48" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1789 'add' 'add_ln28_51' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1790 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_52 = add i16 %add_ln28_51, %add_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1790 'add' 'add_ln28_52' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1791 [1/1] (0.00ns)   --->   "%sext_ln36_11 = sext i10 %tmp_571 to i18" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1791 'sext' 'sext_ln36_11' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1792 [1/17] (3.56ns)   --->   "%urem_ln36_2 = urem i13 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1792 'urem' 'urem_ln36_2' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1793 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i13 %urem_ln36_2 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1793 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1794 [1/1] (0.00ns)   --->   "%output_0_addr_178 = getelementptr [900 x i16]* %output_0, i64 0, i64 %zext_ln36_2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1794 'getelementptr' 'output_0_addr_178' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1795 [1/1] (0.00ns)   --->   "%output_1_addr_178 = getelementptr [900 x i16]* %output_1, i64 0, i64 %zext_ln36_2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1795 'getelementptr' 'output_1_addr_178' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1796 [1/1] (0.00ns)   --->   "%output_2_addr_178 = getelementptr [900 x i16]* %output_2, i64 0, i64 %zext_ln36_2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1796 'getelementptr' 'output_2_addr_178' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1797 [1/1] (0.00ns)   --->   "%output_3_addr_178 = getelementptr [900 x i16]* %output_3, i64 0, i64 %zext_ln36_2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1797 'getelementptr' 'output_3_addr_178' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1798 [1/1] (0.00ns)   --->   "%output_4_addr_178 = getelementptr [900 x i16]* %output_4, i64 0, i64 %zext_ln36_2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1798 'getelementptr' 'output_4_addr_178' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1799 [1/1] (0.00ns)   --->   "%output_5_addr_178 = getelementptr [900 x i16]* %output_5, i64 0, i64 %zext_ln36_2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1799 'getelementptr' 'output_5_addr_178' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1800 [1/1] (0.00ns)   --->   "%output_6_addr_178 = getelementptr [900 x i16]* %output_6, i64 0, i64 %zext_ln36_2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1800 'getelementptr' 'output_6_addr_178' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1801 [1/1] (0.00ns)   --->   "%output_7_addr_178 = getelementptr [900 x i16]* %output_7, i64 0, i64 %zext_ln36_2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1801 'getelementptr' 'output_7_addr_178' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1802 [1/1] (0.00ns)   --->   "%output_8_addr_178 = getelementptr [900 x i16]* %output_8, i64 0, i64 %zext_ln36_2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1802 'getelementptr' 'output_8_addr_178' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1803 [1/1] (0.00ns)   --->   "%output_9_addr_178 = getelementptr [900 x i16]* %output_9, i64 0, i64 %zext_ln36_2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1803 'getelementptr' 'output_9_addr_178' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1804 [1/1] (0.00ns)   --->   "%output_10_addr_178 = getelementptr [900 x i16]* %output_10, i64 0, i64 %zext_ln36_2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1804 'getelementptr' 'output_10_addr_178' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1805 [1/1] (0.00ns)   --->   "%output_11_addr_178 = getelementptr [900 x i16]* %output_11, i64 0, i64 %zext_ln36_2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1805 'getelementptr' 'output_11_addr_178' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1806 [1/1] (0.00ns)   --->   "%output_12_addr_178 = getelementptr [900 x i16]* %output_12, i64 0, i64 %zext_ln36_2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1806 'getelementptr' 'output_12_addr_178' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1807 [1/1] (0.00ns)   --->   "%output_13_addr_178 = getelementptr [900 x i16]* %output_13, i64 0, i64 %zext_ln36_2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1807 'getelementptr' 'output_13_addr_178' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1808 [1/1] (0.00ns)   --->   "%output_14_addr_178 = getelementptr [900 x i16]* %output_14, i64 0, i64 %zext_ln36_2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1808 'getelementptr' 'output_14_addr_178' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1809 [1/1] (0.00ns)   --->   "%output_15_addr_178 = getelementptr [900 x i16]* %output_15, i64 0, i64 %zext_ln36_2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1809 'getelementptr' 'output_15_addr_178' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1810 [1/1] (1.42ns)   --->   "switch i18 %sext_ln36_11, label %branch31 [
    i18 0, label %branch16
    i18 1, label %branch17
    i18 2, label %branch18
    i18 3, label %branch19
    i18 4, label %branch20
    i18 5, label %branch21
    i18 6, label %branch22
    i18 7, label %branch23
    i18 8, label %branch24
    i18 9, label %branch25
    i18 10, label %branch26
    i18 11, label %branch27
    i18 12, label %branch28
    i18 13, label %branch29
    i18 14, label %branch30
  ]" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1810 'switch' <Predicate = true> <Delay = 1.42>
ST_60 : Operation 1811 [1/1] (3.25ns)   --->   "store i16 %add_ln28_52, i16* %output_14_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1811 'store' <Predicate = (sext_ln36_11 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1812 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1812 'br' <Predicate = (sext_ln36_11 == 14)> <Delay = 0.00>
ST_60 : Operation 1813 [1/1] (3.25ns)   --->   "store i16 %add_ln28_52, i16* %output_13_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1813 'store' <Predicate = (sext_ln36_11 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1814 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1814 'br' <Predicate = (sext_ln36_11 == 13)> <Delay = 0.00>
ST_60 : Operation 1815 [1/1] (3.25ns)   --->   "store i16 %add_ln28_52, i16* %output_12_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1815 'store' <Predicate = (sext_ln36_11 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1816 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1816 'br' <Predicate = (sext_ln36_11 == 12)> <Delay = 0.00>
ST_60 : Operation 1817 [1/1] (3.25ns)   --->   "store i16 %add_ln28_52, i16* %output_11_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1817 'store' <Predicate = (sext_ln36_11 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1818 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1818 'br' <Predicate = (sext_ln36_11 == 11)> <Delay = 0.00>
ST_60 : Operation 1819 [1/1] (3.25ns)   --->   "store i16 %add_ln28_52, i16* %output_10_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1819 'store' <Predicate = (sext_ln36_11 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1820 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1820 'br' <Predicate = (sext_ln36_11 == 10)> <Delay = 0.00>
ST_60 : Operation 1821 [1/1] (3.25ns)   --->   "store i16 %add_ln28_52, i16* %output_9_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1821 'store' <Predicate = (sext_ln36_11 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1822 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1822 'br' <Predicate = (sext_ln36_11 == 9)> <Delay = 0.00>
ST_60 : Operation 1823 [1/1] (3.25ns)   --->   "store i16 %add_ln28_52, i16* %output_8_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1823 'store' <Predicate = (sext_ln36_11 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1824 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1824 'br' <Predicate = (sext_ln36_11 == 8)> <Delay = 0.00>
ST_60 : Operation 1825 [1/1] (3.25ns)   --->   "store i16 %add_ln28_52, i16* %output_7_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1825 'store' <Predicate = (sext_ln36_11 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1826 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1826 'br' <Predicate = (sext_ln36_11 == 7)> <Delay = 0.00>
ST_60 : Operation 1827 [1/1] (3.25ns)   --->   "store i16 %add_ln28_52, i16* %output_6_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1827 'store' <Predicate = (sext_ln36_11 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1828 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1828 'br' <Predicate = (sext_ln36_11 == 6)> <Delay = 0.00>
ST_60 : Operation 1829 [1/1] (3.25ns)   --->   "store i16 %add_ln28_52, i16* %output_5_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1829 'store' <Predicate = (sext_ln36_11 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1830 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1830 'br' <Predicate = (sext_ln36_11 == 5)> <Delay = 0.00>
ST_60 : Operation 1831 [1/1] (3.25ns)   --->   "store i16 %add_ln28_52, i16* %output_4_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1831 'store' <Predicate = (sext_ln36_11 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1832 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1832 'br' <Predicate = (sext_ln36_11 == 4)> <Delay = 0.00>
ST_60 : Operation 1833 [1/1] (3.25ns)   --->   "store i16 %add_ln28_52, i16* %output_3_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1833 'store' <Predicate = (sext_ln36_11 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1834 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1834 'br' <Predicate = (sext_ln36_11 == 3)> <Delay = 0.00>
ST_60 : Operation 1835 [1/1] (3.25ns)   --->   "store i16 %add_ln28_52, i16* %output_2_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1835 'store' <Predicate = (sext_ln36_11 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1836 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1836 'br' <Predicate = (sext_ln36_11 == 2)> <Delay = 0.00>
ST_60 : Operation 1837 [1/1] (3.25ns)   --->   "store i16 %add_ln28_52, i16* %output_1_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1837 'store' <Predicate = (sext_ln36_11 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1838 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1838 'br' <Predicate = (sext_ln36_11 == 1)> <Delay = 0.00>
ST_60 : Operation 1839 [1/1] (3.25ns)   --->   "store i16 %add_ln28_52, i16* %output_0_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1839 'store' <Predicate = (sext_ln36_11 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1840 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1840 'br' <Predicate = (sext_ln36_11 == 0)> <Delay = 0.00>
ST_60 : Operation 1841 [1/1] (3.25ns)   --->   "store i16 %add_ln28_52, i16* %output_15_addr_178, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1841 'store' <Predicate = (sext_ln36_11 != 0 & sext_ln36_11 != 1 & sext_ln36_11 != 2 & sext_ln36_11 != 3 & sext_ln36_11 != 4 & sext_ln36_11 != 5 & sext_ln36_11 != 6 & sext_ln36_11 != 7 & sext_ln36_11 != 8 & sext_ln36_11 != 9 & sext_ln36_11 != 10 & sext_ln36_11 != 11 & sext_ln36_11 != 12 & sext_ln36_11 != 13 & sext_ln36_11 != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1842 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1842 'br' <Predicate = (sext_ln36_11 != 0 & sext_ln36_11 != 1 & sext_ln36_11 != 2 & sext_ln36_11 != 3 & sext_ln36_11 != 4 & sext_ln36_11 != 5 & sext_ln36_11 != 6 & sext_ln36_11 != 7 & sext_ln36_11 != 8 & sext_ln36_11 != 9 & sext_ln36_11 != 10 & sext_ln36_11 != 11 & sext_ln36_11 != 12 & sext_ln36_11 != 13 & sext_ln36_11 != 14)> <Delay = 0.00>
ST_60 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln28_94 = zext i5 %or_ln28_2 to i6" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1843 'zext' 'zext_ln28_94' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1844 [1/1] (0.00ns)   --->   "%sext_ln28_164 = sext i13 %add_ln28_20 to i18" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1844 'sext' 'sext_ln28_164' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1845 [1/1] (0.00ns)   --->   "%zext_ln28_165 = zext i18 %sext_ln28_164 to i38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1845 'zext' 'zext_ln28_165' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1846 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_111 = mul i38 %zext_ln28_165, 298262" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1846 'mul' 'mul_ln28_111' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1847 [1/1] (0.00ns)   --->   "%tmp_572 = call i10 @_ssdm_op_PartSelect.i10.i38.i32.i32(i38 %mul_ln28_111, i32 28, i32 37)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1847 'partselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1848 [2/2] (3.25ns)   --->   "%input_0_load_256 = load i16* %input_0_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1848 'load' 'input_0_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1849 [2/2] (3.25ns)   --->   "%input_1_load_256 = load i16* %input_1_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1849 'load' 'input_1_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1850 [2/2] (3.25ns)   --->   "%input_2_load_256 = load i16* %input_2_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1850 'load' 'input_2_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1851 [2/2] (3.25ns)   --->   "%input_3_load_256 = load i16* %input_3_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1851 'load' 'input_3_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1852 [2/2] (3.25ns)   --->   "%input_4_load_256 = load i16* %input_4_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1852 'load' 'input_4_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1853 [2/2] (3.25ns)   --->   "%input_5_load_256 = load i16* %input_5_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1853 'load' 'input_5_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1854 [2/2] (3.25ns)   --->   "%input_6_load_256 = load i16* %input_6_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1854 'load' 'input_6_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1855 [2/2] (3.25ns)   --->   "%input_7_load_256 = load i16* %input_7_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1855 'load' 'input_7_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1856 [2/2] (3.25ns)   --->   "%input_8_load_256 = load i16* %input_8_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1856 'load' 'input_8_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1857 [2/2] (3.25ns)   --->   "%input_9_load_256 = load i16* %input_9_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1857 'load' 'input_9_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1858 [2/2] (3.25ns)   --->   "%input_10_load_256 = load i16* %input_10_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1858 'load' 'input_10_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1859 [2/2] (3.25ns)   --->   "%input_11_load_256 = load i16* %input_11_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1859 'load' 'input_11_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1860 [2/2] (3.25ns)   --->   "%input_12_load_256 = load i16* %input_12_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1860 'load' 'input_12_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1861 [2/2] (3.25ns)   --->   "%input_13_load_256 = load i16* %input_13_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1861 'load' 'input_13_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1862 [2/2] (3.25ns)   --->   "%input_14_load_256 = load i16* %input_14_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1862 'load' 'input_14_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1863 [2/2] (3.25ns)   --->   "%input_15_load_256 = load i16* %input_15_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1863 'load' 'input_15_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1864 [1/1] (1.78ns)   --->   "%add_ln28_54 = add i6 %zext_ln28_94, 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1864 'add' 'add_ln28_54' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1865 [1/1] (0.00ns)   --->   "%zext_ln28_97 = zext i6 %add_ln28_54 to i10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1865 'zext' 'zext_ln28_97' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1866 [1/1] (0.00ns)   --->   "%zext_ln28_98 = zext i6 %add_ln28_54 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1866 'zext' 'zext_ln28_98' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1867 [1/1] (1.63ns)   --->   "%add_ln28_55 = add i13 %tmp5_0_0_0_cast81_ca, %zext_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1867 'add' 'add_ln28_55' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1868 [1/1] (0.00ns)   --->   "%zext_ln28_166 = zext i13 %add_ln28_55 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1868 'zext' 'zext_ln28_166' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1869 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_112 = mul i28 %zext_ln28_166, 9321" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1869 'mul' 'mul_ln28_112' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1870 [1/1] (0.00ns)   --->   "%tmp_573 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul_ln28_112, i32 23, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1870 'partselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1871 [17/17] (3.56ns)   --->   "%urem_ln28_28 = urem i13 %add_ln28_55, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1871 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1872 [1/1] (1.78ns)   --->   "%add_ln28_56 = add i6 %zext_ln28_94, 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1872 'add' 'add_ln28_56' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1873 [1/1] (0.00ns)   --->   "%zext_ln28_100 = zext i6 %add_ln28_56 to i10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1873 'zext' 'zext_ln28_100' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1874 [1/1] (0.00ns)   --->   "%zext_ln28_101 = zext i6 %add_ln28_56 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1874 'zext' 'zext_ln28_101' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1875 [1/1] (1.63ns)   --->   "%add_ln28_57 = add i13 %tmp5_0_0_0_cast81_ca, %zext_ln28_101" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1875 'add' 'add_ln28_57' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1876 [1/1] (0.00ns)   --->   "%zext_ln28_167 = zext i13 %add_ln28_57 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1876 'zext' 'zext_ln28_167' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1877 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_113 = mul i28 %zext_ln28_167, 9321" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1877 'mul' 'mul_ln28_113' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1878 [1/1] (0.00ns)   --->   "%tmp_574 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul_ln28_113, i32 23, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1878 'partselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1879 [17/17] (3.56ns)   --->   "%urem_ln28_29 = urem i13 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1879 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1880 [1/1] (0.00ns)   --->   "%sext_ln28_170 = sext i13 %add_ln28_23 to i19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1880 'sext' 'sext_ln28_170' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1881 [1/1] (0.00ns)   --->   "%zext_ln28_168 = zext i19 %sext_ln28_170 to i40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1881 'zext' 'zext_ln28_168' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1882 [1/1] (6.28ns)   --->   "%mul_ln28_114 = mul i40 %zext_ln28_168, 596524" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1882 'mul' 'mul_ln28_114' <Predicate = true> <Delay = 6.28> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1883 [1/1] (0.00ns)   --->   "%tmp_576 = call i11 @_ssdm_op_PartSelect.i11.i40.i32.i32(i40 %mul_ln28_114, i32 29, i32 39)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1883 'partselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1884 [2/2] (3.25ns)   --->   "%input_0_load_259 = load i16* %input_0_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1884 'load' 'input_0_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1885 [2/2] (3.25ns)   --->   "%input_1_load_259 = load i16* %input_1_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1885 'load' 'input_1_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1886 [2/2] (3.25ns)   --->   "%input_2_load_259 = load i16* %input_2_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1886 'load' 'input_2_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1887 [2/2] (3.25ns)   --->   "%input_3_load_259 = load i16* %input_3_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1887 'load' 'input_3_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1888 [2/2] (3.25ns)   --->   "%input_4_load_259 = load i16* %input_4_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1888 'load' 'input_4_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1889 [2/2] (3.25ns)   --->   "%input_5_load_259 = load i16* %input_5_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1889 'load' 'input_5_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1890 [2/2] (3.25ns)   --->   "%input_6_load_259 = load i16* %input_6_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1890 'load' 'input_6_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1891 [2/2] (3.25ns)   --->   "%input_7_load_259 = load i16* %input_7_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1891 'load' 'input_7_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1892 [2/2] (3.25ns)   --->   "%input_8_load_259 = load i16* %input_8_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1892 'load' 'input_8_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1893 [2/2] (3.25ns)   --->   "%input_9_load_259 = load i16* %input_9_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1893 'load' 'input_9_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1894 [2/2] (3.25ns)   --->   "%input_10_load_259 = load i16* %input_10_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1894 'load' 'input_10_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1895 [2/2] (3.25ns)   --->   "%input_11_load_259 = load i16* %input_11_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1895 'load' 'input_11_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1896 [2/2] (3.25ns)   --->   "%input_12_load_259 = load i16* %input_12_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1896 'load' 'input_12_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1897 [2/2] (3.25ns)   --->   "%input_13_load_259 = load i16* %input_13_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1897 'load' 'input_13_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1898 [2/2] (3.25ns)   --->   "%input_14_load_259 = load i16* %input_14_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1898 'load' 'input_14_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1899 [2/2] (3.25ns)   --->   "%input_15_load_259 = load i16* %input_15_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1899 'load' 'input_15_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_60 : Operation 1900 [1/1] (1.63ns)   --->   "%add_ln28_59 = add i13 %tmp5_0_1_0_cast78_ca, %zext_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1900 'add' 'add_ln28_59' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1901 [1/1] (1.63ns)   --->   "%add_ln28_60 = add i13 %tmp5_0_1_0_cast78_ca, %zext_ln28_101" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1901 'add' 'add_ln28_60' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1902 [1/1] (2.06ns)   --->   "%tmp_282 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_250, i16 %input_1_load_250, i16 %input_2_load_250, i16 %input_3_load_250, i16 %input_4_load_250, i16 %input_5_load_250, i16 %input_6_load_250, i16 %input_7_load_250, i16 %input_8_load_250, i16 %input_9_load_250, i16 %input_10_load_250, i16 %input_11_load_250, i16 %input_12_load_250, i16 %input_13_load_250, i16 %input_14_load_250, i16 %input_15_load_250, i32 %select_ln28_8)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1902 'mux' 'tmp_282' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1903 [1/1] (0.00ns)   --->   "%sext_ln28_176 = sext i16 %tmp_282 to i27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1903 'sext' 'sext_ln28_176' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1904 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_33 = mul i27 %sext_ln28_176, -783" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1904 'mul' 'mul_ln28_33' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1905 [1/1] (0.00ns)   --->   "%tmp_580 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %mul_ln28_33, i32 14, i32 26)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1905 'partselect' 'tmp_580' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1906 [1/1] (1.73ns)   --->   "%add_ln28_62 = add i10 %tmp5_0_2_0, %zext_ln28_97" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1906 'add' 'add_ln28_62' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1907 [1/1] (1.73ns)   --->   "%add_ln28_63 = add i10 %tmp5_0_2_0, %zext_ln28_100" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1907 'add' 'add_ln28_63' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1908 [1/1] (1.63ns)   --->   "%add_ln36_3 = add i13 %sext_ln21, %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1908 'add' 'add_ln36_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.38>
ST_61 : Operation 1909 [1/1] (0.00ns)   --->   "%sext_ln28_165 = sext i10 %tmp_572 to i18" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1909 'sext' 'sext_ln28_165' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1910 [1/1] (0.00ns)   --->   "%zext_ln28_96 = zext i18 %sext_ln28_165 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1910 'zext' 'zext_ln28_96' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1911 [1/2] (3.25ns)   --->   "%input_0_load_256 = load i16* %input_0_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1911 'load' 'input_0_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1912 [1/2] (3.25ns)   --->   "%input_1_load_256 = load i16* %input_1_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1912 'load' 'input_1_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1913 [1/2] (3.25ns)   --->   "%input_2_load_256 = load i16* %input_2_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1913 'load' 'input_2_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1914 [1/2] (3.25ns)   --->   "%input_3_load_256 = load i16* %input_3_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1914 'load' 'input_3_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1915 [1/2] (3.25ns)   --->   "%input_4_load_256 = load i16* %input_4_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1915 'load' 'input_4_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1916 [1/2] (3.25ns)   --->   "%input_5_load_256 = load i16* %input_5_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1916 'load' 'input_5_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1917 [1/2] (3.25ns)   --->   "%input_6_load_256 = load i16* %input_6_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1917 'load' 'input_6_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1918 [1/2] (3.25ns)   --->   "%input_7_load_256 = load i16* %input_7_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1918 'load' 'input_7_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1919 [1/2] (3.25ns)   --->   "%input_8_load_256 = load i16* %input_8_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1919 'load' 'input_8_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1920 [1/2] (3.25ns)   --->   "%input_9_load_256 = load i16* %input_9_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1920 'load' 'input_9_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1921 [1/2] (3.25ns)   --->   "%input_10_load_256 = load i16* %input_10_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1921 'load' 'input_10_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1922 [1/2] (3.25ns)   --->   "%input_11_load_256 = load i16* %input_11_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1922 'load' 'input_11_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1923 [1/2] (3.25ns)   --->   "%input_12_load_256 = load i16* %input_12_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1923 'load' 'input_12_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1924 [1/2] (3.25ns)   --->   "%input_13_load_256 = load i16* %input_13_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1924 'load' 'input_13_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1925 [1/2] (3.25ns)   --->   "%input_14_load_256 = load i16* %input_14_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1925 'load' 'input_14_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1926 [1/2] (3.25ns)   --->   "%input_15_load_256 = load i16* %input_15_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1926 'load' 'input_15_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1927 [1/1] (2.06ns)   --->   "%tmp_276 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_256, i16 %input_1_load_256, i16 %input_2_load_256, i16 %input_3_load_256, i16 %input_4_load_256, i16 %input_5_load_256, i16 %input_6_load_256, i16 %input_7_load_256, i16 %input_8_load_256, i16 %input_9_load_256, i16 %input_10_load_256, i16 %input_11_load_256, i16 %input_12_load_256, i16 %input_13_load_256, i16 %input_14_load_256, i16 %input_15_load_256, i32 %zext_ln28_96)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1927 'mux' 'tmp_276' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1928 [16/17] (3.56ns)   --->   "%urem_ln28_28 = urem i13 %add_ln28_55, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1928 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1929 [16/17] (3.56ns)   --->   "%urem_ln28_29 = urem i13 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1929 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1930 [1/1] (0.00ns)   --->   "%sext_ln28_171 = sext i11 %tmp_576 to i19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1930 'sext' 'sext_ln28_171' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1931 [1/1] (0.00ns)   --->   "%zext_ln28_103 = zext i19 %sext_ln28_171 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1931 'zext' 'zext_ln28_103' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1932 [1/2] (3.25ns)   --->   "%input_0_load_259 = load i16* %input_0_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1932 'load' 'input_0_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1933 [1/2] (3.25ns)   --->   "%input_1_load_259 = load i16* %input_1_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1933 'load' 'input_1_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1934 [1/2] (3.25ns)   --->   "%input_2_load_259 = load i16* %input_2_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1934 'load' 'input_2_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1935 [1/2] (3.25ns)   --->   "%input_3_load_259 = load i16* %input_3_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1935 'load' 'input_3_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1936 [1/2] (3.25ns)   --->   "%input_4_load_259 = load i16* %input_4_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1936 'load' 'input_4_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1937 [1/2] (3.25ns)   --->   "%input_5_load_259 = load i16* %input_5_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1937 'load' 'input_5_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1938 [1/2] (3.25ns)   --->   "%input_6_load_259 = load i16* %input_6_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1938 'load' 'input_6_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1939 [1/2] (3.25ns)   --->   "%input_7_load_259 = load i16* %input_7_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1939 'load' 'input_7_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1940 [1/2] (3.25ns)   --->   "%input_8_load_259 = load i16* %input_8_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1940 'load' 'input_8_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1941 [1/2] (3.25ns)   --->   "%input_9_load_259 = load i16* %input_9_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1941 'load' 'input_9_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1942 [1/2] (3.25ns)   --->   "%input_10_load_259 = load i16* %input_10_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1942 'load' 'input_10_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1943 [1/2] (3.25ns)   --->   "%input_11_load_259 = load i16* %input_11_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1943 'load' 'input_11_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1944 [1/2] (3.25ns)   --->   "%input_12_load_259 = load i16* %input_12_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1944 'load' 'input_12_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1945 [1/2] (3.25ns)   --->   "%input_13_load_259 = load i16* %input_13_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1945 'load' 'input_13_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1946 [1/2] (3.25ns)   --->   "%input_14_load_259 = load i16* %input_14_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1946 'load' 'input_14_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1947 [1/2] (3.25ns)   --->   "%input_15_load_259 = load i16* %input_15_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1947 'load' 'input_15_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1948 [1/1] (2.06ns)   --->   "%tmp_279 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_259, i16 %input_1_load_259, i16 %input_2_load_259, i16 %input_3_load_259, i16 %input_4_load_259, i16 %input_5_load_259, i16 %input_6_load_259, i16 %input_7_load_259, i16 %input_8_load_259, i16 %input_9_load_259, i16 %input_10_load_259, i16 %input_11_load_259, i16 %input_12_load_259, i16 %input_13_load_259, i16 %input_14_load_259, i16 %input_15_load_259, i32 %zext_ln28_103)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1948 'mux' 'tmp_279' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1949 [1/1] (0.00ns)   --->   "%zext_ln28_169 = zext i13 %add_ln28_59 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1949 'zext' 'zext_ln28_169' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1950 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_115 = mul i28 %zext_ln28_169, 9321" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1950 'mul' 'mul_ln28_115' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1951 [1/1] (0.00ns)   --->   "%tmp_577 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul_ln28_115, i32 23, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1951 'partselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1952 [17/17] (3.56ns)   --->   "%urem_ln28_31 = urem i13 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1952 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1953 [1/1] (0.00ns)   --->   "%zext_ln28_170 = zext i13 %add_ln28_60 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1953 'zext' 'zext_ln28_170' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1954 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_116 = mul i28 %zext_ln28_170, 9321" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1954 'mul' 'mul_ln28_116' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1955 [1/1] (0.00ns)   --->   "%tmp_578 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul_ln28_116, i32 23, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1955 'partselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1956 [17/17] (3.56ns)   --->   "%urem_ln28_32 = urem i13 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1956 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1957 [1/1] (1.77ns)   --->   "%icmp_ln28_6 = icmp ult i10 %add_ln28_62, -124" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1957 'icmp' 'icmp_ln28_6' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1958 [1/1] (1.73ns)   --->   "%add_ln28_150 = add i10 %add_ln28_62, 124" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1958 'add' 'add_ln28_150' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1959 [1/1] (0.68ns)   --->   "%select_ln28_13 = select i1 %icmp_ln28_6, i10 %add_ln28_62, i10 %add_ln28_150" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1959 'select' 'select_ln28_13' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 1960 [1/1] (0.00ns)   --->   "%zext_ln28_49 = zext i10 %select_ln28_13 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1960 'zext' 'zext_ln28_49' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1961 [1/1] (0.00ns)   --->   "%input_0_addr_258 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1961 'getelementptr' 'input_0_addr_258' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1962 [2/2] (3.25ns)   --->   "%input_0_load_262 = load i16* %input_0_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1962 'load' 'input_0_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1963 [1/1] (0.00ns)   --->   "%input_1_addr_258 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1963 'getelementptr' 'input_1_addr_258' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1964 [2/2] (3.25ns)   --->   "%input_1_load_262 = load i16* %input_1_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1964 'load' 'input_1_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1965 [1/1] (0.00ns)   --->   "%input_2_addr_258 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1965 'getelementptr' 'input_2_addr_258' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1966 [2/2] (3.25ns)   --->   "%input_2_load_262 = load i16* %input_2_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1966 'load' 'input_2_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1967 [1/1] (0.00ns)   --->   "%input_3_addr_258 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1967 'getelementptr' 'input_3_addr_258' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1968 [2/2] (3.25ns)   --->   "%input_3_load_262 = load i16* %input_3_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1968 'load' 'input_3_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1969 [1/1] (0.00ns)   --->   "%input_4_addr_258 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1969 'getelementptr' 'input_4_addr_258' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1970 [2/2] (3.25ns)   --->   "%input_4_load_262 = load i16* %input_4_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1970 'load' 'input_4_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1971 [1/1] (0.00ns)   --->   "%input_5_addr_258 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1971 'getelementptr' 'input_5_addr_258' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1972 [2/2] (3.25ns)   --->   "%input_5_load_262 = load i16* %input_5_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1972 'load' 'input_5_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1973 [1/1] (0.00ns)   --->   "%input_6_addr_258 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1973 'getelementptr' 'input_6_addr_258' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1974 [2/2] (3.25ns)   --->   "%input_6_load_262 = load i16* %input_6_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1974 'load' 'input_6_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1975 [1/1] (0.00ns)   --->   "%input_7_addr_258 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1975 'getelementptr' 'input_7_addr_258' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1976 [2/2] (3.25ns)   --->   "%input_7_load_262 = load i16* %input_7_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1976 'load' 'input_7_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1977 [1/1] (0.00ns)   --->   "%input_8_addr_258 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1977 'getelementptr' 'input_8_addr_258' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1978 [2/2] (3.25ns)   --->   "%input_8_load_262 = load i16* %input_8_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1978 'load' 'input_8_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1979 [1/1] (0.00ns)   --->   "%input_9_addr_258 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1979 'getelementptr' 'input_9_addr_258' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1980 [2/2] (3.25ns)   --->   "%input_9_load_262 = load i16* %input_9_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1980 'load' 'input_9_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1981 [1/1] (0.00ns)   --->   "%input_10_addr_258 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1981 'getelementptr' 'input_10_addr_258' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1982 [2/2] (3.25ns)   --->   "%input_10_load_262 = load i16* %input_10_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1982 'load' 'input_10_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1983 [1/1] (0.00ns)   --->   "%input_11_addr_258 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1983 'getelementptr' 'input_11_addr_258' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1984 [2/2] (3.25ns)   --->   "%input_11_load_262 = load i16* %input_11_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1984 'load' 'input_11_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1985 [1/1] (0.00ns)   --->   "%input_12_addr_258 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1985 'getelementptr' 'input_12_addr_258' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1986 [2/2] (3.25ns)   --->   "%input_12_load_262 = load i16* %input_12_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1986 'load' 'input_12_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1987 [1/1] (0.00ns)   --->   "%input_13_addr_258 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1987 'getelementptr' 'input_13_addr_258' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1988 [2/2] (3.25ns)   --->   "%input_13_load_262 = load i16* %input_13_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1988 'load' 'input_13_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1989 [1/1] (0.00ns)   --->   "%input_14_addr_258 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1989 'getelementptr' 'input_14_addr_258' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1990 [2/2] (3.25ns)   --->   "%input_14_load_262 = load i16* %input_14_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1990 'load' 'input_14_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_61 : Operation 1991 [1/1] (0.00ns)   --->   "%input_15_addr_258 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1991 'getelementptr' 'input_15_addr_258' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1992 [2/2] (3.25ns)   --->   "%input_15_load_262 = load i16* %input_15_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1992 'load' 'input_15_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>

State 62 <SV = 61> <Delay = 13.6>
ST_62 : Operation 1993 [15/17] (3.56ns)   --->   "%urem_ln28_28 = urem i13 %add_ln28_55, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1993 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1994 [15/17] (3.56ns)   --->   "%urem_ln28_29 = urem i13 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1994 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1995 [16/17] (3.56ns)   --->   "%urem_ln28_31 = urem i13 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1995 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1996 [16/17] (3.56ns)   --->   "%urem_ln28_32 = urem i13 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1996 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1997 [1/1] (0.00ns)   --->   "%sext_ln28_177 = sext i13 %tmp_580 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1997 'sext' 'sext_ln28_177' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1998 [1/1] (0.99ns)   --->   "%select_ln28_12 = select i1 %icmp_ln28_6, i32 0, i32 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1998 'select' 'select_ln28_12' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 1999 [1/2] (3.25ns)   --->   "%input_0_load_262 = load i16* %input_0_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1999 'load' 'input_0_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_62 : Operation 2000 [1/2] (3.25ns)   --->   "%input_1_load_262 = load i16* %input_1_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2000 'load' 'input_1_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_62 : Operation 2001 [1/2] (3.25ns)   --->   "%input_2_load_262 = load i16* %input_2_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2001 'load' 'input_2_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_62 : Operation 2002 [1/2] (3.25ns)   --->   "%input_3_load_262 = load i16* %input_3_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2002 'load' 'input_3_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_62 : Operation 2003 [1/2] (3.25ns)   --->   "%input_4_load_262 = load i16* %input_4_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2003 'load' 'input_4_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_62 : Operation 2004 [1/2] (3.25ns)   --->   "%input_5_load_262 = load i16* %input_5_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2004 'load' 'input_5_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_62 : Operation 2005 [1/2] (3.25ns)   --->   "%input_6_load_262 = load i16* %input_6_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2005 'load' 'input_6_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_62 : Operation 2006 [1/2] (3.25ns)   --->   "%input_7_load_262 = load i16* %input_7_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2006 'load' 'input_7_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_62 : Operation 2007 [1/2] (3.25ns)   --->   "%input_8_load_262 = load i16* %input_8_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2007 'load' 'input_8_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_62 : Operation 2008 [1/2] (3.25ns)   --->   "%input_9_load_262 = load i16* %input_9_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2008 'load' 'input_9_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_62 : Operation 2009 [1/2] (3.25ns)   --->   "%input_10_load_262 = load i16* %input_10_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2009 'load' 'input_10_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_62 : Operation 2010 [1/2] (3.25ns)   --->   "%input_11_load_262 = load i16* %input_11_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2010 'load' 'input_11_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_62 : Operation 2011 [1/2] (3.25ns)   --->   "%input_12_load_262 = load i16* %input_12_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2011 'load' 'input_12_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_62 : Operation 2012 [1/2] (3.25ns)   --->   "%input_13_load_262 = load i16* %input_13_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2012 'load' 'input_13_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_62 : Operation 2013 [1/2] (3.25ns)   --->   "%input_14_load_262 = load i16* %input_14_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2013 'load' 'input_14_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_62 : Operation 2014 [1/2] (3.25ns)   --->   "%input_15_load_262 = load i16* %input_15_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2014 'load' 'input_15_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_62 : Operation 2015 [1/1] (2.06ns)   --->   "%tmp_283 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_262, i16 %input_1_load_262, i16 %input_2_load_262, i16 %input_3_load_262, i16 %input_4_load_262, i16 %input_5_load_262, i16 %input_6_load_262, i16 %input_7_load_262, i16 %input_8_load_262, i16 %input_9_load_262, i16 %input_10_load_262, i16 %input_11_load_262, i16 %input_12_load_262, i16 %input_13_load_262, i16 %input_14_load_262, i16 %input_15_load_262, i32 %select_ln28_12)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2015 'mux' 'tmp_283' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2016 [1/1] (0.00ns)   --->   "%sext_ln28_178 = sext i16 %tmp_283 to i29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2016 'sext' 'sext_ln28_178' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2017 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_34 = mul i29 %sext_ln28_178, 3015" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2017 'mul' 'mul_ln28_34' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2018 [1/1] (0.00ns)   --->   "%tmp_581 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_34, i32 14, i32 28)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2018 'partselect' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2019 [1/1] (0.00ns)   --->   "%sext_ln28_179 = sext i15 %tmp_581 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2019 'sext' 'sext_ln28_179' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2020 [1/1] (1.94ns)   --->   "%add_ln28_64 = add i16 %sext_ln28_177, %sext_ln28_179" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2020 'add' 'add_ln28_64' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2021 [1/1] (0.00ns)   --->   "%sext_ln36_12 = sext i13 %add_ln36_3 to i18" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2021 'sext' 'sext_ln36_12' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2022 [1/1] (0.00ns)   --->   "%zext_ln36_17 = zext i18 %sext_ln36_12 to i38" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2022 'zext' 'zext_ln36_17' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2023 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln36_9 = mul i38 %zext_ln36_17, 298262" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2023 'mul' 'mul_ln36_9' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2024 [1/1] (0.00ns)   --->   "%tmp_583 = call i10 @_ssdm_op_PartSelect.i10.i38.i32.i32(i38 %mul_ln36_9, i32 28, i32 37)" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2024 'partselect' 'tmp_583' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2025 [17/17] (3.56ns)   --->   "%urem_ln36_3 = urem i13 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2025 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.56>
ST_63 : Operation 2026 [14/17] (3.56ns)   --->   "%urem_ln28_28 = urem i13 %add_ln28_55, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2026 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2027 [14/17] (3.56ns)   --->   "%urem_ln28_29 = urem i13 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2027 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2028 [15/17] (3.56ns)   --->   "%urem_ln28_31 = urem i13 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2028 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2029 [15/17] (3.56ns)   --->   "%urem_ln28_32 = urem i13 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2029 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2030 [16/17] (3.56ns)   --->   "%urem_ln36_3 = urem i13 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2030 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.56>
ST_64 : Operation 2031 [13/17] (3.56ns)   --->   "%urem_ln28_28 = urem i13 %add_ln28_55, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2031 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2032 [13/17] (3.56ns)   --->   "%urem_ln28_29 = urem i13 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2032 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2033 [14/17] (3.56ns)   --->   "%urem_ln28_31 = urem i13 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2033 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2034 [14/17] (3.56ns)   --->   "%urem_ln28_32 = urem i13 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2034 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2035 [15/17] (3.56ns)   --->   "%urem_ln36_3 = urem i13 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2035 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.56>
ST_65 : Operation 2036 [12/17] (3.56ns)   --->   "%urem_ln28_28 = urem i13 %add_ln28_55, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2036 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2037 [12/17] (3.56ns)   --->   "%urem_ln28_29 = urem i13 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2037 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2038 [13/17] (3.56ns)   --->   "%urem_ln28_31 = urem i13 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2038 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2039 [13/17] (3.56ns)   --->   "%urem_ln28_32 = urem i13 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2039 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2040 [14/17] (3.56ns)   --->   "%urem_ln36_3 = urem i13 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2040 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.56>
ST_66 : Operation 2041 [11/17] (3.56ns)   --->   "%urem_ln28_28 = urem i13 %add_ln28_55, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2041 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2042 [11/17] (3.56ns)   --->   "%urem_ln28_29 = urem i13 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2042 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2043 [12/17] (3.56ns)   --->   "%urem_ln28_31 = urem i13 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2043 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2044 [12/17] (3.56ns)   --->   "%urem_ln28_32 = urem i13 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2044 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2045 [13/17] (3.56ns)   --->   "%urem_ln36_3 = urem i13 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2045 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.56>
ST_67 : Operation 2046 [10/17] (3.56ns)   --->   "%urem_ln28_28 = urem i13 %add_ln28_55, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2046 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2047 [10/17] (3.56ns)   --->   "%urem_ln28_29 = urem i13 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2047 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2048 [11/17] (3.56ns)   --->   "%urem_ln28_31 = urem i13 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2048 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2049 [11/17] (3.56ns)   --->   "%urem_ln28_32 = urem i13 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2049 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2050 [12/17] (3.56ns)   --->   "%urem_ln36_3 = urem i13 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2050 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.56>
ST_68 : Operation 2051 [9/17] (3.56ns)   --->   "%urem_ln28_28 = urem i13 %add_ln28_55, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2051 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2052 [9/17] (3.56ns)   --->   "%urem_ln28_29 = urem i13 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2052 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2053 [10/17] (3.56ns)   --->   "%urem_ln28_31 = urem i13 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2053 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2054 [10/17] (3.56ns)   --->   "%urem_ln28_32 = urem i13 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2054 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2055 [11/17] (3.56ns)   --->   "%urem_ln36_3 = urem i13 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2055 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.56>
ST_69 : Operation 2056 [8/17] (3.56ns)   --->   "%urem_ln28_28 = urem i13 %add_ln28_55, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2056 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2057 [8/17] (3.56ns)   --->   "%urem_ln28_29 = urem i13 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2057 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2058 [9/17] (3.56ns)   --->   "%urem_ln28_31 = urem i13 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2058 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2059 [9/17] (3.56ns)   --->   "%urem_ln28_32 = urem i13 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2059 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2060 [10/17] (3.56ns)   --->   "%urem_ln36_3 = urem i13 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2060 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.56>
ST_70 : Operation 2061 [7/17] (3.56ns)   --->   "%urem_ln28_28 = urem i13 %add_ln28_55, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2061 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2062 [7/17] (3.56ns)   --->   "%urem_ln28_29 = urem i13 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2062 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2063 [8/17] (3.56ns)   --->   "%urem_ln28_31 = urem i13 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2063 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2064 [8/17] (3.56ns)   --->   "%urem_ln28_32 = urem i13 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2064 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2065 [9/17] (3.56ns)   --->   "%urem_ln36_3 = urem i13 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2065 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.56>
ST_71 : Operation 2066 [6/17] (3.56ns)   --->   "%urem_ln28_28 = urem i13 %add_ln28_55, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2066 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2067 [6/17] (3.56ns)   --->   "%urem_ln28_29 = urem i13 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2067 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2068 [7/17] (3.56ns)   --->   "%urem_ln28_31 = urem i13 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2068 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2069 [7/17] (3.56ns)   --->   "%urem_ln28_32 = urem i13 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2069 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2070 [8/17] (3.56ns)   --->   "%urem_ln36_3 = urem i13 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2070 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.56>
ST_72 : Operation 2071 [5/17] (3.56ns)   --->   "%urem_ln28_28 = urem i13 %add_ln28_55, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2071 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2072 [5/17] (3.56ns)   --->   "%urem_ln28_29 = urem i13 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2072 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2073 [6/17] (3.56ns)   --->   "%urem_ln28_31 = urem i13 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2073 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2074 [6/17] (3.56ns)   --->   "%urem_ln28_32 = urem i13 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2074 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2075 [7/17] (3.56ns)   --->   "%urem_ln36_3 = urem i13 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2075 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.56>
ST_73 : Operation 2076 [4/17] (3.56ns)   --->   "%urem_ln28_28 = urem i13 %add_ln28_55, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2076 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2077 [4/17] (3.56ns)   --->   "%urem_ln28_29 = urem i13 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2077 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2078 [5/17] (3.56ns)   --->   "%urem_ln28_31 = urem i13 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2078 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2079 [5/17] (3.56ns)   --->   "%urem_ln28_32 = urem i13 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2079 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2080 [6/17] (3.56ns)   --->   "%urem_ln36_3 = urem i13 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2080 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.56>
ST_74 : Operation 2081 [3/17] (3.56ns)   --->   "%urem_ln28_28 = urem i13 %add_ln28_55, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2081 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2082 [3/17] (3.56ns)   --->   "%urem_ln28_29 = urem i13 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2082 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2083 [4/17] (3.56ns)   --->   "%urem_ln28_31 = urem i13 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2083 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2084 [4/17] (3.56ns)   --->   "%urem_ln28_32 = urem i13 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2084 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2085 [5/17] (3.56ns)   --->   "%urem_ln36_3 = urem i13 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2085 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.71>
ST_75 : Operation 2086 [2/17] (3.56ns)   --->   "%urem_ln28_28 = urem i13 %add_ln28_55, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2086 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2087 [2/17] (3.56ns)   --->   "%urem_ln28_29 = urem i13 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2087 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2088 [3/17] (3.56ns)   --->   "%urem_ln28_31 = urem i13 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2088 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2089 [3/17] (3.56ns)   --->   "%urem_ln28_32 = urem i13 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2089 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2090 [1/1] (1.77ns)   --->   "%icmp_ln28_7 = icmp ult i10 %add_ln28_63, -124" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2090 'icmp' 'icmp_ln28_7' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2091 [1/1] (1.73ns)   --->   "%add_ln28_151 = add i10 %add_ln28_63, 124" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2091 'add' 'add_ln28_151' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2092 [1/1] (0.68ns)   --->   "%select_ln28_15 = select i1 %icmp_ln28_7, i10 %add_ln28_63, i10 %add_ln28_151" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2092 'select' 'select_ln28_15' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 2093 [1/1] (0.00ns)   --->   "%zext_ln28_50 = zext i10 %select_ln28_15 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2093 'zext' 'zext_ln28_50' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2094 [1/1] (0.00ns)   --->   "%input_0_addr_259 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2094 'getelementptr' 'input_0_addr_259' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2095 [2/2] (3.25ns)   --->   "%input_0_load_263 = load i16* %input_0_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2095 'load' 'input_0_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 2096 [1/1] (0.00ns)   --->   "%input_1_addr_259 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2096 'getelementptr' 'input_1_addr_259' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2097 [2/2] (3.25ns)   --->   "%input_1_load_263 = load i16* %input_1_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2097 'load' 'input_1_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 2098 [1/1] (0.00ns)   --->   "%input_2_addr_259 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2098 'getelementptr' 'input_2_addr_259' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2099 [2/2] (3.25ns)   --->   "%input_2_load_263 = load i16* %input_2_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2099 'load' 'input_2_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 2100 [1/1] (0.00ns)   --->   "%input_3_addr_259 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2100 'getelementptr' 'input_3_addr_259' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2101 [2/2] (3.25ns)   --->   "%input_3_load_263 = load i16* %input_3_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2101 'load' 'input_3_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 2102 [1/1] (0.00ns)   --->   "%input_4_addr_259 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2102 'getelementptr' 'input_4_addr_259' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2103 [2/2] (3.25ns)   --->   "%input_4_load_263 = load i16* %input_4_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2103 'load' 'input_4_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 2104 [1/1] (0.00ns)   --->   "%input_5_addr_259 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2104 'getelementptr' 'input_5_addr_259' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2105 [2/2] (3.25ns)   --->   "%input_5_load_263 = load i16* %input_5_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2105 'load' 'input_5_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 2106 [1/1] (0.00ns)   --->   "%input_6_addr_259 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2106 'getelementptr' 'input_6_addr_259' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2107 [2/2] (3.25ns)   --->   "%input_6_load_263 = load i16* %input_6_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2107 'load' 'input_6_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 2108 [1/1] (0.00ns)   --->   "%input_7_addr_259 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2108 'getelementptr' 'input_7_addr_259' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2109 [2/2] (3.25ns)   --->   "%input_7_load_263 = load i16* %input_7_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2109 'load' 'input_7_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 2110 [1/1] (0.00ns)   --->   "%input_8_addr_259 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2110 'getelementptr' 'input_8_addr_259' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2111 [2/2] (3.25ns)   --->   "%input_8_load_263 = load i16* %input_8_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2111 'load' 'input_8_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 2112 [1/1] (0.00ns)   --->   "%input_9_addr_259 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2112 'getelementptr' 'input_9_addr_259' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2113 [2/2] (3.25ns)   --->   "%input_9_load_263 = load i16* %input_9_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2113 'load' 'input_9_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 2114 [1/1] (0.00ns)   --->   "%input_10_addr_259 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2114 'getelementptr' 'input_10_addr_259' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2115 [2/2] (3.25ns)   --->   "%input_10_load_263 = load i16* %input_10_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2115 'load' 'input_10_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 2116 [1/1] (0.00ns)   --->   "%input_11_addr_259 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2116 'getelementptr' 'input_11_addr_259' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2117 [2/2] (3.25ns)   --->   "%input_11_load_263 = load i16* %input_11_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2117 'load' 'input_11_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 2118 [1/1] (0.00ns)   --->   "%input_12_addr_259 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2118 'getelementptr' 'input_12_addr_259' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2119 [2/2] (3.25ns)   --->   "%input_12_load_263 = load i16* %input_12_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2119 'load' 'input_12_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 2120 [1/1] (0.00ns)   --->   "%input_13_addr_259 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2120 'getelementptr' 'input_13_addr_259' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2121 [2/2] (3.25ns)   --->   "%input_13_load_263 = load i16* %input_13_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2121 'load' 'input_13_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 2122 [1/1] (0.00ns)   --->   "%input_14_addr_259 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2122 'getelementptr' 'input_14_addr_259' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2123 [2/2] (3.25ns)   --->   "%input_14_load_263 = load i16* %input_14_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2123 'load' 'input_14_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 2124 [1/1] (0.00ns)   --->   "%input_15_addr_259 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2124 'getelementptr' 'input_15_addr_259' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2125 [2/2] (3.25ns)   --->   "%input_15_load_263 = load i16* %input_15_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2125 'load' 'input_15_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 2126 [4/17] (3.56ns)   --->   "%urem_ln36_3 = urem i13 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2126 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 11.6>
ST_76 : Operation 2127 [1/17] (3.56ns)   --->   "%urem_ln28_28 = urem i13 %add_ln28_55, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2127 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2128 [1/1] (0.00ns)   --->   "%zext_ln28_43 = zext i13 %urem_ln28_28 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2128 'zext' 'zext_ln28_43' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2129 [1/1] (0.00ns)   --->   "%input_0_addr_254 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2129 'getelementptr' 'input_0_addr_254' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2130 [2/2] (3.25ns)   --->   "%input_0_load_257 = load i16* %input_0_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2130 'load' 'input_0_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2131 [1/1] (0.00ns)   --->   "%input_1_addr_254 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2131 'getelementptr' 'input_1_addr_254' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2132 [2/2] (3.25ns)   --->   "%input_1_load_257 = load i16* %input_1_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2132 'load' 'input_1_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2133 [1/1] (0.00ns)   --->   "%input_2_addr_254 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2133 'getelementptr' 'input_2_addr_254' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2134 [2/2] (3.25ns)   --->   "%input_2_load_257 = load i16* %input_2_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2134 'load' 'input_2_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2135 [1/1] (0.00ns)   --->   "%input_3_addr_254 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2135 'getelementptr' 'input_3_addr_254' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2136 [2/2] (3.25ns)   --->   "%input_3_load_257 = load i16* %input_3_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2136 'load' 'input_3_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2137 [1/1] (0.00ns)   --->   "%input_4_addr_254 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2137 'getelementptr' 'input_4_addr_254' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2138 [2/2] (3.25ns)   --->   "%input_4_load_257 = load i16* %input_4_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2138 'load' 'input_4_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2139 [1/1] (0.00ns)   --->   "%input_5_addr_254 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2139 'getelementptr' 'input_5_addr_254' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2140 [2/2] (3.25ns)   --->   "%input_5_load_257 = load i16* %input_5_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2140 'load' 'input_5_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2141 [1/1] (0.00ns)   --->   "%input_6_addr_254 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2141 'getelementptr' 'input_6_addr_254' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2142 [2/2] (3.25ns)   --->   "%input_6_load_257 = load i16* %input_6_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2142 'load' 'input_6_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2143 [1/1] (0.00ns)   --->   "%input_7_addr_254 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2143 'getelementptr' 'input_7_addr_254' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2144 [2/2] (3.25ns)   --->   "%input_7_load_257 = load i16* %input_7_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2144 'load' 'input_7_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2145 [1/1] (0.00ns)   --->   "%input_8_addr_254 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2145 'getelementptr' 'input_8_addr_254' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2146 [2/2] (3.25ns)   --->   "%input_8_load_257 = load i16* %input_8_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2146 'load' 'input_8_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2147 [1/1] (0.00ns)   --->   "%input_9_addr_254 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2147 'getelementptr' 'input_9_addr_254' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2148 [2/2] (3.25ns)   --->   "%input_9_load_257 = load i16* %input_9_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2148 'load' 'input_9_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2149 [1/1] (0.00ns)   --->   "%input_10_addr_254 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2149 'getelementptr' 'input_10_addr_254' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2150 [2/2] (3.25ns)   --->   "%input_10_load_257 = load i16* %input_10_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2150 'load' 'input_10_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2151 [1/1] (0.00ns)   --->   "%input_11_addr_254 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2151 'getelementptr' 'input_11_addr_254' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2152 [2/2] (3.25ns)   --->   "%input_11_load_257 = load i16* %input_11_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2152 'load' 'input_11_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2153 [1/1] (0.00ns)   --->   "%input_12_addr_254 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2153 'getelementptr' 'input_12_addr_254' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2154 [2/2] (3.25ns)   --->   "%input_12_load_257 = load i16* %input_12_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2154 'load' 'input_12_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2155 [1/1] (0.00ns)   --->   "%input_13_addr_254 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2155 'getelementptr' 'input_13_addr_254' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2156 [2/2] (3.25ns)   --->   "%input_13_load_257 = load i16* %input_13_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2156 'load' 'input_13_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2157 [1/1] (0.00ns)   --->   "%input_14_addr_254 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2157 'getelementptr' 'input_14_addr_254' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2158 [2/2] (3.25ns)   --->   "%input_14_load_257 = load i16* %input_14_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2158 'load' 'input_14_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2159 [1/1] (0.00ns)   --->   "%input_15_addr_254 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_43" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2159 'getelementptr' 'input_15_addr_254' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2160 [2/2] (3.25ns)   --->   "%input_15_load_257 = load i16* %input_15_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2160 'load' 'input_15_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2161 [1/17] (3.56ns)   --->   "%urem_ln28_29 = urem i13 %add_ln28_57, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2161 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2162 [1/1] (0.00ns)   --->   "%zext_ln28_44 = zext i13 %urem_ln28_29 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2162 'zext' 'zext_ln28_44' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2163 [1/1] (0.00ns)   --->   "%input_0_addr_255 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2163 'getelementptr' 'input_0_addr_255' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2164 [2/2] (3.25ns)   --->   "%input_0_load_258 = load i16* %input_0_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2164 'load' 'input_0_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2165 [1/1] (0.00ns)   --->   "%input_1_addr_255 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2165 'getelementptr' 'input_1_addr_255' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2166 [2/2] (3.25ns)   --->   "%input_1_load_258 = load i16* %input_1_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2166 'load' 'input_1_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2167 [1/1] (0.00ns)   --->   "%input_2_addr_255 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2167 'getelementptr' 'input_2_addr_255' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2168 [2/2] (3.25ns)   --->   "%input_2_load_258 = load i16* %input_2_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2168 'load' 'input_2_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2169 [1/1] (0.00ns)   --->   "%input_3_addr_255 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2169 'getelementptr' 'input_3_addr_255' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2170 [2/2] (3.25ns)   --->   "%input_3_load_258 = load i16* %input_3_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2170 'load' 'input_3_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2171 [1/1] (0.00ns)   --->   "%input_4_addr_255 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2171 'getelementptr' 'input_4_addr_255' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2172 [2/2] (3.25ns)   --->   "%input_4_load_258 = load i16* %input_4_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2172 'load' 'input_4_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2173 [1/1] (0.00ns)   --->   "%input_5_addr_255 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2173 'getelementptr' 'input_5_addr_255' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2174 [2/2] (3.25ns)   --->   "%input_5_load_258 = load i16* %input_5_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2174 'load' 'input_5_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2175 [1/1] (0.00ns)   --->   "%input_6_addr_255 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2175 'getelementptr' 'input_6_addr_255' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2176 [2/2] (3.25ns)   --->   "%input_6_load_258 = load i16* %input_6_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2176 'load' 'input_6_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2177 [1/1] (0.00ns)   --->   "%input_7_addr_255 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2177 'getelementptr' 'input_7_addr_255' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2178 [2/2] (3.25ns)   --->   "%input_7_load_258 = load i16* %input_7_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2178 'load' 'input_7_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2179 [1/1] (0.00ns)   --->   "%input_8_addr_255 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2179 'getelementptr' 'input_8_addr_255' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2180 [2/2] (3.25ns)   --->   "%input_8_load_258 = load i16* %input_8_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2180 'load' 'input_8_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2181 [1/1] (0.00ns)   --->   "%input_9_addr_255 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2181 'getelementptr' 'input_9_addr_255' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2182 [2/2] (3.25ns)   --->   "%input_9_load_258 = load i16* %input_9_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2182 'load' 'input_9_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2183 [1/1] (0.00ns)   --->   "%input_10_addr_255 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2183 'getelementptr' 'input_10_addr_255' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2184 [2/2] (3.25ns)   --->   "%input_10_load_258 = load i16* %input_10_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2184 'load' 'input_10_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2185 [1/1] (0.00ns)   --->   "%input_11_addr_255 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2185 'getelementptr' 'input_11_addr_255' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2186 [2/2] (3.25ns)   --->   "%input_11_load_258 = load i16* %input_11_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2186 'load' 'input_11_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2187 [1/1] (0.00ns)   --->   "%input_12_addr_255 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2187 'getelementptr' 'input_12_addr_255' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2188 [2/2] (3.25ns)   --->   "%input_12_load_258 = load i16* %input_12_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2188 'load' 'input_12_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2189 [1/1] (0.00ns)   --->   "%input_13_addr_255 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2189 'getelementptr' 'input_13_addr_255' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2190 [2/2] (3.25ns)   --->   "%input_13_load_258 = load i16* %input_13_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2190 'load' 'input_13_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2191 [1/1] (0.00ns)   --->   "%input_14_addr_255 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2191 'getelementptr' 'input_14_addr_255' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2192 [2/2] (3.25ns)   --->   "%input_14_load_258 = load i16* %input_14_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2192 'load' 'input_14_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2193 [1/1] (0.00ns)   --->   "%input_15_addr_255 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2193 'getelementptr' 'input_15_addr_255' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2194 [2/2] (3.25ns)   --->   "%input_15_load_258 = load i16* %input_15_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2194 'load' 'input_15_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2195 [2/17] (3.56ns)   --->   "%urem_ln28_31 = urem i13 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2195 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2196 [2/17] (3.56ns)   --->   "%urem_ln28_32 = urem i13 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2196 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2197 [1/1] (0.99ns)   --->   "%select_ln28_14 = select i1 %icmp_ln28_7, i32 0, i32 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2197 'select' 'select_ln28_14' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 2198 [1/2] (3.25ns)   --->   "%input_0_load_263 = load i16* %input_0_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2198 'load' 'input_0_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2199 [1/2] (3.25ns)   --->   "%input_1_load_263 = load i16* %input_1_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2199 'load' 'input_1_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2200 [1/2] (3.25ns)   --->   "%input_2_load_263 = load i16* %input_2_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2200 'load' 'input_2_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2201 [1/2] (3.25ns)   --->   "%input_3_load_263 = load i16* %input_3_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2201 'load' 'input_3_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2202 [1/2] (3.25ns)   --->   "%input_4_load_263 = load i16* %input_4_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2202 'load' 'input_4_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2203 [1/2] (3.25ns)   --->   "%input_5_load_263 = load i16* %input_5_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2203 'load' 'input_5_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2204 [1/2] (3.25ns)   --->   "%input_6_load_263 = load i16* %input_6_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2204 'load' 'input_6_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2205 [1/2] (3.25ns)   --->   "%input_7_load_263 = load i16* %input_7_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2205 'load' 'input_7_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2206 [1/2] (3.25ns)   --->   "%input_8_load_263 = load i16* %input_8_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2206 'load' 'input_8_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2207 [1/2] (3.25ns)   --->   "%input_9_load_263 = load i16* %input_9_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2207 'load' 'input_9_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2208 [1/2] (3.25ns)   --->   "%input_10_load_263 = load i16* %input_10_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2208 'load' 'input_10_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2209 [1/2] (3.25ns)   --->   "%input_11_load_263 = load i16* %input_11_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2209 'load' 'input_11_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2210 [1/2] (3.25ns)   --->   "%input_12_load_263 = load i16* %input_12_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2210 'load' 'input_12_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2211 [1/2] (3.25ns)   --->   "%input_13_load_263 = load i16* %input_13_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2211 'load' 'input_13_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2212 [1/2] (3.25ns)   --->   "%input_14_load_263 = load i16* %input_14_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2212 'load' 'input_14_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2213 [1/2] (3.25ns)   --->   "%input_15_load_263 = load i16* %input_15_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2213 'load' 'input_15_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 2214 [1/1] (2.06ns)   --->   "%tmp_284 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_263, i16 %input_1_load_263, i16 %input_2_load_263, i16 %input_3_load_263, i16 %input_4_load_263, i16 %input_5_load_263, i16 %input_6_load_263, i16 %input_7_load_263, i16 %input_8_load_263, i16 %input_9_load_263, i16 %input_10_load_263, i16 %input_11_load_263, i16 %input_12_load_263, i16 %input_13_load_263, i16 %input_14_load_263, i16 %input_15_load_263, i32 %select_ln28_14)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2214 'mux' 'tmp_284' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2215 [1/1] (0.00ns)   --->   "%sext_ln28_180 = sext i16 %tmp_284 to i29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2215 'sext' 'sext_ln28_180' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2216 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_35 = mul i29 %sext_ln28_180, -3653" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2216 'mul' 'mul_ln28_35' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 2217 [1/1] (0.00ns)   --->   "%tmp_582 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_35, i32 14, i32 28)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2217 'partselect' 'tmp_582' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2218 [3/17] (3.56ns)   --->   "%urem_ln36_3 = urem i13 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2218 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 15.6>
ST_77 : Operation 2219 [1/1] (0.00ns)   --->   "%sext_ln28_166 = sext i5 %tmp_573 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2219 'sext' 'sext_ln28_166' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2220 [1/1] (0.00ns)   --->   "%zext_ln28_99 = zext i13 %sext_ln28_166 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2220 'zext' 'zext_ln28_99' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2221 [1/2] (3.25ns)   --->   "%input_0_load_257 = load i16* %input_0_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2221 'load' 'input_0_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2222 [1/2] (3.25ns)   --->   "%input_1_load_257 = load i16* %input_1_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2222 'load' 'input_1_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2223 [1/2] (3.25ns)   --->   "%input_2_load_257 = load i16* %input_2_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2223 'load' 'input_2_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2224 [1/2] (3.25ns)   --->   "%input_3_load_257 = load i16* %input_3_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2224 'load' 'input_3_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2225 [1/2] (3.25ns)   --->   "%input_4_load_257 = load i16* %input_4_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2225 'load' 'input_4_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2226 [1/2] (3.25ns)   --->   "%input_5_load_257 = load i16* %input_5_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2226 'load' 'input_5_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2227 [1/2] (3.25ns)   --->   "%input_6_load_257 = load i16* %input_6_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2227 'load' 'input_6_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2228 [1/2] (3.25ns)   --->   "%input_7_load_257 = load i16* %input_7_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2228 'load' 'input_7_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2229 [1/2] (3.25ns)   --->   "%input_8_load_257 = load i16* %input_8_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2229 'load' 'input_8_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2230 [1/2] (3.25ns)   --->   "%input_9_load_257 = load i16* %input_9_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2230 'load' 'input_9_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2231 [1/2] (3.25ns)   --->   "%input_10_load_257 = load i16* %input_10_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2231 'load' 'input_10_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2232 [1/2] (3.25ns)   --->   "%input_11_load_257 = load i16* %input_11_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2232 'load' 'input_11_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2233 [1/2] (3.25ns)   --->   "%input_12_load_257 = load i16* %input_12_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2233 'load' 'input_12_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2234 [1/2] (3.25ns)   --->   "%input_13_load_257 = load i16* %input_13_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2234 'load' 'input_13_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2235 [1/2] (3.25ns)   --->   "%input_14_load_257 = load i16* %input_14_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2235 'load' 'input_14_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2236 [1/2] (3.25ns)   --->   "%input_15_load_257 = load i16* %input_15_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2236 'load' 'input_15_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2237 [1/1] (2.06ns)   --->   "%tmp_277 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_257, i16 %input_1_load_257, i16 %input_2_load_257, i16 %input_3_load_257, i16 %input_4_load_257, i16 %input_5_load_257, i16 %input_6_load_257, i16 %input_7_load_257, i16 %input_8_load_257, i16 %input_9_load_257, i16 %input_10_load_257, i16 %input_11_load_257, i16 %input_12_load_257, i16 %input_13_load_257, i16 %input_14_load_257, i16 %input_15_load_257, i32 %zext_ln28_99)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2237 'mux' 'tmp_277' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2238 [1/1] (0.00ns)   --->   "%sext_ln28_167 = sext i5 %tmp_574 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2238 'sext' 'sext_ln28_167' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2239 [1/1] (0.00ns)   --->   "%zext_ln28_102 = zext i13 %sext_ln28_167 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2239 'zext' 'zext_ln28_102' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2240 [1/2] (3.25ns)   --->   "%input_0_load_258 = load i16* %input_0_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2240 'load' 'input_0_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2241 [1/2] (3.25ns)   --->   "%input_1_load_258 = load i16* %input_1_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2241 'load' 'input_1_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2242 [1/2] (3.25ns)   --->   "%input_2_load_258 = load i16* %input_2_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2242 'load' 'input_2_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2243 [1/2] (3.25ns)   --->   "%input_3_load_258 = load i16* %input_3_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2243 'load' 'input_3_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2244 [1/2] (3.25ns)   --->   "%input_4_load_258 = load i16* %input_4_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2244 'load' 'input_4_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2245 [1/2] (3.25ns)   --->   "%input_5_load_258 = load i16* %input_5_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2245 'load' 'input_5_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2246 [1/2] (3.25ns)   --->   "%input_6_load_258 = load i16* %input_6_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2246 'load' 'input_6_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2247 [1/2] (3.25ns)   --->   "%input_7_load_258 = load i16* %input_7_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2247 'load' 'input_7_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2248 [1/2] (3.25ns)   --->   "%input_8_load_258 = load i16* %input_8_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2248 'load' 'input_8_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2249 [1/2] (3.25ns)   --->   "%input_9_load_258 = load i16* %input_9_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2249 'load' 'input_9_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2250 [1/2] (3.25ns)   --->   "%input_10_load_258 = load i16* %input_10_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2250 'load' 'input_10_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2251 [1/2] (3.25ns)   --->   "%input_11_load_258 = load i16* %input_11_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2251 'load' 'input_11_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2252 [1/2] (3.25ns)   --->   "%input_12_load_258 = load i16* %input_12_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2252 'load' 'input_12_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2253 [1/2] (3.25ns)   --->   "%input_13_load_258 = load i16* %input_13_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2253 'load' 'input_13_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2254 [1/2] (3.25ns)   --->   "%input_14_load_258 = load i16* %input_14_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2254 'load' 'input_14_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2255 [1/2] (3.25ns)   --->   "%input_15_load_258 = load i16* %input_15_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2255 'load' 'input_15_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2256 [1/1] (2.06ns)   --->   "%tmp_278 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_258, i16 %input_1_load_258, i16 %input_2_load_258, i16 %input_3_load_258, i16 %input_4_load_258, i16 %input_5_load_258, i16 %input_6_load_258, i16 %input_7_load_258, i16 %input_8_load_258, i16 %input_9_load_258, i16 %input_10_load_258, i16 %input_11_load_258, i16 %input_12_load_258, i16 %input_13_load_258, i16 %input_14_load_258, i16 %input_15_load_258, i32 %zext_ln28_102)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2256 'mux' 'tmp_278' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln28_168 = sext i16 %tmp_278 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2257 'sext' 'sext_ln28_168' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2258 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_29 = mul i28 %sext_ln28_168, 1933" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2258 'mul' 'mul_ln28_29' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 2259 [1/1] (0.00ns)   --->   "%tmp_575 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_29, i32 14, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2259 'partselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2260 [1/1] (0.00ns)   --->   "%sext_ln28_169 = sext i14 %tmp_575 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2260 'sext' 'sext_ln28_169' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2261 [1/1] (0.00ns)   --->   "%sext_ln28_39 = sext i16 %tmp_279 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2261 'sext' 'sext_ln28_39' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2262 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_30 = mul i30 %sext_ln28_39, -5322" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2262 'mul' 'mul_ln28_30' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 2263 [1/1] (0.00ns)   --->   "%trunc_ln28_30 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_30, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2263 'partselect' 'trunc_ln28_30' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2264 [1/17] (3.56ns)   --->   "%urem_ln28_31 = urem i13 %add_ln28_59, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2264 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2265 [1/1] (0.00ns)   --->   "%zext_ln28_46 = zext i13 %urem_ln28_31 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2265 'zext' 'zext_ln28_46' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2266 [1/1] (0.00ns)   --->   "%input_0_addr_256 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_46" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2266 'getelementptr' 'input_0_addr_256' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2267 [2/2] (3.25ns)   --->   "%input_0_load_260 = load i16* %input_0_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2267 'load' 'input_0_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2268 [1/1] (0.00ns)   --->   "%input_1_addr_256 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_46" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2268 'getelementptr' 'input_1_addr_256' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2269 [2/2] (3.25ns)   --->   "%input_1_load_260 = load i16* %input_1_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2269 'load' 'input_1_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2270 [1/1] (0.00ns)   --->   "%input_2_addr_256 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_46" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2270 'getelementptr' 'input_2_addr_256' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2271 [2/2] (3.25ns)   --->   "%input_2_load_260 = load i16* %input_2_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2271 'load' 'input_2_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2272 [1/1] (0.00ns)   --->   "%input_3_addr_256 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_46" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2272 'getelementptr' 'input_3_addr_256' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2273 [2/2] (3.25ns)   --->   "%input_3_load_260 = load i16* %input_3_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2273 'load' 'input_3_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2274 [1/1] (0.00ns)   --->   "%input_4_addr_256 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_46" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2274 'getelementptr' 'input_4_addr_256' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2275 [2/2] (3.25ns)   --->   "%input_4_load_260 = load i16* %input_4_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2275 'load' 'input_4_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2276 [1/1] (0.00ns)   --->   "%input_5_addr_256 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_46" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2276 'getelementptr' 'input_5_addr_256' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2277 [2/2] (3.25ns)   --->   "%input_5_load_260 = load i16* %input_5_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2277 'load' 'input_5_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2278 [1/1] (0.00ns)   --->   "%input_6_addr_256 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_46" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2278 'getelementptr' 'input_6_addr_256' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2279 [2/2] (3.25ns)   --->   "%input_6_load_260 = load i16* %input_6_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2279 'load' 'input_6_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2280 [1/1] (0.00ns)   --->   "%input_7_addr_256 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_46" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2280 'getelementptr' 'input_7_addr_256' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2281 [2/2] (3.25ns)   --->   "%input_7_load_260 = load i16* %input_7_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2281 'load' 'input_7_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2282 [1/1] (0.00ns)   --->   "%input_8_addr_256 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_46" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2282 'getelementptr' 'input_8_addr_256' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2283 [2/2] (3.25ns)   --->   "%input_8_load_260 = load i16* %input_8_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2283 'load' 'input_8_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2284 [1/1] (0.00ns)   --->   "%input_9_addr_256 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_46" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2284 'getelementptr' 'input_9_addr_256' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2285 [2/2] (3.25ns)   --->   "%input_9_load_260 = load i16* %input_9_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2285 'load' 'input_9_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2286 [1/1] (0.00ns)   --->   "%input_10_addr_256 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_46" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2286 'getelementptr' 'input_10_addr_256' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2287 [2/2] (3.25ns)   --->   "%input_10_load_260 = load i16* %input_10_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2287 'load' 'input_10_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2288 [1/1] (0.00ns)   --->   "%input_11_addr_256 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_46" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2288 'getelementptr' 'input_11_addr_256' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2289 [2/2] (3.25ns)   --->   "%input_11_load_260 = load i16* %input_11_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2289 'load' 'input_11_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2290 [1/1] (0.00ns)   --->   "%input_12_addr_256 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_46" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2290 'getelementptr' 'input_12_addr_256' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2291 [2/2] (3.25ns)   --->   "%input_12_load_260 = load i16* %input_12_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2291 'load' 'input_12_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2292 [1/1] (0.00ns)   --->   "%input_13_addr_256 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_46" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2292 'getelementptr' 'input_13_addr_256' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2293 [2/2] (3.25ns)   --->   "%input_13_load_260 = load i16* %input_13_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2293 'load' 'input_13_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2294 [1/1] (0.00ns)   --->   "%input_14_addr_256 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_46" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2294 'getelementptr' 'input_14_addr_256' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2295 [2/2] (3.25ns)   --->   "%input_14_load_260 = load i16* %input_14_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2295 'load' 'input_14_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2296 [1/1] (0.00ns)   --->   "%input_15_addr_256 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_46" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2296 'getelementptr' 'input_15_addr_256' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2297 [2/2] (3.25ns)   --->   "%input_15_load_260 = load i16* %input_15_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2297 'load' 'input_15_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2298 [1/17] (3.56ns)   --->   "%urem_ln28_32 = urem i13 %add_ln28_60, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2298 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2299 [1/1] (0.00ns)   --->   "%zext_ln28_47 = zext i13 %urem_ln28_32 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2299 'zext' 'zext_ln28_47' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2300 [1/1] (0.00ns)   --->   "%input_0_addr_257 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2300 'getelementptr' 'input_0_addr_257' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2301 [2/2] (3.25ns)   --->   "%input_0_load_261 = load i16* %input_0_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2301 'load' 'input_0_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2302 [1/1] (0.00ns)   --->   "%input_1_addr_257 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2302 'getelementptr' 'input_1_addr_257' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2303 [2/2] (3.25ns)   --->   "%input_1_load_261 = load i16* %input_1_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2303 'load' 'input_1_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2304 [1/1] (0.00ns)   --->   "%input_2_addr_257 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2304 'getelementptr' 'input_2_addr_257' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2305 [2/2] (3.25ns)   --->   "%input_2_load_261 = load i16* %input_2_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2305 'load' 'input_2_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2306 [1/1] (0.00ns)   --->   "%input_3_addr_257 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2306 'getelementptr' 'input_3_addr_257' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2307 [2/2] (3.25ns)   --->   "%input_3_load_261 = load i16* %input_3_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2307 'load' 'input_3_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2308 [1/1] (0.00ns)   --->   "%input_4_addr_257 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2308 'getelementptr' 'input_4_addr_257' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2309 [2/2] (3.25ns)   --->   "%input_4_load_261 = load i16* %input_4_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2309 'load' 'input_4_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2310 [1/1] (0.00ns)   --->   "%input_5_addr_257 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2310 'getelementptr' 'input_5_addr_257' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2311 [2/2] (3.25ns)   --->   "%input_5_load_261 = load i16* %input_5_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2311 'load' 'input_5_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2312 [1/1] (0.00ns)   --->   "%input_6_addr_257 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2312 'getelementptr' 'input_6_addr_257' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2313 [2/2] (3.25ns)   --->   "%input_6_load_261 = load i16* %input_6_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2313 'load' 'input_6_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2314 [1/1] (0.00ns)   --->   "%input_7_addr_257 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2314 'getelementptr' 'input_7_addr_257' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2315 [2/2] (3.25ns)   --->   "%input_7_load_261 = load i16* %input_7_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2315 'load' 'input_7_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2316 [1/1] (0.00ns)   --->   "%input_8_addr_257 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2316 'getelementptr' 'input_8_addr_257' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2317 [2/2] (3.25ns)   --->   "%input_8_load_261 = load i16* %input_8_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2317 'load' 'input_8_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2318 [1/1] (0.00ns)   --->   "%input_9_addr_257 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2318 'getelementptr' 'input_9_addr_257' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2319 [2/2] (3.25ns)   --->   "%input_9_load_261 = load i16* %input_9_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2319 'load' 'input_9_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2320 [1/1] (0.00ns)   --->   "%input_10_addr_257 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2320 'getelementptr' 'input_10_addr_257' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2321 [2/2] (3.25ns)   --->   "%input_10_load_261 = load i16* %input_10_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2321 'load' 'input_10_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2322 [1/1] (0.00ns)   --->   "%input_11_addr_257 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2322 'getelementptr' 'input_11_addr_257' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2323 [2/2] (3.25ns)   --->   "%input_11_load_261 = load i16* %input_11_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2323 'load' 'input_11_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2324 [1/1] (0.00ns)   --->   "%input_12_addr_257 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2324 'getelementptr' 'input_12_addr_257' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2325 [2/2] (3.25ns)   --->   "%input_12_load_261 = load i16* %input_12_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2325 'load' 'input_12_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2326 [1/1] (0.00ns)   --->   "%input_13_addr_257 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2326 'getelementptr' 'input_13_addr_257' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2327 [2/2] (3.25ns)   --->   "%input_13_load_261 = load i16* %input_13_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2327 'load' 'input_13_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2328 [1/1] (0.00ns)   --->   "%input_14_addr_257 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2328 'getelementptr' 'input_14_addr_257' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2329 [2/2] (3.25ns)   --->   "%input_14_load_261 = load i16* %input_14_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2329 'load' 'input_14_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2330 [1/1] (0.00ns)   --->   "%input_15_addr_257 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2330 'getelementptr' 'input_15_addr_257' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2331 [2/2] (3.25ns)   --->   "%input_15_load_261 = load i16* %input_15_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2331 'load' 'input_15_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln28_181 = sext i15 %tmp_582 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2332 'sext' 'sext_ln28_181' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_68 = add i16 %sext_ln28_169, %sext_ln28_181" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2333 'add' 'add_ln28_68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 2334 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_69 = add i16 %add_ln28_68, %trunc_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2334 'add' 'add_ln28_69' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 2335 [2/17] (3.56ns)   --->   "%urem_ln36_3 = urem i13 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2335 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 17.6>
ST_78 : Operation 2336 [1/1] (0.00ns)   --->   "%sext_ln28_36 = sext i16 %tmp_276 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2336 'sext' 'sext_ln28_36' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2337 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_27 = mul i30 %sext_ln28_36, -12554" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2337 'mul' 'mul_ln28_27' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 2338 [1/1] (0.00ns)   --->   "%trunc_ln28_27 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_27, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2338 'partselect' 'trunc_ln28_27' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2339 [1/1] (0.00ns)   --->   "%sext_ln28_37 = sext i16 %tmp_277 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2339 'sext' 'sext_ln28_37' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2340 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_28 = mul i30 %sext_ln28_37, -12685" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2340 'mul' 'mul_ln28_28' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 2341 [1/1] (0.00ns)   --->   "%trunc_ln28_28 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_28, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2341 'partselect' 'trunc_ln28_28' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2342 [1/1] (0.00ns)   --->   "%sext_ln28_172 = sext i5 %tmp_577 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2342 'sext' 'sext_ln28_172' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2343 [1/1] (0.00ns)   --->   "%zext_ln28_104 = zext i13 %sext_ln28_172 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2343 'zext' 'zext_ln28_104' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2344 [1/2] (3.25ns)   --->   "%input_0_load_260 = load i16* %input_0_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2344 'load' 'input_0_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2345 [1/2] (3.25ns)   --->   "%input_1_load_260 = load i16* %input_1_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2345 'load' 'input_1_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2346 [1/2] (3.25ns)   --->   "%input_2_load_260 = load i16* %input_2_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2346 'load' 'input_2_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2347 [1/2] (3.25ns)   --->   "%input_3_load_260 = load i16* %input_3_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2347 'load' 'input_3_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2348 [1/2] (3.25ns)   --->   "%input_4_load_260 = load i16* %input_4_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2348 'load' 'input_4_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2349 [1/2] (3.25ns)   --->   "%input_5_load_260 = load i16* %input_5_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2349 'load' 'input_5_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2350 [1/2] (3.25ns)   --->   "%input_6_load_260 = load i16* %input_6_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2350 'load' 'input_6_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2351 [1/2] (3.25ns)   --->   "%input_7_load_260 = load i16* %input_7_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2351 'load' 'input_7_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2352 [1/2] (3.25ns)   --->   "%input_8_load_260 = load i16* %input_8_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2352 'load' 'input_8_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2353 [1/2] (3.25ns)   --->   "%input_9_load_260 = load i16* %input_9_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2353 'load' 'input_9_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2354 [1/2] (3.25ns)   --->   "%input_10_load_260 = load i16* %input_10_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2354 'load' 'input_10_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2355 [1/2] (3.25ns)   --->   "%input_11_load_260 = load i16* %input_11_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2355 'load' 'input_11_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2356 [1/2] (3.25ns)   --->   "%input_12_load_260 = load i16* %input_12_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2356 'load' 'input_12_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2357 [1/2] (3.25ns)   --->   "%input_13_load_260 = load i16* %input_13_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2357 'load' 'input_13_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2358 [1/2] (3.25ns)   --->   "%input_14_load_260 = load i16* %input_14_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2358 'load' 'input_14_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2359 [1/2] (3.25ns)   --->   "%input_15_load_260 = load i16* %input_15_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2359 'load' 'input_15_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2360 [1/1] (2.06ns)   --->   "%tmp_280 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_260, i16 %input_1_load_260, i16 %input_2_load_260, i16 %input_3_load_260, i16 %input_4_load_260, i16 %input_5_load_260, i16 %input_6_load_260, i16 %input_7_load_260, i16 %input_8_load_260, i16 %input_9_load_260, i16 %input_10_load_260, i16 %input_11_load_260, i16 %input_12_load_260, i16 %input_13_load_260, i16 %input_14_load_260, i16 %input_15_load_260, i32 %zext_ln28_104)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2360 'mux' 'tmp_280' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2361 [1/1] (0.00ns)   --->   "%sext_ln28_40 = sext i16 %tmp_280 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2361 'sext' 'sext_ln28_40' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2362 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_31 = mul i30 %sext_ln28_40, -7602" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2362 'mul' 'mul_ln28_31' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 2363 [1/1] (0.00ns)   --->   "%trunc_ln28_31 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_31, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2363 'partselect' 'trunc_ln28_31' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2364 [1/1] (0.00ns)   --->   "%sext_ln28_173 = sext i5 %tmp_578 to i13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2364 'sext' 'sext_ln28_173' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2365 [1/1] (0.00ns)   --->   "%zext_ln28_105 = zext i13 %sext_ln28_173 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2365 'zext' 'zext_ln28_105' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2366 [1/2] (3.25ns)   --->   "%input_0_load_261 = load i16* %input_0_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2366 'load' 'input_0_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2367 [1/2] (3.25ns)   --->   "%input_1_load_261 = load i16* %input_1_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2367 'load' 'input_1_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2368 [1/2] (3.25ns)   --->   "%input_2_load_261 = load i16* %input_2_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2368 'load' 'input_2_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2369 [1/2] (3.25ns)   --->   "%input_3_load_261 = load i16* %input_3_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2369 'load' 'input_3_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2370 [1/2] (3.25ns)   --->   "%input_4_load_261 = load i16* %input_4_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2370 'load' 'input_4_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2371 [1/2] (3.25ns)   --->   "%input_5_load_261 = load i16* %input_5_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2371 'load' 'input_5_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2372 [1/2] (3.25ns)   --->   "%input_6_load_261 = load i16* %input_6_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2372 'load' 'input_6_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2373 [1/2] (3.25ns)   --->   "%input_7_load_261 = load i16* %input_7_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2373 'load' 'input_7_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2374 [1/2] (3.25ns)   --->   "%input_8_load_261 = load i16* %input_8_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2374 'load' 'input_8_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2375 [1/2] (3.25ns)   --->   "%input_9_load_261 = load i16* %input_9_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2375 'load' 'input_9_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2376 [1/2] (3.25ns)   --->   "%input_10_load_261 = load i16* %input_10_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2376 'load' 'input_10_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2377 [1/2] (3.25ns)   --->   "%input_11_load_261 = load i16* %input_11_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2377 'load' 'input_11_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2378 [1/2] (3.25ns)   --->   "%input_12_load_261 = load i16* %input_12_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2378 'load' 'input_12_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2379 [1/2] (3.25ns)   --->   "%input_13_load_261 = load i16* %input_13_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2379 'load' 'input_13_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2380 [1/2] (3.25ns)   --->   "%input_14_load_261 = load i16* %input_14_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2380 'load' 'input_14_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2381 [1/2] (3.25ns)   --->   "%input_15_load_261 = load i16* %input_15_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2381 'load' 'input_15_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_78 : Operation 2382 [1/1] (2.06ns)   --->   "%tmp_281 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_261, i16 %input_1_load_261, i16 %input_2_load_261, i16 %input_3_load_261, i16 %input_4_load_261, i16 %input_5_load_261, i16 %input_6_load_261, i16 %input_7_load_261, i16 %input_8_load_261, i16 %input_9_load_261, i16 %input_10_load_261, i16 %input_11_load_261, i16 %input_12_load_261, i16 %input_13_load_261, i16 %input_14_load_261, i16 %input_15_load_261, i32 %zext_ln28_105)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2382 'mux' 'tmp_281' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2383 [1/1] (0.00ns)   --->   "%sext_ln28_174 = sext i16 %tmp_281 to i28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2383 'sext' 'sext_ln28_174' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2384 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_32 = mul i28 %sext_ln28_174, -1037" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2384 'mul' 'mul_ln28_32' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 2385 [1/1] (0.00ns)   --->   "%tmp_579 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_32, i32 14, i32 27)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2385 'partselect' 'tmp_579' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2386 [1/1] (0.00ns)   --->   "%sext_ln28_175 = sext i14 %tmp_579 to i16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2386 'sext' 'sext_ln28_175' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2387 [1/1] (2.07ns)   --->   "%add_ln28_65 = add i16 %sext_ln28_175, %trunc_ln28_31" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2387 'add' 'add_ln28_65' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_66 = add i16 %add_ln28_65, %add_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2388 'add' 'add_ln28_66' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 2389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_67 = add i16 %trunc_ln28_28, %trunc_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2389 'add' 'add_ln28_67' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 2390 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_70 = add i16 %add_ln28_69, %add_ln28_67" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2390 'add' 'add_ln28_70' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 2391 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_71 = add i16 %add_ln28_70, %add_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2391 'add' 'add_ln28_71' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 2392 [1/1] (0.00ns)   --->   "%sext_ln36_13 = sext i10 %tmp_583 to i18" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2392 'sext' 'sext_ln36_13' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2393 [1/17] (3.56ns)   --->   "%urem_ln36_3 = urem i13 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2393 'urem' 'urem_ln36_3' <Predicate = true> <Delay = 3.56> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 16> <II = 13> <Delay = 3.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2394 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i13 %urem_ln36_3 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2394 'zext' 'zext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2395 [1/1] (0.00ns)   --->   "%output_0_addr_179 = getelementptr [900 x i16]* %output_0, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2395 'getelementptr' 'output_0_addr_179' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2396 [1/1] (0.00ns)   --->   "%output_1_addr_179 = getelementptr [900 x i16]* %output_1, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2396 'getelementptr' 'output_1_addr_179' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2397 [1/1] (0.00ns)   --->   "%output_2_addr_179 = getelementptr [900 x i16]* %output_2, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2397 'getelementptr' 'output_2_addr_179' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2398 [1/1] (0.00ns)   --->   "%output_3_addr_179 = getelementptr [900 x i16]* %output_3, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2398 'getelementptr' 'output_3_addr_179' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2399 [1/1] (0.00ns)   --->   "%output_4_addr_179 = getelementptr [900 x i16]* %output_4, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2399 'getelementptr' 'output_4_addr_179' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2400 [1/1] (0.00ns)   --->   "%output_5_addr_179 = getelementptr [900 x i16]* %output_5, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2400 'getelementptr' 'output_5_addr_179' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2401 [1/1] (0.00ns)   --->   "%output_6_addr_179 = getelementptr [900 x i16]* %output_6, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2401 'getelementptr' 'output_6_addr_179' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2402 [1/1] (0.00ns)   --->   "%output_7_addr_179 = getelementptr [900 x i16]* %output_7, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2402 'getelementptr' 'output_7_addr_179' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2403 [1/1] (0.00ns)   --->   "%output_8_addr_179 = getelementptr [900 x i16]* %output_8, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2403 'getelementptr' 'output_8_addr_179' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2404 [1/1] (0.00ns)   --->   "%output_9_addr_179 = getelementptr [900 x i16]* %output_9, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2404 'getelementptr' 'output_9_addr_179' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2405 [1/1] (0.00ns)   --->   "%output_10_addr_179 = getelementptr [900 x i16]* %output_10, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2405 'getelementptr' 'output_10_addr_179' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2406 [1/1] (0.00ns)   --->   "%output_11_addr_179 = getelementptr [900 x i16]* %output_11, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2406 'getelementptr' 'output_11_addr_179' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2407 [1/1] (0.00ns)   --->   "%output_12_addr_179 = getelementptr [900 x i16]* %output_12, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2407 'getelementptr' 'output_12_addr_179' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2408 [1/1] (0.00ns)   --->   "%output_13_addr_179 = getelementptr [900 x i16]* %output_13, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2408 'getelementptr' 'output_13_addr_179' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2409 [1/1] (0.00ns)   --->   "%output_14_addr_179 = getelementptr [900 x i16]* %output_14, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2409 'getelementptr' 'output_14_addr_179' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2410 [1/1] (0.00ns)   --->   "%output_15_addr_179 = getelementptr [900 x i16]* %output_15, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2410 'getelementptr' 'output_15_addr_179' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2411 [1/1] (1.42ns)   --->   "switch i18 %sext_ln36_13, label %branch15 [
    i18 0, label %branch0
    i18 1, label %branch1
    i18 2, label %branch2
    i18 3, label %branch3
    i18 4, label %branch4
    i18 5, label %branch5
    i18 6, label %branch6
    i18 7, label %branch7
    i18 8, label %branch8
    i18 9, label %branch9
    i18 10, label %branch10
    i18 11, label %branch11
    i18 12, label %branch12
    i18 13, label %branch13
    i18 14, label %branch14
  ]" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2411 'switch' <Predicate = true> <Delay = 1.42>

State 79 <SV = 78> <Delay = 3.25>
ST_79 : Operation 2412 [1/1] (3.25ns)   --->   "store i16 %add_ln28_71, i16* %output_14_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2412 'store' <Predicate = (sext_ln36_13 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_79 : Operation 2413 [1/1] (0.00ns)   --->   "br label %0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2413 'br' <Predicate = (sext_ln36_13 == 14)> <Delay = 0.00>
ST_79 : Operation 2414 [1/1] (3.25ns)   --->   "store i16 %add_ln28_71, i16* %output_13_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2414 'store' <Predicate = (sext_ln36_13 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_79 : Operation 2415 [1/1] (0.00ns)   --->   "br label %0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2415 'br' <Predicate = (sext_ln36_13 == 13)> <Delay = 0.00>
ST_79 : Operation 2416 [1/1] (3.25ns)   --->   "store i16 %add_ln28_71, i16* %output_12_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2416 'store' <Predicate = (sext_ln36_13 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_79 : Operation 2417 [1/1] (0.00ns)   --->   "br label %0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2417 'br' <Predicate = (sext_ln36_13 == 12)> <Delay = 0.00>
ST_79 : Operation 2418 [1/1] (3.25ns)   --->   "store i16 %add_ln28_71, i16* %output_11_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2418 'store' <Predicate = (sext_ln36_13 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_79 : Operation 2419 [1/1] (0.00ns)   --->   "br label %0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2419 'br' <Predicate = (sext_ln36_13 == 11)> <Delay = 0.00>
ST_79 : Operation 2420 [1/1] (3.25ns)   --->   "store i16 %add_ln28_71, i16* %output_10_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2420 'store' <Predicate = (sext_ln36_13 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_79 : Operation 2421 [1/1] (0.00ns)   --->   "br label %0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2421 'br' <Predicate = (sext_ln36_13 == 10)> <Delay = 0.00>
ST_79 : Operation 2422 [1/1] (3.25ns)   --->   "store i16 %add_ln28_71, i16* %output_9_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2422 'store' <Predicate = (sext_ln36_13 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_79 : Operation 2423 [1/1] (0.00ns)   --->   "br label %0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2423 'br' <Predicate = (sext_ln36_13 == 9)> <Delay = 0.00>
ST_79 : Operation 2424 [1/1] (3.25ns)   --->   "store i16 %add_ln28_71, i16* %output_8_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2424 'store' <Predicate = (sext_ln36_13 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_79 : Operation 2425 [1/1] (0.00ns)   --->   "br label %0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2425 'br' <Predicate = (sext_ln36_13 == 8)> <Delay = 0.00>
ST_79 : Operation 2426 [1/1] (3.25ns)   --->   "store i16 %add_ln28_71, i16* %output_7_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2426 'store' <Predicate = (sext_ln36_13 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_79 : Operation 2427 [1/1] (0.00ns)   --->   "br label %0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2427 'br' <Predicate = (sext_ln36_13 == 7)> <Delay = 0.00>
ST_79 : Operation 2428 [1/1] (3.25ns)   --->   "store i16 %add_ln28_71, i16* %output_6_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2428 'store' <Predicate = (sext_ln36_13 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_79 : Operation 2429 [1/1] (0.00ns)   --->   "br label %0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2429 'br' <Predicate = (sext_ln36_13 == 6)> <Delay = 0.00>
ST_79 : Operation 2430 [1/1] (3.25ns)   --->   "store i16 %add_ln28_71, i16* %output_5_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2430 'store' <Predicate = (sext_ln36_13 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_79 : Operation 2431 [1/1] (0.00ns)   --->   "br label %0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2431 'br' <Predicate = (sext_ln36_13 == 5)> <Delay = 0.00>
ST_79 : Operation 2432 [1/1] (3.25ns)   --->   "store i16 %add_ln28_71, i16* %output_4_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2432 'store' <Predicate = (sext_ln36_13 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_79 : Operation 2433 [1/1] (0.00ns)   --->   "br label %0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2433 'br' <Predicate = (sext_ln36_13 == 4)> <Delay = 0.00>
ST_79 : Operation 2434 [1/1] (3.25ns)   --->   "store i16 %add_ln28_71, i16* %output_3_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2434 'store' <Predicate = (sext_ln36_13 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_79 : Operation 2435 [1/1] (0.00ns)   --->   "br label %0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2435 'br' <Predicate = (sext_ln36_13 == 3)> <Delay = 0.00>
ST_79 : Operation 2436 [1/1] (3.25ns)   --->   "store i16 %add_ln28_71, i16* %output_2_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2436 'store' <Predicate = (sext_ln36_13 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_79 : Operation 2437 [1/1] (0.00ns)   --->   "br label %0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2437 'br' <Predicate = (sext_ln36_13 == 2)> <Delay = 0.00>
ST_79 : Operation 2438 [1/1] (3.25ns)   --->   "store i16 %add_ln28_71, i16* %output_1_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2438 'store' <Predicate = (sext_ln36_13 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_79 : Operation 2439 [1/1] (0.00ns)   --->   "br label %0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2439 'br' <Predicate = (sext_ln36_13 == 1)> <Delay = 0.00>
ST_79 : Operation 2440 [1/1] (3.25ns)   --->   "store i16 %add_ln28_71, i16* %output_0_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2440 'store' <Predicate = (sext_ln36_13 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_79 : Operation 2441 [1/1] (0.00ns)   --->   "br label %0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2441 'br' <Predicate = (sext_ln36_13 == 0)> <Delay = 0.00>
ST_79 : Operation 2442 [1/1] (3.25ns)   --->   "store i16 %add_ln28_71, i16* %output_15_addr_179, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2442 'store' <Predicate = (sext_ln36_13 != 0 & sext_ln36_13 != 1 & sext_ln36_13 != 2 & sext_ln36_13 != 3 & sext_ln36_13 != 4 & sext_ln36_13 != 5 & sext_ln36_13 != 6 & sext_ln36_13 != 7 & sext_ln36_13 != 8 & sext_ln36_13 != 9 & sext_ln36_13 != 10 & sext_ln36_13 != 11 & sext_ln36_13 != 12 & sext_ln36_13 != 13 & sext_ln36_13 != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_79 : Operation 2443 [1/1] (0.00ns)   --->   "br label %0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2443 'br' <Predicate = (sext_ln36_13 != 0 & sext_ln36_13 != 1 & sext_ln36_13 != 2 & sext_ln36_13 != 3 & sext_ln36_13 != 4 & sext_ln36_13 != 5 & sext_ln36_13 != 6 & sext_ln36_13 != 7 & sext_ln36_13 != 8 & sext_ln36_13 != 9 & sext_ln36_13 != 10 & sext_ln36_13 != 11 & sext_ln36_13 != 12 & sext_ln36_13 != 13 & sext_ln36_13 != 14)> <Delay = 0.00>
ST_79 : Operation 2444 [1/1] (1.78ns)   --->   "%add_ln21 = add i5 %out_w_0_0, 4" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 2444 'add' 'add_ln21' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2445 [1/1] (0.00ns)   --->   "br label %.preheader.0" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 2445 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_h') with incoming values : ('out_h') [36]  (1.77 ns)

 <State 2>: 3.51ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h') [36]  (0 ns)
	'add' operation ('out_h') [39]  (1.78 ns)
	'sub' operation ('tmp5_0_1_0') [52]  (1.73 ns)

 <State 3>: 8.02ns
The critical path consists of the following:
	'phi' operation ('out_w_0_0', ../layers_c/depthwise_conv2d.cpp:21) with incoming values : ('add_ln21', ../layers_c/depthwise_conv2d.cpp:21) [65]  (0 ns)
	'add' operation ('add_ln28', ../layers_c/depthwise_conv2d.cpp:28) [72]  (1.64 ns)
	'mul' operation of DSP[75] ('mul_ln28_95', ../layers_c/depthwise_conv2d.cpp:28) [75]  (6.38 ns)

 <State 4>: 7.92ns
The critical path consists of the following:
	'add' operation ('add_ln28_3', ../layers_c/depthwise_conv2d.cpp:28) [212]  (1.64 ns)
	'mul' operation ('mul_ln28_98', ../layers_c/depthwise_conv2d.cpp:28) [215]  (6.28 ns)

 <State 5>: 5.2ns
The critical path consists of the following:
	'add' operation ('add_ln28_4', ../layers_c/depthwise_conv2d.cpp:28) [257]  (1.64 ns)
	'urem' operation ('urem_ln28_4', ../layers_c/depthwise_conv2d.cpp:28) [263]  (3.56 ns)

 <State 6>: 8.02ns
The critical path consists of the following:
	'add' operation ('add_ln36', ../layers_c/depthwise_conv2d.cpp:36) [483]  (1.64 ns)
	'mul' operation of DSP[486] ('mul_ln36', ../layers_c/depthwise_conv2d.cpp:36) [486]  (6.38 ns)

 <State 7>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [79]  (3.56 ns)

 <State 8>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [79]  (3.56 ns)

 <State 9>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [79]  (3.56 ns)

 <State 10>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [79]  (3.56 ns)

 <State 11>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [79]  (3.56 ns)

 <State 12>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [79]  (3.56 ns)

 <State 13>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [79]  (3.56 ns)

 <State 14>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [79]  (3.56 ns)

 <State 15>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [79]  (3.56 ns)

 <State 16>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [79]  (3.56 ns)

 <State 17>: 7.44ns
The critical path consists of the following:
	'add' operation ('add_ln28_6', ../layers_c/depthwise_conv2d.cpp:28) [346]  (1.73 ns)
	'icmp' operation ('icmp_ln28', ../layers_c/depthwise_conv2d.cpp:28) [347]  (1.77 ns)
	'select' operation ('select_ln28_1', ../layers_c/depthwise_conv2d.cpp:28) [350]  (0.687 ns)
	'getelementptr' operation ('input_0_addr_239', ../layers_c/depthwise_conv2d.cpp:28) [352]  (0 ns)
	'load' operation ('input_0_load_239', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [353]  (3.25 ns)

 <State 18>: 11.7ns
The critical path consists of the following:
	'load' operation ('input_0_load_239', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [353]  (3.25 ns)
	'mux' operation ('tmp_256', ../layers_c/depthwise_conv2d.cpp:28) [384]  (2.06 ns)
	'mul' operation of DSP[386] ('mul_ln28_6', ../layers_c/depthwise_conv2d.cpp:28) [386]  (6.38 ns)

 <State 19>: 6.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [79]  (3.56 ns)
	'getelementptr' operation ('input_0_addr', ../layers_c/depthwise_conv2d.cpp:28) [81]  (0 ns)
	'load' operation ('input_0_load', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [82]  (3.25 ns)

 <State 20>: 8.44ns
The critical path consists of the following:
	'mul' operation of DSP[122] ('mul_ln28_96', ../layers_c/depthwise_conv2d.cpp:28) [122]  (6.38 ns)
	'mux' operation ('tmp_251', ../layers_c/depthwise_conv2d.cpp:28) [160]  (2.06 ns)

 <State 21>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_0_load_235', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [176]  (3.25 ns)
	'mux' operation ('tmp_252', ../layers_c/depthwise_conv2d.cpp:28) [207]  (2.06 ns)
	'mul' operation of DSP[209] ('mul_ln28_2', ../layers_c/depthwise_conv2d.cpp:28) [209]  (6.38 ns)
	'add' operation ('add_ln28_13', ../layers_c/depthwise_conv2d.cpp:28) [479]  (0 ns)
	'add' operation ('add_ln28_14', ../layers_c/depthwise_conv2d.cpp:28) [480]  (3.9 ns)

 <State 22>: 17.7ns
The critical path consists of the following:
	'load' operation ('input_0_load_237', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [266]  (3.25 ns)
	'mux' operation ('tmp_254', ../layers_c/depthwise_conv2d.cpp:28) [297]  (2.06 ns)
	'mul' operation of DSP[299] ('mul_ln28_4', ../layers_c/depthwise_conv2d.cpp:28) [299]  (6.38 ns)
	'add' operation ('add_ln28_10', ../layers_c/depthwise_conv2d.cpp:28) [476]  (2.08 ns)
	'add' operation ('add_ln28_11', ../layers_c/depthwise_conv2d.cpp:28) [477]  (0 ns)
	'add' operation ('add_ln28_16', ../layers_c/depthwise_conv2d.cpp:28) [482]  (3.9 ns)

 <State 23>: 9.8ns
The critical path consists of the following:
	'add' operation ('add_ln28_18', ../layers_c/depthwise_conv2d.cpp:28) [584]  (1.78 ns)
	'add' operation ('add_ln28_19', ../layers_c/depthwise_conv2d.cpp:28) [587]  (1.64 ns)
	'mul' operation of DSP[589] ('mul_ln28_102', ../layers_c/depthwise_conv2d.cpp:28) [589]  (6.38 ns)

 <State 24>: 8.02ns
The critical path consists of the following:
	'add' operation ('add_ln28_22', ../layers_c/depthwise_conv2d.cpp:28) [705]  (1.64 ns)
	'mul' operation of DSP[707] ('mul_ln28_105', ../layers_c/depthwise_conv2d.cpp:28) [707]  (6.38 ns)

 <State 25>: 13.6ns
The critical path consists of the following:
	'load' operation ('input_0_load_249', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [806]  (3.25 ns)
	'mux' operation ('tmp_266', ../layers_c/depthwise_conv2d.cpp:28) [837]  (2.06 ns)
	'mul' operation of DSP[839] ('mul_ln28_16', ../layers_c/depthwise_conv2d.cpp:28) [839]  (6.38 ns)
	'add' operation ('add_ln28_27', ../layers_c/depthwise_conv2d.cpp:28) [885]  (1.94 ns)

 <State 26>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_10', ../layers_c/depthwise_conv2d.cpp:28) [593]  (3.56 ns)

 <State 27>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_10', ../layers_c/depthwise_conv2d.cpp:28) [593]  (3.56 ns)

 <State 28>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_10', ../layers_c/depthwise_conv2d.cpp:28) [593]  (3.56 ns)

 <State 29>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_10', ../layers_c/depthwise_conv2d.cpp:28) [593]  (3.56 ns)

 <State 30>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_10', ../layers_c/depthwise_conv2d.cpp:28) [593]  (3.56 ns)

 <State 31>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_10', ../layers_c/depthwise_conv2d.cpp:28) [593]  (3.56 ns)

 <State 32>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_10', ../layers_c/depthwise_conv2d.cpp:28) [593]  (3.56 ns)

 <State 33>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_10', ../layers_c/depthwise_conv2d.cpp:28) [593]  (3.56 ns)

 <State 34>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_10', ../layers_c/depthwise_conv2d.cpp:28) [593]  (3.56 ns)

 <State 35>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_10', ../layers_c/depthwise_conv2d.cpp:28) [593]  (3.56 ns)

 <State 36>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_10', ../layers_c/depthwise_conv2d.cpp:28) [593]  (3.56 ns)

 <State 37>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_10', ../layers_c/depthwise_conv2d.cpp:28) [593]  (3.56 ns)

 <State 38>: 7.44ns
The critical path consists of the following:
	'add' operation ('add_ln28_26', ../layers_c/depthwise_conv2d.cpp:28) [842]  (1.73 ns)
	'icmp' operation ('icmp_ln28_4', ../layers_c/depthwise_conv2d.cpp:28) [843]  (1.77 ns)
	'select' operation ('select_ln28_9', ../layers_c/depthwise_conv2d.cpp:28) [846]  (0.687 ns)
	'getelementptr' operation ('input_0_addr_250', ../layers_c/depthwise_conv2d.cpp:28) [848]  (0 ns)
	'load' operation ('input_0_load_250', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [849]  (3.25 ns)

 <State 39>: 6.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_10', ../layers_c/depthwise_conv2d.cpp:28) [593]  (3.56 ns)
	'getelementptr' operation ('input_0_addr_243', ../layers_c/depthwise_conv2d.cpp:28) [595]  (0 ns)
	'load' operation ('input_0_load_243', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [596]  (3.25 ns)

 <State 40>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_0_load_244', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [643]  (3.25 ns)
	'mux' operation ('tmp_261', ../layers_c/depthwise_conv2d.cpp:28) [674]  (2.06 ns)
	'mul' operation of DSP[676] ('mul_ln28_11', ../layers_c/depthwise_conv2d.cpp:28) [676]  (6.38 ns)
	'add' operation ('add_ln28_31', ../layers_c/depthwise_conv2d.cpp:28) [889]  (0 ns)
	'add' operation ('add_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [890]  (3.9 ns)

 <State 41>: 17.7ns
The critical path consists of the following:
	'load' operation ('input_0_load_246', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [714]  (3.25 ns)
	'mux' operation ('tmp_263', ../layers_c/depthwise_conv2d.cpp:28) [745]  (2.06 ns)
	'mul' operation of DSP[747] ('mul_ln28_13', ../layers_c/depthwise_conv2d.cpp:28) [747]  (6.38 ns)
	'add' operation ('add_ln28_28', ../layers_c/depthwise_conv2d.cpp:28) [886]  (2.08 ns)
	'add' operation ('add_ln28_29', ../layers_c/depthwise_conv2d.cpp:28) [887]  (0 ns)
	'add' operation ('add_ln28_34', ../layers_c/depthwise_conv2d.cpp:28) [892]  (3.9 ns)

 <State 42>: 9.8ns
The critical path consists of the following:
	'add' operation ('add_ln28_37', ../layers_c/depthwise_conv2d.cpp:28) [998]  (1.78 ns)
	'add' operation ('add_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [1001]  (1.64 ns)
	'mul' operation of DSP[1003] ('mul_ln28_108', ../layers_c/depthwise_conv2d.cpp:28) [1003]  (6.38 ns)

 <State 43>: 5.32ns
The critical path consists of the following:
	'load' operation ('input_0_load_251', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [974]  (3.25 ns)
	'mux' operation ('tmp_268', ../layers_c/depthwise_conv2d.cpp:28) [990]  (2.06 ns)

 <State 44>: 8.02ns
The critical path consists of the following:
	'add' operation ('add_ln36_2', ../layers_c/depthwise_conv2d.cpp:36) [1182]  (1.64 ns)
	'mul' operation of DSP[1185] ('mul_ln36_8', ../layers_c/depthwise_conv2d.cpp:36) [1185]  (6.38 ns)

 <State 45>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_20', ../layers_c/depthwise_conv2d.cpp:28) [1007]  (3.56 ns)

 <State 46>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_20', ../layers_c/depthwise_conv2d.cpp:28) [1007]  (3.56 ns)

 <State 47>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_20', ../layers_c/depthwise_conv2d.cpp:28) [1007]  (3.56 ns)

 <State 48>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_20', ../layers_c/depthwise_conv2d.cpp:28) [1007]  (3.56 ns)

 <State 49>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_20', ../layers_c/depthwise_conv2d.cpp:28) [1007]  (3.56 ns)

 <State 50>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_20', ../layers_c/depthwise_conv2d.cpp:28) [1007]  (3.56 ns)

 <State 51>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_20', ../layers_c/depthwise_conv2d.cpp:28) [1007]  (3.56 ns)

 <State 52>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_20', ../layers_c/depthwise_conv2d.cpp:28) [1007]  (3.56 ns)

 <State 53>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_20', ../layers_c/depthwise_conv2d.cpp:28) [1007]  (3.56 ns)

 <State 54>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_20', ../layers_c/depthwise_conv2d.cpp:28) [1007]  (3.56 ns)

 <State 55>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_20', ../layers_c/depthwise_conv2d.cpp:28) [1007]  (3.56 ns)

 <State 56>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_20', ../layers_c/depthwise_conv2d.cpp:28) [1007]  (3.56 ns)

 <State 57>: 7.44ns
The critical path consists of the following:
	'add' operation ('add_ln28_44', ../layers_c/depthwise_conv2d.cpp:28) [1131]  (1.73 ns)
	'icmp' operation ('icmp_ln28_5', ../layers_c/depthwise_conv2d.cpp:28) [1132]  (1.77 ns)
	'select' operation ('select_ln28_11', ../layers_c/depthwise_conv2d.cpp:28) [1135]  (0.687 ns)
	'getelementptr' operation ('input_0_addr_253', ../layers_c/depthwise_conv2d.cpp:28) [1137]  (0 ns)
	'load' operation ('input_0_load_255', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1138]  (3.25 ns)

 <State 58>: 11.7ns
The critical path consists of the following:
	'load' operation ('input_0_load_255', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1138]  (3.25 ns)
	'mux' operation ('tmp_275', ../layers_c/depthwise_conv2d.cpp:28) [1169]  (2.06 ns)
	'mul' operation of DSP[1171] ('mul_ln28_26', ../layers_c/depthwise_conv2d.cpp:28) [1171]  (6.38 ns)

 <State 59>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_0_load_252', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1010]  (3.25 ns)
	'mux' operation ('tmp_270', ../layers_c/depthwise_conv2d.cpp:28) [1041]  (2.06 ns)
	'mul' operation of DSP[1043] ('mul_ln28_20', ../layers_c/depthwise_conv2d.cpp:28) [1043]  (6.38 ns)
	'add' operation ('add_ln28_49', ../layers_c/depthwise_conv2d.cpp:28) [1178]  (0 ns)
	'add' operation ('add_ln28_50', ../layers_c/depthwise_conv2d.cpp:28) [1179]  (3.9 ns)

 <State 60>: 17.5ns
The critical path consists of the following:
	'mux' operation ('tmp_274', ../layers_c/depthwise_conv2d.cpp:28) [1126]  (2.06 ns)
	'mul' operation of DSP[1128] ('mul_ln28_25', ../layers_c/depthwise_conv2d.cpp:28) [1128]  (6.38 ns)
	'add' operation ('add_ln28_45', ../layers_c/depthwise_conv2d.cpp:28) [1174]  (1.94 ns)
	'add' operation ('add_ln28_47', ../layers_c/depthwise_conv2d.cpp:28) [1176]  (0 ns)
	'add' operation ('add_ln28_52', ../layers_c/depthwise_conv2d.cpp:28) [1181]  (3.9 ns)
	'store' operation ('store_ln36', ../layers_c/depthwise_conv2d.cpp:36) of variable 'add_ln28_52', ../layers_c/depthwise_conv2d.cpp:28 on array 'output_9' [1223]  (3.25 ns)

 <State 61>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1406] ('mul_ln28_115', ../layers_c/depthwise_conv2d.cpp:28) [1406]  (6.38 ns)

 <State 62>: 13.6ns
The critical path consists of the following:
	'load' operation ('input_0_load_262', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1505]  (3.25 ns)
	'mux' operation ('tmp_283', ../layers_c/depthwise_conv2d.cpp:28) [1536]  (2.06 ns)
	'mul' operation of DSP[1538] ('mul_ln28_34', ../layers_c/depthwise_conv2d.cpp:28) [1538]  (6.38 ns)
	'add' operation ('add_ln28_64', ../layers_c/depthwise_conv2d.cpp:28) [1584]  (1.94 ns)

 <State 63>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_28', ../layers_c/depthwise_conv2d.cpp:28) [1292]  (3.56 ns)

 <State 64>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_28', ../layers_c/depthwise_conv2d.cpp:28) [1292]  (3.56 ns)

 <State 65>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_28', ../layers_c/depthwise_conv2d.cpp:28) [1292]  (3.56 ns)

 <State 66>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_28', ../layers_c/depthwise_conv2d.cpp:28) [1292]  (3.56 ns)

 <State 67>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_28', ../layers_c/depthwise_conv2d.cpp:28) [1292]  (3.56 ns)

 <State 68>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_28', ../layers_c/depthwise_conv2d.cpp:28) [1292]  (3.56 ns)

 <State 69>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_28', ../layers_c/depthwise_conv2d.cpp:28) [1292]  (3.56 ns)

 <State 70>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_28', ../layers_c/depthwise_conv2d.cpp:28) [1292]  (3.56 ns)

 <State 71>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_28', ../layers_c/depthwise_conv2d.cpp:28) [1292]  (3.56 ns)

 <State 72>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_28', ../layers_c/depthwise_conv2d.cpp:28) [1292]  (3.56 ns)

 <State 73>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_28', ../layers_c/depthwise_conv2d.cpp:28) [1292]  (3.56 ns)

 <State 74>: 3.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_28', ../layers_c/depthwise_conv2d.cpp:28) [1292]  (3.56 ns)

 <State 75>: 5.71ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln28_7', ../layers_c/depthwise_conv2d.cpp:28) [1542]  (1.77 ns)
	'select' operation ('select_ln28_15', ../layers_c/depthwise_conv2d.cpp:28) [1545]  (0.687 ns)
	'getelementptr' operation ('input_0_addr_259', ../layers_c/depthwise_conv2d.cpp:28) [1547]  (0 ns)
	'load' operation ('input_0_load_263', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1548]  (3.25 ns)

 <State 76>: 11.7ns
The critical path consists of the following:
	'load' operation ('input_0_load_263', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1548]  (3.25 ns)
	'mux' operation ('tmp_284', ../layers_c/depthwise_conv2d.cpp:28) [1579]  (2.06 ns)
	'mul' operation of DSP[1581] ('mul_ln28_35', ../layers_c/depthwise_conv2d.cpp:28) [1581]  (6.38 ns)

 <State 77>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_0_load_258', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1342]  (3.25 ns)
	'mux' operation ('tmp_278', ../layers_c/depthwise_conv2d.cpp:28) [1373]  (2.06 ns)
	'mul' operation of DSP[1375] ('mul_ln28_29', ../layers_c/depthwise_conv2d.cpp:28) [1375]  (6.38 ns)
	'add' operation ('add_ln28_68', ../layers_c/depthwise_conv2d.cpp:28) [1588]  (0 ns)
	'add' operation ('add_ln28_69', ../layers_c/depthwise_conv2d.cpp:28) [1589]  (3.9 ns)

 <State 78>: 17.7ns
The critical path consists of the following:
	'load' operation ('input_0_load_260', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1413]  (3.25 ns)
	'mux' operation ('tmp_280', ../layers_c/depthwise_conv2d.cpp:28) [1444]  (2.06 ns)
	'mul' operation of DSP[1446] ('mul_ln28_31', ../layers_c/depthwise_conv2d.cpp:28) [1446]  (6.38 ns)
	'add' operation ('add_ln28_65', ../layers_c/depthwise_conv2d.cpp:28) [1585]  (2.08 ns)
	'add' operation ('add_ln28_66', ../layers_c/depthwise_conv2d.cpp:28) [1586]  (0 ns)
	'add' operation ('add_ln28_71', ../layers_c/depthwise_conv2d.cpp:28) [1591]  (3.9 ns)

 <State 79>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln36', ../layers_c/depthwise_conv2d.cpp:36) of variable 'add_ln28_71', ../layers_c/depthwise_conv2d.cpp:28 on array 'output_14' [1618]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
