{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746407623902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746407623904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  4 19:13:43 2025 " "Processing started: Sun May  4 19:13:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746407623904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746407623904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off T1_CE1107_2025 -c Topmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off T1_CE1107_2025 -c Topmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746407623904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746407624656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746407624656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop2bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop2bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop2bit " "Found entity 1: DFlipFlop2bit" {  } { { "DFlipFlop2bit.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/DFlipFlop2bit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746407635033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746407635033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder1.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder1 " "Found entity 1: Decoder1" {  } { { "Decoder1.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Decoder1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746407635057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746407635057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcddecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcddecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCDDecoder " "Found entity 1: BCDDecoder" {  } { { "BCDDecoder.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/BCDDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746407635077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746407635077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaydriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDriver " "Found entity 1: DisplayDriver" {  } { { "DisplayDriver.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/DisplayDriver.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746407635098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746407635098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2 " "Found entity 1: Decoder2" {  } { { "Decoder2.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Decoder2.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746407635105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746407635105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Topmodule " "Found entity 1: Topmodule" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746407635109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746407635109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_out Decoder2.sv(13) " "Verilog HDL Implicit Net warning at Decoder2.sv(13): created implicit net for \"led_out\"" {  } { { "Decoder2.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Decoder2.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746407635111 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topmodule " "Elaborating entity \"Topmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746407635199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop2bit DFlipFlop2bit:reg_b " "Elaborating entity \"DFlipFlop2bit\" for hierarchy \"DFlipFlop2bit:reg_b\"" {  } { { "Topmodule.sv" "reg_b" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746407635249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder1 Decoder1:dec1_inst " "Elaborating entity \"Decoder1\" for hierarchy \"Decoder1:dec1_inst\"" {  } { { "Topmodule.sv" "dec1_inst" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746407635272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDDecoder BCDDecoder:bcd_inst " "Elaborating entity \"BCDDecoder\" for hierarchy \"BCDDecoder:bcd_inst\"" {  } { { "Topmodule.sv" "bcd_inst" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746407635294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDriver DisplayDriver:display_inst " "Elaborating entity \"DisplayDriver\" for hierarchy \"DisplayDriver:display_inst\"" {  } { { "Topmodule.sv" "display_inst" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746407635322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2 Decoder2:dec2_inst " "Elaborating entity \"Decoder2\" for hierarchy \"Decoder2:dec2_inst\"" {  } { { "Topmodule.sv" "dec2_inst" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746407635344 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_out Decoder2.sv(13) " "Verilog HDL or VHDL warning at Decoder2.sv(13): object \"led_out\" assigned a value but never read" {  } { { "Decoder2.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Decoder2.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746407635345 "|Topmodule|Decoder2:dec2_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "desacople_out Decoder2.sv(11) " "Output port \"desacople_out\" at Decoder2.sv(11) has no driver" {  } { { "Decoder2.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Decoder2.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746407635346 "|Topmodule|Decoder2:dec2_inst"}
{ "Warning" "WSGN_EMPTY_SHELL" "Decoder2 " "Entity \"Decoder2\" contains only dangling pins" {  } { { "Topmodule.sv" "dec2_inst" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 76 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1746407635347 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746407636040 "|Topmodule|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_OUT GND " "Pin \"GPIO_1_OUT\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746407636040 "|Topmodule|GPIO_1_OUT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746407636040 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746407636126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746407636784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746407636784 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746407637121 "|Topmodule|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[6\] " "No output dependent on input pin \"GPIO_1\[6\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_T1/Implementacion/Topmodule.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746407637121 "|Topmodule|GPIO_1[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1746407637121 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746407637122 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746407637122 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746407637122 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746407637122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746407637163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  4 19:13:57 2025 " "Processing ended: Sun May  4 19:13:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746407637163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746407637163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746407637163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746407637163 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746407647018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746407647019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  4 19:14:06 2025 " "Processing started: Sun May  4 19:14:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746407647019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1746407647019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp T1_CE1107_2025 -c Topmodule --netlist_type=sgate " "Command: quartus_npp T1_CE1107_2025 -c Topmodule --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1746407647019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1746407647247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746407647267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  4 19:14:07 2025 " "Processing ended: Sun May  4 19:14:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746407647267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746407647267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746407647267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1746407647267 ""}
