
L100CDISCO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002780  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000260  080028bc  080028bc  000128bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b1c  08002b1c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08002b1c  08002b1c  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b1c  08002b1c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b1c  08002b1c  00012b1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b20  08002b20  00012b20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08002b24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  200001dc  08002d00  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000024c  08002d00  0002024c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000655f  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000151a  00000000  00000000  00026764  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000638  00000000  00000000  00027c80  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000570  00000000  00000000  000282b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000152df  00000000  00000000  00028828  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006247  00000000  00000000  0003db07  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00080bd3  00000000  00000000  00043d4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c4921  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c18  00000000  00000000  000c499c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	200001dc 	.word	0x200001dc
 8000158:	00000000 	.word	0x00000000
 800015c:	080028a4 	.word	0x080028a4

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	200001e0 	.word	0x200001e0
 8000178:	080028a4 	.word	0x080028a4

0800017c <strlen>:
 800017c:	4603      	mov	r3, r0
 800017e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000182:	2a00      	cmp	r2, #0
 8000184:	d1fb      	bne.n	800017e <strlen+0x2>
 8000186:	1a18      	subs	r0, r3, r0
 8000188:	3801      	subs	r0, #1
 800018a:	4770      	bx	lr

0800018c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800018c:	b580      	push	{r7, lr}
 800018e:	b08a      	sub	sp, #40	; 0x28
 8000190:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000192:	f107 0314 	add.w	r3, r7, #20
 8000196:	2200      	movs	r2, #0
 8000198:	601a      	str	r2, [r3, #0]
 800019a:	605a      	str	r2, [r3, #4]
 800019c:	609a      	str	r2, [r3, #8]
 800019e:	60da      	str	r2, [r3, #12]
 80001a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001a2:	4b2a      	ldr	r3, [pc, #168]	; (800024c <MX_GPIO_Init+0xc0>)
 80001a4:	69db      	ldr	r3, [r3, #28]
 80001a6:	4a29      	ldr	r2, [pc, #164]	; (800024c <MX_GPIO_Init+0xc0>)
 80001a8:	f043 0304 	orr.w	r3, r3, #4
 80001ac:	61d3      	str	r3, [r2, #28]
 80001ae:	4b27      	ldr	r3, [pc, #156]	; (800024c <MX_GPIO_Init+0xc0>)
 80001b0:	69db      	ldr	r3, [r3, #28]
 80001b2:	f003 0304 	and.w	r3, r3, #4
 80001b6:	613b      	str	r3, [r7, #16]
 80001b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80001ba:	4b24      	ldr	r3, [pc, #144]	; (800024c <MX_GPIO_Init+0xc0>)
 80001bc:	69db      	ldr	r3, [r3, #28]
 80001be:	4a23      	ldr	r2, [pc, #140]	; (800024c <MX_GPIO_Init+0xc0>)
 80001c0:	f043 0320 	orr.w	r3, r3, #32
 80001c4:	61d3      	str	r3, [r2, #28]
 80001c6:	4b21      	ldr	r3, [pc, #132]	; (800024c <MX_GPIO_Init+0xc0>)
 80001c8:	69db      	ldr	r3, [r3, #28]
 80001ca:	f003 0320 	and.w	r3, r3, #32
 80001ce:	60fb      	str	r3, [r7, #12]
 80001d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001d2:	4b1e      	ldr	r3, [pc, #120]	; (800024c <MX_GPIO_Init+0xc0>)
 80001d4:	69db      	ldr	r3, [r3, #28]
 80001d6:	4a1d      	ldr	r2, [pc, #116]	; (800024c <MX_GPIO_Init+0xc0>)
 80001d8:	f043 0301 	orr.w	r3, r3, #1
 80001dc:	61d3      	str	r3, [r2, #28]
 80001de:	4b1b      	ldr	r3, [pc, #108]	; (800024c <MX_GPIO_Init+0xc0>)
 80001e0:	69db      	ldr	r3, [r3, #28]
 80001e2:	f003 0301 	and.w	r3, r3, #1
 80001e6:	60bb      	str	r3, [r7, #8]
 80001e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001ea:	4b18      	ldr	r3, [pc, #96]	; (800024c <MX_GPIO_Init+0xc0>)
 80001ec:	69db      	ldr	r3, [r3, #28]
 80001ee:	4a17      	ldr	r2, [pc, #92]	; (800024c <MX_GPIO_Init+0xc0>)
 80001f0:	f043 0302 	orr.w	r3, r3, #2
 80001f4:	61d3      	str	r3, [r2, #28]
 80001f6:	4b15      	ldr	r3, [pc, #84]	; (800024c <MX_GPIO_Init+0xc0>)
 80001f8:	69db      	ldr	r3, [r3, #28]
 80001fa:	f003 0302 	and.w	r3, r3, #2
 80001fe:	607b      	str	r3, [r7, #4]
 8000200:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000202:	2200      	movs	r2, #0
 8000204:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000208:	4811      	ldr	r0, [pc, #68]	; (8000250 <MX_GPIO_Init+0xc4>)
 800020a:	f000 fd70 	bl	8000cee <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800020e:	2301      	movs	r3, #1
 8000210:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000212:	4b10      	ldr	r3, [pc, #64]	; (8000254 <MX_GPIO_Init+0xc8>)
 8000214:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000216:	2300      	movs	r3, #0
 8000218:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800021a:	f107 0314 	add.w	r3, r7, #20
 800021e:	4619      	mov	r1, r3
 8000220:	480d      	ldr	r0, [pc, #52]	; (8000258 <MX_GPIO_Init+0xcc>)
 8000222:	f000 fbd7 	bl	80009d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 8000226:	f44f 7340 	mov.w	r3, #768	; 0x300
 800022a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800022c:	2301      	movs	r3, #1
 800022e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000230:	2300      	movs	r3, #0
 8000232:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000234:	2300      	movs	r3, #0
 8000236:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000238:	f107 0314 	add.w	r3, r7, #20
 800023c:	4619      	mov	r1, r3
 800023e:	4804      	ldr	r0, [pc, #16]	; (8000250 <MX_GPIO_Init+0xc4>)
 8000240:	f000 fbc8 	bl	80009d4 <HAL_GPIO_Init>

}
 8000244:	bf00      	nop
 8000246:	3728      	adds	r7, #40	; 0x28
 8000248:	46bd      	mov	sp, r7
 800024a:	bd80      	pop	{r7, pc}
 800024c:	40023800 	.word	0x40023800
 8000250:	40020800 	.word	0x40020800
 8000254:	10120000 	.word	0x10120000
 8000258:	40020000 	.word	0x40020000

0800025c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b082      	sub	sp, #8
 8000260:	af00      	add	r7, sp, #0
	uint8_t opt =0;
 8000262:	2300      	movs	r3, #0
 8000264:	71fb      	strb	r3, [r7, #7]

  HAL_Init();
 8000266:	f000 fa62 	bl	800072e <HAL_Init>


  /* Configure the system clock */
  SystemClock_Config();
 800026a:	f000 f8bf 	bl	80003ec <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800026e:	f7ff ff8d 	bl	800018c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000272:	f000 f9c9 	bl	8000608 <MX_USART2_UART_Init>

  printMessage:
  	  printWelcomeMessage();
 8000276:	f000 f80d 	bl	8000294 <printWelcomeMessage>

  while(1)
  {
	  opt = readUserInput();
 800027a:	f000 f835 	bl	80002e8 <readUserInput>
 800027e:	4603      	mov	r3, r0
 8000280:	71fb      	strb	r3, [r7, #7]
	  processUserInput(opt);
 8000282:	79fb      	ldrb	r3, [r7, #7]
 8000284:	4618      	mov	r0, r3
 8000286:	f000 f84f 	bl	8000328 <processUserInput>
	  if(opt == 3)
 800028a:	79fb      	ldrb	r3, [r7, #7]
 800028c:	2b03      	cmp	r3, #3
 800028e:	d1f4      	bne.n	800027a <main+0x1e>
		goto printMessage;
 8000290:	e7f1      	b.n	8000276 <main+0x1a>
	...

08000294 <printWelcomeMessage>:


}

void printWelcomeMessage(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, (uint8_t*)"\033[0;0H", strlen("\033[0;0H"), HAL_MAX_DELAY);
 8000298:	f04f 33ff 	mov.w	r3, #4294967295
 800029c:	2206      	movs	r2, #6
 800029e:	490d      	ldr	r1, [pc, #52]	; (80002d4 <printWelcomeMessage+0x40>)
 80002a0:	480d      	ldr	r0, [pc, #52]	; (80002d8 <printWelcomeMessage+0x44>)
 80002a2:	f001 faf0 	bl	8001886 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*)"\033[2J", strlen("\033[2J"), HAL_MAX_DELAY);
 80002a6:	f04f 33ff 	mov.w	r3, #4294967295
 80002aa:	2204      	movs	r2, #4
 80002ac:	490b      	ldr	r1, [pc, #44]	; (80002dc <printWelcomeMessage+0x48>)
 80002ae:	480a      	ldr	r0, [pc, #40]	; (80002d8 <printWelcomeMessage+0x44>)
 80002b0:	f001 fae9 	bl	8001886 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*)WELCOME_MSG, strlen(WELCOME_MSG), HAL_MAX_DELAY);
 80002b4:	f04f 33ff 	mov.w	r3, #4294967295
 80002b8:	222a      	movs	r2, #42	; 0x2a
 80002ba:	4909      	ldr	r1, [pc, #36]	; (80002e0 <printWelcomeMessage+0x4c>)
 80002bc:	4806      	ldr	r0, [pc, #24]	; (80002d8 <printWelcomeMessage+0x44>)
 80002be:	f001 fae2 	bl	8001886 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*)MAIN_MENU, strlen(MAIN_MENU), HAL_MAX_DELAY);
 80002c2:	f04f 33ff 	mov.w	r3, #4294967295
 80002c6:	2283      	movs	r2, #131	; 0x83
 80002c8:	4906      	ldr	r1, [pc, #24]	; (80002e4 <printWelcomeMessage+0x50>)
 80002ca:	4803      	ldr	r0, [pc, #12]	; (80002d8 <printWelcomeMessage+0x44>)
 80002cc:	f001 fadb 	bl	8001886 <HAL_UART_Transmit>
}
 80002d0:	bf00      	nop
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	080028bc 	.word	0x080028bc
 80002d8:	20000204 	.word	0x20000204
 80002dc:	080028c4 	.word	0x080028c4
 80002e0:	080028cc 	.word	0x080028cc
 80002e4:	080028f8 	.word	0x080028f8

080002e8 <readUserInput>:

uint8_t readUserInput(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
	char readBuf[1];
	HAL_UART_Transmit(&huart2, (uint8_t*)PROMPT, strlen(PROMPT), HAL_MAX_DELAY);
 80002ee:	f04f 33ff 	mov.w	r3, #4294967295
 80002f2:	2204      	movs	r2, #4
 80002f4:	490a      	ldr	r1, [pc, #40]	; (8000320 <readUserInput+0x38>)
 80002f6:	480b      	ldr	r0, [pc, #44]	; (8000324 <readUserInput+0x3c>)
 80002f8:	f001 fac5 	bl	8001886 <HAL_UART_Transmit>
	HAL_UART_Receive(&huart2, (uint8_t*)readBuf, 1, HAL_MAX_DELAY);
 80002fc:	1d39      	adds	r1, r7, #4
 80002fe:	f04f 33ff 	mov.w	r3, #4294967295
 8000302:	2201      	movs	r2, #1
 8000304:	4807      	ldr	r0, [pc, #28]	; (8000324 <readUserInput+0x3c>)
 8000306:	f001 fb57 	bl	80019b8 <HAL_UART_Receive>
	return atoi(readBuf);
 800030a:	1d3b      	adds	r3, r7, #4
 800030c:	4618      	mov	r0, r3
 800030e:	f001 fdcb 	bl	8001ea8 <atoi>
 8000312:	4603      	mov	r3, r0
 8000314:	b2db      	uxtb	r3, r3
}
 8000316:	4618      	mov	r0, r3
 8000318:	3708      	adds	r7, #8
 800031a:	46bd      	mov	sp, r7
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	0800297c 	.word	0x0800297c
 8000324:	20000204 	.word	0x20000204

08000328 <processUserInput>:

uint8_t processUserInput(uint8_t opt) {
 8000328:	b580      	push	{r7, lr}
 800032a:	b08a      	sub	sp, #40	; 0x28
 800032c:	af00      	add	r7, sp, #0
 800032e:	4603      	mov	r3, r0
 8000330:	71fb      	strb	r3, [r7, #7]
	char msg[30];

	if(!opt || opt > 3)
 8000332:	79fb      	ldrb	r3, [r7, #7]
 8000334:	2b00      	cmp	r3, #0
 8000336:	d002      	beq.n	800033e <processUserInput+0x16>
 8000338:	79fb      	ldrb	r3, [r7, #7]
 800033a:	2b03      	cmp	r3, #3
 800033c:	d901      	bls.n	8000342 <processUserInput+0x1a>
		return 0;
 800033e:	2300      	movs	r3, #0
 8000340:	e043      	b.n	80003ca <processUserInput+0xa2>

	sprintf(msg, "%d", opt);
 8000342:	79fa      	ldrb	r2, [r7, #7]
 8000344:	f107 0308 	add.w	r3, r7, #8
 8000348:	4922      	ldr	r1, [pc, #136]	; (80003d4 <processUserInput+0xac>)
 800034a:	4618      	mov	r0, r3
 800034c:	f001 fde2 	bl	8001f14 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000350:	f107 0308 	add.w	r3, r7, #8
 8000354:	4618      	mov	r0, r3
 8000356:	f7ff ff11 	bl	800017c <strlen>
 800035a:	4603      	mov	r3, r0
 800035c:	b29a      	uxth	r2, r3
 800035e:	f107 0108 	add.w	r1, r7, #8
 8000362:	f04f 33ff 	mov.w	r3, #4294967295
 8000366:	481c      	ldr	r0, [pc, #112]	; (80003d8 <processUserInput+0xb0>)
 8000368:	f001 fa8d 	bl	8001886 <HAL_UART_Transmit>

	switch(opt) {
 800036c:	79fb      	ldrb	r3, [r7, #7]
 800036e:	2b02      	cmp	r3, #2
 8000370:	d009      	beq.n	8000386 <processUserInput+0x5e>
 8000372:	2b03      	cmp	r3, #3
 8000374:	d026      	beq.n	80003c4 <processUserInput+0x9c>
 8000376:	2b01      	cmp	r3, #1
 8000378:	d126      	bne.n	80003c8 <processUserInput+0xa0>
	case 1:
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8);
 800037a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800037e:	4817      	ldr	r0, [pc, #92]	; (80003dc <processUserInput+0xb4>)
 8000380:	f000 fccd 	bl	8000d1e <HAL_GPIO_TogglePin>
		break;
 8000384:	e020      	b.n	80003c8 <processUserInput+0xa0>
	case 2:
		sprintf(msg, "\r\nUSER BUTTON status: %s", HAL_GPIO_ReadPin(GPIOC, B1_Pin) == GPIO_PIN_RESET ? "PRESSED" : "RELEASED");
 8000386:	2101      	movs	r1, #1
 8000388:	4814      	ldr	r0, [pc, #80]	; (80003dc <processUserInput+0xb4>)
 800038a:	f000 fc99 	bl	8000cc0 <HAL_GPIO_ReadPin>
 800038e:	4603      	mov	r3, r0
 8000390:	2b00      	cmp	r3, #0
 8000392:	d101      	bne.n	8000398 <processUserInput+0x70>
 8000394:	4a12      	ldr	r2, [pc, #72]	; (80003e0 <processUserInput+0xb8>)
 8000396:	e000      	b.n	800039a <processUserInput+0x72>
 8000398:	4a12      	ldr	r2, [pc, #72]	; (80003e4 <processUserInput+0xbc>)
 800039a:	f107 0308 	add.w	r3, r7, #8
 800039e:	4912      	ldr	r1, [pc, #72]	; (80003e8 <processUserInput+0xc0>)
 80003a0:	4618      	mov	r0, r3
 80003a2:	f001 fdb7 	bl	8001f14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80003a6:	f107 0308 	add.w	r3, r7, #8
 80003aa:	4618      	mov	r0, r3
 80003ac:	f7ff fee6 	bl	800017c <strlen>
 80003b0:	4603      	mov	r3, r0
 80003b2:	b29a      	uxth	r2, r3
 80003b4:	f107 0108 	add.w	r1, r7, #8
 80003b8:	f04f 33ff 	mov.w	r3, #4294967295
 80003bc:	4806      	ldr	r0, [pc, #24]	; (80003d8 <processUserInput+0xb0>)
 80003be:	f001 fa62 	bl	8001886 <HAL_UART_Transmit>
		break;
 80003c2:	e001      	b.n	80003c8 <processUserInput+0xa0>
	case 3:
		return 2;
 80003c4:	2302      	movs	r3, #2
 80003c6:	e000      	b.n	80003ca <processUserInput+0xa2>
	};

	return 1;
 80003c8:	2301      	movs	r3, #1
}
 80003ca:	4618      	mov	r0, r3
 80003cc:	3728      	adds	r7, #40	; 0x28
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bd80      	pop	{r7, pc}
 80003d2:	bf00      	nop
 80003d4:	08002984 	.word	0x08002984
 80003d8:	20000204 	.word	0x20000204
 80003dc:	40020800 	.word	0x40020800
 80003e0:	08002988 	.word	0x08002988
 80003e4:	08002990 	.word	0x08002990
 80003e8:	0800299c 	.word	0x0800299c

080003ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b092      	sub	sp, #72	; 0x48
 80003f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003f2:	f107 0314 	add.w	r3, r7, #20
 80003f6:	2234      	movs	r2, #52	; 0x34
 80003f8:	2100      	movs	r1, #0
 80003fa:	4618      	mov	r0, r3
 80003fc:	f001 fd82 	bl	8001f04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000400:	463b      	mov	r3, r7
 8000402:	2200      	movs	r2, #0
 8000404:	601a      	str	r2, [r3, #0]
 8000406:	605a      	str	r2, [r3, #4]
 8000408:	609a      	str	r2, [r3, #8]
 800040a:	60da      	str	r2, [r3, #12]
 800040c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800040e:	4b1d      	ldr	r3, [pc, #116]	; (8000484 <SystemClock_Config+0x98>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000416:	4a1b      	ldr	r2, [pc, #108]	; (8000484 <SystemClock_Config+0x98>)
 8000418:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800041c:	6013      	str	r3, [r2, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800041e:	2302      	movs	r3, #2
 8000420:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000422:	2301      	movs	r3, #1
 8000424:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000426:	2310      	movs	r3, #16
 8000428:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800042a:	2302      	movs	r3, #2
 800042c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800042e:	2300      	movs	r3, #0
 8000430:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000432:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000436:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000438:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800043c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800043e:	f107 0314 	add.w	r3, r7, #20
 8000442:	4618      	mov	r0, r3
 8000444:	f000 fc84 	bl	8000d50 <HAL_RCC_OscConfig>
 8000448:	4603      	mov	r3, r0
 800044a:	2b00      	cmp	r3, #0
 800044c:	d001      	beq.n	8000452 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800044e:	f000 f81b 	bl	8000488 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000452:	230f      	movs	r3, #15
 8000454:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000456:	2303      	movs	r3, #3
 8000458:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800045a:	2300      	movs	r3, #0
 800045c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800045e:	2300      	movs	r3, #0
 8000460:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000462:	2300      	movs	r3, #0
 8000464:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000466:	463b      	mov	r3, r7
 8000468:	2101      	movs	r1, #1
 800046a:	4618      	mov	r0, r3
 800046c:	f000 ffa0 	bl	80013b0 <HAL_RCC_ClockConfig>
 8000470:	4603      	mov	r3, r0
 8000472:	2b00      	cmp	r3, #0
 8000474:	d001      	beq.n	800047a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000476:	f000 f807 	bl	8000488 <Error_Handler>
  }
}
 800047a:	bf00      	nop
 800047c:	3748      	adds	r7, #72	; 0x48
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}
 8000482:	bf00      	nop
 8000484:	40007000 	.word	0x40007000

08000488 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000488:	b480      	push	{r7}
 800048a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800048c:	bf00      	nop
 800048e:	46bd      	mov	sp, r7
 8000490:	bc80      	pop	{r7}
 8000492:	4770      	bx	lr

08000494 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b084      	sub	sp, #16
 8000498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800049a:	4b15      	ldr	r3, [pc, #84]	; (80004f0 <HAL_MspInit+0x5c>)
 800049c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800049e:	4a14      	ldr	r2, [pc, #80]	; (80004f0 <HAL_MspInit+0x5c>)
 80004a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80004a4:	6253      	str	r3, [r2, #36]	; 0x24
 80004a6:	4b12      	ldr	r3, [pc, #72]	; (80004f0 <HAL_MspInit+0x5c>)
 80004a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80004aa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80004ae:	60fb      	str	r3, [r7, #12]
 80004b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004b2:	4b0f      	ldr	r3, [pc, #60]	; (80004f0 <HAL_MspInit+0x5c>)
 80004b4:	6a1b      	ldr	r3, [r3, #32]
 80004b6:	4a0e      	ldr	r2, [pc, #56]	; (80004f0 <HAL_MspInit+0x5c>)
 80004b8:	f043 0301 	orr.w	r3, r3, #1
 80004bc:	6213      	str	r3, [r2, #32]
 80004be:	4b0c      	ldr	r3, [pc, #48]	; (80004f0 <HAL_MspInit+0x5c>)
 80004c0:	6a1b      	ldr	r3, [r3, #32]
 80004c2:	f003 0301 	and.w	r3, r3, #1
 80004c6:	60bb      	str	r3, [r7, #8]
 80004c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ca:	4b09      	ldr	r3, [pc, #36]	; (80004f0 <HAL_MspInit+0x5c>)
 80004cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80004ce:	4a08      	ldr	r2, [pc, #32]	; (80004f0 <HAL_MspInit+0x5c>)
 80004d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004d4:	6253      	str	r3, [r2, #36]	; 0x24
 80004d6:	4b06      	ldr	r3, [pc, #24]	; (80004f0 <HAL_MspInit+0x5c>)
 80004d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80004da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004de:	607b      	str	r3, [r7, #4]
 80004e0:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80004e2:	2007      	movs	r0, #7
 80004e4:	f000 fa42 	bl	800096c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004e8:	bf00      	nop
 80004ea:	3710      	adds	r7, #16
 80004ec:	46bd      	mov	sp, r7
 80004ee:	bd80      	pop	{r7, pc}
 80004f0:	40023800 	.word	0x40023800

080004f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80004f8:	bf00      	nop
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bc80      	pop	{r7}
 80004fe:	4770      	bx	lr

08000500 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000504:	e7fe      	b.n	8000504 <HardFault_Handler+0x4>

08000506 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000506:	b480      	push	{r7}
 8000508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800050a:	e7fe      	b.n	800050a <MemManage_Handler+0x4>

0800050c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000510:	e7fe      	b.n	8000510 <BusFault_Handler+0x4>

08000512 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000512:	b480      	push	{r7}
 8000514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000516:	e7fe      	b.n	8000516 <UsageFault_Handler+0x4>

08000518 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800051c:	bf00      	nop
 800051e:	46bd      	mov	sp, r7
 8000520:	bc80      	pop	{r7}
 8000522:	4770      	bx	lr

08000524 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000528:	bf00      	nop
 800052a:	46bd      	mov	sp, r7
 800052c:	bc80      	pop	{r7}
 800052e:	4770      	bx	lr

08000530 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000530:	b480      	push	{r7}
 8000532:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000534:	bf00      	nop
 8000536:	46bd      	mov	sp, r7
 8000538:	bc80      	pop	{r7}
 800053a:	4770      	bx	lr

0800053c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000540:	f000 f948 	bl	80007d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000544:	bf00      	nop
 8000546:	bd80      	pop	{r7, pc}

08000548 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b084      	sub	sp, #16
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000550:	4b11      	ldr	r3, [pc, #68]	; (8000598 <_sbrk+0x50>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	2b00      	cmp	r3, #0
 8000556:	d102      	bne.n	800055e <_sbrk+0x16>
		heap_end = &end;
 8000558:	4b0f      	ldr	r3, [pc, #60]	; (8000598 <_sbrk+0x50>)
 800055a:	4a10      	ldr	r2, [pc, #64]	; (800059c <_sbrk+0x54>)
 800055c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800055e:	4b0e      	ldr	r3, [pc, #56]	; (8000598 <_sbrk+0x50>)
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000564:	4b0c      	ldr	r3, [pc, #48]	; (8000598 <_sbrk+0x50>)
 8000566:	681a      	ldr	r2, [r3, #0]
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	4413      	add	r3, r2
 800056c:	466a      	mov	r2, sp
 800056e:	4293      	cmp	r3, r2
 8000570:	d907      	bls.n	8000582 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000572:	f001 fc9d 	bl	8001eb0 <__errno>
 8000576:	4602      	mov	r2, r0
 8000578:	230c      	movs	r3, #12
 800057a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800057c:	f04f 33ff 	mov.w	r3, #4294967295
 8000580:	e006      	b.n	8000590 <_sbrk+0x48>
	}

	heap_end += incr;
 8000582:	4b05      	ldr	r3, [pc, #20]	; (8000598 <_sbrk+0x50>)
 8000584:	681a      	ldr	r2, [r3, #0]
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	4413      	add	r3, r2
 800058a:	4a03      	ldr	r2, [pc, #12]	; (8000598 <_sbrk+0x50>)
 800058c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800058e:	68fb      	ldr	r3, [r7, #12]
}
 8000590:	4618      	mov	r0, r3
 8000592:	3710      	adds	r7, #16
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}
 8000598:	200001f8 	.word	0x200001f8
 800059c:	20000250 	.word	0x20000250

080005a0 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 80005a4:	4b15      	ldr	r3, [pc, #84]	; (80005fc <SystemInit+0x5c>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a14      	ldr	r2, [pc, #80]	; (80005fc <SystemInit+0x5c>)
 80005aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005ae:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 80005b0:	4b12      	ldr	r3, [pc, #72]	; (80005fc <SystemInit+0x5c>)
 80005b2:	689a      	ldr	r2, [r3, #8]
 80005b4:	4911      	ldr	r1, [pc, #68]	; (80005fc <SystemInit+0x5c>)
 80005b6:	4b12      	ldr	r3, [pc, #72]	; (8000600 <SystemInit+0x60>)
 80005b8:	4013      	ands	r3, r2
 80005ba:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 80005bc:	4b0f      	ldr	r3, [pc, #60]	; (80005fc <SystemInit+0x5c>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a0e      	ldr	r2, [pc, #56]	; (80005fc <SystemInit+0x5c>)
 80005c2:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 80005c6:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 80005ca:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80005cc:	4b0b      	ldr	r3, [pc, #44]	; (80005fc <SystemInit+0x5c>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4a0a      	ldr	r2, [pc, #40]	; (80005fc <SystemInit+0x5c>)
 80005d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80005d6:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 80005d8:	4b08      	ldr	r3, [pc, #32]	; (80005fc <SystemInit+0x5c>)
 80005da:	689b      	ldr	r3, [r3, #8]
 80005dc:	4a07      	ldr	r2, [pc, #28]	; (80005fc <SystemInit+0x5c>)
 80005de:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80005e2:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 80005e4:	4b05      	ldr	r3, [pc, #20]	; (80005fc <SystemInit+0x5c>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80005ea:	4b06      	ldr	r3, [pc, #24]	; (8000604 <SystemInit+0x64>)
 80005ec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80005f0:	609a      	str	r2, [r3, #8]
#endif
}
 80005f2:	bf00      	nop
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bc80      	pop	{r7}
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	40023800 	.word	0x40023800
 8000600:	88ffc00c 	.word	0x88ffc00c
 8000604:	e000ed00 	.word	0xe000ed00

08000608 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800060c:	4b11      	ldr	r3, [pc, #68]	; (8000654 <MX_USART2_UART_Init+0x4c>)
 800060e:	4a12      	ldr	r2, [pc, #72]	; (8000658 <MX_USART2_UART_Init+0x50>)
 8000610:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000612:	4b10      	ldr	r3, [pc, #64]	; (8000654 <MX_USART2_UART_Init+0x4c>)
 8000614:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000618:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800061a:	4b0e      	ldr	r3, [pc, #56]	; (8000654 <MX_USART2_UART_Init+0x4c>)
 800061c:	2200      	movs	r2, #0
 800061e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000620:	4b0c      	ldr	r3, [pc, #48]	; (8000654 <MX_USART2_UART_Init+0x4c>)
 8000622:	2200      	movs	r2, #0
 8000624:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000626:	4b0b      	ldr	r3, [pc, #44]	; (8000654 <MX_USART2_UART_Init+0x4c>)
 8000628:	2200      	movs	r2, #0
 800062a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800062c:	4b09      	ldr	r3, [pc, #36]	; (8000654 <MX_USART2_UART_Init+0x4c>)
 800062e:	220c      	movs	r2, #12
 8000630:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000632:	4b08      	ldr	r3, [pc, #32]	; (8000654 <MX_USART2_UART_Init+0x4c>)
 8000634:	2200      	movs	r2, #0
 8000636:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000638:	4b06      	ldr	r3, [pc, #24]	; (8000654 <MX_USART2_UART_Init+0x4c>)
 800063a:	2200      	movs	r2, #0
 800063c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800063e:	4805      	ldr	r0, [pc, #20]	; (8000654 <MX_USART2_UART_Init+0x4c>)
 8000640:	f001 f8d4 	bl	80017ec <HAL_UART_Init>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800064a:	f7ff ff1d 	bl	8000488 <Error_Handler>
  }

}
 800064e:	bf00      	nop
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	20000204 	.word	0x20000204
 8000658:	40004400 	.word	0x40004400

0800065c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b08a      	sub	sp, #40	; 0x28
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000664:	f107 0314 	add.w	r3, r7, #20
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
 800066c:	605a      	str	r2, [r3, #4]
 800066e:	609a      	str	r2, [r3, #8]
 8000670:	60da      	str	r2, [r3, #12]
 8000672:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	4a17      	ldr	r2, [pc, #92]	; (80006d8 <HAL_UART_MspInit+0x7c>)
 800067a:	4293      	cmp	r3, r2
 800067c:	d127      	bne.n	80006ce <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800067e:	4b17      	ldr	r3, [pc, #92]	; (80006dc <HAL_UART_MspInit+0x80>)
 8000680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000682:	4a16      	ldr	r2, [pc, #88]	; (80006dc <HAL_UART_MspInit+0x80>)
 8000684:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000688:	6253      	str	r3, [r2, #36]	; 0x24
 800068a:	4b14      	ldr	r3, [pc, #80]	; (80006dc <HAL_UART_MspInit+0x80>)
 800068c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800068e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000692:	613b      	str	r3, [r7, #16]
 8000694:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000696:	4b11      	ldr	r3, [pc, #68]	; (80006dc <HAL_UART_MspInit+0x80>)
 8000698:	69db      	ldr	r3, [r3, #28]
 800069a:	4a10      	ldr	r2, [pc, #64]	; (80006dc <HAL_UART_MspInit+0x80>)
 800069c:	f043 0301 	orr.w	r3, r3, #1
 80006a0:	61d3      	str	r3, [r2, #28]
 80006a2:	4b0e      	ldr	r3, [pc, #56]	; (80006dc <HAL_UART_MspInit+0x80>)
 80006a4:	69db      	ldr	r3, [r3, #28]
 80006a6:	f003 0301 	and.w	r3, r3, #1
 80006aa:	60fb      	str	r3, [r7, #12]
 80006ac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80006ae:	230c      	movs	r3, #12
 80006b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006b2:	2302      	movs	r3, #2
 80006b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b6:	2300      	movs	r3, #0
 80006b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006ba:	2303      	movs	r3, #3
 80006bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80006be:	2307      	movs	r3, #7
 80006c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006c2:	f107 0314 	add.w	r3, r7, #20
 80006c6:	4619      	mov	r1, r3
 80006c8:	4805      	ldr	r0, [pc, #20]	; (80006e0 <HAL_UART_MspInit+0x84>)
 80006ca:	f000 f983 	bl	80009d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80006ce:	bf00      	nop
 80006d0:	3728      	adds	r7, #40	; 0x28
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	40004400 	.word	0x40004400
 80006dc:	40023800 	.word	0x40023800
 80006e0:	40020000 	.word	0x40020000

080006e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80006e4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80006e6:	e003      	b.n	80006f0 <LoopCopyDataInit>

080006e8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80006e8:	4b0b      	ldr	r3, [pc, #44]	; (8000718 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80006ea:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80006ec:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80006ee:	3104      	adds	r1, #4

080006f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80006f0:	480a      	ldr	r0, [pc, #40]	; (800071c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80006f2:	4b0b      	ldr	r3, [pc, #44]	; (8000720 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80006f4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80006f6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80006f8:	d3f6      	bcc.n	80006e8 <CopyDataInit>
  ldr r2, =_sbss
 80006fa:	4a0a      	ldr	r2, [pc, #40]	; (8000724 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80006fc:	e002      	b.n	8000704 <LoopFillZerobss>

080006fe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80006fe:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000700:	f842 3b04 	str.w	r3, [r2], #4

08000704 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000704:	4b08      	ldr	r3, [pc, #32]	; (8000728 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000706:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000708:	d3f9      	bcc.n	80006fe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800070a:	f7ff ff49 	bl	80005a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800070e:	f001 fbd5 	bl	8001ebc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000712:	f7ff fda3 	bl	800025c <main>
  bx lr
 8000716:	4770      	bx	lr
  ldr r3, =_sidata
 8000718:	08002b24 	.word	0x08002b24
  ldr r0, =_sdata
 800071c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000720:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 8000724:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 8000728:	2000024c 	.word	0x2000024c

0800072c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800072c:	e7fe      	b.n	800072c <ADC1_IRQHandler>

0800072e <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800072e:	b580      	push	{r7, lr}
 8000730:	b082      	sub	sp, #8
 8000732:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000734:	2300      	movs	r3, #0
 8000736:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000738:	2003      	movs	r0, #3
 800073a:	f000 f917 	bl	800096c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800073e:	2000      	movs	r0, #0
 8000740:	f000 f80e 	bl	8000760 <HAL_InitTick>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d002      	beq.n	8000750 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800074a:	2301      	movs	r3, #1
 800074c:	71fb      	strb	r3, [r7, #7]
 800074e:	e001      	b.n	8000754 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000750:	f7ff fea0 	bl	8000494 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000754:	79fb      	ldrb	r3, [r7, #7]
}
 8000756:	4618      	mov	r0, r3
 8000758:	3708      	adds	r7, #8
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
	...

08000760 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b084      	sub	sp, #16
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000768:	2300      	movs	r3, #0
 800076a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800076c:	4b16      	ldr	r3, [pc, #88]	; (80007c8 <HAL_InitTick+0x68>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d022      	beq.n	80007ba <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000774:	4b15      	ldr	r3, [pc, #84]	; (80007cc <HAL_InitTick+0x6c>)
 8000776:	681a      	ldr	r2, [r3, #0]
 8000778:	4b13      	ldr	r3, [pc, #76]	; (80007c8 <HAL_InitTick+0x68>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000780:	fbb1 f3f3 	udiv	r3, r1, r3
 8000784:	fbb2 f3f3 	udiv	r3, r2, r3
 8000788:	4618      	mov	r0, r3
 800078a:	f000 f916 	bl	80009ba <HAL_SYSTICK_Config>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d10f      	bne.n	80007b4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	2b0f      	cmp	r3, #15
 8000798:	d809      	bhi.n	80007ae <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800079a:	2200      	movs	r2, #0
 800079c:	6879      	ldr	r1, [r7, #4]
 800079e:	f04f 30ff 	mov.w	r0, #4294967295
 80007a2:	f000 f8ee 	bl	8000982 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007a6:	4a0a      	ldr	r2, [pc, #40]	; (80007d0 <HAL_InitTick+0x70>)
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	6013      	str	r3, [r2, #0]
 80007ac:	e007      	b.n	80007be <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80007ae:	2301      	movs	r3, #1
 80007b0:	73fb      	strb	r3, [r7, #15]
 80007b2:	e004      	b.n	80007be <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80007b4:	2301      	movs	r3, #1
 80007b6:	73fb      	strb	r3, [r7, #15]
 80007b8:	e001      	b.n	80007be <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80007ba:	2301      	movs	r3, #1
 80007bc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80007be:	7bfb      	ldrb	r3, [r7, #15]
}
 80007c0:	4618      	mov	r0, r3
 80007c2:	3710      	adds	r7, #16
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	20000008 	.word	0x20000008
 80007cc:	20000000 	.word	0x20000000
 80007d0:	20000004 	.word	0x20000004

080007d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007d8:	4b05      	ldr	r3, [pc, #20]	; (80007f0 <HAL_IncTick+0x1c>)
 80007da:	681a      	ldr	r2, [r3, #0]
 80007dc:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <HAL_IncTick+0x20>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4413      	add	r3, r2
 80007e2:	4a03      	ldr	r2, [pc, #12]	; (80007f0 <HAL_IncTick+0x1c>)
 80007e4:	6013      	str	r3, [r2, #0]
}
 80007e6:	bf00      	nop
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bc80      	pop	{r7}
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	20000244 	.word	0x20000244
 80007f4:	20000008 	.word	0x20000008

080007f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  return uwTick;
 80007fc:	4b02      	ldr	r3, [pc, #8]	; (8000808 <HAL_GetTick+0x10>)
 80007fe:	681b      	ldr	r3, [r3, #0]
}
 8000800:	4618      	mov	r0, r3
 8000802:	46bd      	mov	sp, r7
 8000804:	bc80      	pop	{r7}
 8000806:	4770      	bx	lr
 8000808:	20000244 	.word	0x20000244

0800080c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800080c:	b480      	push	{r7}
 800080e:	b085      	sub	sp, #20
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	f003 0307 	and.w	r3, r3, #7
 800081a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800081c:	4b0c      	ldr	r3, [pc, #48]	; (8000850 <__NVIC_SetPriorityGrouping+0x44>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000822:	68ba      	ldr	r2, [r7, #8]
 8000824:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000828:	4013      	ands	r3, r2
 800082a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000830:	68bb      	ldr	r3, [r7, #8]
 8000832:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000834:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000838:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800083c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800083e:	4a04      	ldr	r2, [pc, #16]	; (8000850 <__NVIC_SetPriorityGrouping+0x44>)
 8000840:	68bb      	ldr	r3, [r7, #8]
 8000842:	60d3      	str	r3, [r2, #12]
}
 8000844:	bf00      	nop
 8000846:	3714      	adds	r7, #20
 8000848:	46bd      	mov	sp, r7
 800084a:	bc80      	pop	{r7}
 800084c:	4770      	bx	lr
 800084e:	bf00      	nop
 8000850:	e000ed00 	.word	0xe000ed00

08000854 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000858:	4b04      	ldr	r3, [pc, #16]	; (800086c <__NVIC_GetPriorityGrouping+0x18>)
 800085a:	68db      	ldr	r3, [r3, #12]
 800085c:	0a1b      	lsrs	r3, r3, #8
 800085e:	f003 0307 	and.w	r3, r3, #7
}
 8000862:	4618      	mov	r0, r3
 8000864:	46bd      	mov	sp, r7
 8000866:	bc80      	pop	{r7}
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	e000ed00 	.word	0xe000ed00

08000870 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	6039      	str	r1, [r7, #0]
 800087a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800087c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000880:	2b00      	cmp	r3, #0
 8000882:	db0a      	blt.n	800089a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	b2da      	uxtb	r2, r3
 8000888:	490c      	ldr	r1, [pc, #48]	; (80008bc <__NVIC_SetPriority+0x4c>)
 800088a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800088e:	0112      	lsls	r2, r2, #4
 8000890:	b2d2      	uxtb	r2, r2
 8000892:	440b      	add	r3, r1
 8000894:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000898:	e00a      	b.n	80008b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	b2da      	uxtb	r2, r3
 800089e:	4908      	ldr	r1, [pc, #32]	; (80008c0 <__NVIC_SetPriority+0x50>)
 80008a0:	79fb      	ldrb	r3, [r7, #7]
 80008a2:	f003 030f 	and.w	r3, r3, #15
 80008a6:	3b04      	subs	r3, #4
 80008a8:	0112      	lsls	r2, r2, #4
 80008aa:	b2d2      	uxtb	r2, r2
 80008ac:	440b      	add	r3, r1
 80008ae:	761a      	strb	r2, [r3, #24]
}
 80008b0:	bf00      	nop
 80008b2:	370c      	adds	r7, #12
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bc80      	pop	{r7}
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	e000e100 	.word	0xe000e100
 80008c0:	e000ed00 	.word	0xe000ed00

080008c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b089      	sub	sp, #36	; 0x24
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	60f8      	str	r0, [r7, #12]
 80008cc:	60b9      	str	r1, [r7, #8]
 80008ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	f003 0307 	and.w	r3, r3, #7
 80008d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008d8:	69fb      	ldr	r3, [r7, #28]
 80008da:	f1c3 0307 	rsb	r3, r3, #7
 80008de:	2b04      	cmp	r3, #4
 80008e0:	bf28      	it	cs
 80008e2:	2304      	movcs	r3, #4
 80008e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008e6:	69fb      	ldr	r3, [r7, #28]
 80008e8:	3304      	adds	r3, #4
 80008ea:	2b06      	cmp	r3, #6
 80008ec:	d902      	bls.n	80008f4 <NVIC_EncodePriority+0x30>
 80008ee:	69fb      	ldr	r3, [r7, #28]
 80008f0:	3b03      	subs	r3, #3
 80008f2:	e000      	b.n	80008f6 <NVIC_EncodePriority+0x32>
 80008f4:	2300      	movs	r3, #0
 80008f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008f8:	f04f 32ff 	mov.w	r2, #4294967295
 80008fc:	69bb      	ldr	r3, [r7, #24]
 80008fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000902:	43da      	mvns	r2, r3
 8000904:	68bb      	ldr	r3, [r7, #8]
 8000906:	401a      	ands	r2, r3
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800090c:	f04f 31ff 	mov.w	r1, #4294967295
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	fa01 f303 	lsl.w	r3, r1, r3
 8000916:	43d9      	mvns	r1, r3
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800091c:	4313      	orrs	r3, r2
         );
}
 800091e:	4618      	mov	r0, r3
 8000920:	3724      	adds	r7, #36	; 0x24
 8000922:	46bd      	mov	sp, r7
 8000924:	bc80      	pop	{r7}
 8000926:	4770      	bx	lr

08000928 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	3b01      	subs	r3, #1
 8000934:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000938:	d301      	bcc.n	800093e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800093a:	2301      	movs	r3, #1
 800093c:	e00f      	b.n	800095e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800093e:	4a0a      	ldr	r2, [pc, #40]	; (8000968 <SysTick_Config+0x40>)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	3b01      	subs	r3, #1
 8000944:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000946:	210f      	movs	r1, #15
 8000948:	f04f 30ff 	mov.w	r0, #4294967295
 800094c:	f7ff ff90 	bl	8000870 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000950:	4b05      	ldr	r3, [pc, #20]	; (8000968 <SysTick_Config+0x40>)
 8000952:	2200      	movs	r2, #0
 8000954:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000956:	4b04      	ldr	r3, [pc, #16]	; (8000968 <SysTick_Config+0x40>)
 8000958:	2207      	movs	r2, #7
 800095a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800095c:	2300      	movs	r3, #0
}
 800095e:	4618      	mov	r0, r3
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	e000e010 	.word	0xe000e010

0800096c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000974:	6878      	ldr	r0, [r7, #4]
 8000976:	f7ff ff49 	bl	800080c <__NVIC_SetPriorityGrouping>
}
 800097a:	bf00      	nop
 800097c:	3708      	adds	r7, #8
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}

08000982 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000982:	b580      	push	{r7, lr}
 8000984:	b086      	sub	sp, #24
 8000986:	af00      	add	r7, sp, #0
 8000988:	4603      	mov	r3, r0
 800098a:	60b9      	str	r1, [r7, #8]
 800098c:	607a      	str	r2, [r7, #4]
 800098e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000990:	2300      	movs	r3, #0
 8000992:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000994:	f7ff ff5e 	bl	8000854 <__NVIC_GetPriorityGrouping>
 8000998:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800099a:	687a      	ldr	r2, [r7, #4]
 800099c:	68b9      	ldr	r1, [r7, #8]
 800099e:	6978      	ldr	r0, [r7, #20]
 80009a0:	f7ff ff90 	bl	80008c4 <NVIC_EncodePriority>
 80009a4:	4602      	mov	r2, r0
 80009a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009aa:	4611      	mov	r1, r2
 80009ac:	4618      	mov	r0, r3
 80009ae:	f7ff ff5f 	bl	8000870 <__NVIC_SetPriority>
}
 80009b2:	bf00      	nop
 80009b4:	3718      	adds	r7, #24
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}

080009ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009ba:	b580      	push	{r7, lr}
 80009bc:	b082      	sub	sp, #8
 80009be:	af00      	add	r7, sp, #0
 80009c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009c2:	6878      	ldr	r0, [r7, #4]
 80009c4:	f7ff ffb0 	bl	8000928 <SysTick_Config>
 80009c8:	4603      	mov	r3, r0
}
 80009ca:	4618      	mov	r0, r3
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
	...

080009d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80009d4:	b480      	push	{r7}
 80009d6:	b087      	sub	sp, #28
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
 80009dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80009de:	2300      	movs	r3, #0
 80009e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80009e2:	2300      	movs	r3, #0
 80009e4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80009e6:	2300      	movs	r3, #0
 80009e8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80009ea:	e14e      	b.n	8000c8a <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	681a      	ldr	r2, [r3, #0]
 80009f0:	2101      	movs	r1, #1
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	fa01 f303 	lsl.w	r3, r1, r3
 80009f8:	4013      	ands	r3, r2
 80009fa:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	f000 8140 	beq.w	8000c84 <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	685b      	ldr	r3, [r3, #4]
 8000a08:	2b02      	cmp	r3, #2
 8000a0a:	d003      	beq.n	8000a14 <HAL_GPIO_Init+0x40>
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	2b12      	cmp	r3, #18
 8000a12:	d123      	bne.n	8000a5c <HAL_GPIO_Init+0x88>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	08da      	lsrs	r2, r3, #3
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	3208      	adds	r2, #8
 8000a1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a20:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8000a22:	697b      	ldr	r3, [r7, #20]
 8000a24:	f003 0307 	and.w	r3, r3, #7
 8000a28:	009b      	lsls	r3, r3, #2
 8000a2a:	220f      	movs	r2, #15
 8000a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a30:	43db      	mvns	r3, r3
 8000a32:	693a      	ldr	r2, [r7, #16]
 8000a34:	4013      	ands	r3, r2
 8000a36:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));       
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	691a      	ldr	r2, [r3, #16]
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	f003 0307 	and.w	r3, r3, #7
 8000a42:	009b      	lsls	r3, r3, #2
 8000a44:	fa02 f303 	lsl.w	r3, r2, r3
 8000a48:	693a      	ldr	r2, [r7, #16]
 8000a4a:	4313      	orrs	r3, r2
 8000a4c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8000a4e:	697b      	ldr	r3, [r7, #20]
 8000a50:	08da      	lsrs	r2, r3, #3
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	3208      	adds	r2, #8
 8000a56:	6939      	ldr	r1, [r7, #16]
 8000a58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	005b      	lsls	r3, r3, #1
 8000a66:	2203      	movs	r2, #3
 8000a68:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6c:	43db      	mvns	r3, r3
 8000a6e:	693a      	ldr	r2, [r7, #16]
 8000a70:	4013      	ands	r3, r2
 8000a72:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	f003 0203 	and.w	r2, r3, #3
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	005b      	lsls	r3, r3, #1
 8000a80:	fa02 f303 	lsl.w	r3, r2, r3
 8000a84:	693a      	ldr	r2, [r7, #16]
 8000a86:	4313      	orrs	r3, r2
 8000a88:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	693a      	ldr	r2, [r7, #16]
 8000a8e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	685b      	ldr	r3, [r3, #4]
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d00b      	beq.n	8000ab0 <HAL_GPIO_Init+0xdc>
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	2b02      	cmp	r3, #2
 8000a9e:	d007      	beq.n	8000ab0 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000aa4:	2b11      	cmp	r3, #17
 8000aa6:	d003      	beq.n	8000ab0 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	685b      	ldr	r3, [r3, #4]
 8000aac:	2b12      	cmp	r3, #18
 8000aae:	d130      	bne.n	8000b12 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	689b      	ldr	r3, [r3, #8]
 8000ab4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000ab6:	697b      	ldr	r3, [r7, #20]
 8000ab8:	005b      	lsls	r3, r3, #1
 8000aba:	2203      	movs	r2, #3
 8000abc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac0:	43db      	mvns	r3, r3
 8000ac2:	693a      	ldr	r2, [r7, #16]
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	68da      	ldr	r2, [r3, #12]
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	005b      	lsls	r3, r3, #1
 8000ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad4:	693a      	ldr	r2, [r7, #16]
 8000ad6:	4313      	orrs	r3, r2
 8000ad8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	693a      	ldr	r2, [r7, #16]
 8000ade:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	fa02 f303 	lsl.w	r3, r2, r3
 8000aee:	43db      	mvns	r3, r3
 8000af0:	693a      	ldr	r2, [r7, #16]
 8000af2:	4013      	ands	r3, r2
 8000af4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	685b      	ldr	r3, [r3, #4]
 8000afa:	091b      	lsrs	r3, r3, #4
 8000afc:	f003 0201 	and.w	r2, r3, #1
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	fa02 f303 	lsl.w	r3, r2, r3
 8000b06:	693a      	ldr	r2, [r7, #16]
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	693a      	ldr	r2, [r7, #16]
 8000b10:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	68db      	ldr	r3, [r3, #12]
 8000b16:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	005b      	lsls	r3, r3, #1
 8000b1c:	2203      	movs	r2, #3
 8000b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b22:	43db      	mvns	r3, r3
 8000b24:	693a      	ldr	r2, [r7, #16]
 8000b26:	4013      	ands	r3, r2
 8000b28:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	689a      	ldr	r2, [r3, #8]
 8000b2e:	697b      	ldr	r3, [r7, #20]
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	fa02 f303 	lsl.w	r3, r2, r3
 8000b36:	693a      	ldr	r2, [r7, #16]
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	f000 809a 	beq.w	8000c84 <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b50:	4b54      	ldr	r3, [pc, #336]	; (8000ca4 <HAL_GPIO_Init+0x2d0>)
 8000b52:	6a1b      	ldr	r3, [r3, #32]
 8000b54:	4a53      	ldr	r2, [pc, #332]	; (8000ca4 <HAL_GPIO_Init+0x2d0>)
 8000b56:	f043 0301 	orr.w	r3, r3, #1
 8000b5a:	6213      	str	r3, [r2, #32]
 8000b5c:	4b51      	ldr	r3, [pc, #324]	; (8000ca4 <HAL_GPIO_Init+0x2d0>)
 8000b5e:	6a1b      	ldr	r3, [r3, #32]
 8000b60:	f003 0301 	and.w	r3, r3, #1
 8000b64:	60bb      	str	r3, [r7, #8]
 8000b66:	68bb      	ldr	r3, [r7, #8]
        
        temp = SYSCFG->EXTICR[position >> 2];
 8000b68:	4a4f      	ldr	r2, [pc, #316]	; (8000ca8 <HAL_GPIO_Init+0x2d4>)
 8000b6a:	697b      	ldr	r3, [r7, #20]
 8000b6c:	089b      	lsrs	r3, r3, #2
 8000b6e:	3302      	adds	r3, #2
 8000b70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b74:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	f003 0303 	and.w	r3, r3, #3
 8000b7c:	009b      	lsls	r3, r3, #2
 8000b7e:	220f      	movs	r2, #15
 8000b80:	fa02 f303 	lsl.w	r3, r2, r3
 8000b84:	43db      	mvns	r3, r3
 8000b86:	693a      	ldr	r2, [r7, #16]
 8000b88:	4013      	ands	r3, r2
 8000b8a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	4a47      	ldr	r2, [pc, #284]	; (8000cac <HAL_GPIO_Init+0x2d8>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d013      	beq.n	8000bbc <HAL_GPIO_Init+0x1e8>
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	4a46      	ldr	r2, [pc, #280]	; (8000cb0 <HAL_GPIO_Init+0x2dc>)
 8000b98:	4293      	cmp	r3, r2
 8000b9a:	d00d      	beq.n	8000bb8 <HAL_GPIO_Init+0x1e4>
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	4a45      	ldr	r2, [pc, #276]	; (8000cb4 <HAL_GPIO_Init+0x2e0>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d007      	beq.n	8000bb4 <HAL_GPIO_Init+0x1e0>
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	4a44      	ldr	r2, [pc, #272]	; (8000cb8 <HAL_GPIO_Init+0x2e4>)
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d101      	bne.n	8000bb0 <HAL_GPIO_Init+0x1dc>
 8000bac:	2303      	movs	r3, #3
 8000bae:	e006      	b.n	8000bbe <HAL_GPIO_Init+0x1ea>
 8000bb0:	2305      	movs	r3, #5
 8000bb2:	e004      	b.n	8000bbe <HAL_GPIO_Init+0x1ea>
 8000bb4:	2302      	movs	r3, #2
 8000bb6:	e002      	b.n	8000bbe <HAL_GPIO_Init+0x1ea>
 8000bb8:	2301      	movs	r3, #1
 8000bba:	e000      	b.n	8000bbe <HAL_GPIO_Init+0x1ea>
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	697a      	ldr	r2, [r7, #20]
 8000bc0:	f002 0203 	and.w	r2, r2, #3
 8000bc4:	0092      	lsls	r2, r2, #2
 8000bc6:	4093      	lsls	r3, r2
 8000bc8:	693a      	ldr	r2, [r7, #16]
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000bce:	4936      	ldr	r1, [pc, #216]	; (8000ca8 <HAL_GPIO_Init+0x2d4>)
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	089b      	lsrs	r3, r3, #2
 8000bd4:	3302      	adds	r3, #2
 8000bd6:	693a      	ldr	r2, [r7, #16]
 8000bd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000bdc:	4b37      	ldr	r3, [pc, #220]	; (8000cbc <HAL_GPIO_Init+0x2e8>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	43db      	mvns	r3, r3
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	4013      	ands	r3, r2
 8000bea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d003      	beq.n	8000c00 <HAL_GPIO_Init+0x22c>
        {
          SET_BIT(temp, iocurrent); 
 8000bf8:	693a      	ldr	r2, [r7, #16]
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c00:	4a2e      	ldr	r2, [pc, #184]	; (8000cbc <HAL_GPIO_Init+0x2e8>)
 8000c02:	693b      	ldr	r3, [r7, #16]
 8000c04:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000c06:	4b2d      	ldr	r3, [pc, #180]	; (8000cbc <HAL_GPIO_Init+0x2e8>)
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	43db      	mvns	r3, r3
 8000c10:	693a      	ldr	r2, [r7, #16]
 8000c12:	4013      	ands	r3, r2
 8000c14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d003      	beq.n	8000c2a <HAL_GPIO_Init+0x256>
        {
          SET_BIT(temp, iocurrent); 
 8000c22:	693a      	ldr	r2, [r7, #16]
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	4313      	orrs	r3, r2
 8000c28:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c2a:	4a24      	ldr	r2, [pc, #144]	; (8000cbc <HAL_GPIO_Init+0x2e8>)
 8000c2c:	693b      	ldr	r3, [r7, #16]
 8000c2e:	6053      	str	r3, [r2, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c30:	4b22      	ldr	r3, [pc, #136]	; (8000cbc <HAL_GPIO_Init+0x2e8>)
 8000c32:	689b      	ldr	r3, [r3, #8]
 8000c34:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	43db      	mvns	r3, r3
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d003      	beq.n	8000c54 <HAL_GPIO_Init+0x280>
        {
          SET_BIT(temp, iocurrent); 
 8000c4c:	693a      	ldr	r2, [r7, #16]
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	4313      	orrs	r3, r2
 8000c52:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c54:	4a19      	ldr	r2, [pc, #100]	; (8000cbc <HAL_GPIO_Init+0x2e8>)
 8000c56:	693b      	ldr	r3, [r7, #16]
 8000c58:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c5a:	4b18      	ldr	r3, [pc, #96]	; (8000cbc <HAL_GPIO_Init+0x2e8>)
 8000c5c:	68db      	ldr	r3, [r3, #12]
 8000c5e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	43db      	mvns	r3, r3
 8000c64:	693a      	ldr	r2, [r7, #16]
 8000c66:	4013      	ands	r3, r2
 8000c68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d003      	beq.n	8000c7e <HAL_GPIO_Init+0x2aa>
        {
          SET_BIT(temp, iocurrent); 
 8000c76:	693a      	ldr	r2, [r7, #16]
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c7e:	4a0f      	ldr	r2, [pc, #60]	; (8000cbc <HAL_GPIO_Init+0x2e8>)
 8000c80:	693b      	ldr	r3, [r7, #16]
 8000c82:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	3301      	adds	r3, #1
 8000c88:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	fa22 f303 	lsr.w	r3, r2, r3
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	f47f aea9 	bne.w	80009ec <HAL_GPIO_Init+0x18>
  } 
}
 8000c9a:	bf00      	nop
 8000c9c:	371c      	adds	r7, #28
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bc80      	pop	{r7}
 8000ca2:	4770      	bx	lr
 8000ca4:	40023800 	.word	0x40023800
 8000ca8:	40010000 	.word	0x40010000
 8000cac:	40020000 	.word	0x40020000
 8000cb0:	40020400 	.word	0x40020400
 8000cb4:	40020800 	.word	0x40020800
 8000cb8:	40020c00 	.word	0x40020c00
 8000cbc:	40010400 	.word	0x40010400

08000cc0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b085      	sub	sp, #20
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
 8000cc8:	460b      	mov	r3, r1
 8000cca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	691a      	ldr	r2, [r3, #16]
 8000cd0:	887b      	ldrh	r3, [r7, #2]
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d002      	beq.n	8000cde <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	73fb      	strb	r3, [r7, #15]
 8000cdc:	e001      	b.n	8000ce2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3714      	adds	r7, #20
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bc80      	pop	{r7}
 8000cec:	4770      	bx	lr

08000cee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cee:	b480      	push	{r7}
 8000cf0:	b083      	sub	sp, #12
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	6078      	str	r0, [r7, #4]
 8000cf6:	460b      	mov	r3, r1
 8000cf8:	807b      	strh	r3, [r7, #2]
 8000cfa:	4613      	mov	r3, r2
 8000cfc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cfe:	787b      	ldrb	r3, [r7, #1]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d003      	beq.n	8000d0c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d04:	887a      	ldrh	r2, [r7, #2]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8000d0a:	e003      	b.n	8000d14 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8000d0c:	887b      	ldrh	r3, [r7, #2]
 8000d0e:	041a      	lsls	r2, r3, #16
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	619a      	str	r2, [r3, #24]
}
 8000d14:	bf00      	nop
 8000d16:	370c      	adds	r7, #12
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bc80      	pop	{r7}
 8000d1c:	4770      	bx	lr

08000d1e <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..G depending on device used) to select the GPIO peripheral for STM32L1XX family devices 
  * @param  GPIO_Pin specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d1e:	b480      	push	{r7}
 8000d20:	b083      	sub	sp, #12
 8000d22:	af00      	add	r7, sp, #0
 8000d24:	6078      	str	r0, [r7, #4]
 8000d26:	460b      	mov	r3, r1
 8000d28:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	695a      	ldr	r2, [r3, #20]
 8000d2e:	887b      	ldrh	r3, [r7, #2]
 8000d30:	4013      	ands	r3, r2
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d004      	beq.n	8000d40 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000d36:	887b      	ldrh	r3, [r7, #2]
 8000d38:	041a      	lsls	r2, r3, #16
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8000d3e:	e002      	b.n	8000d46 <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d40:	887a      	ldrh	r2, [r7, #2]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	619a      	str	r2, [r3, #24]
}
 8000d46:	bf00      	nop
 8000d48:	370c      	adds	r7, #12
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bc80      	pop	{r7}
 8000d4e:	4770      	bx	lr

08000d50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b088      	sub	sp, #32
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d101      	bne.n	8000d62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	e31d      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d62:	4b94      	ldr	r3, [pc, #592]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000d64:	689b      	ldr	r3, [r3, #8]
 8000d66:	f003 030c 	and.w	r3, r3, #12
 8000d6a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000d6c:	4b91      	ldr	r3, [pc, #580]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000d6e:	689b      	ldr	r3, [r3, #8]
 8000d70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d74:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f003 0301 	and.w	r3, r3, #1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d07b      	beq.n	8000e7a <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d82:	69bb      	ldr	r3, [r7, #24]
 8000d84:	2b08      	cmp	r3, #8
 8000d86:	d006      	beq.n	8000d96 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000d88:	69bb      	ldr	r3, [r7, #24]
 8000d8a:	2b0c      	cmp	r3, #12
 8000d8c:	d10f      	bne.n	8000dae <HAL_RCC_OscConfig+0x5e>
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d94:	d10b      	bne.n	8000dae <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d96:	4b87      	ldr	r3, [pc, #540]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d06a      	beq.n	8000e78 <HAL_RCC_OscConfig+0x128>
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d166      	bne.n	8000e78 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8000daa:	2301      	movs	r3, #1
 8000dac:	e2f7      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	d106      	bne.n	8000dc4 <HAL_RCC_OscConfig+0x74>
 8000db6:	4b7f      	ldr	r3, [pc, #508]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4a7e      	ldr	r2, [pc, #504]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000dbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dc0:	6013      	str	r3, [r2, #0]
 8000dc2:	e02d      	b.n	8000e20 <HAL_RCC_OscConfig+0xd0>
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d10c      	bne.n	8000de6 <HAL_RCC_OscConfig+0x96>
 8000dcc:	4b79      	ldr	r3, [pc, #484]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a78      	ldr	r2, [pc, #480]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000dd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dd6:	6013      	str	r3, [r2, #0]
 8000dd8:	4b76      	ldr	r3, [pc, #472]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a75      	ldr	r2, [pc, #468]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000dde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000de2:	6013      	str	r3, [r2, #0]
 8000de4:	e01c      	b.n	8000e20 <HAL_RCC_OscConfig+0xd0>
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	2b05      	cmp	r3, #5
 8000dec:	d10c      	bne.n	8000e08 <HAL_RCC_OscConfig+0xb8>
 8000dee:	4b71      	ldr	r3, [pc, #452]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4a70      	ldr	r2, [pc, #448]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000df4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000df8:	6013      	str	r3, [r2, #0]
 8000dfa:	4b6e      	ldr	r3, [pc, #440]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4a6d      	ldr	r2, [pc, #436]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000e00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e04:	6013      	str	r3, [r2, #0]
 8000e06:	e00b      	b.n	8000e20 <HAL_RCC_OscConfig+0xd0>
 8000e08:	4b6a      	ldr	r3, [pc, #424]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a69      	ldr	r2, [pc, #420]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000e0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e12:	6013      	str	r3, [r2, #0]
 8000e14:	4b67      	ldr	r3, [pc, #412]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a66      	ldr	r2, [pc, #408]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000e1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d013      	beq.n	8000e50 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e28:	f7ff fce6 	bl	80007f8 <HAL_GetTick>
 8000e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000e2e:	e008      	b.n	8000e42 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e30:	f7ff fce2 	bl	80007f8 <HAL_GetTick>
 8000e34:	4602      	mov	r2, r0
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	2b64      	cmp	r3, #100	; 0x64
 8000e3c:	d901      	bls.n	8000e42 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8000e3e:	2303      	movs	r3, #3
 8000e40:	e2ad      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000e42:	4b5c      	ldr	r3, [pc, #368]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d0f0      	beq.n	8000e30 <HAL_RCC_OscConfig+0xe0>
 8000e4e:	e014      	b.n	8000e7a <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e50:	f7ff fcd2 	bl	80007f8 <HAL_GetTick>
 8000e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000e56:	e008      	b.n	8000e6a <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e58:	f7ff fcce 	bl	80007f8 <HAL_GetTick>
 8000e5c:	4602      	mov	r2, r0
 8000e5e:	693b      	ldr	r3, [r7, #16]
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	2b64      	cmp	r3, #100	; 0x64
 8000e64:	d901      	bls.n	8000e6a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8000e66:	2303      	movs	r3, #3
 8000e68:	e299      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000e6a:	4b52      	ldr	r3, [pc, #328]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d1f0      	bne.n	8000e58 <HAL_RCC_OscConfig+0x108>
 8000e76:	e000      	b.n	8000e7a <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f003 0302 	and.w	r3, r3, #2
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d05a      	beq.n	8000f3c <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e86:	69bb      	ldr	r3, [r7, #24]
 8000e88:	2b04      	cmp	r3, #4
 8000e8a:	d005      	beq.n	8000e98 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000e8c:	69bb      	ldr	r3, [r7, #24]
 8000e8e:	2b0c      	cmp	r3, #12
 8000e90:	d119      	bne.n	8000ec6 <HAL_RCC_OscConfig+0x176>
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d116      	bne.n	8000ec6 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e98:	4b46      	ldr	r3, [pc, #280]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f003 0302 	and.w	r3, r3, #2
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d005      	beq.n	8000eb0 <HAL_RCC_OscConfig+0x160>
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	68db      	ldr	r3, [r3, #12]
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d001      	beq.n	8000eb0 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8000eac:	2301      	movs	r3, #1
 8000eae:	e276      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eb0:	4b40      	ldr	r3, [pc, #256]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	691b      	ldr	r3, [r3, #16]
 8000ebc:	021b      	lsls	r3, r3, #8
 8000ebe:	493d      	ldr	r1, [pc, #244]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ec4:	e03a      	b.n	8000f3c <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	68db      	ldr	r3, [r3, #12]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d020      	beq.n	8000f10 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ece:	4b3a      	ldr	r3, [pc, #232]	; (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ed4:	f7ff fc90 	bl	80007f8 <HAL_GetTick>
 8000ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000eda:	e008      	b.n	8000eee <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000edc:	f7ff fc8c 	bl	80007f8 <HAL_GetTick>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	2b02      	cmp	r3, #2
 8000ee8:	d901      	bls.n	8000eee <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8000eea:	2303      	movs	r3, #3
 8000eec:	e257      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000eee:	4b31      	ldr	r3, [pc, #196]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f003 0302 	and.w	r3, r3, #2
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d0f0      	beq.n	8000edc <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000efa:	4b2e      	ldr	r3, [pc, #184]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	691b      	ldr	r3, [r3, #16]
 8000f06:	021b      	lsls	r3, r3, #8
 8000f08:	492a      	ldr	r1, [pc, #168]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	604b      	str	r3, [r1, #4]
 8000f0e:	e015      	b.n	8000f3c <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f10:	4b29      	ldr	r3, [pc, #164]	; (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f16:	f7ff fc6f 	bl	80007f8 <HAL_GetTick>
 8000f1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000f1c:	e008      	b.n	8000f30 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f1e:	f7ff fc6b 	bl	80007f8 <HAL_GetTick>
 8000f22:	4602      	mov	r2, r0
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	1ad3      	subs	r3, r2, r3
 8000f28:	2b02      	cmp	r3, #2
 8000f2a:	d901      	bls.n	8000f30 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8000f2c:	2303      	movs	r3, #3
 8000f2e:	e236      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000f30:	4b20      	ldr	r3, [pc, #128]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f003 0302 	and.w	r3, r3, #2
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d1f0      	bne.n	8000f1e <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f003 0310 	and.w	r3, r3, #16
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	f000 80b8 	beq.w	80010ba <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8000f4a:	69bb      	ldr	r3, [r7, #24]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d170      	bne.n	8001032 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000f50:	4b18      	ldr	r3, [pc, #96]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d005      	beq.n	8000f68 <HAL_RCC_OscConfig+0x218>
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	699b      	ldr	r3, [r3, #24]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d101      	bne.n	8000f68 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8000f64:	2301      	movs	r3, #1
 8000f66:	e21a      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6a1a      	ldr	r2, [r3, #32]
 8000f6c:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d921      	bls.n	8000fbc <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6a1b      	ldr	r3, [r3, #32]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f000 fbd5 	bl	800172c <RCC_SetFlashLatencyFromMSIRange>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	e208      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f8c:	4b09      	ldr	r3, [pc, #36]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6a1b      	ldr	r3, [r3, #32]
 8000f98:	4906      	ldr	r1, [pc, #24]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f9e:	4b05      	ldr	r3, [pc, #20]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	69db      	ldr	r3, [r3, #28]
 8000faa:	061b      	lsls	r3, r3, #24
 8000fac:	4901      	ldr	r1, [pc, #4]	; (8000fb4 <HAL_RCC_OscConfig+0x264>)
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	604b      	str	r3, [r1, #4]
 8000fb2:	e020      	b.n	8000ff6 <HAL_RCC_OscConfig+0x2a6>
 8000fb4:	40023800 	.word	0x40023800
 8000fb8:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000fbc:	4ba4      	ldr	r3, [pc, #656]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6a1b      	ldr	r3, [r3, #32]
 8000fc8:	49a1      	ldr	r1, [pc, #644]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000fce:	4ba0      	ldr	r3, [pc, #640]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	69db      	ldr	r3, [r3, #28]
 8000fda:	061b      	lsls	r3, r3, #24
 8000fdc:	499c      	ldr	r1, [pc, #624]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6a1b      	ldr	r3, [r3, #32]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f000 fba0 	bl	800172c <RCC_SetFlashLatencyFromMSIRange>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e1d3      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6a1b      	ldr	r3, [r3, #32]
 8000ffa:	0b5b      	lsrs	r3, r3, #13
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001002:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001006:	4a92      	ldr	r2, [pc, #584]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 8001008:	6892      	ldr	r2, [r2, #8]
 800100a:	0912      	lsrs	r2, r2, #4
 800100c:	f002 020f 	and.w	r2, r2, #15
 8001010:	4990      	ldr	r1, [pc, #576]	; (8001254 <HAL_RCC_OscConfig+0x504>)
 8001012:	5c8a      	ldrb	r2, [r1, r2]
 8001014:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001016:	4a90      	ldr	r2, [pc, #576]	; (8001258 <HAL_RCC_OscConfig+0x508>)
 8001018:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800101a:	4b90      	ldr	r3, [pc, #576]	; (800125c <HAL_RCC_OscConfig+0x50c>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff fb9e 	bl	8000760 <HAL_InitTick>
 8001024:	4603      	mov	r3, r0
 8001026:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001028:	7bfb      	ldrb	r3, [r7, #15]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d045      	beq.n	80010ba <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 800102e:	7bfb      	ldrb	r3, [r7, #15]
 8001030:	e1b5      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	699b      	ldr	r3, [r3, #24]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d029      	beq.n	800108e <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800103a:	4b89      	ldr	r3, [pc, #548]	; (8001260 <HAL_RCC_OscConfig+0x510>)
 800103c:	2201      	movs	r2, #1
 800103e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001040:	f7ff fbda 	bl	80007f8 <HAL_GetTick>
 8001044:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001046:	e008      	b.n	800105a <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001048:	f7ff fbd6 	bl	80007f8 <HAL_GetTick>
 800104c:	4602      	mov	r2, r0
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	2b02      	cmp	r3, #2
 8001054:	d901      	bls.n	800105a <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8001056:	2303      	movs	r3, #3
 8001058:	e1a1      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800105a:	4b7d      	ldr	r3, [pc, #500]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001062:	2b00      	cmp	r3, #0
 8001064:	d0f0      	beq.n	8001048 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001066:	4b7a      	ldr	r3, [pc, #488]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6a1b      	ldr	r3, [r3, #32]
 8001072:	4977      	ldr	r1, [pc, #476]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 8001074:	4313      	orrs	r3, r2
 8001076:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001078:	4b75      	ldr	r3, [pc, #468]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	69db      	ldr	r3, [r3, #28]
 8001084:	061b      	lsls	r3, r3, #24
 8001086:	4972      	ldr	r1, [pc, #456]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 8001088:	4313      	orrs	r3, r2
 800108a:	604b      	str	r3, [r1, #4]
 800108c:	e015      	b.n	80010ba <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800108e:	4b74      	ldr	r3, [pc, #464]	; (8001260 <HAL_RCC_OscConfig+0x510>)
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001094:	f7ff fbb0 	bl	80007f8 <HAL_GetTick>
 8001098:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800109a:	e008      	b.n	80010ae <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800109c:	f7ff fbac 	bl	80007f8 <HAL_GetTick>
 80010a0:	4602      	mov	r2, r0
 80010a2:	693b      	ldr	r3, [r7, #16]
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	2b02      	cmp	r3, #2
 80010a8:	d901      	bls.n	80010ae <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80010aa:	2303      	movs	r3, #3
 80010ac:	e177      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80010ae:	4b68      	ldr	r3, [pc, #416]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d1f0      	bne.n	800109c <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f003 0308 	and.w	r3, r3, #8
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d030      	beq.n	8001128 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	695b      	ldr	r3, [r3, #20]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d016      	beq.n	80010fc <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010ce:	4b65      	ldr	r3, [pc, #404]	; (8001264 <HAL_RCC_OscConfig+0x514>)
 80010d0:	2201      	movs	r2, #1
 80010d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010d4:	f7ff fb90 	bl	80007f8 <HAL_GetTick>
 80010d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80010da:	e008      	b.n	80010ee <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010dc:	f7ff fb8c 	bl	80007f8 <HAL_GetTick>
 80010e0:	4602      	mov	r2, r0
 80010e2:	693b      	ldr	r3, [r7, #16]
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	2b02      	cmp	r3, #2
 80010e8:	d901      	bls.n	80010ee <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80010ea:	2303      	movs	r3, #3
 80010ec:	e157      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80010ee:	4b58      	ldr	r3, [pc, #352]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 80010f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010f2:	f003 0302 	and.w	r3, r3, #2
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d0f0      	beq.n	80010dc <HAL_RCC_OscConfig+0x38c>
 80010fa:	e015      	b.n	8001128 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010fc:	4b59      	ldr	r3, [pc, #356]	; (8001264 <HAL_RCC_OscConfig+0x514>)
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001102:	f7ff fb79 	bl	80007f8 <HAL_GetTick>
 8001106:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001108:	e008      	b.n	800111c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800110a:	f7ff fb75 	bl	80007f8 <HAL_GetTick>
 800110e:	4602      	mov	r2, r0
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	2b02      	cmp	r3, #2
 8001116:	d901      	bls.n	800111c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001118:	2303      	movs	r3, #3
 800111a:	e140      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800111c:	4b4c      	ldr	r3, [pc, #304]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 800111e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001120:	f003 0302 	and.w	r3, r3, #2
 8001124:	2b00      	cmp	r3, #0
 8001126:	d1f0      	bne.n	800110a <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f003 0304 	and.w	r3, r3, #4
 8001130:	2b00      	cmp	r3, #0
 8001132:	f000 80b5 	beq.w	80012a0 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001136:	2300      	movs	r3, #0
 8001138:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800113a:	4b45      	ldr	r3, [pc, #276]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 800113c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800113e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001142:	2b00      	cmp	r3, #0
 8001144:	d10d      	bne.n	8001162 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001146:	4b42      	ldr	r3, [pc, #264]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 8001148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800114a:	4a41      	ldr	r2, [pc, #260]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 800114c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001150:	6253      	str	r3, [r2, #36]	; 0x24
 8001152:	4b3f      	ldr	r3, [pc, #252]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 8001154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001156:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800115a:	60bb      	str	r3, [r7, #8]
 800115c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800115e:	2301      	movs	r3, #1
 8001160:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001162:	4b41      	ldr	r3, [pc, #260]	; (8001268 <HAL_RCC_OscConfig+0x518>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800116a:	2b00      	cmp	r3, #0
 800116c:	d118      	bne.n	80011a0 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800116e:	4b3e      	ldr	r3, [pc, #248]	; (8001268 <HAL_RCC_OscConfig+0x518>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4a3d      	ldr	r2, [pc, #244]	; (8001268 <HAL_RCC_OscConfig+0x518>)
 8001174:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001178:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800117a:	f7ff fb3d 	bl	80007f8 <HAL_GetTick>
 800117e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001180:	e008      	b.n	8001194 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001182:	f7ff fb39 	bl	80007f8 <HAL_GetTick>
 8001186:	4602      	mov	r2, r0
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	1ad3      	subs	r3, r2, r3
 800118c:	2b64      	cmp	r3, #100	; 0x64
 800118e:	d901      	bls.n	8001194 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001190:	2303      	movs	r3, #3
 8001192:	e104      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001194:	4b34      	ldr	r3, [pc, #208]	; (8001268 <HAL_RCC_OscConfig+0x518>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800119c:	2b00      	cmp	r3, #0
 800119e:	d0f0      	beq.n	8001182 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d106      	bne.n	80011b6 <HAL_RCC_OscConfig+0x466>
 80011a8:	4b29      	ldr	r3, [pc, #164]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 80011aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011ac:	4a28      	ldr	r2, [pc, #160]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 80011ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011b2:	6353      	str	r3, [r2, #52]	; 0x34
 80011b4:	e02d      	b.n	8001212 <HAL_RCC_OscConfig+0x4c2>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d10c      	bne.n	80011d8 <HAL_RCC_OscConfig+0x488>
 80011be:	4b24      	ldr	r3, [pc, #144]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 80011c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011c2:	4a23      	ldr	r2, [pc, #140]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 80011c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80011c8:	6353      	str	r3, [r2, #52]	; 0x34
 80011ca:	4b21      	ldr	r3, [pc, #132]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 80011cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011ce:	4a20      	ldr	r2, [pc, #128]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 80011d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80011d4:	6353      	str	r3, [r2, #52]	; 0x34
 80011d6:	e01c      	b.n	8001212 <HAL_RCC_OscConfig+0x4c2>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	2b05      	cmp	r3, #5
 80011de:	d10c      	bne.n	80011fa <HAL_RCC_OscConfig+0x4aa>
 80011e0:	4b1b      	ldr	r3, [pc, #108]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 80011e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011e4:	4a1a      	ldr	r2, [pc, #104]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 80011e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80011ea:	6353      	str	r3, [r2, #52]	; 0x34
 80011ec:	4b18      	ldr	r3, [pc, #96]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 80011ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011f0:	4a17      	ldr	r2, [pc, #92]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 80011f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011f6:	6353      	str	r3, [r2, #52]	; 0x34
 80011f8:	e00b      	b.n	8001212 <HAL_RCC_OscConfig+0x4c2>
 80011fa:	4b15      	ldr	r3, [pc, #84]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 80011fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011fe:	4a14      	ldr	r2, [pc, #80]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 8001200:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001204:	6353      	str	r3, [r2, #52]	; 0x34
 8001206:	4b12      	ldr	r3, [pc, #72]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 8001208:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800120a:	4a11      	ldr	r2, [pc, #68]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 800120c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001210:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d015      	beq.n	8001246 <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800121a:	f7ff faed 	bl	80007f8 <HAL_GetTick>
 800121e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001220:	e00a      	b.n	8001238 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001222:	f7ff fae9 	bl	80007f8 <HAL_GetTick>
 8001226:	4602      	mov	r2, r0
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	1ad3      	subs	r3, r2, r3
 800122c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001230:	4293      	cmp	r3, r2
 8001232:	d901      	bls.n	8001238 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001234:	2303      	movs	r3, #3
 8001236:	e0b2      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001238:	4b05      	ldr	r3, [pc, #20]	; (8001250 <HAL_RCC_OscConfig+0x500>)
 800123a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800123c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001240:	2b00      	cmp	r3, #0
 8001242:	d0ee      	beq.n	8001222 <HAL_RCC_OscConfig+0x4d2>
 8001244:	e023      	b.n	800128e <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001246:	f7ff fad7 	bl	80007f8 <HAL_GetTick>
 800124a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800124c:	e019      	b.n	8001282 <HAL_RCC_OscConfig+0x532>
 800124e:	bf00      	nop
 8001250:	40023800 	.word	0x40023800
 8001254:	080029c4 	.word	0x080029c4
 8001258:	20000000 	.word	0x20000000
 800125c:	20000004 	.word	0x20000004
 8001260:	42470020 	.word	0x42470020
 8001264:	42470680 	.word	0x42470680
 8001268:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800126c:	f7ff fac4 	bl	80007f8 <HAL_GetTick>
 8001270:	4602      	mov	r2, r0
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	f241 3288 	movw	r2, #5000	; 0x1388
 800127a:	4293      	cmp	r3, r2
 800127c:	d901      	bls.n	8001282 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800127e:	2303      	movs	r3, #3
 8001280:	e08d      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001282:	4b49      	ldr	r3, [pc, #292]	; (80013a8 <HAL_RCC_OscConfig+0x658>)
 8001284:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001286:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800128a:	2b00      	cmp	r3, #0
 800128c:	d1ee      	bne.n	800126c <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800128e:	7ffb      	ldrb	r3, [r7, #31]
 8001290:	2b01      	cmp	r3, #1
 8001292:	d105      	bne.n	80012a0 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001294:	4b44      	ldr	r3, [pc, #272]	; (80013a8 <HAL_RCC_OscConfig+0x658>)
 8001296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001298:	4a43      	ldr	r2, [pc, #268]	; (80013a8 <HAL_RCC_OscConfig+0x658>)
 800129a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800129e:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d079      	beq.n	800139c <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012a8:	69bb      	ldr	r3, [r7, #24]
 80012aa:	2b0c      	cmp	r3, #12
 80012ac:	d056      	beq.n	800135c <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012b2:	2b02      	cmp	r3, #2
 80012b4:	d13b      	bne.n	800132e <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012b6:	4b3d      	ldr	r3, [pc, #244]	; (80013ac <HAL_RCC_OscConfig+0x65c>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012bc:	f7ff fa9c 	bl	80007f8 <HAL_GetTick>
 80012c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80012c2:	e008      	b.n	80012d6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012c4:	f7ff fa98 	bl	80007f8 <HAL_GetTick>
 80012c8:	4602      	mov	r2, r0
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d901      	bls.n	80012d6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	e063      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80012d6:	4b34      	ldr	r3, [pc, #208]	; (80013a8 <HAL_RCC_OscConfig+0x658>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d1f0      	bne.n	80012c4 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012e2:	4b31      	ldr	r3, [pc, #196]	; (80013a8 <HAL_RCC_OscConfig+0x658>)
 80012e4:	689b      	ldr	r3, [r3, #8]
 80012e6:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012f2:	4319      	orrs	r1, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f8:	430b      	orrs	r3, r1
 80012fa:	492b      	ldr	r1, [pc, #172]	; (80013a8 <HAL_RCC_OscConfig+0x658>)
 80012fc:	4313      	orrs	r3, r2
 80012fe:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001300:	4b2a      	ldr	r3, [pc, #168]	; (80013ac <HAL_RCC_OscConfig+0x65c>)
 8001302:	2201      	movs	r2, #1
 8001304:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001306:	f7ff fa77 	bl	80007f8 <HAL_GetTick>
 800130a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800130c:	e008      	b.n	8001320 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800130e:	f7ff fa73 	bl	80007f8 <HAL_GetTick>
 8001312:	4602      	mov	r2, r0
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	1ad3      	subs	r3, r2, r3
 8001318:	2b02      	cmp	r3, #2
 800131a:	d901      	bls.n	8001320 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 800131c:	2303      	movs	r3, #3
 800131e:	e03e      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001320:	4b21      	ldr	r3, [pc, #132]	; (80013a8 <HAL_RCC_OscConfig+0x658>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001328:	2b00      	cmp	r3, #0
 800132a:	d0f0      	beq.n	800130e <HAL_RCC_OscConfig+0x5be>
 800132c:	e036      	b.n	800139c <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800132e:	4b1f      	ldr	r3, [pc, #124]	; (80013ac <HAL_RCC_OscConfig+0x65c>)
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001334:	f7ff fa60 	bl	80007f8 <HAL_GetTick>
 8001338:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800133a:	e008      	b.n	800134e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800133c:	f7ff fa5c 	bl	80007f8 <HAL_GetTick>
 8001340:	4602      	mov	r2, r0
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b02      	cmp	r3, #2
 8001348:	d901      	bls.n	800134e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e027      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800134e:	4b16      	ldr	r3, [pc, #88]	; (80013a8 <HAL_RCC_OscConfig+0x658>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d1f0      	bne.n	800133c <HAL_RCC_OscConfig+0x5ec>
 800135a:	e01f      	b.n	800139c <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001360:	2b01      	cmp	r3, #1
 8001362:	d101      	bne.n	8001368 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001364:	2301      	movs	r3, #1
 8001366:	e01a      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001368:	4b0f      	ldr	r3, [pc, #60]	; (80013a8 <HAL_RCC_OscConfig+0x658>)
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001378:	429a      	cmp	r2, r3
 800137a:	d10d      	bne.n	8001398 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001386:	429a      	cmp	r2, r3
 8001388:	d106      	bne.n	8001398 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001394:	429a      	cmp	r2, r3
 8001396:	d001      	beq.n	800139c <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8001398:	2301      	movs	r3, #1
 800139a:	e000      	b.n	800139e <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 800139c:	2300      	movs	r3, #0
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3720      	adds	r7, #32
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40023800 	.word	0x40023800
 80013ac:	42470060 	.word	0x42470060

080013b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d101      	bne.n	80013c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013c0:	2301      	movs	r3, #1
 80013c2:	e11a      	b.n	80015fa <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80013c4:	4b8f      	ldr	r3, [pc, #572]	; (8001604 <HAL_RCC_ClockConfig+0x254>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f003 0301 	and.w	r3, r3, #1
 80013cc:	683a      	ldr	r2, [r7, #0]
 80013ce:	429a      	cmp	r2, r3
 80013d0:	d919      	bls.n	8001406 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d105      	bne.n	80013e4 <HAL_RCC_ClockConfig+0x34>
 80013d8:	4b8a      	ldr	r3, [pc, #552]	; (8001604 <HAL_RCC_ClockConfig+0x254>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a89      	ldr	r2, [pc, #548]	; (8001604 <HAL_RCC_ClockConfig+0x254>)
 80013de:	f043 0304 	orr.w	r3, r3, #4
 80013e2:	6013      	str	r3, [r2, #0]
 80013e4:	4b87      	ldr	r3, [pc, #540]	; (8001604 <HAL_RCC_ClockConfig+0x254>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f023 0201 	bic.w	r2, r3, #1
 80013ec:	4985      	ldr	r1, [pc, #532]	; (8001604 <HAL_RCC_ClockConfig+0x254>)
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	4313      	orrs	r3, r2
 80013f2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013f4:	4b83      	ldr	r3, [pc, #524]	; (8001604 <HAL_RCC_ClockConfig+0x254>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f003 0301 	and.w	r3, r3, #1
 80013fc:	683a      	ldr	r2, [r7, #0]
 80013fe:	429a      	cmp	r2, r3
 8001400:	d001      	beq.n	8001406 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	e0f9      	b.n	80015fa <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f003 0302 	and.w	r3, r3, #2
 800140e:	2b00      	cmp	r3, #0
 8001410:	d008      	beq.n	8001424 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001412:	4b7d      	ldr	r3, [pc, #500]	; (8001608 <HAL_RCC_ClockConfig+0x258>)
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	497a      	ldr	r1, [pc, #488]	; (8001608 <HAL_RCC_ClockConfig+0x258>)
 8001420:	4313      	orrs	r3, r2
 8001422:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f003 0301 	and.w	r3, r3, #1
 800142c:	2b00      	cmp	r3, #0
 800142e:	f000 808e 	beq.w	800154e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	2b02      	cmp	r3, #2
 8001438:	d107      	bne.n	800144a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800143a:	4b73      	ldr	r3, [pc, #460]	; (8001608 <HAL_RCC_ClockConfig+0x258>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001442:	2b00      	cmp	r3, #0
 8001444:	d121      	bne.n	800148a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e0d7      	b.n	80015fa <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	2b03      	cmp	r3, #3
 8001450:	d107      	bne.n	8001462 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001452:	4b6d      	ldr	r3, [pc, #436]	; (8001608 <HAL_RCC_ClockConfig+0x258>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800145a:	2b00      	cmp	r3, #0
 800145c:	d115      	bne.n	800148a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800145e:	2301      	movs	r3, #1
 8001460:	e0cb      	b.n	80015fa <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	2b01      	cmp	r3, #1
 8001468:	d107      	bne.n	800147a <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800146a:	4b67      	ldr	r3, [pc, #412]	; (8001608 <HAL_RCC_ClockConfig+0x258>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 0302 	and.w	r3, r3, #2
 8001472:	2b00      	cmp	r3, #0
 8001474:	d109      	bne.n	800148a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001476:	2301      	movs	r3, #1
 8001478:	e0bf      	b.n	80015fa <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800147a:	4b63      	ldr	r3, [pc, #396]	; (8001608 <HAL_RCC_ClockConfig+0x258>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001482:	2b00      	cmp	r3, #0
 8001484:	d101      	bne.n	800148a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	e0b7      	b.n	80015fa <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800148a:	4b5f      	ldr	r3, [pc, #380]	; (8001608 <HAL_RCC_ClockConfig+0x258>)
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	f023 0203 	bic.w	r2, r3, #3
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	495c      	ldr	r1, [pc, #368]	; (8001608 <HAL_RCC_ClockConfig+0x258>)
 8001498:	4313      	orrs	r3, r2
 800149a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800149c:	f7ff f9ac 	bl	80007f8 <HAL_GetTick>
 80014a0:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d112      	bne.n	80014d0 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80014aa:	e00a      	b.n	80014c2 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014ac:	f7ff f9a4 	bl	80007f8 <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d901      	bls.n	80014c2 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80014be:	2303      	movs	r3, #3
 80014c0:	e09b      	b.n	80015fa <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80014c2:	4b51      	ldr	r3, [pc, #324]	; (8001608 <HAL_RCC_ClockConfig+0x258>)
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	f003 030c 	and.w	r3, r3, #12
 80014ca:	2b08      	cmp	r3, #8
 80014cc:	d1ee      	bne.n	80014ac <HAL_RCC_ClockConfig+0xfc>
 80014ce:	e03e      	b.n	800154e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	2b03      	cmp	r3, #3
 80014d6:	d112      	bne.n	80014fe <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014d8:	e00a      	b.n	80014f0 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014da:	f7ff f98d 	bl	80007f8 <HAL_GetTick>
 80014de:	4602      	mov	r2, r0
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	1ad3      	subs	r3, r2, r3
 80014e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d901      	bls.n	80014f0 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 80014ec:	2303      	movs	r3, #3
 80014ee:	e084      	b.n	80015fa <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014f0:	4b45      	ldr	r3, [pc, #276]	; (8001608 <HAL_RCC_ClockConfig+0x258>)
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	f003 030c 	and.w	r3, r3, #12
 80014f8:	2b0c      	cmp	r3, #12
 80014fa:	d1ee      	bne.n	80014da <HAL_RCC_ClockConfig+0x12a>
 80014fc:	e027      	b.n	800154e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	2b01      	cmp	r3, #1
 8001504:	d11d      	bne.n	8001542 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001506:	e00a      	b.n	800151e <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001508:	f7ff f976 	bl	80007f8 <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	f241 3288 	movw	r2, #5000	; 0x1388
 8001516:	4293      	cmp	r3, r2
 8001518:	d901      	bls.n	800151e <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 800151a:	2303      	movs	r3, #3
 800151c:	e06d      	b.n	80015fa <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800151e:	4b3a      	ldr	r3, [pc, #232]	; (8001608 <HAL_RCC_ClockConfig+0x258>)
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	f003 030c 	and.w	r3, r3, #12
 8001526:	2b04      	cmp	r3, #4
 8001528:	d1ee      	bne.n	8001508 <HAL_RCC_ClockConfig+0x158>
 800152a:	e010      	b.n	800154e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800152c:	f7ff f964 	bl	80007f8 <HAL_GetTick>
 8001530:	4602      	mov	r2, r0
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	f241 3288 	movw	r2, #5000	; 0x1388
 800153a:	4293      	cmp	r3, r2
 800153c:	d901      	bls.n	8001542 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 800153e:	2303      	movs	r3, #3
 8001540:	e05b      	b.n	80015fa <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001542:	4b31      	ldr	r3, [pc, #196]	; (8001608 <HAL_RCC_ClockConfig+0x258>)
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	f003 030c 	and.w	r3, r3, #12
 800154a:	2b00      	cmp	r3, #0
 800154c:	d1ee      	bne.n	800152c <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800154e:	4b2d      	ldr	r3, [pc, #180]	; (8001604 <HAL_RCC_ClockConfig+0x254>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	683a      	ldr	r2, [r7, #0]
 8001558:	429a      	cmp	r2, r3
 800155a:	d219      	bcs.n	8001590 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	2b01      	cmp	r3, #1
 8001560:	d105      	bne.n	800156e <HAL_RCC_ClockConfig+0x1be>
 8001562:	4b28      	ldr	r3, [pc, #160]	; (8001604 <HAL_RCC_ClockConfig+0x254>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a27      	ldr	r2, [pc, #156]	; (8001604 <HAL_RCC_ClockConfig+0x254>)
 8001568:	f043 0304 	orr.w	r3, r3, #4
 800156c:	6013      	str	r3, [r2, #0]
 800156e:	4b25      	ldr	r3, [pc, #148]	; (8001604 <HAL_RCC_ClockConfig+0x254>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f023 0201 	bic.w	r2, r3, #1
 8001576:	4923      	ldr	r1, [pc, #140]	; (8001604 <HAL_RCC_ClockConfig+0x254>)
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	4313      	orrs	r3, r2
 800157c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800157e:	4b21      	ldr	r3, [pc, #132]	; (8001604 <HAL_RCC_ClockConfig+0x254>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	683a      	ldr	r2, [r7, #0]
 8001588:	429a      	cmp	r2, r3
 800158a:	d001      	beq.n	8001590 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e034      	b.n	80015fa <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 0304 	and.w	r3, r3, #4
 8001598:	2b00      	cmp	r3, #0
 800159a:	d008      	beq.n	80015ae <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800159c:	4b1a      	ldr	r3, [pc, #104]	; (8001608 <HAL_RCC_ClockConfig+0x258>)
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	4917      	ldr	r1, [pc, #92]	; (8001608 <HAL_RCC_ClockConfig+0x258>)
 80015aa:	4313      	orrs	r3, r2
 80015ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 0308 	and.w	r3, r3, #8
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d009      	beq.n	80015ce <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015ba:	4b13      	ldr	r3, [pc, #76]	; (8001608 <HAL_RCC_ClockConfig+0x258>)
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	691b      	ldr	r3, [r3, #16]
 80015c6:	00db      	lsls	r3, r3, #3
 80015c8:	490f      	ldr	r1, [pc, #60]	; (8001608 <HAL_RCC_ClockConfig+0x258>)
 80015ca:	4313      	orrs	r3, r2
 80015cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80015ce:	f000 f823 	bl	8001618 <HAL_RCC_GetSysClockFreq>
 80015d2:	4601      	mov	r1, r0
 80015d4:	4b0c      	ldr	r3, [pc, #48]	; (8001608 <HAL_RCC_ClockConfig+0x258>)
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	091b      	lsrs	r3, r3, #4
 80015da:	f003 030f 	and.w	r3, r3, #15
 80015de:	4a0b      	ldr	r2, [pc, #44]	; (800160c <HAL_RCC_ClockConfig+0x25c>)
 80015e0:	5cd3      	ldrb	r3, [r2, r3]
 80015e2:	fa21 f303 	lsr.w	r3, r1, r3
 80015e6:	4a0a      	ldr	r2, [pc, #40]	; (8001610 <HAL_RCC_ClockConfig+0x260>)
 80015e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80015ea:	4b0a      	ldr	r3, [pc, #40]	; (8001614 <HAL_RCC_ClockConfig+0x264>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7ff f8b6 	bl	8000760 <HAL_InitTick>
 80015f4:	4603      	mov	r3, r0
 80015f6:	72fb      	strb	r3, [r7, #11]

  return status;
 80015f8:	7afb      	ldrb	r3, [r7, #11]
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3710      	adds	r7, #16
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40023c00 	.word	0x40023c00
 8001608:	40023800 	.word	0x40023800
 800160c:	080029c4 	.word	0x080029c4
 8001610:	20000000 	.word	0x20000000
 8001614:	20000004 	.word	0x20000004

08001618 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001618:	b480      	push	{r7}
 800161a:	b087      	sub	sp, #28
 800161c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 800161e:	4b26      	ldr	r3, [pc, #152]	; (80016b8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001620:	689b      	ldr	r3, [r3, #8]
 8001622:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	f003 030c 	and.w	r3, r3, #12
 800162a:	2b08      	cmp	r3, #8
 800162c:	d006      	beq.n	800163c <HAL_RCC_GetSysClockFreq+0x24>
 800162e:	2b0c      	cmp	r3, #12
 8001630:	d007      	beq.n	8001642 <HAL_RCC_GetSysClockFreq+0x2a>
 8001632:	2b04      	cmp	r3, #4
 8001634:	d12c      	bne.n	8001690 <HAL_RCC_GetSysClockFreq+0x78>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001636:	4b21      	ldr	r3, [pc, #132]	; (80016bc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001638:	613b      	str	r3, [r7, #16]
      break;
 800163a:	e037      	b.n	80016ac <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800163c:	4b20      	ldr	r3, [pc, #128]	; (80016c0 <HAL_RCC_GetSysClockFreq+0xa8>)
 800163e:	613b      	str	r3, [r7, #16]
      break;
 8001640:	e034      	b.n	80016ac <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	0c9b      	lsrs	r3, r3, #18
 8001646:	f003 030f 	and.w	r3, r3, #15
 800164a:	4a1e      	ldr	r2, [pc, #120]	; (80016c4 <HAL_RCC_GetSysClockFreq+0xac>)
 800164c:	5cd3      	ldrb	r3, [r2, r3]
 800164e:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	0d9b      	lsrs	r3, r3, #22
 8001654:	f003 0303 	and.w	r3, r3, #3
 8001658:	3301      	adds	r3, #1
 800165a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800165c:	4b16      	ldr	r3, [pc, #88]	; (80016b8 <HAL_RCC_GetSysClockFreq+0xa0>)
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001664:	2b00      	cmp	r3, #0
 8001666:	d008      	beq.n	800167a <HAL_RCC_GetSysClockFreq+0x62>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	4a15      	ldr	r2, [pc, #84]	; (80016c0 <HAL_RCC_GetSysClockFreq+0xa8>)
 800166c:	fb02 f203 	mul.w	r2, r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	fbb2 f3f3 	udiv	r3, r2, r3
 8001676:	617b      	str	r3, [r7, #20]
 8001678:	e007      	b.n	800168a <HAL_RCC_GetSysClockFreq+0x72>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE * pllm) / plld;
 800167a:	68bb      	ldr	r3, [r7, #8]
 800167c:	4a0f      	ldr	r2, [pc, #60]	; (80016bc <HAL_RCC_GetSysClockFreq+0xa4>)
 800167e:	fb02 f203 	mul.w	r2, r2, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	fbb2 f3f3 	udiv	r3, r2, r3
 8001688:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	613b      	str	r3, [r7, #16]
      break;
 800168e:	e00d      	b.n	80016ac <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001690:	4b09      	ldr	r3, [pc, #36]	; (80016b8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	0b5b      	lsrs	r3, r3, #13
 8001696:	f003 0307 	and.w	r3, r3, #7
 800169a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	3301      	adds	r3, #1
 80016a0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80016a4:	fa02 f303 	lsl.w	r3, r2, r3
 80016a8:	613b      	str	r3, [r7, #16]
      break;
 80016aa:	bf00      	nop
    }
  }
  return sysclockfreq;
 80016ac:	693b      	ldr	r3, [r7, #16]
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	371c      	adds	r7, #28
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bc80      	pop	{r7}
 80016b6:	4770      	bx	lr
 80016b8:	40023800 	.word	0x40023800
 80016bc:	00f42400 	.word	0x00f42400
 80016c0:	007a1200 	.word	0x007a1200
 80016c4:	080029b8 	.word	0x080029b8

080016c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80016cc:	4b02      	ldr	r3, [pc, #8]	; (80016d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80016ce:	681b      	ldr	r3, [r3, #0]
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bc80      	pop	{r7}
 80016d6:	4770      	bx	lr
 80016d8:	20000000 	.word	0x20000000

080016dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80016e0:	f7ff fff2 	bl	80016c8 <HAL_RCC_GetHCLKFreq>
 80016e4:	4601      	mov	r1, r0
 80016e6:	4b05      	ldr	r3, [pc, #20]	; (80016fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	0a1b      	lsrs	r3, r3, #8
 80016ec:	f003 0307 	and.w	r3, r3, #7
 80016f0:	4a03      	ldr	r2, [pc, #12]	; (8001700 <HAL_RCC_GetPCLK1Freq+0x24>)
 80016f2:	5cd3      	ldrb	r3, [r2, r3]
 80016f4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	40023800 	.word	0x40023800
 8001700:	080029d4 	.word	0x080029d4

08001704 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001708:	f7ff ffde 	bl	80016c8 <HAL_RCC_GetHCLKFreq>
 800170c:	4601      	mov	r1, r0
 800170e:	4b05      	ldr	r3, [pc, #20]	; (8001724 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	0adb      	lsrs	r3, r3, #11
 8001714:	f003 0307 	and.w	r3, r3, #7
 8001718:	4a03      	ldr	r2, [pc, #12]	; (8001728 <HAL_RCC_GetPCLK2Freq+0x24>)
 800171a:	5cd3      	ldrb	r3, [r2, r3]
 800171c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001720:	4618      	mov	r0, r3
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40023800 	.word	0x40023800
 8001728:	080029d4 	.word	0x080029d4

0800172c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 800172c:	b480      	push	{r7}
 800172e:	b087      	sub	sp, #28
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001734:	2300      	movs	r3, #0
 8001736:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001738:	4b29      	ldr	r3, [pc, #164]	; (80017e0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d12c      	bne.n	800179e <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001744:	4b26      	ldr	r3, [pc, #152]	; (80017e0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800174c:	2b00      	cmp	r3, #0
 800174e:	d005      	beq.n	800175c <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001750:	4b24      	ldr	r3, [pc, #144]	; (80017e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001758:	617b      	str	r3, [r7, #20]
 800175a:	e016      	b.n	800178a <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800175c:	4b20      	ldr	r3, [pc, #128]	; (80017e0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800175e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001760:	4a1f      	ldr	r2, [pc, #124]	; (80017e0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001762:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001766:	6253      	str	r3, [r2, #36]	; 0x24
 8001768:	4b1d      	ldr	r3, [pc, #116]	; (80017e0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800176a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800176c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001770:	60fb      	str	r3, [r7, #12]
 8001772:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001774:	4b1b      	ldr	r3, [pc, #108]	; (80017e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800177c:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 800177e:	4b18      	ldr	r3, [pc, #96]	; (80017e0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001782:	4a17      	ldr	r2, [pc, #92]	; (80017e0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001784:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001788:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8001790:	d105      	bne.n	800179e <RCC_SetFlashLatencyFromMSIRange+0x72>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001798:	d101      	bne.n	800179e <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800179a:	2301      	movs	r3, #1
 800179c:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d105      	bne.n	80017b0 <RCC_SetFlashLatencyFromMSIRange+0x84>
 80017a4:	4b10      	ldr	r3, [pc, #64]	; (80017e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a0f      	ldr	r2, [pc, #60]	; (80017e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017aa:	f043 0304 	orr.w	r3, r3, #4
 80017ae:	6013      	str	r3, [r2, #0]
 80017b0:	4b0d      	ldr	r3, [pc, #52]	; (80017e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f023 0201 	bic.w	r2, r3, #1
 80017b8:	490b      	ldr	r1, [pc, #44]	; (80017e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	4313      	orrs	r3, r2
 80017be:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80017c0:	4b09      	ldr	r3, [pc, #36]	; (80017e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f003 0301 	and.w	r3, r3, #1
 80017c8:	693a      	ldr	r2, [r7, #16]
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d001      	beq.n	80017d2 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 80017ce:	2301      	movs	r3, #1
 80017d0:	e000      	b.n	80017d4 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 80017d2:	2300      	movs	r3, #0
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	371c      	adds	r7, #28
 80017d8:	46bd      	mov	sp, r7
 80017da:	bc80      	pop	{r7}
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	40023800 	.word	0x40023800
 80017e4:	40007000 	.word	0x40007000
 80017e8:	40023c00 	.word	0x40023c00

080017ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d101      	bne.n	80017fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e03f      	b.n	800187e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001804:	b2db      	uxtb	r3, r3
 8001806:	2b00      	cmp	r3, #0
 8001808:	d106      	bne.n	8001818 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2200      	movs	r2, #0
 800180e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001812:	6878      	ldr	r0, [r7, #4]
 8001814:	f7fe ff22 	bl	800065c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2224      	movs	r2, #36	; 0x24
 800181c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	68da      	ldr	r2, [r3, #12]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800182e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f000 f9b1 	bl	8001b98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	691a      	ldr	r2, [r3, #16]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001844:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	695a      	ldr	r2, [r3, #20]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001854:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	68da      	ldr	r2, [r3, #12]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001864:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2200      	movs	r2, #0
 800186a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2220      	movs	r2, #32
 8001870:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2220      	movs	r2, #32
 8001878:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800187c:	2300      	movs	r3, #0
}
 800187e:	4618      	mov	r0, r3
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}

08001886 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001886:	b580      	push	{r7, lr}
 8001888:	b088      	sub	sp, #32
 800188a:	af02      	add	r7, sp, #8
 800188c:	60f8      	str	r0, [r7, #12]
 800188e:	60b9      	str	r1, [r7, #8]
 8001890:	603b      	str	r3, [r7, #0]
 8001892:	4613      	mov	r3, r2
 8001894:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001896:	2300      	movs	r3, #0
 8001898:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	2b20      	cmp	r3, #32
 80018a4:	f040 8083 	bne.w	80019ae <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d002      	beq.n	80018b4 <HAL_UART_Transmit+0x2e>
 80018ae:	88fb      	ldrh	r3, [r7, #6]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d101      	bne.n	80018b8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e07b      	b.n	80019b0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d101      	bne.n	80018c6 <HAL_UART_Transmit+0x40>
 80018c2:	2302      	movs	r3, #2
 80018c4:	e074      	b.n	80019b0 <HAL_UART_Transmit+0x12a>
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	2201      	movs	r2, #1
 80018ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	2200      	movs	r2, #0
 80018d2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	2221      	movs	r2, #33	; 0x21
 80018d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80018dc:	f7fe ff8c 	bl	80007f8 <HAL_GetTick>
 80018e0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	88fa      	ldrh	r2, [r7, #6]
 80018e6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	88fa      	ldrh	r2, [r7, #6]
 80018ec:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80018ee:	e042      	b.n	8001976 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80018f4:	b29b      	uxth	r3, r3
 80018f6:	3b01      	subs	r3, #1
 80018f8:	b29a      	uxth	r2, r3
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001906:	d122      	bne.n	800194e <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	9300      	str	r3, [sp, #0]
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	2200      	movs	r2, #0
 8001910:	2180      	movs	r1, #128	; 0x80
 8001912:	68f8      	ldr	r0, [r7, #12]
 8001914:	f000 f8f6 	bl	8001b04 <UART_WaitOnFlagUntilTimeout>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e046      	b.n	80019b0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001922:	68bb      	ldr	r3, [r7, #8]
 8001924:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	881b      	ldrh	r3, [r3, #0]
 800192a:	461a      	mov	r2, r3
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001934:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	691b      	ldr	r3, [r3, #16]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d103      	bne.n	8001946 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	3302      	adds	r3, #2
 8001942:	60bb      	str	r3, [r7, #8]
 8001944:	e017      	b.n	8001976 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	3301      	adds	r3, #1
 800194a:	60bb      	str	r3, [r7, #8]
 800194c:	e013      	b.n	8001976 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	9300      	str	r3, [sp, #0]
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	2200      	movs	r2, #0
 8001956:	2180      	movs	r1, #128	; 0x80
 8001958:	68f8      	ldr	r0, [r7, #12]
 800195a:	f000 f8d3 	bl	8001b04 <UART_WaitOnFlagUntilTimeout>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8001964:	2303      	movs	r3, #3
 8001966:	e023      	b.n	80019b0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	1c5a      	adds	r2, r3, #1
 800196c:	60ba      	str	r2, [r7, #8]
 800196e:	781a      	ldrb	r2, [r3, #0]
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800197a:	b29b      	uxth	r3, r3
 800197c:	2b00      	cmp	r3, #0
 800197e:	d1b7      	bne.n	80018f0 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	9300      	str	r3, [sp, #0]
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	2200      	movs	r2, #0
 8001988:	2140      	movs	r1, #64	; 0x40
 800198a:	68f8      	ldr	r0, [r7, #12]
 800198c:	f000 f8ba 	bl	8001b04 <UART_WaitOnFlagUntilTimeout>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8001996:	2303      	movs	r3, #3
 8001998:	e00a      	b.n	80019b0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	2220      	movs	r2, #32
 800199e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	2200      	movs	r2, #0
 80019a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80019aa:	2300      	movs	r3, #0
 80019ac:	e000      	b.n	80019b0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80019ae:	2302      	movs	r3, #2
  }
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3718      	adds	r7, #24
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <HAL_UART_Receive>:
  * @param  Size Amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b088      	sub	sp, #32
 80019bc:	af02      	add	r7, sp, #8
 80019be:	60f8      	str	r0, [r7, #12]
 80019c0:	60b9      	str	r1, [r7, #8]
 80019c2:	603b      	str	r3, [r7, #0]
 80019c4:	4613      	mov	r3, r2
 80019c6:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80019c8:	2300      	movs	r3, #0
 80019ca:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	2b20      	cmp	r3, #32
 80019d6:	f040 8090 	bne.w	8001afa <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d002      	beq.n	80019e6 <HAL_UART_Receive+0x2e>
 80019e0:	88fb      	ldrh	r3, [r7, #6]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d101      	bne.n	80019ea <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e088      	b.n	8001afc <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d101      	bne.n	80019f8 <HAL_UART_Receive+0x40>
 80019f4:	2302      	movs	r3, #2
 80019f6:	e081      	b.n	8001afc <HAL_UART_Receive+0x144>
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2201      	movs	r2, #1
 80019fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2200      	movs	r2, #0
 8001a04:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	2222      	movs	r2, #34	; 0x22
 8001a0a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001a0e:	f7fe fef3 	bl	80007f8 <HAL_GetTick>
 8001a12:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	88fa      	ldrh	r2, [r7, #6]
 8001a18:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	88fa      	ldrh	r2, [r7, #6]
 8001a1e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8001a20:	e05c      	b.n	8001adc <HAL_UART_Receive+0x124>
    {
      huart->RxXferCount--;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	3b01      	subs	r3, #1
 8001a2a:	b29a      	uxth	r2, r3
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a38:	d12b      	bne.n	8001a92 <HAL_UART_Receive+0xda>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	9300      	str	r3, [sp, #0]
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	2200      	movs	r2, #0
 8001a42:	2120      	movs	r1, #32
 8001a44:	68f8      	ldr	r0, [r7, #12]
 8001a46:	f000 f85d 	bl	8001b04 <UART_WaitOnFlagUntilTimeout>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <HAL_UART_Receive+0x9c>
        {
          return HAL_TIMEOUT;
 8001a50:	2303      	movs	r3, #3
 8001a52:	e053      	b.n	8001afc <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	691b      	ldr	r3, [r3, #16]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d10c      	bne.n	8001a7a <HAL_UART_Receive+0xc2>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	b29b      	uxth	r3, r3
 8001a68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a6c:	b29a      	uxth	r2, r3
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	3302      	adds	r3, #2
 8001a76:	60bb      	str	r3, [r7, #8]
 8001a78:	e030      	b.n	8001adc <HAL_UART_Receive+0x124>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	b29a      	uxth	r2, r3
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	60bb      	str	r3, [r7, #8]
 8001a90:	e024      	b.n	8001adc <HAL_UART_Receive+0x124>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	9300      	str	r3, [sp, #0]
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	2120      	movs	r1, #32
 8001a9c:	68f8      	ldr	r0, [r7, #12]
 8001a9e:	f000 f831 	bl	8001b04 <UART_WaitOnFlagUntilTimeout>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <HAL_UART_Receive+0xf4>
        {
          return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e027      	b.n	8001afc <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	691b      	ldr	r3, [r3, #16]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d108      	bne.n	8001ac6 <HAL_UART_Receive+0x10e>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	6859      	ldr	r1, [r3, #4]
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	1c5a      	adds	r2, r3, #1
 8001abe:	60ba      	str	r2, [r7, #8]
 8001ac0:	b2ca      	uxtb	r2, r1
 8001ac2:	701a      	strb	r2, [r3, #0]
 8001ac4:	e00a      	b.n	8001adc <HAL_UART_Receive+0x124>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	b2da      	uxtb	r2, r3
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	1c59      	adds	r1, r3, #1
 8001ad2:	60b9      	str	r1, [r7, #8]
 8001ad4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001ad8:	b2d2      	uxtb	r2, r2
 8001ada:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001ae0:	b29b      	uxth	r3, r3
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d19d      	bne.n	8001a22 <HAL_UART_Receive+0x6a>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	2220      	movs	r2, #32
 8001aea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	2200      	movs	r2, #0
 8001af2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8001af6:	2300      	movs	r3, #0
 8001af8:	e000      	b.n	8001afc <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8001afa:	2302      	movs	r3, #2
  }
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3718      	adds	r7, #24
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b084      	sub	sp, #16
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	60f8      	str	r0, [r7, #12]
 8001b0c:	60b9      	str	r1, [r7, #8]
 8001b0e:	603b      	str	r3, [r7, #0]
 8001b10:	4613      	mov	r3, r2
 8001b12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001b14:	e02c      	b.n	8001b70 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b16:	69bb      	ldr	r3, [r7, #24]
 8001b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b1c:	d028      	beq.n	8001b70 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001b1e:	69bb      	ldr	r3, [r7, #24]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d007      	beq.n	8001b34 <UART_WaitOnFlagUntilTimeout+0x30>
 8001b24:	f7fe fe68 	bl	80007f8 <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	69ba      	ldr	r2, [r7, #24]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d21d      	bcs.n	8001b70 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	68da      	ldr	r2, [r3, #12]
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001b42:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	695a      	ldr	r2, [r3, #20]
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f022 0201 	bic.w	r2, r2, #1
 8001b52:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2220      	movs	r2, #32
 8001b58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	2220      	movs	r2, #32
 8001b60:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2200      	movs	r2, #0
 8001b68:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	e00f      	b.n	8001b90 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	4013      	ands	r3, r2
 8001b7a:	68ba      	ldr	r2, [r7, #8]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	bf0c      	ite	eq
 8001b80:	2301      	moveq	r3, #1
 8001b82:	2300      	movne	r3, #0
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	461a      	mov	r2, r3
 8001b88:	79fb      	ldrb	r3, [r7, #7]
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d0c3      	beq.n	8001b16 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001b8e:	2300      	movs	r3, #0
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3710      	adds	r7, #16
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}

08001b98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	691b      	ldr	r3, [r3, #16]
 8001ba6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	68da      	ldr	r2, [r3, #12]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	430a      	orrs	r2, r1
 8001bb4:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	689a      	ldr	r2, [r3, #8]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	691b      	ldr	r3, [r3, #16]
 8001bbe:	431a      	orrs	r2, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	695b      	ldr	r3, [r3, #20]
 8001bc4:	431a      	orrs	r2, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	69db      	ldr	r3, [r3, #28]
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001bd8:	f023 030c 	bic.w	r3, r3, #12
 8001bdc:	687a      	ldr	r2, [r7, #4]
 8001bde:	6812      	ldr	r2, [r2, #0]
 8001be0:	68f9      	ldr	r1, [r7, #12]
 8001be2:	430b      	orrs	r3, r1
 8001be4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	695b      	ldr	r3, [r3, #20]
 8001bec:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	699a      	ldr	r2, [r3, #24]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	69db      	ldr	r3, [r3, #28]
 8001c00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c04:	f040 80a5 	bne.w	8001d52 <UART_SetConfig+0x1ba>
  {
    /*------- UART-associated USART registers setting : BRR Configuration ------*/
    if((huart->Instance == USART1))
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4aa4      	ldr	r2, [pc, #656]	; (8001ea0 <UART_SetConfig+0x308>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d14f      	bne.n	8001cb2 <UART_SetConfig+0x11a>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001c12:	f7ff fd77 	bl	8001704 <HAL_RCC_GetPCLK2Freq>
 8001c16:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001c18:	68ba      	ldr	r2, [r7, #8]
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	4413      	add	r3, r2
 8001c20:	009a      	lsls	r2, r3, #2
 8001c22:	441a      	add	r2, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	005b      	lsls	r3, r3, #1
 8001c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c2e:	4a9d      	ldr	r2, [pc, #628]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001c30:	fba2 2303 	umull	r2, r3, r2, r3
 8001c34:	095b      	lsrs	r3, r3, #5
 8001c36:	0119      	lsls	r1, r3, #4
 8001c38:	68ba      	ldr	r2, [r7, #8]
 8001c3a:	4613      	mov	r3, r2
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	4413      	add	r3, r2
 8001c40:	009a      	lsls	r2, r3, #2
 8001c42:	441a      	add	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	005b      	lsls	r3, r3, #1
 8001c4a:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c4e:	4b95      	ldr	r3, [pc, #596]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001c50:	fba3 0302 	umull	r0, r3, r3, r2
 8001c54:	095b      	lsrs	r3, r3, #5
 8001c56:	2064      	movs	r0, #100	; 0x64
 8001c58:	fb00 f303 	mul.w	r3, r0, r3
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	00db      	lsls	r3, r3, #3
 8001c60:	3332      	adds	r3, #50	; 0x32
 8001c62:	4a90      	ldr	r2, [pc, #576]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001c64:	fba2 2303 	umull	r2, r3, r2, r3
 8001c68:	095b      	lsrs	r3, r3, #5
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001c70:	4419      	add	r1, r3
 8001c72:	68ba      	ldr	r2, [r7, #8]
 8001c74:	4613      	mov	r3, r2
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	4413      	add	r3, r2
 8001c7a:	009a      	lsls	r2, r3, #2
 8001c7c:	441a      	add	r2, r3
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c88:	4b86      	ldr	r3, [pc, #536]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001c8a:	fba3 0302 	umull	r0, r3, r3, r2
 8001c8e:	095b      	lsrs	r3, r3, #5
 8001c90:	2064      	movs	r0, #100	; 0x64
 8001c92:	fb00 f303 	mul.w	r3, r0, r3
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	00db      	lsls	r3, r3, #3
 8001c9a:	3332      	adds	r3, #50	; 0x32
 8001c9c:	4a81      	ldr	r2, [pc, #516]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001ca2:	095b      	lsrs	r3, r3, #5
 8001ca4:	f003 0207 	and.w	r2, r3, #7
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	440a      	add	r2, r1
 8001cae:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8001cb0:	e0f1      	b.n	8001e96 <UART_SetConfig+0x2fe>
      pclk = HAL_RCC_GetPCLK1Freq();
 8001cb2:	f7ff fd13 	bl	80016dc <HAL_RCC_GetPCLK1Freq>
 8001cb6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001cb8:	68ba      	ldr	r2, [r7, #8]
 8001cba:	4613      	mov	r3, r2
 8001cbc:	009b      	lsls	r3, r3, #2
 8001cbe:	4413      	add	r3, r2
 8001cc0:	009a      	lsls	r2, r3, #2
 8001cc2:	441a      	add	r2, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	005b      	lsls	r3, r3, #1
 8001cca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cce:	4a75      	ldr	r2, [pc, #468]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001cd0:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd4:	095b      	lsrs	r3, r3, #5
 8001cd6:	0119      	lsls	r1, r3, #4
 8001cd8:	68ba      	ldr	r2, [r7, #8]
 8001cda:	4613      	mov	r3, r2
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	4413      	add	r3, r2
 8001ce0:	009a      	lsls	r2, r3, #2
 8001ce2:	441a      	add	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	fbb2 f2f3 	udiv	r2, r2, r3
 8001cee:	4b6d      	ldr	r3, [pc, #436]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001cf0:	fba3 0302 	umull	r0, r3, r3, r2
 8001cf4:	095b      	lsrs	r3, r3, #5
 8001cf6:	2064      	movs	r0, #100	; 0x64
 8001cf8:	fb00 f303 	mul.w	r3, r0, r3
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	00db      	lsls	r3, r3, #3
 8001d00:	3332      	adds	r3, #50	; 0x32
 8001d02:	4a68      	ldr	r2, [pc, #416]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001d04:	fba2 2303 	umull	r2, r3, r2, r3
 8001d08:	095b      	lsrs	r3, r3, #5
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001d10:	4419      	add	r1, r3
 8001d12:	68ba      	ldr	r2, [r7, #8]
 8001d14:	4613      	mov	r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	4413      	add	r3, r2
 8001d1a:	009a      	lsls	r2, r3, #2
 8001d1c:	441a      	add	r2, r3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d28:	4b5e      	ldr	r3, [pc, #376]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001d2a:	fba3 0302 	umull	r0, r3, r3, r2
 8001d2e:	095b      	lsrs	r3, r3, #5
 8001d30:	2064      	movs	r0, #100	; 0x64
 8001d32:	fb00 f303 	mul.w	r3, r0, r3
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	00db      	lsls	r3, r3, #3
 8001d3a:	3332      	adds	r3, #50	; 0x32
 8001d3c:	4a59      	ldr	r2, [pc, #356]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d42:	095b      	lsrs	r3, r3, #5
 8001d44:	f003 0207 	and.w	r2, r3, #7
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	440a      	add	r2, r1
 8001d4e:	609a      	str	r2, [r3, #8]
}
 8001d50:	e0a1      	b.n	8001e96 <UART_SetConfig+0x2fe>
    if((huart->Instance == USART1))
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a52      	ldr	r2, [pc, #328]	; (8001ea0 <UART_SetConfig+0x308>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d14e      	bne.n	8001dfa <UART_SetConfig+0x262>
      pclk = HAL_RCC_GetPCLK2Freq();
 8001d5c:	f7ff fcd2 	bl	8001704 <HAL_RCC_GetPCLK2Freq>
 8001d60:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001d62:	68ba      	ldr	r2, [r7, #8]
 8001d64:	4613      	mov	r3, r2
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	4413      	add	r3, r2
 8001d6a:	009a      	lsls	r2, r3, #2
 8001d6c:	441a      	add	r2, r3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d78:	4a4a      	ldr	r2, [pc, #296]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d7e:	095b      	lsrs	r3, r3, #5
 8001d80:	0119      	lsls	r1, r3, #4
 8001d82:	68ba      	ldr	r2, [r7, #8]
 8001d84:	4613      	mov	r3, r2
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	4413      	add	r3, r2
 8001d8a:	009a      	lsls	r2, r3, #2
 8001d8c:	441a      	add	r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d98:	4b42      	ldr	r3, [pc, #264]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001d9a:	fba3 0302 	umull	r0, r3, r3, r2
 8001d9e:	095b      	lsrs	r3, r3, #5
 8001da0:	2064      	movs	r0, #100	; 0x64
 8001da2:	fb00 f303 	mul.w	r3, r0, r3
 8001da6:	1ad3      	subs	r3, r2, r3
 8001da8:	011b      	lsls	r3, r3, #4
 8001daa:	3332      	adds	r3, #50	; 0x32
 8001dac:	4a3d      	ldr	r2, [pc, #244]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001dae:	fba2 2303 	umull	r2, r3, r2, r3
 8001db2:	095b      	lsrs	r3, r3, #5
 8001db4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001db8:	4419      	add	r1, r3
 8001dba:	68ba      	ldr	r2, [r7, #8]
 8001dbc:	4613      	mov	r3, r2
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	4413      	add	r3, r2
 8001dc2:	009a      	lsls	r2, r3, #2
 8001dc4:	441a      	add	r2, r3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	fbb2 f2f3 	udiv	r2, r2, r3
 8001dd0:	4b34      	ldr	r3, [pc, #208]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001dd2:	fba3 0302 	umull	r0, r3, r3, r2
 8001dd6:	095b      	lsrs	r3, r3, #5
 8001dd8:	2064      	movs	r0, #100	; 0x64
 8001dda:	fb00 f303 	mul.w	r3, r0, r3
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	011b      	lsls	r3, r3, #4
 8001de2:	3332      	adds	r3, #50	; 0x32
 8001de4:	4a2f      	ldr	r2, [pc, #188]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001de6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dea:	095b      	lsrs	r3, r3, #5
 8001dec:	f003 020f 	and.w	r2, r3, #15
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	440a      	add	r2, r1
 8001df6:	609a      	str	r2, [r3, #8]
}
 8001df8:	e04d      	b.n	8001e96 <UART_SetConfig+0x2fe>
      pclk = HAL_RCC_GetPCLK1Freq();
 8001dfa:	f7ff fc6f 	bl	80016dc <HAL_RCC_GetPCLK1Freq>
 8001dfe:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001e00:	68ba      	ldr	r2, [r7, #8]
 8001e02:	4613      	mov	r3, r2
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	4413      	add	r3, r2
 8001e08:	009a      	lsls	r2, r3, #2
 8001e0a:	441a      	add	r2, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	009b      	lsls	r3, r3, #2
 8001e12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e16:	4a23      	ldr	r2, [pc, #140]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001e18:	fba2 2303 	umull	r2, r3, r2, r3
 8001e1c:	095b      	lsrs	r3, r3, #5
 8001e1e:	0119      	lsls	r1, r3, #4
 8001e20:	68ba      	ldr	r2, [r7, #8]
 8001e22:	4613      	mov	r3, r2
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	4413      	add	r3, r2
 8001e28:	009a      	lsls	r2, r3, #2
 8001e2a:	441a      	add	r2, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e36:	4b1b      	ldr	r3, [pc, #108]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001e38:	fba3 0302 	umull	r0, r3, r3, r2
 8001e3c:	095b      	lsrs	r3, r3, #5
 8001e3e:	2064      	movs	r0, #100	; 0x64
 8001e40:	fb00 f303 	mul.w	r3, r0, r3
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	011b      	lsls	r3, r3, #4
 8001e48:	3332      	adds	r3, #50	; 0x32
 8001e4a:	4a16      	ldr	r2, [pc, #88]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e50:	095b      	lsrs	r3, r3, #5
 8001e52:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e56:	4419      	add	r1, r3
 8001e58:	68ba      	ldr	r2, [r7, #8]
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	4413      	add	r3, r2
 8001e60:	009a      	lsls	r2, r3, #2
 8001e62:	441a      	add	r2, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e6e:	4b0d      	ldr	r3, [pc, #52]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001e70:	fba3 0302 	umull	r0, r3, r3, r2
 8001e74:	095b      	lsrs	r3, r3, #5
 8001e76:	2064      	movs	r0, #100	; 0x64
 8001e78:	fb00 f303 	mul.w	r3, r0, r3
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	011b      	lsls	r3, r3, #4
 8001e80:	3332      	adds	r3, #50	; 0x32
 8001e82:	4a08      	ldr	r2, [pc, #32]	; (8001ea4 <UART_SetConfig+0x30c>)
 8001e84:	fba2 2303 	umull	r2, r3, r2, r3
 8001e88:	095b      	lsrs	r3, r3, #5
 8001e8a:	f003 020f 	and.w	r2, r3, #15
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	440a      	add	r2, r1
 8001e94:	609a      	str	r2, [r3, #8]
}
 8001e96:	bf00      	nop
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	40013800 	.word	0x40013800
 8001ea4:	51eb851f 	.word	0x51eb851f

08001ea8 <atoi>:
 8001ea8:	220a      	movs	r2, #10
 8001eaa:	2100      	movs	r1, #0
 8001eac:	f000 b8ce 	b.w	800204c <strtol>

08001eb0 <__errno>:
 8001eb0:	4b01      	ldr	r3, [pc, #4]	; (8001eb8 <__errno+0x8>)
 8001eb2:	6818      	ldr	r0, [r3, #0]
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	2000000c 	.word	0x2000000c

08001ebc <__libc_init_array>:
 8001ebc:	b570      	push	{r4, r5, r6, lr}
 8001ebe:	2500      	movs	r5, #0
 8001ec0:	4e0c      	ldr	r6, [pc, #48]	; (8001ef4 <__libc_init_array+0x38>)
 8001ec2:	4c0d      	ldr	r4, [pc, #52]	; (8001ef8 <__libc_init_array+0x3c>)
 8001ec4:	1ba4      	subs	r4, r4, r6
 8001ec6:	10a4      	asrs	r4, r4, #2
 8001ec8:	42a5      	cmp	r5, r4
 8001eca:	d109      	bne.n	8001ee0 <__libc_init_array+0x24>
 8001ecc:	f000 fcea 	bl	80028a4 <_init>
 8001ed0:	2500      	movs	r5, #0
 8001ed2:	4e0a      	ldr	r6, [pc, #40]	; (8001efc <__libc_init_array+0x40>)
 8001ed4:	4c0a      	ldr	r4, [pc, #40]	; (8001f00 <__libc_init_array+0x44>)
 8001ed6:	1ba4      	subs	r4, r4, r6
 8001ed8:	10a4      	asrs	r4, r4, #2
 8001eda:	42a5      	cmp	r5, r4
 8001edc:	d105      	bne.n	8001eea <__libc_init_array+0x2e>
 8001ede:	bd70      	pop	{r4, r5, r6, pc}
 8001ee0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001ee4:	4798      	blx	r3
 8001ee6:	3501      	adds	r5, #1
 8001ee8:	e7ee      	b.n	8001ec8 <__libc_init_array+0xc>
 8001eea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001eee:	4798      	blx	r3
 8001ef0:	3501      	adds	r5, #1
 8001ef2:	e7f2      	b.n	8001eda <__libc_init_array+0x1e>
 8001ef4:	08002b1c 	.word	0x08002b1c
 8001ef8:	08002b1c 	.word	0x08002b1c
 8001efc:	08002b1c 	.word	0x08002b1c
 8001f00:	08002b20 	.word	0x08002b20

08001f04 <memset>:
 8001f04:	4603      	mov	r3, r0
 8001f06:	4402      	add	r2, r0
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d100      	bne.n	8001f0e <memset+0xa>
 8001f0c:	4770      	bx	lr
 8001f0e:	f803 1b01 	strb.w	r1, [r3], #1
 8001f12:	e7f9      	b.n	8001f08 <memset+0x4>

08001f14 <siprintf>:
 8001f14:	b40e      	push	{r1, r2, r3}
 8001f16:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001f1a:	b500      	push	{lr}
 8001f1c:	b09c      	sub	sp, #112	; 0x70
 8001f1e:	ab1d      	add	r3, sp, #116	; 0x74
 8001f20:	9002      	str	r0, [sp, #8]
 8001f22:	9006      	str	r0, [sp, #24]
 8001f24:	9107      	str	r1, [sp, #28]
 8001f26:	9104      	str	r1, [sp, #16]
 8001f28:	4808      	ldr	r0, [pc, #32]	; (8001f4c <siprintf+0x38>)
 8001f2a:	4909      	ldr	r1, [pc, #36]	; (8001f50 <siprintf+0x3c>)
 8001f2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8001f30:	9105      	str	r1, [sp, #20]
 8001f32:	6800      	ldr	r0, [r0, #0]
 8001f34:	a902      	add	r1, sp, #8
 8001f36:	9301      	str	r3, [sp, #4]
 8001f38:	f000 f90e 	bl	8002158 <_svfiprintf_r>
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	9b02      	ldr	r3, [sp, #8]
 8001f40:	701a      	strb	r2, [r3, #0]
 8001f42:	b01c      	add	sp, #112	; 0x70
 8001f44:	f85d eb04 	ldr.w	lr, [sp], #4
 8001f48:	b003      	add	sp, #12
 8001f4a:	4770      	bx	lr
 8001f4c:	2000000c 	.word	0x2000000c
 8001f50:	ffff0208 	.word	0xffff0208

08001f54 <_strtol_l.isra.0>:
 8001f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001f58:	4680      	mov	r8, r0
 8001f5a:	4689      	mov	r9, r1
 8001f5c:	4692      	mov	sl, r2
 8001f5e:	461e      	mov	r6, r3
 8001f60:	460f      	mov	r7, r1
 8001f62:	463d      	mov	r5, r7
 8001f64:	9808      	ldr	r0, [sp, #32]
 8001f66:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001f6a:	f000 f885 	bl	8002078 <__locale_ctype_ptr_l>
 8001f6e:	4420      	add	r0, r4
 8001f70:	7843      	ldrb	r3, [r0, #1]
 8001f72:	f013 0308 	ands.w	r3, r3, #8
 8001f76:	d132      	bne.n	8001fde <_strtol_l.isra.0+0x8a>
 8001f78:	2c2d      	cmp	r4, #45	; 0x2d
 8001f7a:	d132      	bne.n	8001fe2 <_strtol_l.isra.0+0x8e>
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	787c      	ldrb	r4, [r7, #1]
 8001f80:	1cbd      	adds	r5, r7, #2
 8001f82:	2e00      	cmp	r6, #0
 8001f84:	d05d      	beq.n	8002042 <_strtol_l.isra.0+0xee>
 8001f86:	2e10      	cmp	r6, #16
 8001f88:	d109      	bne.n	8001f9e <_strtol_l.isra.0+0x4a>
 8001f8a:	2c30      	cmp	r4, #48	; 0x30
 8001f8c:	d107      	bne.n	8001f9e <_strtol_l.isra.0+0x4a>
 8001f8e:	782b      	ldrb	r3, [r5, #0]
 8001f90:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8001f94:	2b58      	cmp	r3, #88	; 0x58
 8001f96:	d14f      	bne.n	8002038 <_strtol_l.isra.0+0xe4>
 8001f98:	2610      	movs	r6, #16
 8001f9a:	786c      	ldrb	r4, [r5, #1]
 8001f9c:	3502      	adds	r5, #2
 8001f9e:	2a00      	cmp	r2, #0
 8001fa0:	bf14      	ite	ne
 8001fa2:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8001fa6:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8001faa:	2700      	movs	r7, #0
 8001fac:	fbb1 fcf6 	udiv	ip, r1, r6
 8001fb0:	4638      	mov	r0, r7
 8001fb2:	fb06 1e1c 	mls	lr, r6, ip, r1
 8001fb6:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8001fba:	2b09      	cmp	r3, #9
 8001fbc:	d817      	bhi.n	8001fee <_strtol_l.isra.0+0x9a>
 8001fbe:	461c      	mov	r4, r3
 8001fc0:	42a6      	cmp	r6, r4
 8001fc2:	dd23      	ble.n	800200c <_strtol_l.isra.0+0xb8>
 8001fc4:	1c7b      	adds	r3, r7, #1
 8001fc6:	d007      	beq.n	8001fd8 <_strtol_l.isra.0+0x84>
 8001fc8:	4584      	cmp	ip, r0
 8001fca:	d31c      	bcc.n	8002006 <_strtol_l.isra.0+0xb2>
 8001fcc:	d101      	bne.n	8001fd2 <_strtol_l.isra.0+0x7e>
 8001fce:	45a6      	cmp	lr, r4
 8001fd0:	db19      	blt.n	8002006 <_strtol_l.isra.0+0xb2>
 8001fd2:	2701      	movs	r7, #1
 8001fd4:	fb00 4006 	mla	r0, r0, r6, r4
 8001fd8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001fdc:	e7eb      	b.n	8001fb6 <_strtol_l.isra.0+0x62>
 8001fde:	462f      	mov	r7, r5
 8001fe0:	e7bf      	b.n	8001f62 <_strtol_l.isra.0+0xe>
 8001fe2:	2c2b      	cmp	r4, #43	; 0x2b
 8001fe4:	bf04      	itt	eq
 8001fe6:	1cbd      	addeq	r5, r7, #2
 8001fe8:	787c      	ldrbeq	r4, [r7, #1]
 8001fea:	461a      	mov	r2, r3
 8001fec:	e7c9      	b.n	8001f82 <_strtol_l.isra.0+0x2e>
 8001fee:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8001ff2:	2b19      	cmp	r3, #25
 8001ff4:	d801      	bhi.n	8001ffa <_strtol_l.isra.0+0xa6>
 8001ff6:	3c37      	subs	r4, #55	; 0x37
 8001ff8:	e7e2      	b.n	8001fc0 <_strtol_l.isra.0+0x6c>
 8001ffa:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8001ffe:	2b19      	cmp	r3, #25
 8002000:	d804      	bhi.n	800200c <_strtol_l.isra.0+0xb8>
 8002002:	3c57      	subs	r4, #87	; 0x57
 8002004:	e7dc      	b.n	8001fc0 <_strtol_l.isra.0+0x6c>
 8002006:	f04f 37ff 	mov.w	r7, #4294967295
 800200a:	e7e5      	b.n	8001fd8 <_strtol_l.isra.0+0x84>
 800200c:	1c7b      	adds	r3, r7, #1
 800200e:	d108      	bne.n	8002022 <_strtol_l.isra.0+0xce>
 8002010:	2322      	movs	r3, #34	; 0x22
 8002012:	4608      	mov	r0, r1
 8002014:	f8c8 3000 	str.w	r3, [r8]
 8002018:	f1ba 0f00 	cmp.w	sl, #0
 800201c:	d107      	bne.n	800202e <_strtol_l.isra.0+0xda>
 800201e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002022:	b102      	cbz	r2, 8002026 <_strtol_l.isra.0+0xd2>
 8002024:	4240      	negs	r0, r0
 8002026:	f1ba 0f00 	cmp.w	sl, #0
 800202a:	d0f8      	beq.n	800201e <_strtol_l.isra.0+0xca>
 800202c:	b10f      	cbz	r7, 8002032 <_strtol_l.isra.0+0xde>
 800202e:	f105 39ff 	add.w	r9, r5, #4294967295
 8002032:	f8ca 9000 	str.w	r9, [sl]
 8002036:	e7f2      	b.n	800201e <_strtol_l.isra.0+0xca>
 8002038:	2430      	movs	r4, #48	; 0x30
 800203a:	2e00      	cmp	r6, #0
 800203c:	d1af      	bne.n	8001f9e <_strtol_l.isra.0+0x4a>
 800203e:	2608      	movs	r6, #8
 8002040:	e7ad      	b.n	8001f9e <_strtol_l.isra.0+0x4a>
 8002042:	2c30      	cmp	r4, #48	; 0x30
 8002044:	d0a3      	beq.n	8001f8e <_strtol_l.isra.0+0x3a>
 8002046:	260a      	movs	r6, #10
 8002048:	e7a9      	b.n	8001f9e <_strtol_l.isra.0+0x4a>
	...

0800204c <strtol>:
 800204c:	4b08      	ldr	r3, [pc, #32]	; (8002070 <strtol+0x24>)
 800204e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002050:	681c      	ldr	r4, [r3, #0]
 8002052:	4d08      	ldr	r5, [pc, #32]	; (8002074 <strtol+0x28>)
 8002054:	6a23      	ldr	r3, [r4, #32]
 8002056:	2b00      	cmp	r3, #0
 8002058:	bf08      	it	eq
 800205a:	462b      	moveq	r3, r5
 800205c:	9300      	str	r3, [sp, #0]
 800205e:	4613      	mov	r3, r2
 8002060:	460a      	mov	r2, r1
 8002062:	4601      	mov	r1, r0
 8002064:	4620      	mov	r0, r4
 8002066:	f7ff ff75 	bl	8001f54 <_strtol_l.isra.0>
 800206a:	b003      	add	sp, #12
 800206c:	bd30      	pop	{r4, r5, pc}
 800206e:	bf00      	nop
 8002070:	2000000c 	.word	0x2000000c
 8002074:	20000070 	.word	0x20000070

08002078 <__locale_ctype_ptr_l>:
 8002078:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800207c:	4770      	bx	lr

0800207e <__ascii_mbtowc>:
 800207e:	b082      	sub	sp, #8
 8002080:	b901      	cbnz	r1, 8002084 <__ascii_mbtowc+0x6>
 8002082:	a901      	add	r1, sp, #4
 8002084:	b142      	cbz	r2, 8002098 <__ascii_mbtowc+0x1a>
 8002086:	b14b      	cbz	r3, 800209c <__ascii_mbtowc+0x1e>
 8002088:	7813      	ldrb	r3, [r2, #0]
 800208a:	600b      	str	r3, [r1, #0]
 800208c:	7812      	ldrb	r2, [r2, #0]
 800208e:	1c10      	adds	r0, r2, #0
 8002090:	bf18      	it	ne
 8002092:	2001      	movne	r0, #1
 8002094:	b002      	add	sp, #8
 8002096:	4770      	bx	lr
 8002098:	4610      	mov	r0, r2
 800209a:	e7fb      	b.n	8002094 <__ascii_mbtowc+0x16>
 800209c:	f06f 0001 	mvn.w	r0, #1
 80020a0:	e7f8      	b.n	8002094 <__ascii_mbtowc+0x16>

080020a2 <__ssputs_r>:
 80020a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80020a6:	688e      	ldr	r6, [r1, #8]
 80020a8:	4682      	mov	sl, r0
 80020aa:	429e      	cmp	r6, r3
 80020ac:	460c      	mov	r4, r1
 80020ae:	4690      	mov	r8, r2
 80020b0:	4699      	mov	r9, r3
 80020b2:	d837      	bhi.n	8002124 <__ssputs_r+0x82>
 80020b4:	898a      	ldrh	r2, [r1, #12]
 80020b6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80020ba:	d031      	beq.n	8002120 <__ssputs_r+0x7e>
 80020bc:	2302      	movs	r3, #2
 80020be:	6825      	ldr	r5, [r4, #0]
 80020c0:	6909      	ldr	r1, [r1, #16]
 80020c2:	1a6f      	subs	r7, r5, r1
 80020c4:	6965      	ldr	r5, [r4, #20]
 80020c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80020ca:	fb95 f5f3 	sdiv	r5, r5, r3
 80020ce:	f109 0301 	add.w	r3, r9, #1
 80020d2:	443b      	add	r3, r7
 80020d4:	429d      	cmp	r5, r3
 80020d6:	bf38      	it	cc
 80020d8:	461d      	movcc	r5, r3
 80020da:	0553      	lsls	r3, r2, #21
 80020dc:	d530      	bpl.n	8002140 <__ssputs_r+0x9e>
 80020de:	4629      	mov	r1, r5
 80020e0:	f000 fb46 	bl	8002770 <_malloc_r>
 80020e4:	4606      	mov	r6, r0
 80020e6:	b950      	cbnz	r0, 80020fe <__ssputs_r+0x5c>
 80020e8:	230c      	movs	r3, #12
 80020ea:	f04f 30ff 	mov.w	r0, #4294967295
 80020ee:	f8ca 3000 	str.w	r3, [sl]
 80020f2:	89a3      	ldrh	r3, [r4, #12]
 80020f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020f8:	81a3      	strh	r3, [r4, #12]
 80020fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80020fe:	463a      	mov	r2, r7
 8002100:	6921      	ldr	r1, [r4, #16]
 8002102:	f000 fac4 	bl	800268e <memcpy>
 8002106:	89a3      	ldrh	r3, [r4, #12]
 8002108:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800210c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002110:	81a3      	strh	r3, [r4, #12]
 8002112:	6126      	str	r6, [r4, #16]
 8002114:	443e      	add	r6, r7
 8002116:	6026      	str	r6, [r4, #0]
 8002118:	464e      	mov	r6, r9
 800211a:	6165      	str	r5, [r4, #20]
 800211c:	1bed      	subs	r5, r5, r7
 800211e:	60a5      	str	r5, [r4, #8]
 8002120:	454e      	cmp	r6, r9
 8002122:	d900      	bls.n	8002126 <__ssputs_r+0x84>
 8002124:	464e      	mov	r6, r9
 8002126:	4632      	mov	r2, r6
 8002128:	4641      	mov	r1, r8
 800212a:	6820      	ldr	r0, [r4, #0]
 800212c:	f000 faba 	bl	80026a4 <memmove>
 8002130:	68a3      	ldr	r3, [r4, #8]
 8002132:	2000      	movs	r0, #0
 8002134:	1b9b      	subs	r3, r3, r6
 8002136:	60a3      	str	r3, [r4, #8]
 8002138:	6823      	ldr	r3, [r4, #0]
 800213a:	441e      	add	r6, r3
 800213c:	6026      	str	r6, [r4, #0]
 800213e:	e7dc      	b.n	80020fa <__ssputs_r+0x58>
 8002140:	462a      	mov	r2, r5
 8002142:	f000 fb6f 	bl	8002824 <_realloc_r>
 8002146:	4606      	mov	r6, r0
 8002148:	2800      	cmp	r0, #0
 800214a:	d1e2      	bne.n	8002112 <__ssputs_r+0x70>
 800214c:	6921      	ldr	r1, [r4, #16]
 800214e:	4650      	mov	r0, sl
 8002150:	f000 fac2 	bl	80026d8 <_free_r>
 8002154:	e7c8      	b.n	80020e8 <__ssputs_r+0x46>
	...

08002158 <_svfiprintf_r>:
 8002158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800215c:	461d      	mov	r5, r3
 800215e:	898b      	ldrh	r3, [r1, #12]
 8002160:	b09d      	sub	sp, #116	; 0x74
 8002162:	061f      	lsls	r7, r3, #24
 8002164:	4680      	mov	r8, r0
 8002166:	460c      	mov	r4, r1
 8002168:	4616      	mov	r6, r2
 800216a:	d50f      	bpl.n	800218c <_svfiprintf_r+0x34>
 800216c:	690b      	ldr	r3, [r1, #16]
 800216e:	b96b      	cbnz	r3, 800218c <_svfiprintf_r+0x34>
 8002170:	2140      	movs	r1, #64	; 0x40
 8002172:	f000 fafd 	bl	8002770 <_malloc_r>
 8002176:	6020      	str	r0, [r4, #0]
 8002178:	6120      	str	r0, [r4, #16]
 800217a:	b928      	cbnz	r0, 8002188 <_svfiprintf_r+0x30>
 800217c:	230c      	movs	r3, #12
 800217e:	f8c8 3000 	str.w	r3, [r8]
 8002182:	f04f 30ff 	mov.w	r0, #4294967295
 8002186:	e0c8      	b.n	800231a <_svfiprintf_r+0x1c2>
 8002188:	2340      	movs	r3, #64	; 0x40
 800218a:	6163      	str	r3, [r4, #20]
 800218c:	2300      	movs	r3, #0
 800218e:	9309      	str	r3, [sp, #36]	; 0x24
 8002190:	2320      	movs	r3, #32
 8002192:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002196:	2330      	movs	r3, #48	; 0x30
 8002198:	f04f 0b01 	mov.w	fp, #1
 800219c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80021a0:	9503      	str	r5, [sp, #12]
 80021a2:	4637      	mov	r7, r6
 80021a4:	463d      	mov	r5, r7
 80021a6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80021aa:	b10b      	cbz	r3, 80021b0 <_svfiprintf_r+0x58>
 80021ac:	2b25      	cmp	r3, #37	; 0x25
 80021ae:	d13e      	bne.n	800222e <_svfiprintf_r+0xd6>
 80021b0:	ebb7 0a06 	subs.w	sl, r7, r6
 80021b4:	d00b      	beq.n	80021ce <_svfiprintf_r+0x76>
 80021b6:	4653      	mov	r3, sl
 80021b8:	4632      	mov	r2, r6
 80021ba:	4621      	mov	r1, r4
 80021bc:	4640      	mov	r0, r8
 80021be:	f7ff ff70 	bl	80020a2 <__ssputs_r>
 80021c2:	3001      	adds	r0, #1
 80021c4:	f000 80a4 	beq.w	8002310 <_svfiprintf_r+0x1b8>
 80021c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80021ca:	4453      	add	r3, sl
 80021cc:	9309      	str	r3, [sp, #36]	; 0x24
 80021ce:	783b      	ldrb	r3, [r7, #0]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	f000 809d 	beq.w	8002310 <_svfiprintf_r+0x1b8>
 80021d6:	2300      	movs	r3, #0
 80021d8:	f04f 32ff 	mov.w	r2, #4294967295
 80021dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80021e0:	9304      	str	r3, [sp, #16]
 80021e2:	9307      	str	r3, [sp, #28]
 80021e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80021e8:	931a      	str	r3, [sp, #104]	; 0x68
 80021ea:	462f      	mov	r7, r5
 80021ec:	2205      	movs	r2, #5
 80021ee:	f817 1b01 	ldrb.w	r1, [r7], #1
 80021f2:	4850      	ldr	r0, [pc, #320]	; (8002334 <_svfiprintf_r+0x1dc>)
 80021f4:	f000 fa3d 	bl	8002672 <memchr>
 80021f8:	9b04      	ldr	r3, [sp, #16]
 80021fa:	b9d0      	cbnz	r0, 8002232 <_svfiprintf_r+0xda>
 80021fc:	06d9      	lsls	r1, r3, #27
 80021fe:	bf44      	itt	mi
 8002200:	2220      	movmi	r2, #32
 8002202:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002206:	071a      	lsls	r2, r3, #28
 8002208:	bf44      	itt	mi
 800220a:	222b      	movmi	r2, #43	; 0x2b
 800220c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002210:	782a      	ldrb	r2, [r5, #0]
 8002212:	2a2a      	cmp	r2, #42	; 0x2a
 8002214:	d015      	beq.n	8002242 <_svfiprintf_r+0xea>
 8002216:	462f      	mov	r7, r5
 8002218:	2000      	movs	r0, #0
 800221a:	250a      	movs	r5, #10
 800221c:	9a07      	ldr	r2, [sp, #28]
 800221e:	4639      	mov	r1, r7
 8002220:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002224:	3b30      	subs	r3, #48	; 0x30
 8002226:	2b09      	cmp	r3, #9
 8002228:	d94d      	bls.n	80022c6 <_svfiprintf_r+0x16e>
 800222a:	b1b8      	cbz	r0, 800225c <_svfiprintf_r+0x104>
 800222c:	e00f      	b.n	800224e <_svfiprintf_r+0xf6>
 800222e:	462f      	mov	r7, r5
 8002230:	e7b8      	b.n	80021a4 <_svfiprintf_r+0x4c>
 8002232:	4a40      	ldr	r2, [pc, #256]	; (8002334 <_svfiprintf_r+0x1dc>)
 8002234:	463d      	mov	r5, r7
 8002236:	1a80      	subs	r0, r0, r2
 8002238:	fa0b f000 	lsl.w	r0, fp, r0
 800223c:	4318      	orrs	r0, r3
 800223e:	9004      	str	r0, [sp, #16]
 8002240:	e7d3      	b.n	80021ea <_svfiprintf_r+0x92>
 8002242:	9a03      	ldr	r2, [sp, #12]
 8002244:	1d11      	adds	r1, r2, #4
 8002246:	6812      	ldr	r2, [r2, #0]
 8002248:	9103      	str	r1, [sp, #12]
 800224a:	2a00      	cmp	r2, #0
 800224c:	db01      	blt.n	8002252 <_svfiprintf_r+0xfa>
 800224e:	9207      	str	r2, [sp, #28]
 8002250:	e004      	b.n	800225c <_svfiprintf_r+0x104>
 8002252:	4252      	negs	r2, r2
 8002254:	f043 0302 	orr.w	r3, r3, #2
 8002258:	9207      	str	r2, [sp, #28]
 800225a:	9304      	str	r3, [sp, #16]
 800225c:	783b      	ldrb	r3, [r7, #0]
 800225e:	2b2e      	cmp	r3, #46	; 0x2e
 8002260:	d10c      	bne.n	800227c <_svfiprintf_r+0x124>
 8002262:	787b      	ldrb	r3, [r7, #1]
 8002264:	2b2a      	cmp	r3, #42	; 0x2a
 8002266:	d133      	bne.n	80022d0 <_svfiprintf_r+0x178>
 8002268:	9b03      	ldr	r3, [sp, #12]
 800226a:	3702      	adds	r7, #2
 800226c:	1d1a      	adds	r2, r3, #4
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	9203      	str	r2, [sp, #12]
 8002272:	2b00      	cmp	r3, #0
 8002274:	bfb8      	it	lt
 8002276:	f04f 33ff 	movlt.w	r3, #4294967295
 800227a:	9305      	str	r3, [sp, #20]
 800227c:	4d2e      	ldr	r5, [pc, #184]	; (8002338 <_svfiprintf_r+0x1e0>)
 800227e:	2203      	movs	r2, #3
 8002280:	7839      	ldrb	r1, [r7, #0]
 8002282:	4628      	mov	r0, r5
 8002284:	f000 f9f5 	bl	8002672 <memchr>
 8002288:	b138      	cbz	r0, 800229a <_svfiprintf_r+0x142>
 800228a:	2340      	movs	r3, #64	; 0x40
 800228c:	1b40      	subs	r0, r0, r5
 800228e:	fa03 f000 	lsl.w	r0, r3, r0
 8002292:	9b04      	ldr	r3, [sp, #16]
 8002294:	3701      	adds	r7, #1
 8002296:	4303      	orrs	r3, r0
 8002298:	9304      	str	r3, [sp, #16]
 800229a:	7839      	ldrb	r1, [r7, #0]
 800229c:	2206      	movs	r2, #6
 800229e:	4827      	ldr	r0, [pc, #156]	; (800233c <_svfiprintf_r+0x1e4>)
 80022a0:	1c7e      	adds	r6, r7, #1
 80022a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80022a6:	f000 f9e4 	bl	8002672 <memchr>
 80022aa:	2800      	cmp	r0, #0
 80022ac:	d038      	beq.n	8002320 <_svfiprintf_r+0x1c8>
 80022ae:	4b24      	ldr	r3, [pc, #144]	; (8002340 <_svfiprintf_r+0x1e8>)
 80022b0:	bb13      	cbnz	r3, 80022f8 <_svfiprintf_r+0x1a0>
 80022b2:	9b03      	ldr	r3, [sp, #12]
 80022b4:	3307      	adds	r3, #7
 80022b6:	f023 0307 	bic.w	r3, r3, #7
 80022ba:	3308      	adds	r3, #8
 80022bc:	9303      	str	r3, [sp, #12]
 80022be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80022c0:	444b      	add	r3, r9
 80022c2:	9309      	str	r3, [sp, #36]	; 0x24
 80022c4:	e76d      	b.n	80021a2 <_svfiprintf_r+0x4a>
 80022c6:	fb05 3202 	mla	r2, r5, r2, r3
 80022ca:	2001      	movs	r0, #1
 80022cc:	460f      	mov	r7, r1
 80022ce:	e7a6      	b.n	800221e <_svfiprintf_r+0xc6>
 80022d0:	2300      	movs	r3, #0
 80022d2:	250a      	movs	r5, #10
 80022d4:	4619      	mov	r1, r3
 80022d6:	3701      	adds	r7, #1
 80022d8:	9305      	str	r3, [sp, #20]
 80022da:	4638      	mov	r0, r7
 80022dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80022e0:	3a30      	subs	r2, #48	; 0x30
 80022e2:	2a09      	cmp	r2, #9
 80022e4:	d903      	bls.n	80022ee <_svfiprintf_r+0x196>
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d0c8      	beq.n	800227c <_svfiprintf_r+0x124>
 80022ea:	9105      	str	r1, [sp, #20]
 80022ec:	e7c6      	b.n	800227c <_svfiprintf_r+0x124>
 80022ee:	fb05 2101 	mla	r1, r5, r1, r2
 80022f2:	2301      	movs	r3, #1
 80022f4:	4607      	mov	r7, r0
 80022f6:	e7f0      	b.n	80022da <_svfiprintf_r+0x182>
 80022f8:	ab03      	add	r3, sp, #12
 80022fa:	9300      	str	r3, [sp, #0]
 80022fc:	4622      	mov	r2, r4
 80022fe:	4b11      	ldr	r3, [pc, #68]	; (8002344 <_svfiprintf_r+0x1ec>)
 8002300:	a904      	add	r1, sp, #16
 8002302:	4640      	mov	r0, r8
 8002304:	f3af 8000 	nop.w
 8002308:	f1b0 3fff 	cmp.w	r0, #4294967295
 800230c:	4681      	mov	r9, r0
 800230e:	d1d6      	bne.n	80022be <_svfiprintf_r+0x166>
 8002310:	89a3      	ldrh	r3, [r4, #12]
 8002312:	065b      	lsls	r3, r3, #25
 8002314:	f53f af35 	bmi.w	8002182 <_svfiprintf_r+0x2a>
 8002318:	9809      	ldr	r0, [sp, #36]	; 0x24
 800231a:	b01d      	add	sp, #116	; 0x74
 800231c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002320:	ab03      	add	r3, sp, #12
 8002322:	9300      	str	r3, [sp, #0]
 8002324:	4622      	mov	r2, r4
 8002326:	4b07      	ldr	r3, [pc, #28]	; (8002344 <_svfiprintf_r+0x1ec>)
 8002328:	a904      	add	r1, sp, #16
 800232a:	4640      	mov	r0, r8
 800232c:	f000 f882 	bl	8002434 <_printf_i>
 8002330:	e7ea      	b.n	8002308 <_svfiprintf_r+0x1b0>
 8002332:	bf00      	nop
 8002334:	080029e6 	.word	0x080029e6
 8002338:	080029ec 	.word	0x080029ec
 800233c:	080029f0 	.word	0x080029f0
 8002340:	00000000 	.word	0x00000000
 8002344:	080020a3 	.word	0x080020a3

08002348 <_printf_common>:
 8002348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800234c:	4691      	mov	r9, r2
 800234e:	461f      	mov	r7, r3
 8002350:	688a      	ldr	r2, [r1, #8]
 8002352:	690b      	ldr	r3, [r1, #16]
 8002354:	4606      	mov	r6, r0
 8002356:	4293      	cmp	r3, r2
 8002358:	bfb8      	it	lt
 800235a:	4613      	movlt	r3, r2
 800235c:	f8c9 3000 	str.w	r3, [r9]
 8002360:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002364:	460c      	mov	r4, r1
 8002366:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800236a:	b112      	cbz	r2, 8002372 <_printf_common+0x2a>
 800236c:	3301      	adds	r3, #1
 800236e:	f8c9 3000 	str.w	r3, [r9]
 8002372:	6823      	ldr	r3, [r4, #0]
 8002374:	0699      	lsls	r1, r3, #26
 8002376:	bf42      	ittt	mi
 8002378:	f8d9 3000 	ldrmi.w	r3, [r9]
 800237c:	3302      	addmi	r3, #2
 800237e:	f8c9 3000 	strmi.w	r3, [r9]
 8002382:	6825      	ldr	r5, [r4, #0]
 8002384:	f015 0506 	ands.w	r5, r5, #6
 8002388:	d107      	bne.n	800239a <_printf_common+0x52>
 800238a:	f104 0a19 	add.w	sl, r4, #25
 800238e:	68e3      	ldr	r3, [r4, #12]
 8002390:	f8d9 2000 	ldr.w	r2, [r9]
 8002394:	1a9b      	subs	r3, r3, r2
 8002396:	42ab      	cmp	r3, r5
 8002398:	dc29      	bgt.n	80023ee <_printf_common+0xa6>
 800239a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800239e:	6822      	ldr	r2, [r4, #0]
 80023a0:	3300      	adds	r3, #0
 80023a2:	bf18      	it	ne
 80023a4:	2301      	movne	r3, #1
 80023a6:	0692      	lsls	r2, r2, #26
 80023a8:	d42e      	bmi.n	8002408 <_printf_common+0xc0>
 80023aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80023ae:	4639      	mov	r1, r7
 80023b0:	4630      	mov	r0, r6
 80023b2:	47c0      	blx	r8
 80023b4:	3001      	adds	r0, #1
 80023b6:	d021      	beq.n	80023fc <_printf_common+0xb4>
 80023b8:	6823      	ldr	r3, [r4, #0]
 80023ba:	68e5      	ldr	r5, [r4, #12]
 80023bc:	f003 0306 	and.w	r3, r3, #6
 80023c0:	2b04      	cmp	r3, #4
 80023c2:	bf18      	it	ne
 80023c4:	2500      	movne	r5, #0
 80023c6:	f8d9 2000 	ldr.w	r2, [r9]
 80023ca:	f04f 0900 	mov.w	r9, #0
 80023ce:	bf08      	it	eq
 80023d0:	1aad      	subeq	r5, r5, r2
 80023d2:	68a3      	ldr	r3, [r4, #8]
 80023d4:	6922      	ldr	r2, [r4, #16]
 80023d6:	bf08      	it	eq
 80023d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80023dc:	4293      	cmp	r3, r2
 80023de:	bfc4      	itt	gt
 80023e0:	1a9b      	subgt	r3, r3, r2
 80023e2:	18ed      	addgt	r5, r5, r3
 80023e4:	341a      	adds	r4, #26
 80023e6:	454d      	cmp	r5, r9
 80023e8:	d11a      	bne.n	8002420 <_printf_common+0xd8>
 80023ea:	2000      	movs	r0, #0
 80023ec:	e008      	b.n	8002400 <_printf_common+0xb8>
 80023ee:	2301      	movs	r3, #1
 80023f0:	4652      	mov	r2, sl
 80023f2:	4639      	mov	r1, r7
 80023f4:	4630      	mov	r0, r6
 80023f6:	47c0      	blx	r8
 80023f8:	3001      	adds	r0, #1
 80023fa:	d103      	bne.n	8002404 <_printf_common+0xbc>
 80023fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002400:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002404:	3501      	adds	r5, #1
 8002406:	e7c2      	b.n	800238e <_printf_common+0x46>
 8002408:	2030      	movs	r0, #48	; 0x30
 800240a:	18e1      	adds	r1, r4, r3
 800240c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002410:	1c5a      	adds	r2, r3, #1
 8002412:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002416:	4422      	add	r2, r4
 8002418:	3302      	adds	r3, #2
 800241a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800241e:	e7c4      	b.n	80023aa <_printf_common+0x62>
 8002420:	2301      	movs	r3, #1
 8002422:	4622      	mov	r2, r4
 8002424:	4639      	mov	r1, r7
 8002426:	4630      	mov	r0, r6
 8002428:	47c0      	blx	r8
 800242a:	3001      	adds	r0, #1
 800242c:	d0e6      	beq.n	80023fc <_printf_common+0xb4>
 800242e:	f109 0901 	add.w	r9, r9, #1
 8002432:	e7d8      	b.n	80023e6 <_printf_common+0x9e>

08002434 <_printf_i>:
 8002434:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002438:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800243c:	460c      	mov	r4, r1
 800243e:	7e09      	ldrb	r1, [r1, #24]
 8002440:	b085      	sub	sp, #20
 8002442:	296e      	cmp	r1, #110	; 0x6e
 8002444:	4617      	mov	r7, r2
 8002446:	4606      	mov	r6, r0
 8002448:	4698      	mov	r8, r3
 800244a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800244c:	f000 80b3 	beq.w	80025b6 <_printf_i+0x182>
 8002450:	d822      	bhi.n	8002498 <_printf_i+0x64>
 8002452:	2963      	cmp	r1, #99	; 0x63
 8002454:	d036      	beq.n	80024c4 <_printf_i+0x90>
 8002456:	d80a      	bhi.n	800246e <_printf_i+0x3a>
 8002458:	2900      	cmp	r1, #0
 800245a:	f000 80b9 	beq.w	80025d0 <_printf_i+0x19c>
 800245e:	2958      	cmp	r1, #88	; 0x58
 8002460:	f000 8083 	beq.w	800256a <_printf_i+0x136>
 8002464:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002468:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800246c:	e032      	b.n	80024d4 <_printf_i+0xa0>
 800246e:	2964      	cmp	r1, #100	; 0x64
 8002470:	d001      	beq.n	8002476 <_printf_i+0x42>
 8002472:	2969      	cmp	r1, #105	; 0x69
 8002474:	d1f6      	bne.n	8002464 <_printf_i+0x30>
 8002476:	6820      	ldr	r0, [r4, #0]
 8002478:	6813      	ldr	r3, [r2, #0]
 800247a:	0605      	lsls	r5, r0, #24
 800247c:	f103 0104 	add.w	r1, r3, #4
 8002480:	d52a      	bpl.n	80024d8 <_printf_i+0xa4>
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	6011      	str	r1, [r2, #0]
 8002486:	2b00      	cmp	r3, #0
 8002488:	da03      	bge.n	8002492 <_printf_i+0x5e>
 800248a:	222d      	movs	r2, #45	; 0x2d
 800248c:	425b      	negs	r3, r3
 800248e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002492:	486f      	ldr	r0, [pc, #444]	; (8002650 <_printf_i+0x21c>)
 8002494:	220a      	movs	r2, #10
 8002496:	e039      	b.n	800250c <_printf_i+0xd8>
 8002498:	2973      	cmp	r1, #115	; 0x73
 800249a:	f000 809d 	beq.w	80025d8 <_printf_i+0x1a4>
 800249e:	d808      	bhi.n	80024b2 <_printf_i+0x7e>
 80024a0:	296f      	cmp	r1, #111	; 0x6f
 80024a2:	d020      	beq.n	80024e6 <_printf_i+0xb2>
 80024a4:	2970      	cmp	r1, #112	; 0x70
 80024a6:	d1dd      	bne.n	8002464 <_printf_i+0x30>
 80024a8:	6823      	ldr	r3, [r4, #0]
 80024aa:	f043 0320 	orr.w	r3, r3, #32
 80024ae:	6023      	str	r3, [r4, #0]
 80024b0:	e003      	b.n	80024ba <_printf_i+0x86>
 80024b2:	2975      	cmp	r1, #117	; 0x75
 80024b4:	d017      	beq.n	80024e6 <_printf_i+0xb2>
 80024b6:	2978      	cmp	r1, #120	; 0x78
 80024b8:	d1d4      	bne.n	8002464 <_printf_i+0x30>
 80024ba:	2378      	movs	r3, #120	; 0x78
 80024bc:	4865      	ldr	r0, [pc, #404]	; (8002654 <_printf_i+0x220>)
 80024be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80024c2:	e055      	b.n	8002570 <_printf_i+0x13c>
 80024c4:	6813      	ldr	r3, [r2, #0]
 80024c6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80024ca:	1d19      	adds	r1, r3, #4
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	6011      	str	r1, [r2, #0]
 80024d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80024d4:	2301      	movs	r3, #1
 80024d6:	e08c      	b.n	80025f2 <_printf_i+0x1be>
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80024de:	6011      	str	r1, [r2, #0]
 80024e0:	bf18      	it	ne
 80024e2:	b21b      	sxthne	r3, r3
 80024e4:	e7cf      	b.n	8002486 <_printf_i+0x52>
 80024e6:	6813      	ldr	r3, [r2, #0]
 80024e8:	6825      	ldr	r5, [r4, #0]
 80024ea:	1d18      	adds	r0, r3, #4
 80024ec:	6010      	str	r0, [r2, #0]
 80024ee:	0628      	lsls	r0, r5, #24
 80024f0:	d501      	bpl.n	80024f6 <_printf_i+0xc2>
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	e002      	b.n	80024fc <_printf_i+0xc8>
 80024f6:	0668      	lsls	r0, r5, #25
 80024f8:	d5fb      	bpl.n	80024f2 <_printf_i+0xbe>
 80024fa:	881b      	ldrh	r3, [r3, #0]
 80024fc:	296f      	cmp	r1, #111	; 0x6f
 80024fe:	bf14      	ite	ne
 8002500:	220a      	movne	r2, #10
 8002502:	2208      	moveq	r2, #8
 8002504:	4852      	ldr	r0, [pc, #328]	; (8002650 <_printf_i+0x21c>)
 8002506:	2100      	movs	r1, #0
 8002508:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800250c:	6865      	ldr	r5, [r4, #4]
 800250e:	2d00      	cmp	r5, #0
 8002510:	60a5      	str	r5, [r4, #8]
 8002512:	f2c0 8095 	blt.w	8002640 <_printf_i+0x20c>
 8002516:	6821      	ldr	r1, [r4, #0]
 8002518:	f021 0104 	bic.w	r1, r1, #4
 800251c:	6021      	str	r1, [r4, #0]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d13d      	bne.n	800259e <_printf_i+0x16a>
 8002522:	2d00      	cmp	r5, #0
 8002524:	f040 808e 	bne.w	8002644 <_printf_i+0x210>
 8002528:	4665      	mov	r5, ip
 800252a:	2a08      	cmp	r2, #8
 800252c:	d10b      	bne.n	8002546 <_printf_i+0x112>
 800252e:	6823      	ldr	r3, [r4, #0]
 8002530:	07db      	lsls	r3, r3, #31
 8002532:	d508      	bpl.n	8002546 <_printf_i+0x112>
 8002534:	6923      	ldr	r3, [r4, #16]
 8002536:	6862      	ldr	r2, [r4, #4]
 8002538:	429a      	cmp	r2, r3
 800253a:	bfde      	ittt	le
 800253c:	2330      	movle	r3, #48	; 0x30
 800253e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002542:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002546:	ebac 0305 	sub.w	r3, ip, r5
 800254a:	6123      	str	r3, [r4, #16]
 800254c:	f8cd 8000 	str.w	r8, [sp]
 8002550:	463b      	mov	r3, r7
 8002552:	aa03      	add	r2, sp, #12
 8002554:	4621      	mov	r1, r4
 8002556:	4630      	mov	r0, r6
 8002558:	f7ff fef6 	bl	8002348 <_printf_common>
 800255c:	3001      	adds	r0, #1
 800255e:	d14d      	bne.n	80025fc <_printf_i+0x1c8>
 8002560:	f04f 30ff 	mov.w	r0, #4294967295
 8002564:	b005      	add	sp, #20
 8002566:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800256a:	4839      	ldr	r0, [pc, #228]	; (8002650 <_printf_i+0x21c>)
 800256c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002570:	6813      	ldr	r3, [r2, #0]
 8002572:	6821      	ldr	r1, [r4, #0]
 8002574:	1d1d      	adds	r5, r3, #4
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	6015      	str	r5, [r2, #0]
 800257a:	060a      	lsls	r2, r1, #24
 800257c:	d50b      	bpl.n	8002596 <_printf_i+0x162>
 800257e:	07ca      	lsls	r2, r1, #31
 8002580:	bf44      	itt	mi
 8002582:	f041 0120 	orrmi.w	r1, r1, #32
 8002586:	6021      	strmi	r1, [r4, #0]
 8002588:	b91b      	cbnz	r3, 8002592 <_printf_i+0x15e>
 800258a:	6822      	ldr	r2, [r4, #0]
 800258c:	f022 0220 	bic.w	r2, r2, #32
 8002590:	6022      	str	r2, [r4, #0]
 8002592:	2210      	movs	r2, #16
 8002594:	e7b7      	b.n	8002506 <_printf_i+0xd2>
 8002596:	064d      	lsls	r5, r1, #25
 8002598:	bf48      	it	mi
 800259a:	b29b      	uxthmi	r3, r3
 800259c:	e7ef      	b.n	800257e <_printf_i+0x14a>
 800259e:	4665      	mov	r5, ip
 80025a0:	fbb3 f1f2 	udiv	r1, r3, r2
 80025a4:	fb02 3311 	mls	r3, r2, r1, r3
 80025a8:	5cc3      	ldrb	r3, [r0, r3]
 80025aa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80025ae:	460b      	mov	r3, r1
 80025b0:	2900      	cmp	r1, #0
 80025b2:	d1f5      	bne.n	80025a0 <_printf_i+0x16c>
 80025b4:	e7b9      	b.n	800252a <_printf_i+0xf6>
 80025b6:	6813      	ldr	r3, [r2, #0]
 80025b8:	6825      	ldr	r5, [r4, #0]
 80025ba:	1d18      	adds	r0, r3, #4
 80025bc:	6961      	ldr	r1, [r4, #20]
 80025be:	6010      	str	r0, [r2, #0]
 80025c0:	0628      	lsls	r0, r5, #24
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	d501      	bpl.n	80025ca <_printf_i+0x196>
 80025c6:	6019      	str	r1, [r3, #0]
 80025c8:	e002      	b.n	80025d0 <_printf_i+0x19c>
 80025ca:	066a      	lsls	r2, r5, #25
 80025cc:	d5fb      	bpl.n	80025c6 <_printf_i+0x192>
 80025ce:	8019      	strh	r1, [r3, #0]
 80025d0:	2300      	movs	r3, #0
 80025d2:	4665      	mov	r5, ip
 80025d4:	6123      	str	r3, [r4, #16]
 80025d6:	e7b9      	b.n	800254c <_printf_i+0x118>
 80025d8:	6813      	ldr	r3, [r2, #0]
 80025da:	1d19      	adds	r1, r3, #4
 80025dc:	6011      	str	r1, [r2, #0]
 80025de:	681d      	ldr	r5, [r3, #0]
 80025e0:	6862      	ldr	r2, [r4, #4]
 80025e2:	2100      	movs	r1, #0
 80025e4:	4628      	mov	r0, r5
 80025e6:	f000 f844 	bl	8002672 <memchr>
 80025ea:	b108      	cbz	r0, 80025f0 <_printf_i+0x1bc>
 80025ec:	1b40      	subs	r0, r0, r5
 80025ee:	6060      	str	r0, [r4, #4]
 80025f0:	6863      	ldr	r3, [r4, #4]
 80025f2:	6123      	str	r3, [r4, #16]
 80025f4:	2300      	movs	r3, #0
 80025f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80025fa:	e7a7      	b.n	800254c <_printf_i+0x118>
 80025fc:	6923      	ldr	r3, [r4, #16]
 80025fe:	462a      	mov	r2, r5
 8002600:	4639      	mov	r1, r7
 8002602:	4630      	mov	r0, r6
 8002604:	47c0      	blx	r8
 8002606:	3001      	adds	r0, #1
 8002608:	d0aa      	beq.n	8002560 <_printf_i+0x12c>
 800260a:	6823      	ldr	r3, [r4, #0]
 800260c:	079b      	lsls	r3, r3, #30
 800260e:	d413      	bmi.n	8002638 <_printf_i+0x204>
 8002610:	68e0      	ldr	r0, [r4, #12]
 8002612:	9b03      	ldr	r3, [sp, #12]
 8002614:	4298      	cmp	r0, r3
 8002616:	bfb8      	it	lt
 8002618:	4618      	movlt	r0, r3
 800261a:	e7a3      	b.n	8002564 <_printf_i+0x130>
 800261c:	2301      	movs	r3, #1
 800261e:	464a      	mov	r2, r9
 8002620:	4639      	mov	r1, r7
 8002622:	4630      	mov	r0, r6
 8002624:	47c0      	blx	r8
 8002626:	3001      	adds	r0, #1
 8002628:	d09a      	beq.n	8002560 <_printf_i+0x12c>
 800262a:	3501      	adds	r5, #1
 800262c:	68e3      	ldr	r3, [r4, #12]
 800262e:	9a03      	ldr	r2, [sp, #12]
 8002630:	1a9b      	subs	r3, r3, r2
 8002632:	42ab      	cmp	r3, r5
 8002634:	dcf2      	bgt.n	800261c <_printf_i+0x1e8>
 8002636:	e7eb      	b.n	8002610 <_printf_i+0x1dc>
 8002638:	2500      	movs	r5, #0
 800263a:	f104 0919 	add.w	r9, r4, #25
 800263e:	e7f5      	b.n	800262c <_printf_i+0x1f8>
 8002640:	2b00      	cmp	r3, #0
 8002642:	d1ac      	bne.n	800259e <_printf_i+0x16a>
 8002644:	7803      	ldrb	r3, [r0, #0]
 8002646:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800264a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800264e:	e76c      	b.n	800252a <_printf_i+0xf6>
 8002650:	080029f7 	.word	0x080029f7
 8002654:	08002a08 	.word	0x08002a08

08002658 <__ascii_wctomb>:
 8002658:	b149      	cbz	r1, 800266e <__ascii_wctomb+0x16>
 800265a:	2aff      	cmp	r2, #255	; 0xff
 800265c:	bf8b      	itete	hi
 800265e:	238a      	movhi	r3, #138	; 0x8a
 8002660:	700a      	strbls	r2, [r1, #0]
 8002662:	6003      	strhi	r3, [r0, #0]
 8002664:	2001      	movls	r0, #1
 8002666:	bf88      	it	hi
 8002668:	f04f 30ff 	movhi.w	r0, #4294967295
 800266c:	4770      	bx	lr
 800266e:	4608      	mov	r0, r1
 8002670:	4770      	bx	lr

08002672 <memchr>:
 8002672:	b510      	push	{r4, lr}
 8002674:	b2c9      	uxtb	r1, r1
 8002676:	4402      	add	r2, r0
 8002678:	4290      	cmp	r0, r2
 800267a:	4603      	mov	r3, r0
 800267c:	d101      	bne.n	8002682 <memchr+0x10>
 800267e:	2300      	movs	r3, #0
 8002680:	e003      	b.n	800268a <memchr+0x18>
 8002682:	781c      	ldrb	r4, [r3, #0]
 8002684:	3001      	adds	r0, #1
 8002686:	428c      	cmp	r4, r1
 8002688:	d1f6      	bne.n	8002678 <memchr+0x6>
 800268a:	4618      	mov	r0, r3
 800268c:	bd10      	pop	{r4, pc}

0800268e <memcpy>:
 800268e:	b510      	push	{r4, lr}
 8002690:	1e43      	subs	r3, r0, #1
 8002692:	440a      	add	r2, r1
 8002694:	4291      	cmp	r1, r2
 8002696:	d100      	bne.n	800269a <memcpy+0xc>
 8002698:	bd10      	pop	{r4, pc}
 800269a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800269e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80026a2:	e7f7      	b.n	8002694 <memcpy+0x6>

080026a4 <memmove>:
 80026a4:	4288      	cmp	r0, r1
 80026a6:	b510      	push	{r4, lr}
 80026a8:	eb01 0302 	add.w	r3, r1, r2
 80026ac:	d807      	bhi.n	80026be <memmove+0x1a>
 80026ae:	1e42      	subs	r2, r0, #1
 80026b0:	4299      	cmp	r1, r3
 80026b2:	d00a      	beq.n	80026ca <memmove+0x26>
 80026b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80026b8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80026bc:	e7f8      	b.n	80026b0 <memmove+0xc>
 80026be:	4283      	cmp	r3, r0
 80026c0:	d9f5      	bls.n	80026ae <memmove+0xa>
 80026c2:	1881      	adds	r1, r0, r2
 80026c4:	1ad2      	subs	r2, r2, r3
 80026c6:	42d3      	cmn	r3, r2
 80026c8:	d100      	bne.n	80026cc <memmove+0x28>
 80026ca:	bd10      	pop	{r4, pc}
 80026cc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80026d0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80026d4:	e7f7      	b.n	80026c6 <memmove+0x22>
	...

080026d8 <_free_r>:
 80026d8:	b538      	push	{r3, r4, r5, lr}
 80026da:	4605      	mov	r5, r0
 80026dc:	2900      	cmp	r1, #0
 80026de:	d043      	beq.n	8002768 <_free_r+0x90>
 80026e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80026e4:	1f0c      	subs	r4, r1, #4
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	bfb8      	it	lt
 80026ea:	18e4      	addlt	r4, r4, r3
 80026ec:	f000 f8d0 	bl	8002890 <__malloc_lock>
 80026f0:	4a1e      	ldr	r2, [pc, #120]	; (800276c <_free_r+0x94>)
 80026f2:	6813      	ldr	r3, [r2, #0]
 80026f4:	4610      	mov	r0, r2
 80026f6:	b933      	cbnz	r3, 8002706 <_free_r+0x2e>
 80026f8:	6063      	str	r3, [r4, #4]
 80026fa:	6014      	str	r4, [r2, #0]
 80026fc:	4628      	mov	r0, r5
 80026fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002702:	f000 b8c6 	b.w	8002892 <__malloc_unlock>
 8002706:	42a3      	cmp	r3, r4
 8002708:	d90b      	bls.n	8002722 <_free_r+0x4a>
 800270a:	6821      	ldr	r1, [r4, #0]
 800270c:	1862      	adds	r2, r4, r1
 800270e:	4293      	cmp	r3, r2
 8002710:	bf01      	itttt	eq
 8002712:	681a      	ldreq	r2, [r3, #0]
 8002714:	685b      	ldreq	r3, [r3, #4]
 8002716:	1852      	addeq	r2, r2, r1
 8002718:	6022      	streq	r2, [r4, #0]
 800271a:	6063      	str	r3, [r4, #4]
 800271c:	6004      	str	r4, [r0, #0]
 800271e:	e7ed      	b.n	80026fc <_free_r+0x24>
 8002720:	4613      	mov	r3, r2
 8002722:	685a      	ldr	r2, [r3, #4]
 8002724:	b10a      	cbz	r2, 800272a <_free_r+0x52>
 8002726:	42a2      	cmp	r2, r4
 8002728:	d9fa      	bls.n	8002720 <_free_r+0x48>
 800272a:	6819      	ldr	r1, [r3, #0]
 800272c:	1858      	adds	r0, r3, r1
 800272e:	42a0      	cmp	r0, r4
 8002730:	d10b      	bne.n	800274a <_free_r+0x72>
 8002732:	6820      	ldr	r0, [r4, #0]
 8002734:	4401      	add	r1, r0
 8002736:	1858      	adds	r0, r3, r1
 8002738:	4282      	cmp	r2, r0
 800273a:	6019      	str	r1, [r3, #0]
 800273c:	d1de      	bne.n	80026fc <_free_r+0x24>
 800273e:	6810      	ldr	r0, [r2, #0]
 8002740:	6852      	ldr	r2, [r2, #4]
 8002742:	4401      	add	r1, r0
 8002744:	6019      	str	r1, [r3, #0]
 8002746:	605a      	str	r2, [r3, #4]
 8002748:	e7d8      	b.n	80026fc <_free_r+0x24>
 800274a:	d902      	bls.n	8002752 <_free_r+0x7a>
 800274c:	230c      	movs	r3, #12
 800274e:	602b      	str	r3, [r5, #0]
 8002750:	e7d4      	b.n	80026fc <_free_r+0x24>
 8002752:	6820      	ldr	r0, [r4, #0]
 8002754:	1821      	adds	r1, r4, r0
 8002756:	428a      	cmp	r2, r1
 8002758:	bf01      	itttt	eq
 800275a:	6811      	ldreq	r1, [r2, #0]
 800275c:	6852      	ldreq	r2, [r2, #4]
 800275e:	1809      	addeq	r1, r1, r0
 8002760:	6021      	streq	r1, [r4, #0]
 8002762:	6062      	str	r2, [r4, #4]
 8002764:	605c      	str	r4, [r3, #4]
 8002766:	e7c9      	b.n	80026fc <_free_r+0x24>
 8002768:	bd38      	pop	{r3, r4, r5, pc}
 800276a:	bf00      	nop
 800276c:	200001fc 	.word	0x200001fc

08002770 <_malloc_r>:
 8002770:	b570      	push	{r4, r5, r6, lr}
 8002772:	1ccd      	adds	r5, r1, #3
 8002774:	f025 0503 	bic.w	r5, r5, #3
 8002778:	3508      	adds	r5, #8
 800277a:	2d0c      	cmp	r5, #12
 800277c:	bf38      	it	cc
 800277e:	250c      	movcc	r5, #12
 8002780:	2d00      	cmp	r5, #0
 8002782:	4606      	mov	r6, r0
 8002784:	db01      	blt.n	800278a <_malloc_r+0x1a>
 8002786:	42a9      	cmp	r1, r5
 8002788:	d903      	bls.n	8002792 <_malloc_r+0x22>
 800278a:	230c      	movs	r3, #12
 800278c:	6033      	str	r3, [r6, #0]
 800278e:	2000      	movs	r0, #0
 8002790:	bd70      	pop	{r4, r5, r6, pc}
 8002792:	f000 f87d 	bl	8002890 <__malloc_lock>
 8002796:	4a21      	ldr	r2, [pc, #132]	; (800281c <_malloc_r+0xac>)
 8002798:	6814      	ldr	r4, [r2, #0]
 800279a:	4621      	mov	r1, r4
 800279c:	b991      	cbnz	r1, 80027c4 <_malloc_r+0x54>
 800279e:	4c20      	ldr	r4, [pc, #128]	; (8002820 <_malloc_r+0xb0>)
 80027a0:	6823      	ldr	r3, [r4, #0]
 80027a2:	b91b      	cbnz	r3, 80027ac <_malloc_r+0x3c>
 80027a4:	4630      	mov	r0, r6
 80027a6:	f000 f863 	bl	8002870 <_sbrk_r>
 80027aa:	6020      	str	r0, [r4, #0]
 80027ac:	4629      	mov	r1, r5
 80027ae:	4630      	mov	r0, r6
 80027b0:	f000 f85e 	bl	8002870 <_sbrk_r>
 80027b4:	1c43      	adds	r3, r0, #1
 80027b6:	d124      	bne.n	8002802 <_malloc_r+0x92>
 80027b8:	230c      	movs	r3, #12
 80027ba:	4630      	mov	r0, r6
 80027bc:	6033      	str	r3, [r6, #0]
 80027be:	f000 f868 	bl	8002892 <__malloc_unlock>
 80027c2:	e7e4      	b.n	800278e <_malloc_r+0x1e>
 80027c4:	680b      	ldr	r3, [r1, #0]
 80027c6:	1b5b      	subs	r3, r3, r5
 80027c8:	d418      	bmi.n	80027fc <_malloc_r+0x8c>
 80027ca:	2b0b      	cmp	r3, #11
 80027cc:	d90f      	bls.n	80027ee <_malloc_r+0x7e>
 80027ce:	600b      	str	r3, [r1, #0]
 80027d0:	18cc      	adds	r4, r1, r3
 80027d2:	50cd      	str	r5, [r1, r3]
 80027d4:	4630      	mov	r0, r6
 80027d6:	f000 f85c 	bl	8002892 <__malloc_unlock>
 80027da:	f104 000b 	add.w	r0, r4, #11
 80027de:	1d23      	adds	r3, r4, #4
 80027e0:	f020 0007 	bic.w	r0, r0, #7
 80027e4:	1ac3      	subs	r3, r0, r3
 80027e6:	d0d3      	beq.n	8002790 <_malloc_r+0x20>
 80027e8:	425a      	negs	r2, r3
 80027ea:	50e2      	str	r2, [r4, r3]
 80027ec:	e7d0      	b.n	8002790 <_malloc_r+0x20>
 80027ee:	684b      	ldr	r3, [r1, #4]
 80027f0:	428c      	cmp	r4, r1
 80027f2:	bf16      	itet	ne
 80027f4:	6063      	strne	r3, [r4, #4]
 80027f6:	6013      	streq	r3, [r2, #0]
 80027f8:	460c      	movne	r4, r1
 80027fa:	e7eb      	b.n	80027d4 <_malloc_r+0x64>
 80027fc:	460c      	mov	r4, r1
 80027fe:	6849      	ldr	r1, [r1, #4]
 8002800:	e7cc      	b.n	800279c <_malloc_r+0x2c>
 8002802:	1cc4      	adds	r4, r0, #3
 8002804:	f024 0403 	bic.w	r4, r4, #3
 8002808:	42a0      	cmp	r0, r4
 800280a:	d005      	beq.n	8002818 <_malloc_r+0xa8>
 800280c:	1a21      	subs	r1, r4, r0
 800280e:	4630      	mov	r0, r6
 8002810:	f000 f82e 	bl	8002870 <_sbrk_r>
 8002814:	3001      	adds	r0, #1
 8002816:	d0cf      	beq.n	80027b8 <_malloc_r+0x48>
 8002818:	6025      	str	r5, [r4, #0]
 800281a:	e7db      	b.n	80027d4 <_malloc_r+0x64>
 800281c:	200001fc 	.word	0x200001fc
 8002820:	20000200 	.word	0x20000200

08002824 <_realloc_r>:
 8002824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002826:	4607      	mov	r7, r0
 8002828:	4614      	mov	r4, r2
 800282a:	460e      	mov	r6, r1
 800282c:	b921      	cbnz	r1, 8002838 <_realloc_r+0x14>
 800282e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002832:	4611      	mov	r1, r2
 8002834:	f7ff bf9c 	b.w	8002770 <_malloc_r>
 8002838:	b922      	cbnz	r2, 8002844 <_realloc_r+0x20>
 800283a:	f7ff ff4d 	bl	80026d8 <_free_r>
 800283e:	4625      	mov	r5, r4
 8002840:	4628      	mov	r0, r5
 8002842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002844:	f000 f826 	bl	8002894 <_malloc_usable_size_r>
 8002848:	42a0      	cmp	r0, r4
 800284a:	d20f      	bcs.n	800286c <_realloc_r+0x48>
 800284c:	4621      	mov	r1, r4
 800284e:	4638      	mov	r0, r7
 8002850:	f7ff ff8e 	bl	8002770 <_malloc_r>
 8002854:	4605      	mov	r5, r0
 8002856:	2800      	cmp	r0, #0
 8002858:	d0f2      	beq.n	8002840 <_realloc_r+0x1c>
 800285a:	4631      	mov	r1, r6
 800285c:	4622      	mov	r2, r4
 800285e:	f7ff ff16 	bl	800268e <memcpy>
 8002862:	4631      	mov	r1, r6
 8002864:	4638      	mov	r0, r7
 8002866:	f7ff ff37 	bl	80026d8 <_free_r>
 800286a:	e7e9      	b.n	8002840 <_realloc_r+0x1c>
 800286c:	4635      	mov	r5, r6
 800286e:	e7e7      	b.n	8002840 <_realloc_r+0x1c>

08002870 <_sbrk_r>:
 8002870:	b538      	push	{r3, r4, r5, lr}
 8002872:	2300      	movs	r3, #0
 8002874:	4c05      	ldr	r4, [pc, #20]	; (800288c <_sbrk_r+0x1c>)
 8002876:	4605      	mov	r5, r0
 8002878:	4608      	mov	r0, r1
 800287a:	6023      	str	r3, [r4, #0]
 800287c:	f7fd fe64 	bl	8000548 <_sbrk>
 8002880:	1c43      	adds	r3, r0, #1
 8002882:	d102      	bne.n	800288a <_sbrk_r+0x1a>
 8002884:	6823      	ldr	r3, [r4, #0]
 8002886:	b103      	cbz	r3, 800288a <_sbrk_r+0x1a>
 8002888:	602b      	str	r3, [r5, #0]
 800288a:	bd38      	pop	{r3, r4, r5, pc}
 800288c:	20000248 	.word	0x20000248

08002890 <__malloc_lock>:
 8002890:	4770      	bx	lr

08002892 <__malloc_unlock>:
 8002892:	4770      	bx	lr

08002894 <_malloc_usable_size_r>:
 8002894:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002898:	1f18      	subs	r0, r3, #4
 800289a:	2b00      	cmp	r3, #0
 800289c:	bfbc      	itt	lt
 800289e:	580b      	ldrlt	r3, [r1, r0]
 80028a0:	18c0      	addlt	r0, r0, r3
 80028a2:	4770      	bx	lr

080028a4 <_init>:
 80028a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028a6:	bf00      	nop
 80028a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028aa:	bc08      	pop	{r3}
 80028ac:	469e      	mov	lr, r3
 80028ae:	4770      	bx	lr

080028b0 <_fini>:
 80028b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028b2:	bf00      	nop
 80028b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028b6:	bc08      	pop	{r3}
 80028b8:	469e      	mov	lr, r3
 80028ba:	4770      	bx	lr
