{"status": "active", "external_homepage": "http://www.fpgarelated.com/showarticle/39.php", "developers": [{"url": "http://sourceforge.net/u/stacksmith/", "username": "stacksmith", "name": "StackSmith"}], "screenshots": [{"url": "http://sourceforge.net/p/fpgasm/screenshot/screen.gif", "caption": "", "thumbnail_url": "http://sourceforge.net/p/fpgasm/screenshot/screen.gif/thumb"}], "name": "FPGAsm", "preferred_support_tool": "tickets", "preferred_support_url": "", "icon_url": "http://sourceforge.net/p/fpgasm/icon", "labels": ["fpga", "xilinx"], "video_url": "", "private": false, "creation_date": "2012-09-01", "url": "http://sourceforge.net/p/fpgasm/", "socialnetworks": [], "short_description": "FPGAsm is a low-level alternative to verilog and VHDL.  A near-instant 'assembler for FPGAs', this simple yet powerful language facilitates bottom-up design, layout and wiring of modules, and generation of .xdl output.   \r\n\r\nWith about 10 keywords to learn, you can start making circuits in minutes.  Now you can focus on learning the ins and outs of the FPGA instead of complex tools and languages.\r\n\r\nFast turnaround time and bottom-up approach invite exploration, experimentation, live circuit testing and physical test harness creation, radically changing the workflow.\r\n\r\nFPGAsm offers you an opportunity to REALLY understand Xilinx FPGAs, create circuits DIRECTLY on the FPGA using an opensource tool, and share your knowlege and projects with the community.\r\n\r\nSupported architectures:\r\nXilinx (via xdl)", "moved_to_url": "", "shortname": "fpgasm", "_id": "504171d01be1ce24ed88d3a1", "tools": [{"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "downloads", "name": "files", "label": "Files"}, {"mount_point": "tickets", "name": "tickets", "label": "Tickets"}, {"mount_point": "discussion", "name": "discussion", "label": "Discussion"}, {"mount_point": "fpgasm-code", "name": "git", "label": "fpgasm-code"}, {"mount_point": "fpgasm-test", "name": "git", "label": "fpgasm-test"}, {"sourceforge_group_id": 877230, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}], "summary": "Create fast bare-metal FPGA designs without Verilog or VHDL", "categories": {"developmentstatus": [{"fullpath": "Development Status :: 3 - Alpha", "shortname": "alpha", "fullname": "3 - Alpha", "id": 9}], "topic": [{"fullpath": "Topic :: Software Development :: Compilers", "shortname": "compilers", "fullname": "Compilers", "id": 48}, {"fullpath": "Topic :: System :: Hardware", "shortname": "hardware", "fullname": "Hardware", "id": 146}, {"fullpath": "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)", "shortname": "eda", "fullname": "Electronic Design Automation (EDA)", "id": 246}], "language": [{"fullpath": "Programming Language :: C++", "shortname": "cpp", "fullname": "C++", "id": 165}], "license": [{"fullpath": "License :: OSI-Approved Open Source :: GNU General Public License version 3.0 (GPLv3)", "shortname": "gplv3", "fullname": "GNU General Public License version 3.0 (GPLv3)", "id": 679}], "database": [], "environment": [{"fullpath": "User Interface :: Textual :: Command-line", "shortname": "ui_commandline", "fullname": "Command-line", "id": 459}], "audience": [{"fullpath": "Intended Audience :: by Industry or Sector :: Engineering", "shortname": "audienceengineering", "fullname": "Engineering", "id": 729}], "translation": [], "os": [{"fullpath": "Operating System :: Emulation and API Compatibility :: Cygwin (MS Windows)", "shortname": "cygwin", "fullname": "Cygwin (MS Windows)", "id": 427}, {"fullpath": "Operating System :: Grouping and Descriptive Categories :: All 32-bit MS Windows (95/98/NT/2000/XP)", "shortname": "mswin_all32bit", "fullname": "All 32-bit MS Windows (95/98/NT/2000/XP)", "id": 435}]}}
