#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaadc31b300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaadc306ed0 .scope autofunction.vec4.s64, "pow10" "pow10" 3 6, 3 6 0, S_0xaaaadc31b300;
 .timescale 0 0;
v0xaaaadc2cf180_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaadc306ed0
TD_$unit.pow10 ;
    %load/vec4 v0xaaaadc2cf180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaadc26bc90 .scope module, "aoc4_tb" "aoc4_tb" 4 4;
 .timescale 0 0;
v0xaaaadc33f390_0 .var/2s "c", 31 0;
v0xaaaadc33f490_0 .var "clock", 0 0;
v0xaaaadc33f550_0 .var/2s "col_i", 31 0;
v0xaaaadc33f620_0 .net "done", 0 0, L_0xaaaadc35f1c0;  1 drivers
v0xaaaadc33f6f0_0 .var/2s "fd", 31 0;
v0xaaaadc33f800_0 .net "mem_ack_out", 0 0, L_0xaaaadc35f040;  1 drivers
v0xaaaadc33f8a0_0 .net "mem_busy_out", 0 0, L_0xaaaadc35f100;  1 drivers
v0xaaaadc33f970_0 .var "pad_en", 0 0;
v0xaaaadc33fa60_0 .var "partial_row_vec", 3 0;
v0xaaaadc33fb00_0 .var "reset", 0 0;
v0xaaaadc33fba0_0 .var/2s "row_i", 31 0;
v0xaaaadc33fc80_0 .var "run", 0 0;
v0xaaaadc33fd20_0 .net "tb_col_addr_dbg", 7 0, L_0xaaaadc340580;  1 drivers
v0xaaaadc33fde0_0 .var "tb_packet", 22 0;
v0xaaaadc33fed0_0 .net "tb_partial_vec_dbg", 3 0, L_0xaaaadc340620;  1 drivers
v0xaaaadc33ff90_0 .net "tb_read_en_dbg", 0 0, L_0xaaaadc3407f0;  1 drivers
v0xaaaadc340050_0 .net "tb_row_addr_dbg", 7 0, L_0xaaaadc3404b0;  1 drivers
v0xaaaadc340240_0 .net "tb_staging_dbg", 0 0, L_0xaaaadc3408c0;  1 drivers
v0xaaaadc340300_0 .net "tb_write_en_dbg", 0 0, L_0xaaaadc3406f0;  1 drivers
v0xaaaadc3403c0_0 .net/2s "updates", 31 0, v0xaaaadc33e720_0;  1 drivers
E_0xaaaadc1feb80 .event posedge, v0xaaaadc33cfe0_0;
L_0xaaaadc3404b0 .part v0xaaaadc33fde0_0, 15, 8;
L_0xaaaadc340580 .part v0xaaaadc33fde0_0, 3, 8;
L_0xaaaadc340620 .part v0xaaaadc33fde0_0, 11, 4;
L_0xaaaadc3406f0 .part v0xaaaadc33fde0_0, 2, 1;
L_0xaaaadc3407f0 .part v0xaaaadc33fde0_0, 1, 1;
L_0xaaaadc3408c0 .part v0xaaaadc33fde0_0, 0, 1;
S_0xaaaadc26c600 .scope module, "dut" "top" 4 27, 5 4 0, S_0xaaaadc26bc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 23 "tb_packet_in";
    .port_info 3 /INPUT 1 "run_in";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /OUTPUT 1 "mem_ack_out";
    .port_info 6 /OUTPUT 1 "mem_busy_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 32 "updates_out";
L_0xaaaadc35f040 .functor BUFZ 1, L_0xaaaadc35eb00, C4<0>, C4<0>, C4<0>;
L_0xaaaadc35f100 .functor BUFZ 1, L_0xaaaadc35e8b0, C4<0>, C4<0>, C4<0>;
v0xaaaadc33b6b0_0 .net *"_ivl_100", 3 0, L_0xaaaadc35f4a0;  1 drivers
v0xaaaadc33b7b0_0 .net *"_ivl_101", 3 0, L_0xaaaadc35f650;  1 drivers
v0xaaaadc33b890_0 .net *"_ivl_106", 0 0, L_0xaaaadc35fa40;  1 drivers
v0xaaaadc33b980_0 .net *"_ivl_108", 7 0, L_0xaaaadc35fcf0;  1 drivers
v0xaaaadc33ba60_0 .net *"_ivl_109", 7 0, L_0xaaaadc35f7e0;  1 drivers
v0xaaaadc33bb40_0 .net *"_ivl_114", 0 0, L_0xaaaadc3600f0;  1 drivers
v0xaaaadc33bc20_0 .net *"_ivl_116", 7 0, L_0xaaaadc360190;  1 drivers
v0xaaaadc33bd00_0 .net *"_ivl_117", 7 0, L_0xaaaadc360380;  1 drivers
v0xaaaadc33bde0_0 .net *"_ivl_122", 0 0, L_0xaaaadc360750;  1 drivers
v0xaaaadc33bec0_0 .net *"_ivl_124", 0 0, L_0xaaaadc3607f0;  1 drivers
v0xaaaadc33bfa0_0 .net *"_ivl_126", 0 0, L_0xaaaadc360a00;  1 drivers
v0xaaaadc33c060_0 .net *"_ivl_128", 0 0, L_0xaaaadc360aa0;  1 drivers
L_0xffffbedfe068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaadc33c140_0 .net/2u *"_ivl_129", 0 0, L_0xffffbedfe068;  1 drivers
v0xaaaadc33c220_0 .net *"_ivl_131", 0 0, L_0xaaaadc360cc0;  1 drivers
v0xaaaadc33c300_0 .net *"_ivl_136", 0 0, L_0xaaaadc361170;  1 drivers
v0xaaaadc33c3e0_0 .net *"_ivl_138", 0 0, L_0xaaaadc361210;  1 drivers
v0xaaaadc33c4c0_0 .net *"_ivl_140", 0 0, L_0xaaaadc361450;  1 drivers
v0xaaaadc33c690_0 .net *"_ivl_142", 0 0, L_0xaaaadc3614f0;  1 drivers
L_0xffffbedfe0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaadc33c770_0 .net/2u *"_ivl_143", 0 0, L_0xffffbedfe0b0;  1 drivers
v0xaaaadc33c850_0 .net *"_ivl_145", 0 0, L_0xaaaadc361850;  1 drivers
L_0xffffbedfe020 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xaaaadc33c930_0 .net/2s *"_ivl_93", 31 0, L_0xffffbedfe020;  1 drivers
v0xaaaadc33ca10_0 .net *"_ivl_98", 0 0, L_0xaaaadc35f400;  1 drivers
v0xaaaadc33caf0_0 .net "ack", 0 0, L_0xaaaadc35eb00;  1 drivers
v0xaaaadc33cb90_0 .var/2s "add_i", 31 0;
v0xaaaadc33cc70_0 .net/2s "arb_i", 31 0, v0xaaaadc321cf0_0;  1 drivers
v0xaaaadc33cd30_0 .net "bank_partial_vec_out", 3 0, L_0xaaaadc35edf0;  1 drivers
v0xaaaadc33cdd0_0 .net "busy", 0 0, L_0xaaaadc35e8b0;  1 drivers
v0xaaaadc33ce70_0 .net "clock", 0 0, v0xaaaadc33f490_0;  1 drivers
v0xaaaadc33cf10_0 .net "col_addr_in", 7 0, L_0xaaaadc3604b0;  1 drivers
v0xaaaadc33cfe0_0 .net "done_out", 0 0, L_0xaaaadc35f1c0;  alias, 1 drivers
v0xaaaadc33d080_0 .var "final_sum", 0 0;
v0xaaaadc33d140_0 .net "gnt", 5 0, v0xaaaadc2843b0_0;  1 drivers
v0xaaaadc33d230_0 .net "mach_changed_out", 5 0, L_0xaaaadc35db40;  1 drivers
v0xaaaadc33d500 .array "mach_col_addr_out", 0 5;
v0xaaaadc33d500_0 .net v0xaaaadc33d500 0, 7 0, v0xaaaadc323900_0; 1 drivers
v0xaaaadc33d500_1 .net v0xaaaadc33d500 1, 7 0, v0xaaaadc327330_0; 1 drivers
v0xaaaadc33d500_2 .net v0xaaaadc33d500 2, 7 0, v0xaaaadc32b130_0; 1 drivers
v0xaaaadc33d500_3 .net v0xaaaadc33d500 3, 7 0, v0xaaaadc32ef60_0; 1 drivers
v0xaaaadc33d500_4 .net v0xaaaadc33d500 4, 7 0, v0xaaaadc332cb0_0; 1 drivers
v0xaaaadc33d500_5 .net v0xaaaadc33d500 5, 7 0, v0xaaaadc336b70_0; 1 drivers
v0xaaaadc33d6e0_0 .net "mach_done_out", 5 0, L_0xaaaadc35dcc0;  1 drivers
v0xaaaadc33d780 .array "mach_partial_vec_out", 0 5;
v0xaaaadc33d780_0 .net v0xaaaadc33d780 0, 3 0, L_0xaaaadc351d20; 1 drivers
v0xaaaadc33d780_1 .net v0xaaaadc33d780 1, 3 0, L_0xaaaadc353f60; 1 drivers
v0xaaaadc33d780_2 .net v0xaaaadc33d780 2, 3 0, L_0xaaaadc356130; 1 drivers
v0xaaaadc33d780_3 .net v0xaaaadc33d780 3, 3 0, L_0xaaaadc3585e0; 1 drivers
v0xaaaadc33d780_4 .net v0xaaaadc33d780 4, 3 0, L_0xaaaadc35a870; 1 drivers
v0xaaaadc33d780_5 .net v0xaaaadc33d780 5, 3 0, L_0xaaaadc35cb50; 1 drivers
v0xaaaadc33d980_0 .net "mach_read_en", 5 0, L_0xaaaadc35df20;  1 drivers
v0xaaaadc33da20 .array "mach_row_addr_out", 0 5;
v0xaaaadc33da20_0 .net v0xaaaadc33da20 0, 7 0, L_0xaaaadc352570; 1 drivers
v0xaaaadc33da20_1 .net v0xaaaadc33da20 1, 7 0, L_0xaaaadc354910; 1 drivers
v0xaaaadc33da20_2 .net v0xaaaadc33da20 2, 7 0, L_0xaaaadc356a60; 1 drivers
v0xaaaadc33da20_3 .net v0xaaaadc33da20 3, 7 0, L_0xaaaadc358f10; 1 drivers
v0xaaaadc33da20_4 .net v0xaaaadc33da20 4, 7 0, L_0xaaaadc35b110; 1 drivers
v0xaaaadc33da20_5 .net v0xaaaadc33da20 5, 7 0, L_0xaaaadc35d480; 1 drivers
v0xaaaadc33dc20_0 .net "mach_write_en", 5 0, L_0xaaaadc35dd90;  1 drivers
v0xaaaadc33dcc0_0 .net "mem_ack_out", 0 0, L_0xaaaadc35f040;  alias, 1 drivers
v0xaaaadc33dd60_0 .net "mem_busy_out", 0 0, L_0xaaaadc35f100;  alias, 1 drivers
v0xaaaadc33de00_0 .net "pad_en", 0 0, v0xaaaadc33f970_0;  1 drivers
v0xaaaadc33ded0_0 .net "partial_vec_in", 3 0, L_0xaaaadc35f740;  1 drivers
v0xaaaadc33dfa0_0 .var "re_run", 0 0;
v0xaaaadc33e040_0 .net "read_en", 0 0, L_0xaaaadc360e50;  1 drivers
v0xaaaadc33e110_0 .net "reqs", 5 0, L_0xaaaadc35b710;  1 drivers
v0xaaaadc33e1e0_0 .net "reset", 0 0, v0xaaaadc33fb00_0;  1 drivers
v0xaaaadc33e280_0 .net "row_addr_in", 7 0, L_0xaaaadc35fec0;  1 drivers
v0xaaaadc33e370_0 .net "run_in", 0 0, v0xaaaadc33fc80_0;  1 drivers
v0xaaaadc33e410_0 .var "run_started", 0 0;
v0xaaaadc33e4b0_0 .net "tb_packet_in", 22 0, v0xaaaadc33fde0_0;  1 drivers
v0xaaaadc33e550 .array "updates", 0 5;
v0xaaaadc33e550_0 .net/2s v0xaaaadc33e550 0, 31 0, v0xaaaadc324dc0_0; 1 drivers
v0xaaaadc33e550_1 .net/2s v0xaaaadc33e550 1, 31 0, v0xaaaadc328a50_0; 1 drivers
v0xaaaadc33e550_2 .net/2s v0xaaaadc33e550 2, 31 0, v0xaaaadc32c820_0; 1 drivers
v0xaaaadc33e550_3 .net/2s v0xaaaadc33e550 3, 31 0, v0xaaaadc330650_0; 1 drivers
v0xaaaadc33e550_4 .net/2s v0xaaaadc33e550 4, 31 0, v0xaaaadc3343a0_0; 1 drivers
v0xaaaadc33e550_5 .net/2s v0xaaaadc33e550 5, 31 0, v0xaaaadc338260_0; 1 drivers
v0xaaaadc33e720_0 .var/2s "updates_out", 31 0;
v0xaaaadc33e7c0_0 .net "write_en", 0 0, L_0xaaaadc3619e0;  1 drivers
L_0xaaaadc350a40 .part L_0xaaaadc35dd90, 0, 1;
L_0xaaaadc350b40 .part L_0xaaaadc35df20, 0, 1;
L_0xaaaadc352820 .part v0xaaaadc2843b0_0, 0, 1;
L_0xaaaadc352960 .part v0xaaaadc33fde0_0, 0, 1;
L_0xaaaadc352d10 .part L_0xaaaadc35dd90, 1, 1;
L_0xaaaadc352e00 .part L_0xaaaadc35df20, 1, 1;
L_0xaaaadc354b30 .part v0xaaaadc2843b0_0, 1, 1;
L_0xaaaadc354cb0 .part v0xaaaadc33fde0_0, 0, 1;
L_0xaaaadc354f50 .part L_0xaaaadc35dd90, 2, 1;
L_0xaaaadc354ff0 .part L_0xaaaadc35df20, 2, 1;
L_0xaaaadc356da0 .part v0xaaaadc2843b0_0, 2, 1;
L_0xaaaadc356ed0 .part v0xaaaadc33fde0_0, 0, 1;
L_0xaaaadc357140 .part L_0xaaaadc35dd90, 3, 1;
L_0xaaaadc357270 .part L_0xaaaadc35df20, 3, 1;
L_0xaaaadc359250 .part v0xaaaadc2843b0_0, 3, 1;
L_0xaaaadc3592f0 .part v0xaaaadc33fde0_0, 0, 1;
L_0xaaaadc3595d0 .part L_0xaaaadc35dd90, 4, 1;
L_0xaaaadc359670 .part L_0xaaaadc35df20, 4, 1;
L_0xaaaadc35b3c0 .part v0xaaaadc2843b0_0, 4, 1;
L_0xaaaadc35b460 .part v0xaaaadc33fde0_0, 0, 1;
LS_0xaaaadc35b710_0_0 .concat8 [ 1 1 1 1], L_0xaaaadc2b2790, L_0xaaaadc352f30, L_0xaaaadc3550f0, L_0xaaaadc356f70;
LS_0xaaaadc35b710_0_4 .concat8 [ 1 1 0 0], L_0xaaaadc3597b0, L_0xaaaadc35bb90;
L_0xaaaadc35b710 .concat8 [ 4 2 0 0], LS_0xaaaadc35b710_0_0, LS_0xaaaadc35b710_0_4;
L_0xaaaadc35b990 .part L_0xaaaadc35dd90, 5, 1;
L_0xaaaadc35baf0 .part L_0xaaaadc35df20, 5, 1;
L_0xaaaadc35d730 .part v0xaaaadc2843b0_0, 5, 1;
L_0xaaaadc35d8a0 .part v0xaaaadc33fde0_0, 0, 1;
LS_0xaaaadc35db40_0_0 .concat8 [ 1 1 1 1], v0xaaaadc3237a0_0, v0xaaaadc3271d0_0, v0xaaaadc32afd0_0, v0xaaaadc32ee00_0;
LS_0xaaaadc35db40_0_4 .concat8 [ 1 1 0 0], v0xaaaadc332b50_0, v0xaaaadc336a10_0;
L_0xaaaadc35db40 .concat8 [ 4 2 0 0], LS_0xaaaadc35db40_0_0, LS_0xaaaadc35db40_0_4;
LS_0xaaaadc35dcc0_0_0 .concat8 [ 1 1 1 1], L_0xaaaadc350d60, L_0xaaaadc3530e0, L_0xaaaadc355250, L_0xaaaadc3574c0;
LS_0xaaaadc35dcc0_0_4 .concat8 [ 1 1 0 0], L_0xaaaadc359960, L_0xaaaadc35bd90;
L_0xaaaadc35dcc0 .concat8 [ 4 2 0 0], LS_0xaaaadc35dcc0_0_0, LS_0xaaaadc35dcc0_0_4;
LS_0xaaaadc35dd90_0_0 .concat8 [ 1 1 1 1], L_0xaaaadc3518b0, L_0xaaaadc353af0, L_0xaaaadc355cc0, L_0xaaaadc357f60;
LS_0xaaaadc35dd90_0_4 .concat8 [ 1 1 0 0], L_0xaaaadc35a400, L_0xaaaadc35c6e0;
L_0xaaaadc35dd90 .concat8 [ 4 2 0 0], LS_0xaaaadc35dd90_0_0, LS_0xaaaadc35dd90_0_4;
LS_0xaaaadc35df20_0_0 .concat8 [ 1 1 1 1], L_0xaaaadc351570, L_0xaaaadc353780, L_0xaaaadc355950, L_0xaaaadc357bf0;
LS_0xaaaadc35df20_0_4 .concat8 [ 1 1 0 0], L_0xaaaadc35a090, L_0xaaaadc35c370;
L_0xaaaadc35df20 .concat8 [ 4 2 0 0], LS_0xaaaadc35df20_0_0, LS_0xaaaadc35df20_0_4;
L_0xaaaadc35f1c0 .cmp/eq 32, v0xaaaadc33cb90_0, L_0xffffbedfe020;
L_0xaaaadc35f400 .part v0xaaaadc33fde0_0, 0, 1;
L_0xaaaadc35f4a0 .part v0xaaaadc33fde0_0, 11, 4;
L_0xaaaadc35f650 .array/port v0xaaaadc33d780, v0xaaaadc321cf0_0;
L_0xaaaadc35f740 .functor MUXZ 4, L_0xaaaadc35f650, L_0xaaaadc35f4a0, L_0xaaaadc35f400, C4<>;
L_0xaaaadc35fa40 .part v0xaaaadc33fde0_0, 0, 1;
L_0xaaaadc35fcf0 .part v0xaaaadc33fde0_0, 15, 8;
L_0xaaaadc35f7e0 .array/port v0xaaaadc33da20, v0xaaaadc321cf0_0;
L_0xaaaadc35fec0 .functor MUXZ 8, L_0xaaaadc35f7e0, L_0xaaaadc35fcf0, L_0xaaaadc35fa40, C4<>;
L_0xaaaadc3600f0 .part v0xaaaadc33fde0_0, 0, 1;
L_0xaaaadc360190 .part v0xaaaadc33fde0_0, 3, 8;
L_0xaaaadc360380 .array/port v0xaaaadc33d500, v0xaaaadc321cf0_0;
L_0xaaaadc3604b0 .functor MUXZ 8, L_0xaaaadc360380, L_0xaaaadc360190, L_0xaaaadc3600f0, C4<>;
L_0xaaaadc360750 .part v0xaaaadc33fde0_0, 0, 1;
L_0xaaaadc3607f0 .part v0xaaaadc33fde0_0, 1, 1;
L_0xaaaadc360a00 .reduce/or v0xaaaadc2843b0_0;
L_0xaaaadc360aa0 .part/v.s L_0xaaaadc35df20, v0xaaaadc321cf0_0, 1;
L_0xaaaadc360cc0 .functor MUXZ 1, L_0xffffbedfe068, L_0xaaaadc360aa0, L_0xaaaadc360a00, C4<>;
L_0xaaaadc360e50 .functor MUXZ 1, L_0xaaaadc360cc0, L_0xaaaadc3607f0, L_0xaaaadc360750, C4<>;
L_0xaaaadc361170 .part v0xaaaadc33fde0_0, 0, 1;
L_0xaaaadc361210 .part v0xaaaadc33fde0_0, 2, 1;
L_0xaaaadc361450 .reduce/or v0xaaaadc2843b0_0;
L_0xaaaadc3614f0 .part/v.s L_0xaaaadc35dd90, v0xaaaadc321cf0_0, 1;
L_0xaaaadc361850 .functor MUXZ 1, L_0xffffbedfe0b0, L_0xaaaadc3614f0, L_0xaaaadc361450, C4<>;
L_0xaaaadc3619e0 .functor MUXZ 1, L_0xaaaadc361850, L_0xaaaadc361210, L_0xaaaadc361170, C4<>;
S_0xaaaadc26cb00 .scope module, "arbiter" "arb" 5 44, 6 1 0, S_0xaaaadc26c600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ack_in";
    .port_info 3 /INPUT 6 "reqs_in";
    .port_info 4 /OUTPUT 6 "gnt_out";
    .port_info 5 /OUTPUT 32 "i_out";
v0xaaaadc29d7a0_0 .net "ack_in", 0 0, L_0xaaaadc35eb00;  alias, 1 drivers
v0xaaaadc280770_0 .net "clock", 0 0, v0xaaaadc33f490_0;  alias, 1 drivers
v0xaaaadc2843b0_0 .var "gnt_out", 5 0;
v0xaaaadc321cf0_0 .var/2s "i_out", 31 0;
v0xaaaadc321dd0_0 .net "reqs_in", 5 0, L_0xaaaadc35b710;  alias, 1 drivers
v0xaaaadc321f00_0 .net "reset", 0 0, v0xaaaadc33fb00_0;  alias, 1 drivers
E_0xaaaadc1ceff0 .event posedge, v0xaaaadc280770_0;
S_0xaaaadc30a9f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 15, 6 15 0, S_0xaaaadc26cb00;
 .timescale 0 0;
v0xaaaadc299bb0_0 .var/2s "req_i", 31 0;
S_0xaaaadc26d000 .scope generate, "mach_gen[0]" "mach_gen[0]" 5 53, 5 53 0, S_0xaaaadc26c600;
 .timescale 0 0;
P_0xaaaadc322110 .param/l "mach_i" 0 5 53, +C4<00>;
L_0xaaaadc2b2790 .functor OR 1, L_0xaaaadc350a40, L_0xaaaadc350b40, C4<0>, C4<0>;
L_0xaaaadc3520a0 .functor OR 1, v0xaaaadc33fc80_0, v0xaaaadc33dfa0_0, C4<0>, C4<0>;
L_0xaaaadc3521b0 .functor AND 1, L_0xaaaadc352820, L_0xaaaadc35eb00, C4<1>, C4<1>;
L_0xaaaadc352c00 .functor AND 1, L_0xaaaadc3521b0, L_0xaaaadc352b10, C4<1>, C4<1>;
v0xaaaadc325100_0 .net *"_ivl_10", 0 0, L_0xaaaadc352820;  1 drivers
v0xaaaadc325200_0 .net *"_ivl_12", 0 0, L_0xaaaadc3521b0;  1 drivers
v0xaaaadc3252c0_0 .net *"_ivl_13", 0 0, L_0xaaaadc352960;  1 drivers
v0xaaaadc3253b0_0 .net *"_ivl_15", 0 0, L_0xaaaadc352b10;  1 drivers
v0xaaaadc325470_0 .net *"_ivl_4", 0 0, L_0xaaaadc350a40;  1 drivers
v0xaaaadc325550_0 .net *"_ivl_5", 0 0, L_0xaaaadc350b40;  1 drivers
v0xaaaadc325630_0 .net *"_ivl_6", 0 0, L_0xaaaadc2b2790;  1 drivers
L_0xffffbedfd060 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc325710_0 .net/2s "end_row_dbg", 31 0, L_0xffffbedfd060;  1 drivers
L_0xffffbedfd018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc3257f0_0 .net/2s "start_row_dbg", 31 0, L_0xffffbedfd018;  1 drivers
L_0xaaaadc352b10 .reduce/nor L_0xaaaadc352960;
S_0xaaaadc26b820 .scope module, "mach" "freemachine" 5 63, 7 1 0, S_0xaaaadc26d000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 8 "row_addr_out";
    .port_info 11 /OUTPUT 8 "col_addr_out";
    .port_info 12 /OUTPUT 4 "partial_vec_out";
P_0xaaaadc322220 .param/l "end_row" 0 7 3, +C4<00000000000000000000000000011000>;
P_0xaaaadc322260 .param/l "log2_mod" 1 7 16, +C4<00000000000000000000000000000010>;
P_0xaaaadc3222a0 .param/l "start_row" 0 7 2, +C4<00000000000000000000000000000000>;
L_0xaaaadc350d60 .functor AND 1, v0xaaaadc323c40_0, L_0xaaaadc350cc0, C4<1>, C4<1>;
v0xaaaadc324540_0 .array/port v0xaaaadc324540, 0;
L_0xaaaadc350e80 .functor BUFZ 144, v0xaaaadc324540_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaadc324540_1 .array/port v0xaaaadc324540, 1;
L_0xaaaadc350f20 .functor BUFZ 144, v0xaaaadc324540_1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaadc324540_2 .array/port v0xaaaadc324540, 2;
L_0xaaaadc350ff0 .functor BUFZ 144, v0xaaaadc324540_2, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaadc351410 .functor OR 1, L_0xaaaadc3518b0, L_0xaaaadc350d60, C4<0>, C4<0>;
L_0xaaaadc3518b0 .functor XOR 1, L_0xaaaadc3516e0, L_0xaaaadc351780, C4<0>, C4<0>;
v0xaaaadc3225b0_0 .net *"_ivl_1", 0 0, L_0xaaaadc350cc0;  1 drivers
v0xaaaadc322690_0 .net *"_ivl_13", 31 0, L_0xaaaadc3510f0;  1 drivers
L_0xffffbedfd0a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc322770_0 .net *"_ivl_16", 23 0, L_0xffffbedfd0a8;  1 drivers
L_0xffffbedfd0f0 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc322830_0 .net/2u *"_ivl_17", 31 0, L_0xffffbedfd0f0;  1 drivers
v0xaaaadc322910_0 .net *"_ivl_22", 0 0, L_0xaaaadc351410;  1 drivers
L_0xffffbedfd138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaadc322a20_0 .net/2u *"_ivl_23", 0 0, L_0xffffbedfd138;  1 drivers
v0xaaaadc322b00_0 .net *"_ivl_28", 0 0, L_0xaaaadc3516e0;  1 drivers
v0xaaaadc322be0_0 .net *"_ivl_30", 0 0, L_0xaaaadc351780;  1 drivers
L_0xffffbedfd180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc322cc0_0 .net/2u *"_ivl_33", 31 0, L_0xffffbedfd180;  1 drivers
v0xaaaadc322da0_0 .net *"_ivl_35", 0 0, L_0xaaaadc351a00;  1 drivers
v0xaaaadc322e60_0 .net *"_ivl_39", 3 0, L_0xaaaadc351af0;  1 drivers
v0xaaaadc322f40_0 .net *"_ivl_42", 3 0, L_0xaaaadc351c30;  1 drivers
v0xaaaadc323020_0 .net *"_ivl_46", 0 0, L_0xaaaadc351f10;  1 drivers
L_0xffffbedfd1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc3230e0_0 .net/2u *"_ivl_47", 31 0, L_0xffffbedfd1c8;  1 drivers
v0xaaaadc3231c0_0 .net *"_ivl_49", 0 0, L_0xaaaadc351fb0;  1 drivers
L_0xffffbedfd210 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0xaaaadc323280_0 .net/2u *"_ivl_51", 7 0, L_0xffffbedfd210;  1 drivers
v0xaaaadc323360_0 .net *"_ivl_53", 7 0, L_0xaaaadc352110;  1 drivers
L_0xffffbedfd258 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaaadc323440_0 .net/2u *"_ivl_55", 7 0, L_0xffffbedfd258;  1 drivers
v0xaaaadc323520_0 .net *"_ivl_57", 7 0, L_0xaaaadc3522c0;  1 drivers
v0xaaaadc323600_0 .net *"_ivl_59", 7 0, L_0xaaaadc3523e0;  1 drivers
v0xaaaadc3236e0_0 .net "ack_in", 0 0, L_0xaaaadc352c00;  1 drivers
v0xaaaadc3237a0_0 .var "changed_out", 0 0;
v0xaaaadc323860_0 .net "clock", 0 0, v0xaaaadc33f490_0;  alias, 1 drivers
v0xaaaadc323900_0 .var "col_addr_out", 7 0;
v0xaaaadc3239c0_0 .var/2s "col_i", 31 0;
v0xaaaadc323aa0_0 .var "degree", 3 0;
v0xaaaadc323b80_0 .net "done_out", 0 0, L_0xaaaadc350d60;  1 drivers
v0xaaaadc323c40_0 .var "done_out_buf", 0 0;
v0xaaaadc323d00_0 .var "insert_reg", 1 0;
v0xaaaadc323de0_0 .net "last_row", 0 0, L_0xaaaadc3512a0;  1 drivers
v0xaaaadc323ea0_0 .var "next_regs_0", 143 0;
v0xaaaadc323f80_0 .var "next_regs_1", 143 0;
v0xaaaadc324060_0 .var "next_regs_2", 143 0;
v0xaaaadc324140_0 .net "partial_vec_in", 3 0, L_0xaaaadc35edf0;  alias, 1 drivers
v0xaaaadc324220_0 .net "partial_vec_out", 3 0, L_0xaaaadc351d20;  alias, 1 drivers
v0xaaaadc324300_0 .var "prune", 0 0;
v0xaaaadc3243c0_0 .var "read_en_buf", 0 0;
v0xaaaadc324480_0 .net "read_en_out", 0 0, L_0xaaaadc351570;  1 drivers
v0xaaaadc324540 .array "regs", 0 2, 143 0;
v0xaaaadc324680_0 .net "regs_dbg_0", 143 0, L_0xaaaadc350e80;  1 drivers
v0xaaaadc324760_0 .net "regs_dbg_1", 143 0, L_0xaaaadc350f20;  1 drivers
v0xaaaadc324840_0 .net "regs_dbg_2", 143 0, L_0xaaaadc350ff0;  1 drivers
v0xaaaadc324920_0 .var "regs_valid", 0 0;
v0xaaaadc3249e0_0 .net "reset", 0 0, v0xaaaadc33fb00_0;  alias, 1 drivers
v0xaaaadc324a80_0 .net "row_addr_out", 7 0, L_0xaaaadc352570;  alias, 1 drivers
v0xaaaadc324b40_0 .var "row_addr_out_buf", 7 0;
v0xaaaadc324c20_0 .net "run", 0 0, L_0xaaaadc3520a0;  1 drivers
v0xaaaadc324ce0_0 .var "store_parity", 1 0;
v0xaaaadc324dc0_0 .var/2s "updates_out", 31 0;
v0xaaaadc324ea0_0 .net "write_en_out", 0 0, L_0xaaaadc3518b0;  1 drivers
E_0xaaaadc1ffad0/0 .event edge, v0xaaaadc324540_0, v0xaaaadc324540_0, v0xaaaadc324540_0, v0xaaaadc324540_1;
E_0xaaaadc1ffad0/1 .event edge, v0xaaaadc324540_1, v0xaaaadc324540_2, v0xaaaadc324540_2, v0xaaaadc324540_2;
E_0xaaaadc1ffad0/2 .event edge, v0xaaaadc324540_1, v0xaaaadc324540_0, v0xaaaadc324540_1, v0xaaaadc324540_2;
E_0xaaaadc1ffad0/3 .event edge, v0xaaaadc3239c0_0;
E_0xaaaadc1ffad0 .event/or E_0xaaaadc1ffad0/0, E_0xaaaadc1ffad0/1, E_0xaaaadc1ffad0/2, E_0xaaaadc1ffad0/3;
L_0xaaaadc350cc0 .reduce/nor L_0xaaaadc3518b0;
L_0xaaaadc3510f0 .concat [ 8 24 0 0], v0xaaaadc324b40_0, L_0xffffbedfd0a8;
L_0xaaaadc3512a0 .cmp/eq 32, L_0xaaaadc3510f0, L_0xffffbedfd0f0;
L_0xaaaadc351570 .functor MUXZ 1, v0xaaaadc3243c0_0, L_0xffffbedfd138, L_0xaaaadc351410, C4<>;
L_0xaaaadc3516e0 .part v0xaaaadc324ce0_0, 0, 1;
L_0xaaaadc351780 .part v0xaaaadc324ce0_0, 1, 1;
L_0xaaaadc351a00 .cmp/eq 32, v0xaaaadc3239c0_0, L_0xffffbedfd180;
L_0xaaaadc351af0 .part v0xaaaadc324540_0, 140, 4;
L_0xaaaadc351c30 .part v0xaaaadc324540_1, 140, 4;
L_0xaaaadc351d20 .functor MUXZ 4, L_0xaaaadc351c30, L_0xaaaadc351af0, L_0xaaaadc351a00, C4<>;
L_0xaaaadc351f10 .reduce/nor L_0xaaaadc3518b0;
L_0xaaaadc351fb0 .cmp/eq 32, v0xaaaadc3239c0_0, L_0xffffbedfd1c8;
L_0xaaaadc352110 .arith/sub 8, v0xaaaadc324b40_0, L_0xffffbedfd210;
L_0xaaaadc3522c0 .arith/sub 8, v0xaaaadc324b40_0, L_0xffffbedfd258;
L_0xaaaadc3523e0 .functor MUXZ 8, L_0xaaaadc3522c0, L_0xaaaadc352110, L_0xaaaadc351fb0, C4<>;
L_0xaaaadc352570 .functor MUXZ 8, L_0xaaaadc3523e0, v0xaaaadc324b40_0, L_0xaaaadc351f10, C4<>;
S_0xaaaadc26c100 .scope generate, "mach_gen[1]" "mach_gen[1]" 5 53, 5 53 0, S_0xaaaadc26c600;
 .timescale 0 0;
P_0xaaaadc3258f0 .param/l "mach_i" 0 5 53, +C4<01>;
L_0xaaaadc352f30 .functor OR 1, L_0xaaaadc352d10, L_0xaaaadc352e00, C4<0>, C4<0>;
L_0xaaaadc3542e0 .functor OR 1, v0xaaaadc33fc80_0, v0xaaaadc33dfa0_0, C4<0>, C4<0>;
L_0xaaaadc354500 .functor AND 1, L_0xaaaadc354b30, L_0xaaaadc35eb00, C4<1>, C4<1>;
L_0xaaaadc354e40 .functor AND 1, L_0xaaaadc354500, L_0xaaaadc354da0, C4<1>, C4<1>;
v0xaaaadc328d90_0 .net *"_ivl_10", 0 0, L_0xaaaadc354b30;  1 drivers
v0xaaaadc328e90_0 .net *"_ivl_12", 0 0, L_0xaaaadc354500;  1 drivers
v0xaaaadc328f50_0 .net *"_ivl_13", 0 0, L_0xaaaadc354cb0;  1 drivers
v0xaaaadc329010_0 .net *"_ivl_15", 0 0, L_0xaaaadc354da0;  1 drivers
v0xaaaadc3290d0_0 .net *"_ivl_4", 0 0, L_0xaaaadc352d10;  1 drivers
v0xaaaadc329200_0 .net *"_ivl_5", 0 0, L_0xaaaadc352e00;  1 drivers
v0xaaaadc3292e0_0 .net *"_ivl_6", 0 0, L_0xaaaadc352f30;  1 drivers
L_0xffffbedfd2e8 .functor BUFT 1, C4<00000000000000000000000000101111>, C4<0>, C4<0>, C4<0>;
v0xaaaadc3293c0_0 .net/2s "end_row_dbg", 31 0, L_0xffffbedfd2e8;  1 drivers
L_0xffffbedfd2a0 .functor BUFT 1, C4<00000000000000000000000000010111>, C4<0>, C4<0>, C4<0>;
v0xaaaadc3294a0_0 .net/2s "start_row_dbg", 31 0, L_0xffffbedfd2a0;  1 drivers
L_0xaaaadc354da0 .reduce/nor L_0xaaaadc354cb0;
S_0xaaaadc3259b0 .scope module, "mach" "freemachine" 5 63, 7 1 0, S_0xaaaadc26c100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 8 "row_addr_out";
    .port_info 11 /OUTPUT 8 "col_addr_out";
    .port_info 12 /OUTPUT 4 "partial_vec_out";
P_0xaaaadc325b90 .param/l "end_row" 0 7 3, +C4<00000000000000000000000000101111>;
P_0xaaaadc325bd0 .param/l "log2_mod" 1 7 16, +C4<00000000000000000000000000000010>;
P_0xaaaadc325c10 .param/l "start_row" 0 7 2, +C4<00000000000000000000000000010111>;
L_0xaaaadc3530e0 .functor AND 1, v0xaaaadc327690_0, L_0xaaaadc353040, C4<1>, C4<1>;
v0xaaaadc328160_0 .array/port v0xaaaadc328160, 0;
L_0xaaaadc3531a0 .functor BUFZ 144, v0xaaaadc328160_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaadc328160_1 .array/port v0xaaaadc328160, 1;
L_0xaaaadc353210 .functor BUFZ 144, v0xaaaadc328160_1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaadc328160_2 .array/port v0xaaaadc328160, 2;
L_0xaaaadc353280 .functor BUFZ 144, v0xaaaadc328160_2, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaadc353670 .functor OR 1, L_0xaaaadc353af0, L_0xaaaadc3530e0, C4<0>, C4<0>;
L_0xaaaadc353af0 .functor XOR 1, L_0xaaaadc3538f0, L_0xaaaadc353990, C4<0>, C4<0>;
v0xaaaadc325fb0_0 .net *"_ivl_1", 0 0, L_0xaaaadc353040;  1 drivers
v0xaaaadc326090_0 .net *"_ivl_13", 31 0, L_0xaaaadc353380;  1 drivers
L_0xffffbedfd330 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc326170_0 .net *"_ivl_16", 23 0, L_0xffffbedfd330;  1 drivers
L_0xffffbedfd378 .functor BUFT 1, C4<00000000000000000000000000101111>, C4<0>, C4<0>, C4<0>;
v0xaaaadc326260_0 .net/2u *"_ivl_17", 31 0, L_0xffffbedfd378;  1 drivers
v0xaaaadc326340_0 .net *"_ivl_22", 0 0, L_0xaaaadc353670;  1 drivers
L_0xffffbedfd3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaadc326450_0 .net/2u *"_ivl_23", 0 0, L_0xffffbedfd3c0;  1 drivers
v0xaaaadc326530_0 .net *"_ivl_28", 0 0, L_0xaaaadc3538f0;  1 drivers
v0xaaaadc326610_0 .net *"_ivl_30", 0 0, L_0xaaaadc353990;  1 drivers
L_0xffffbedfd408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc3266f0_0 .net/2u *"_ivl_33", 31 0, L_0xffffbedfd408;  1 drivers
v0xaaaadc3267d0_0 .net *"_ivl_35", 0 0, L_0xaaaadc353c40;  1 drivers
v0xaaaadc326890_0 .net *"_ivl_39", 3 0, L_0xaaaadc353d30;  1 drivers
v0xaaaadc326970_0 .net *"_ivl_42", 3 0, L_0xaaaadc353e70;  1 drivers
v0xaaaadc326a50_0 .net *"_ivl_46", 0 0, L_0xaaaadc354150;  1 drivers
L_0xffffbedfd450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc326b10_0 .net/2u *"_ivl_47", 31 0, L_0xffffbedfd450;  1 drivers
v0xaaaadc326bf0_0 .net *"_ivl_49", 0 0, L_0xaaaadc3541f0;  1 drivers
L_0xffffbedfd498 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0xaaaadc326cb0_0 .net/2u *"_ivl_51", 7 0, L_0xffffbedfd498;  1 drivers
v0xaaaadc326d90_0 .net *"_ivl_53", 7 0, L_0xaaaadc354460;  1 drivers
L_0xffffbedfd4e0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaaadc326e70_0 .net/2u *"_ivl_55", 7 0, L_0xffffbedfd4e0;  1 drivers
v0xaaaadc326f50_0 .net *"_ivl_57", 7 0, L_0xaaaadc354610;  1 drivers
v0xaaaadc327030_0 .net *"_ivl_59", 7 0, L_0xaaaadc354780;  1 drivers
v0xaaaadc327110_0 .net "ack_in", 0 0, L_0xaaaadc354e40;  1 drivers
v0xaaaadc3271d0_0 .var "changed_out", 0 0;
v0xaaaadc327290_0 .net "clock", 0 0, v0xaaaadc33f490_0;  alias, 1 drivers
v0xaaaadc327330_0 .var "col_addr_out", 7 0;
v0xaaaadc327410_0 .var/2s "col_i", 31 0;
v0xaaaadc3274f0_0 .var "degree", 3 0;
v0xaaaadc3275d0_0 .net "done_out", 0 0, L_0xaaaadc3530e0;  1 drivers
v0xaaaadc327690_0 .var "done_out_buf", 0 0;
v0xaaaadc327750_0 .var "insert_reg", 1 0;
v0xaaaadc327830_0 .net "last_row", 0 0, L_0xaaaadc353500;  1 drivers
v0xaaaadc3278f0_0 .var "next_regs_0", 143 0;
v0xaaaadc3279d0_0 .var "next_regs_1", 143 0;
v0xaaaadc327ab0_0 .var "next_regs_2", 143 0;
v0xaaaadc327da0_0 .net "partial_vec_in", 3 0, L_0xaaaadc35edf0;  alias, 1 drivers
v0xaaaadc327e60_0 .net "partial_vec_out", 3 0, L_0xaaaadc353f60;  alias, 1 drivers
v0xaaaadc327f20_0 .var "prune", 0 0;
v0xaaaadc327fe0_0 .var "read_en_buf", 0 0;
v0xaaaadc3280a0_0 .net "read_en_out", 0 0, L_0xaaaadc353780;  1 drivers
v0xaaaadc328160 .array "regs", 0 2, 143 0;
v0xaaaadc3282a0_0 .net "regs_dbg_0", 143 0, L_0xaaaadc3531a0;  1 drivers
v0xaaaadc328380_0 .net "regs_dbg_1", 143 0, L_0xaaaadc353210;  1 drivers
v0xaaaadc328460_0 .net "regs_dbg_2", 143 0, L_0xaaaadc353280;  1 drivers
v0xaaaadc328540_0 .var "regs_valid", 0 0;
v0xaaaadc328600_0 .net "reset", 0 0, v0xaaaadc33fb00_0;  alias, 1 drivers
v0xaaaadc3286f0_0 .net "row_addr_out", 7 0, L_0xaaaadc354910;  alias, 1 drivers
v0xaaaadc3287d0_0 .var "row_addr_out_buf", 7 0;
v0xaaaadc3288b0_0 .net "run", 0 0, L_0xaaaadc3542e0;  1 drivers
v0xaaaadc328970_0 .var "store_parity", 1 0;
v0xaaaadc328a50_0 .var/2s "updates_out", 31 0;
v0xaaaadc328b30_0 .net "write_en_out", 0 0, L_0xaaaadc353af0;  1 drivers
E_0xaaaadc31b620/0 .event edge, v0xaaaadc328160_0, v0xaaaadc328160_0, v0xaaaadc328160_0, v0xaaaadc328160_1;
E_0xaaaadc31b620/1 .event edge, v0xaaaadc328160_1, v0xaaaadc328160_2, v0xaaaadc328160_2, v0xaaaadc328160_2;
E_0xaaaadc31b620/2 .event edge, v0xaaaadc328160_1, v0xaaaadc328160_0, v0xaaaadc328160_1, v0xaaaadc328160_2;
E_0xaaaadc31b620/3 .event edge, v0xaaaadc327410_0;
E_0xaaaadc31b620 .event/or E_0xaaaadc31b620/0, E_0xaaaadc31b620/1, E_0xaaaadc31b620/2, E_0xaaaadc31b620/3;
L_0xaaaadc353040 .reduce/nor L_0xaaaadc353af0;
L_0xaaaadc353380 .concat [ 8 24 0 0], v0xaaaadc3287d0_0, L_0xffffbedfd330;
L_0xaaaadc353500 .cmp/eq 32, L_0xaaaadc353380, L_0xffffbedfd378;
L_0xaaaadc353780 .functor MUXZ 1, v0xaaaadc327fe0_0, L_0xffffbedfd3c0, L_0xaaaadc353670, C4<>;
L_0xaaaadc3538f0 .part v0xaaaadc328970_0, 0, 1;
L_0xaaaadc353990 .part v0xaaaadc328970_0, 1, 1;
L_0xaaaadc353c40 .cmp/eq 32, v0xaaaadc327410_0, L_0xffffbedfd408;
L_0xaaaadc353d30 .part v0xaaaadc328160_0, 140, 4;
L_0xaaaadc353e70 .part v0xaaaadc328160_1, 140, 4;
L_0xaaaadc353f60 .functor MUXZ 4, L_0xaaaadc353e70, L_0xaaaadc353d30, L_0xaaaadc353c40, C4<>;
L_0xaaaadc354150 .reduce/nor L_0xaaaadc353af0;
L_0xaaaadc3541f0 .cmp/eq 32, v0xaaaadc327410_0, L_0xffffbedfd450;
L_0xaaaadc354460 .arith/sub 8, v0xaaaadc3287d0_0, L_0xffffbedfd498;
L_0xaaaadc354610 .arith/sub 8, v0xaaaadc3287d0_0, L_0xffffbedfd4e0;
L_0xaaaadc354780 .functor MUXZ 8, L_0xaaaadc354610, L_0xaaaadc354460, L_0xaaaadc3541f0, C4<>;
L_0xaaaadc354910 .functor MUXZ 8, L_0xaaaadc354780, v0xaaaadc3287d0_0, L_0xaaaadc354150, C4<>;
S_0xaaaadc329580 .scope generate, "mach_gen[2]" "mach_gen[2]" 5 53, 5 53 0, S_0xaaaadc26c600;
 .timescale 0 0;
P_0xaaaadc329730 .param/l "mach_i" 0 5 53, +C4<010>;
L_0xaaaadc3550f0 .functor OR 1, L_0xaaaadc354f50, L_0xaaaadc354ff0, C4<0>, C4<0>;
L_0xaaaadc356540 .functor OR 1, v0xaaaadc33fc80_0, v0xaaaadc33dfa0_0, C4<0>, C4<0>;
L_0xaaaadc356650 .functor AND 1, L_0xaaaadc356da0, L_0xaaaadc35eb00, C4<1>, C4<1>;
L_0xaaaadc357080 .functor AND 1, L_0xaaaadc356650, L_0xaaaadc356fe0, C4<1>, C4<1>;
v0xaaaadc32cb60_0 .net *"_ivl_10", 0 0, L_0xaaaadc356da0;  1 drivers
v0xaaaadc32cc60_0 .net *"_ivl_12", 0 0, L_0xaaaadc356650;  1 drivers
v0xaaaadc32cd20_0 .net *"_ivl_13", 0 0, L_0xaaaadc356ed0;  1 drivers
v0xaaaadc32cde0_0 .net *"_ivl_15", 0 0, L_0xaaaadc356fe0;  1 drivers
v0xaaaadc32cea0_0 .net *"_ivl_4", 0 0, L_0xaaaadc354f50;  1 drivers
v0xaaaadc32cfd0_0 .net *"_ivl_5", 0 0, L_0xaaaadc354ff0;  1 drivers
v0xaaaadc32d0b0_0 .net *"_ivl_6", 0 0, L_0xaaaadc3550f0;  1 drivers
L_0xffffbedfd570 .functor BUFT 1, C4<00000000000000000000000001000110>, C4<0>, C4<0>, C4<0>;
v0xaaaadc32d190_0 .net/2s "end_row_dbg", 31 0, L_0xffffbedfd570;  1 drivers
L_0xffffbedfd528 .functor BUFT 1, C4<00000000000000000000000000101110>, C4<0>, C4<0>, C4<0>;
v0xaaaadc32d270_0 .net/2s "start_row_dbg", 31 0, L_0xffffbedfd528;  1 drivers
L_0xaaaadc356fe0 .reduce/nor L_0xaaaadc356ed0;
S_0xaaaadc329810 .scope module, "mach" "freemachine" 5 63, 7 1 0, S_0xaaaadc329580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 8 "row_addr_out";
    .port_info 11 /OUTPUT 8 "col_addr_out";
    .port_info 12 /OUTPUT 4 "partial_vec_out";
P_0xaaaadc3299f0 .param/l "end_row" 0 7 3, +C4<00000000000000000000000001000110>;
P_0xaaaadc329a30 .param/l "log2_mod" 1 7 16, +C4<00000000000000000000000000000010>;
P_0xaaaadc329a70 .param/l "start_row" 0 7 2, +C4<00000000000000000000000000101110>;
L_0xaaaadc355250 .functor AND 1, v0xaaaadc32b490_0, L_0xaaaadc3551b0, C4<1>, C4<1>;
v0xaaaadc32bf80_0 .array/port v0xaaaadc32bf80, 0;
L_0xaaaadc355310 .functor BUFZ 144, v0xaaaadc32bf80_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaadc32bf80_1 .array/port v0xaaaadc32bf80, 1;
L_0xaaaadc355380 .functor BUFZ 144, v0xaaaadc32bf80_1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaadc32bf80_2 .array/port v0xaaaadc32bf80, 2;
L_0xaaaadc355450 .functor BUFZ 144, v0xaaaadc32bf80_2, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaadc355840 .functor OR 1, L_0xaaaadc355cc0, L_0xaaaadc355250, C4<0>, C4<0>;
L_0xaaaadc355cc0 .functor XOR 1, L_0xaaaadc355ac0, L_0xaaaadc355b60, C4<0>, C4<0>;
v0xaaaadc329db0_0 .net *"_ivl_1", 0 0, L_0xaaaadc3551b0;  1 drivers
v0xaaaadc329e90_0 .net *"_ivl_13", 31 0, L_0xaaaadc355550;  1 drivers
L_0xffffbedfd5b8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc329f70_0 .net *"_ivl_16", 23 0, L_0xffffbedfd5b8;  1 drivers
L_0xffffbedfd600 .functor BUFT 1, C4<00000000000000000000000001000110>, C4<0>, C4<0>, C4<0>;
v0xaaaadc32a060_0 .net/2u *"_ivl_17", 31 0, L_0xffffbedfd600;  1 drivers
v0xaaaadc32a140_0 .net *"_ivl_22", 0 0, L_0xaaaadc355840;  1 drivers
L_0xffffbedfd648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaadc32a250_0 .net/2u *"_ivl_23", 0 0, L_0xffffbedfd648;  1 drivers
v0xaaaadc32a330_0 .net *"_ivl_28", 0 0, L_0xaaaadc355ac0;  1 drivers
v0xaaaadc32a410_0 .net *"_ivl_30", 0 0, L_0xaaaadc355b60;  1 drivers
L_0xffffbedfd690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc32a4f0_0 .net/2u *"_ivl_33", 31 0, L_0xffffbedfd690;  1 drivers
v0xaaaadc32a5d0_0 .net *"_ivl_35", 0 0, L_0xaaaadc355e10;  1 drivers
v0xaaaadc32a690_0 .net *"_ivl_39", 3 0, L_0xaaaadc355f00;  1 drivers
v0xaaaadc32a770_0 .net *"_ivl_42", 3 0, L_0xaaaadc356040;  1 drivers
v0xaaaadc32a850_0 .net *"_ivl_46", 0 0, L_0xaaaadc356320;  1 drivers
L_0xffffbedfd6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc32a910_0 .net/2u *"_ivl_47", 31 0, L_0xffffbedfd6d8;  1 drivers
v0xaaaadc32a9f0_0 .net *"_ivl_49", 0 0, L_0xaaaadc356450;  1 drivers
L_0xffffbedfd720 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0xaaaadc32aab0_0 .net/2u *"_ivl_51", 7 0, L_0xffffbedfd720;  1 drivers
v0xaaaadc32ab90_0 .net *"_ivl_53", 7 0, L_0xaaaadc3565b0;  1 drivers
L_0xffffbedfd768 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaaadc32ac70_0 .net/2u *"_ivl_55", 7 0, L_0xffffbedfd768;  1 drivers
v0xaaaadc32ad50_0 .net *"_ivl_57", 7 0, L_0xaaaadc356760;  1 drivers
v0xaaaadc32ae30_0 .net *"_ivl_59", 7 0, L_0xaaaadc3568d0;  1 drivers
v0xaaaadc32af10_0 .net "ack_in", 0 0, L_0xaaaadc357080;  1 drivers
v0xaaaadc32afd0_0 .var "changed_out", 0 0;
v0xaaaadc32b090_0 .net "clock", 0 0, v0xaaaadc33f490_0;  alias, 1 drivers
v0xaaaadc32b130_0 .var "col_addr_out", 7 0;
v0xaaaadc32b210_0 .var/2s "col_i", 31 0;
v0xaaaadc32b2f0_0 .var "degree", 3 0;
v0xaaaadc32b3d0_0 .net "done_out", 0 0, L_0xaaaadc355250;  1 drivers
v0xaaaadc32b490_0 .var "done_out_buf", 0 0;
v0xaaaadc32b550_0 .var "insert_reg", 1 0;
v0xaaaadc32b630_0 .net "last_row", 0 0, L_0xaaaadc3556d0;  1 drivers
v0xaaaadc32b6f0_0 .var "next_regs_0", 143 0;
v0xaaaadc32b7d0_0 .var "next_regs_1", 143 0;
v0xaaaadc32b8b0_0 .var "next_regs_2", 143 0;
v0xaaaadc32bba0_0 .net "partial_vec_in", 3 0, L_0xaaaadc35edf0;  alias, 1 drivers
v0xaaaadc32bc60_0 .net "partial_vec_out", 3 0, L_0xaaaadc356130;  alias, 1 drivers
v0xaaaadc32bd40_0 .var "prune", 0 0;
v0xaaaadc32be00_0 .var "read_en_buf", 0 0;
v0xaaaadc32bec0_0 .net "read_en_out", 0 0, L_0xaaaadc355950;  1 drivers
v0xaaaadc32bf80 .array "regs", 0 2, 143 0;
v0xaaaadc32c0c0_0 .net "regs_dbg_0", 143 0, L_0xaaaadc355310;  1 drivers
v0xaaaadc32c1a0_0 .net "regs_dbg_1", 143 0, L_0xaaaadc355380;  1 drivers
v0xaaaadc32c280_0 .net "regs_dbg_2", 143 0, L_0xaaaadc355450;  1 drivers
v0xaaaadc32c360_0 .var "regs_valid", 0 0;
v0xaaaadc32c420_0 .net "reset", 0 0, v0xaaaadc33fb00_0;  alias, 1 drivers
v0xaaaadc32c4c0_0 .net "row_addr_out", 7 0, L_0xaaaadc356a60;  alias, 1 drivers
v0xaaaadc32c5a0_0 .var "row_addr_out_buf", 7 0;
v0xaaaadc32c680_0 .net "run", 0 0, L_0xaaaadc356540;  1 drivers
v0xaaaadc32c740_0 .var "store_parity", 1 0;
v0xaaaadc32c820_0 .var/2s "updates_out", 31 0;
v0xaaaadc32c900_0 .net "write_en_out", 0 0, L_0xaaaadc355cc0;  1 drivers
E_0xaaaadc31b660/0 .event edge, v0xaaaadc32bf80_0, v0xaaaadc32bf80_0, v0xaaaadc32bf80_0, v0xaaaadc32bf80_1;
E_0xaaaadc31b660/1 .event edge, v0xaaaadc32bf80_1, v0xaaaadc32bf80_2, v0xaaaadc32bf80_2, v0xaaaadc32bf80_2;
E_0xaaaadc31b660/2 .event edge, v0xaaaadc32bf80_1, v0xaaaadc32bf80_0, v0xaaaadc32bf80_1, v0xaaaadc32bf80_2;
E_0xaaaadc31b660/3 .event edge, v0xaaaadc32b210_0;
E_0xaaaadc31b660 .event/or E_0xaaaadc31b660/0, E_0xaaaadc31b660/1, E_0xaaaadc31b660/2, E_0xaaaadc31b660/3;
L_0xaaaadc3551b0 .reduce/nor L_0xaaaadc355cc0;
L_0xaaaadc355550 .concat [ 8 24 0 0], v0xaaaadc32c5a0_0, L_0xffffbedfd5b8;
L_0xaaaadc3556d0 .cmp/eq 32, L_0xaaaadc355550, L_0xffffbedfd600;
L_0xaaaadc355950 .functor MUXZ 1, v0xaaaadc32be00_0, L_0xffffbedfd648, L_0xaaaadc355840, C4<>;
L_0xaaaadc355ac0 .part v0xaaaadc32c740_0, 0, 1;
L_0xaaaadc355b60 .part v0xaaaadc32c740_0, 1, 1;
L_0xaaaadc355e10 .cmp/eq 32, v0xaaaadc32b210_0, L_0xffffbedfd690;
L_0xaaaadc355f00 .part v0xaaaadc32bf80_0, 140, 4;
L_0xaaaadc356040 .part v0xaaaadc32bf80_1, 140, 4;
L_0xaaaadc356130 .functor MUXZ 4, L_0xaaaadc356040, L_0xaaaadc355f00, L_0xaaaadc355e10, C4<>;
L_0xaaaadc356320 .reduce/nor L_0xaaaadc355cc0;
L_0xaaaadc356450 .cmp/eq 32, v0xaaaadc32b210_0, L_0xffffbedfd6d8;
L_0xaaaadc3565b0 .arith/sub 8, v0xaaaadc32c5a0_0, L_0xffffbedfd720;
L_0xaaaadc356760 .arith/sub 8, v0xaaaadc32c5a0_0, L_0xffffbedfd768;
L_0xaaaadc3568d0 .functor MUXZ 8, L_0xaaaadc356760, L_0xaaaadc3565b0, L_0xaaaadc356450, C4<>;
L_0xaaaadc356a60 .functor MUXZ 8, L_0xaaaadc3568d0, v0xaaaadc32c5a0_0, L_0xaaaadc356320, C4<>;
S_0xaaaadc32d350 .scope generate, "mach_gen[3]" "mach_gen[3]" 5 53, 5 53 0, S_0xaaaadc26c600;
 .timescale 0 0;
P_0xaaaadc32d550 .param/l "mach_i" 0 5 53, +C4<011>;
L_0xaaaadc356f70 .functor OR 1, L_0xaaaadc357140, L_0xaaaadc357270, C4<0>, C4<0>;
L_0xaaaadc3589f0 .functor OR 1, v0xaaaadc33fc80_0, v0xaaaadc33dfa0_0, C4<0>, C4<0>;
L_0xaaaadc358b00 .functor AND 1, L_0xaaaadc359250, L_0xaaaadc35eb00, C4<1>, C4<1>;
L_0xaaaadc3594c0 .functor AND 1, L_0xaaaadc358b00, L_0xaaaadc359420, C4<1>, C4<1>;
v0xaaaadc330990_0 .net *"_ivl_10", 0 0, L_0xaaaadc359250;  1 drivers
v0xaaaadc330a90_0 .net *"_ivl_12", 0 0, L_0xaaaadc358b00;  1 drivers
v0xaaaadc330b50_0 .net *"_ivl_13", 0 0, L_0xaaaadc3592f0;  1 drivers
v0xaaaadc330c10_0 .net *"_ivl_15", 0 0, L_0xaaaadc359420;  1 drivers
v0xaaaadc330cd0_0 .net *"_ivl_4", 0 0, L_0xaaaadc357140;  1 drivers
v0xaaaadc330db0_0 .net *"_ivl_5", 0 0, L_0xaaaadc357270;  1 drivers
v0xaaaadc330e90_0 .net *"_ivl_6", 0 0, L_0xaaaadc356f70;  1 drivers
L_0xffffbedfd7f8 .functor BUFT 1, C4<00000000000000000000000001011101>, C4<0>, C4<0>, C4<0>;
v0xaaaadc330f70_0 .net/2s "end_row_dbg", 31 0, L_0xffffbedfd7f8;  1 drivers
L_0xffffbedfd7b0 .functor BUFT 1, C4<00000000000000000000000001000101>, C4<0>, C4<0>, C4<0>;
v0xaaaadc331050_0 .net/2s "start_row_dbg", 31 0, L_0xffffbedfd7b0;  1 drivers
L_0xaaaadc359420 .reduce/nor L_0xaaaadc3592f0;
S_0xaaaadc32d630 .scope module, "mach" "freemachine" 5 63, 7 1 0, S_0xaaaadc32d350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 8 "row_addr_out";
    .port_info 11 /OUTPUT 8 "col_addr_out";
    .port_info 12 /OUTPUT 4 "partial_vec_out";
P_0xaaaadc32d810 .param/l "end_row" 0 7 3, +C4<00000000000000000000000001011101>;
P_0xaaaadc32d850 .param/l "log2_mod" 1 7 16, +C4<00000000000000000000000000000010>;
P_0xaaaadc32d890 .param/l "start_row" 0 7 2, +C4<00000000000000000000000001000101>;
L_0xaaaadc3574c0 .functor AND 1, v0xaaaadc32f2c0_0, L_0xaaaadc357420, C4<1>, C4<1>;
v0xaaaadc32fdb0_0 .array/port v0xaaaadc32fdb0, 0;
L_0xaaaadc357580 .functor BUFZ 144, v0xaaaadc32fdb0_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaadc32fdb0_1 .array/port v0xaaaadc32fdb0, 1;
L_0xaaaadc357620 .functor BUFZ 144, v0xaaaadc32fdb0_1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaadc32fdb0_2 .array/port v0xaaaadc32fdb0, 2;
L_0xaaaadc3576f0 .functor BUFZ 144, v0xaaaadc32fdb0_2, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaadc357ae0 .functor OR 1, L_0xaaaadc357f60, L_0xaaaadc3574c0, C4<0>, C4<0>;
L_0xaaaadc357f60 .functor XOR 1, L_0xaaaadc357d60, L_0xaaaadc357e00, C4<0>, C4<0>;
v0xaaaadc32dbe0_0 .net *"_ivl_1", 0 0, L_0xaaaadc357420;  1 drivers
v0xaaaadc32dcc0_0 .net *"_ivl_13", 31 0, L_0xaaaadc3577f0;  1 drivers
L_0xffffbedfd840 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc32dda0_0 .net *"_ivl_16", 23 0, L_0xffffbedfd840;  1 drivers
L_0xffffbedfd888 .functor BUFT 1, C4<00000000000000000000000001011101>, C4<0>, C4<0>, C4<0>;
v0xaaaadc32de90_0 .net/2u *"_ivl_17", 31 0, L_0xffffbedfd888;  1 drivers
v0xaaaadc32df70_0 .net *"_ivl_22", 0 0, L_0xaaaadc357ae0;  1 drivers
L_0xffffbedfd8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaadc32e080_0 .net/2u *"_ivl_23", 0 0, L_0xffffbedfd8d0;  1 drivers
v0xaaaadc32e160_0 .net *"_ivl_28", 0 0, L_0xaaaadc357d60;  1 drivers
v0xaaaadc32e240_0 .net *"_ivl_30", 0 0, L_0xaaaadc357e00;  1 drivers
L_0xffffbedfd918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc32e320_0 .net/2u *"_ivl_33", 31 0, L_0xffffbedfd918;  1 drivers
v0xaaaadc32e400_0 .net *"_ivl_35", 0 0, L_0xaaaadc3582c0;  1 drivers
v0xaaaadc32e4c0_0 .net *"_ivl_39", 3 0, L_0xaaaadc3583b0;  1 drivers
v0xaaaadc32e5a0_0 .net *"_ivl_42", 3 0, L_0xaaaadc3584f0;  1 drivers
v0xaaaadc32e680_0 .net *"_ivl_46", 0 0, L_0xaaaadc3587d0;  1 drivers
L_0xffffbedfd960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc32e740_0 .net/2u *"_ivl_47", 31 0, L_0xffffbedfd960;  1 drivers
v0xaaaadc32e820_0 .net *"_ivl_49", 0 0, L_0xaaaadc358900;  1 drivers
L_0xffffbedfd9a8 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0xaaaadc32e8e0_0 .net/2u *"_ivl_51", 7 0, L_0xffffbedfd9a8;  1 drivers
v0xaaaadc32e9c0_0 .net *"_ivl_53", 7 0, L_0xaaaadc358a60;  1 drivers
L_0xffffbedfd9f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaaadc32eaa0_0 .net/2u *"_ivl_55", 7 0, L_0xffffbedfd9f0;  1 drivers
v0xaaaadc32eb80_0 .net *"_ivl_57", 7 0, L_0xaaaadc358c10;  1 drivers
v0xaaaadc32ec60_0 .net *"_ivl_59", 7 0, L_0xaaaadc358d80;  1 drivers
v0xaaaadc32ed40_0 .net "ack_in", 0 0, L_0xaaaadc3594c0;  1 drivers
v0xaaaadc32ee00_0 .var "changed_out", 0 0;
v0xaaaadc32eec0_0 .net "clock", 0 0, v0xaaaadc33f490_0;  alias, 1 drivers
v0xaaaadc32ef60_0 .var "col_addr_out", 7 0;
v0xaaaadc32f040_0 .var/2s "col_i", 31 0;
v0xaaaadc32f120_0 .var "degree", 3 0;
v0xaaaadc32f200_0 .net "done_out", 0 0, L_0xaaaadc3574c0;  1 drivers
v0xaaaadc32f2c0_0 .var "done_out_buf", 0 0;
v0xaaaadc32f380_0 .var "insert_reg", 1 0;
v0xaaaadc32f460_0 .net "last_row", 0 0, L_0xaaaadc357970;  1 drivers
v0xaaaadc32f520_0 .var "next_regs_0", 143 0;
v0xaaaadc32f600_0 .var "next_regs_1", 143 0;
v0xaaaadc32f6e0_0 .var "next_regs_2", 143 0;
v0xaaaadc32f9d0_0 .net "partial_vec_in", 3 0, L_0xaaaadc35edf0;  alias, 1 drivers
v0xaaaadc32fa90_0 .net "partial_vec_out", 3 0, L_0xaaaadc3585e0;  alias, 1 drivers
v0xaaaadc32fb70_0 .var "prune", 0 0;
v0xaaaadc32fc30_0 .var "read_en_buf", 0 0;
v0xaaaadc32fcf0_0 .net "read_en_out", 0 0, L_0xaaaadc357bf0;  1 drivers
v0xaaaadc32fdb0 .array "regs", 0 2, 143 0;
v0xaaaadc32fef0_0 .net "regs_dbg_0", 143 0, L_0xaaaadc357580;  1 drivers
v0xaaaadc32ffd0_0 .net "regs_dbg_1", 143 0, L_0xaaaadc357620;  1 drivers
v0xaaaadc3300b0_0 .net "regs_dbg_2", 143 0, L_0xaaaadc3576f0;  1 drivers
v0xaaaadc330190_0 .var "regs_valid", 0 0;
v0xaaaadc330250_0 .net "reset", 0 0, v0xaaaadc33fb00_0;  alias, 1 drivers
v0xaaaadc3302f0_0 .net "row_addr_out", 7 0, L_0xaaaadc358f10;  alias, 1 drivers
v0xaaaadc3303d0_0 .var "row_addr_out_buf", 7 0;
v0xaaaadc3304b0_0 .net "run", 0 0, L_0xaaaadc3589f0;  1 drivers
v0xaaaadc330570_0 .var "store_parity", 1 0;
v0xaaaadc330650_0 .var/2s "updates_out", 31 0;
v0xaaaadc330730_0 .net "write_en_out", 0 0, L_0xaaaadc357f60;  1 drivers
E_0xaaaadc32db10/0 .event edge, v0xaaaadc32fdb0_0, v0xaaaadc32fdb0_0, v0xaaaadc32fdb0_0, v0xaaaadc32fdb0_1;
E_0xaaaadc32db10/1 .event edge, v0xaaaadc32fdb0_1, v0xaaaadc32fdb0_2, v0xaaaadc32fdb0_2, v0xaaaadc32fdb0_2;
E_0xaaaadc32db10/2 .event edge, v0xaaaadc32fdb0_1, v0xaaaadc32fdb0_0, v0xaaaadc32fdb0_1, v0xaaaadc32fdb0_2;
E_0xaaaadc32db10/3 .event edge, v0xaaaadc32f040_0;
E_0xaaaadc32db10 .event/or E_0xaaaadc32db10/0, E_0xaaaadc32db10/1, E_0xaaaadc32db10/2, E_0xaaaadc32db10/3;
L_0xaaaadc357420 .reduce/nor L_0xaaaadc357f60;
L_0xaaaadc3577f0 .concat [ 8 24 0 0], v0xaaaadc3303d0_0, L_0xffffbedfd840;
L_0xaaaadc357970 .cmp/eq 32, L_0xaaaadc3577f0, L_0xffffbedfd888;
L_0xaaaadc357bf0 .functor MUXZ 1, v0xaaaadc32fc30_0, L_0xffffbedfd8d0, L_0xaaaadc357ae0, C4<>;
L_0xaaaadc357d60 .part v0xaaaadc330570_0, 0, 1;
L_0xaaaadc357e00 .part v0xaaaadc330570_0, 1, 1;
L_0xaaaadc3582c0 .cmp/eq 32, v0xaaaadc32f040_0, L_0xffffbedfd918;
L_0xaaaadc3583b0 .part v0xaaaadc32fdb0_0, 140, 4;
L_0xaaaadc3584f0 .part v0xaaaadc32fdb0_1, 140, 4;
L_0xaaaadc3585e0 .functor MUXZ 4, L_0xaaaadc3584f0, L_0xaaaadc3583b0, L_0xaaaadc3582c0, C4<>;
L_0xaaaadc3587d0 .reduce/nor L_0xaaaadc357f60;
L_0xaaaadc358900 .cmp/eq 32, v0xaaaadc32f040_0, L_0xffffbedfd960;
L_0xaaaadc358a60 .arith/sub 8, v0xaaaadc3303d0_0, L_0xffffbedfd9a8;
L_0xaaaadc358c10 .arith/sub 8, v0xaaaadc3303d0_0, L_0xffffbedfd9f0;
L_0xaaaadc358d80 .functor MUXZ 8, L_0xaaaadc358c10, L_0xaaaadc358a60, L_0xaaaadc358900, C4<>;
L_0xaaaadc358f10 .functor MUXZ 8, L_0xaaaadc358d80, v0xaaaadc3303d0_0, L_0xaaaadc3587d0, C4<>;
S_0xaaaadc331130 .scope generate, "mach_gen[4]" "mach_gen[4]" 5 53, 5 53 0, S_0xaaaadc26c600;
 .timescale 0 0;
P_0xaaaadc3263e0 .param/l "mach_i" 0 5 53, +C4<0100>;
L_0xaaaadc3597b0 .functor OR 1, L_0xaaaadc3595d0, L_0xaaaadc359670, C4<0>, C4<0>;
L_0xaaaadc35abf0 .functor OR 1, v0xaaaadc33fc80_0, v0xaaaadc33dfa0_0, C4<0>, C4<0>;
L_0xaaaadc35ad00 .functor AND 1, L_0xaaaadc35b3c0, L_0xaaaadc35eb00, C4<1>, C4<1>;
L_0xaaaadc35b600 .functor AND 1, L_0xaaaadc35ad00, L_0xaaaadc359710, C4<1>, C4<1>;
v0xaaaadc3346e0_0 .net *"_ivl_10", 0 0, L_0xaaaadc35b3c0;  1 drivers
v0xaaaadc3347e0_0 .net *"_ivl_12", 0 0, L_0xaaaadc35ad00;  1 drivers
v0xaaaadc3348a0_0 .net *"_ivl_13", 0 0, L_0xaaaadc35b460;  1 drivers
v0xaaaadc334960_0 .net *"_ivl_15", 0 0, L_0xaaaadc359710;  1 drivers
v0xaaaadc334a20_0 .net *"_ivl_4", 0 0, L_0xaaaadc3595d0;  1 drivers
v0xaaaadc334b00_0 .net *"_ivl_5", 0 0, L_0xaaaadc359670;  1 drivers
v0xaaaadc334be0_0 .net *"_ivl_6", 0 0, L_0xaaaadc3597b0;  1 drivers
L_0xffffbedfda80 .functor BUFT 1, C4<00000000000000000000000001110100>, C4<0>, C4<0>, C4<0>;
v0xaaaadc334cc0_0 .net/2s "end_row_dbg", 31 0, L_0xffffbedfda80;  1 drivers
L_0xffffbedfda38 .functor BUFT 1, C4<00000000000000000000000001011100>, C4<0>, C4<0>, C4<0>;
v0xaaaadc334da0_0 .net/2s "start_row_dbg", 31 0, L_0xffffbedfda38;  1 drivers
L_0xaaaadc359710 .reduce/nor L_0xaaaadc35b460;
S_0xaaaadc331370 .scope module, "mach" "freemachine" 5 63, 7 1 0, S_0xaaaadc331130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 8 "row_addr_out";
    .port_info 11 /OUTPUT 8 "col_addr_out";
    .port_info 12 /OUTPUT 4 "partial_vec_out";
P_0xaaaadc331500 .param/l "end_row" 0 7 3, +C4<00000000000000000000000001110100>;
P_0xaaaadc331540 .param/l "log2_mod" 1 7 16, +C4<00000000000000000000000000000010>;
P_0xaaaadc331580 .param/l "start_row" 0 7 2, +C4<00000000000000000000000001011100>;
L_0xaaaadc359960 .functor AND 1, v0xaaaadc333010_0, L_0xaaaadc3598c0, C4<1>, C4<1>;
v0xaaaadc333b00_0 .array/port v0xaaaadc333b00, 0;
L_0xaaaadc359a20 .functor BUFZ 144, v0xaaaadc333b00_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaadc333b00_1 .array/port v0xaaaadc333b00, 1;
L_0xaaaadc359ac0 .functor BUFZ 144, v0xaaaadc333b00_1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaadc333b00_2 .array/port v0xaaaadc333b00, 2;
L_0xaaaadc359b90 .functor BUFZ 144, v0xaaaadc333b00_2, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaadc359f80 .functor OR 1, L_0xaaaadc35a400, L_0xaaaadc359960, C4<0>, C4<0>;
L_0xaaaadc35a400 .functor XOR 1, L_0xaaaadc35a200, L_0xaaaadc35a2a0, C4<0>, C4<0>;
v0xaaaadc331930_0 .net *"_ivl_1", 0 0, L_0xaaaadc3598c0;  1 drivers
v0xaaaadc331a10_0 .net *"_ivl_13", 31 0, L_0xaaaadc359c90;  1 drivers
L_0xffffbedfdac8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc331af0_0 .net *"_ivl_16", 23 0, L_0xffffbedfdac8;  1 drivers
L_0xffffbedfdb10 .functor BUFT 1, C4<00000000000000000000000001110100>, C4<0>, C4<0>, C4<0>;
v0xaaaadc331be0_0 .net/2u *"_ivl_17", 31 0, L_0xffffbedfdb10;  1 drivers
v0xaaaadc331cc0_0 .net *"_ivl_22", 0 0, L_0xaaaadc359f80;  1 drivers
L_0xffffbedfdb58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaadc331dd0_0 .net/2u *"_ivl_23", 0 0, L_0xffffbedfdb58;  1 drivers
v0xaaaadc331eb0_0 .net *"_ivl_28", 0 0, L_0xaaaadc35a200;  1 drivers
v0xaaaadc331f90_0 .net *"_ivl_30", 0 0, L_0xaaaadc35a2a0;  1 drivers
L_0xffffbedfdba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc332070_0 .net/2u *"_ivl_33", 31 0, L_0xffffbedfdba0;  1 drivers
v0xaaaadc332150_0 .net *"_ivl_35", 0 0, L_0xaaaadc35a550;  1 drivers
v0xaaaadc332210_0 .net *"_ivl_39", 3 0, L_0xaaaadc35a640;  1 drivers
v0xaaaadc3322f0_0 .net *"_ivl_42", 3 0, L_0xaaaadc35a780;  1 drivers
v0xaaaadc3323d0_0 .net *"_ivl_46", 0 0, L_0xaaaadc35aa60;  1 drivers
L_0xffffbedfdbe8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc332490_0 .net/2u *"_ivl_47", 31 0, L_0xffffbedfdbe8;  1 drivers
v0xaaaadc332570_0 .net *"_ivl_49", 0 0, L_0xaaaadc35ab00;  1 drivers
L_0xffffbedfdc30 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0xaaaadc332630_0 .net/2u *"_ivl_51", 7 0, L_0xffffbedfdc30;  1 drivers
v0xaaaadc332710_0 .net *"_ivl_53", 7 0, L_0xaaaadc35ac60;  1 drivers
L_0xffffbedfdc78 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaaadc3327f0_0 .net/2u *"_ivl_55", 7 0, L_0xffffbedfdc78;  1 drivers
v0xaaaadc3328d0_0 .net *"_ivl_57", 7 0, L_0xaaaadc35ae10;  1 drivers
v0xaaaadc3329b0_0 .net *"_ivl_59", 7 0, L_0xaaaadc35af80;  1 drivers
v0xaaaadc332a90_0 .net "ack_in", 0 0, L_0xaaaadc35b600;  1 drivers
v0xaaaadc332b50_0 .var "changed_out", 0 0;
v0xaaaadc332c10_0 .net "clock", 0 0, v0xaaaadc33f490_0;  alias, 1 drivers
v0xaaaadc332cb0_0 .var "col_addr_out", 7 0;
v0xaaaadc332d90_0 .var/2s "col_i", 31 0;
v0xaaaadc332e70_0 .var "degree", 3 0;
v0xaaaadc332f50_0 .net "done_out", 0 0, L_0xaaaadc359960;  1 drivers
v0xaaaadc333010_0 .var "done_out_buf", 0 0;
v0xaaaadc3330d0_0 .var "insert_reg", 1 0;
v0xaaaadc3331b0_0 .net "last_row", 0 0, L_0xaaaadc359e10;  1 drivers
v0xaaaadc333270_0 .var "next_regs_0", 143 0;
v0xaaaadc333350_0 .var "next_regs_1", 143 0;
v0xaaaadc333430_0 .var "next_regs_2", 143 0;
v0xaaaadc333720_0 .net "partial_vec_in", 3 0, L_0xaaaadc35edf0;  alias, 1 drivers
v0xaaaadc3337e0_0 .net "partial_vec_out", 3 0, L_0xaaaadc35a870;  alias, 1 drivers
v0xaaaadc3338c0_0 .var "prune", 0 0;
v0xaaaadc333980_0 .var "read_en_buf", 0 0;
v0xaaaadc333a40_0 .net "read_en_out", 0 0, L_0xaaaadc35a090;  1 drivers
v0xaaaadc333b00 .array "regs", 0 2, 143 0;
v0xaaaadc333c40_0 .net "regs_dbg_0", 143 0, L_0xaaaadc359a20;  1 drivers
v0xaaaadc333d20_0 .net "regs_dbg_1", 143 0, L_0xaaaadc359ac0;  1 drivers
v0xaaaadc333e00_0 .net "regs_dbg_2", 143 0, L_0xaaaadc359b90;  1 drivers
v0xaaaadc333ee0_0 .var "regs_valid", 0 0;
v0xaaaadc333fa0_0 .net "reset", 0 0, v0xaaaadc33fb00_0;  alias, 1 drivers
v0xaaaadc334040_0 .net "row_addr_out", 7 0, L_0xaaaadc35b110;  alias, 1 drivers
v0xaaaadc334120_0 .var "row_addr_out_buf", 7 0;
v0xaaaadc334200_0 .net "run", 0 0, L_0xaaaadc35abf0;  1 drivers
v0xaaaadc3342c0_0 .var "store_parity", 1 0;
v0xaaaadc3343a0_0 .var/2s "updates_out", 31 0;
v0xaaaadc334480_0 .net "write_en_out", 0 0, L_0xaaaadc35a400;  1 drivers
E_0xaaaadc331860/0 .event edge, v0xaaaadc333b00_0, v0xaaaadc333b00_0, v0xaaaadc333b00_0, v0xaaaadc333b00_1;
E_0xaaaadc331860/1 .event edge, v0xaaaadc333b00_1, v0xaaaadc333b00_2, v0xaaaadc333b00_2, v0xaaaadc333b00_2;
E_0xaaaadc331860/2 .event edge, v0xaaaadc333b00_1, v0xaaaadc333b00_0, v0xaaaadc333b00_1, v0xaaaadc333b00_2;
E_0xaaaadc331860/3 .event edge, v0xaaaadc332d90_0;
E_0xaaaadc331860 .event/or E_0xaaaadc331860/0, E_0xaaaadc331860/1, E_0xaaaadc331860/2, E_0xaaaadc331860/3;
L_0xaaaadc3598c0 .reduce/nor L_0xaaaadc35a400;
L_0xaaaadc359c90 .concat [ 8 24 0 0], v0xaaaadc334120_0, L_0xffffbedfdac8;
L_0xaaaadc359e10 .cmp/eq 32, L_0xaaaadc359c90, L_0xffffbedfdb10;
L_0xaaaadc35a090 .functor MUXZ 1, v0xaaaadc333980_0, L_0xffffbedfdb58, L_0xaaaadc359f80, C4<>;
L_0xaaaadc35a200 .part v0xaaaadc3342c0_0, 0, 1;
L_0xaaaadc35a2a0 .part v0xaaaadc3342c0_0, 1, 1;
L_0xaaaadc35a550 .cmp/eq 32, v0xaaaadc332d90_0, L_0xffffbedfdba0;
L_0xaaaadc35a640 .part v0xaaaadc333b00_0, 140, 4;
L_0xaaaadc35a780 .part v0xaaaadc333b00_1, 140, 4;
L_0xaaaadc35a870 .functor MUXZ 4, L_0xaaaadc35a780, L_0xaaaadc35a640, L_0xaaaadc35a550, C4<>;
L_0xaaaadc35aa60 .reduce/nor L_0xaaaadc35a400;
L_0xaaaadc35ab00 .cmp/eq 32, v0xaaaadc332d90_0, L_0xffffbedfdbe8;
L_0xaaaadc35ac60 .arith/sub 8, v0xaaaadc334120_0, L_0xffffbedfdc30;
L_0xaaaadc35ae10 .arith/sub 8, v0xaaaadc334120_0, L_0xffffbedfdc78;
L_0xaaaadc35af80 .functor MUXZ 8, L_0xaaaadc35ae10, L_0xaaaadc35ac60, L_0xaaaadc35ab00, C4<>;
L_0xaaaadc35b110 .functor MUXZ 8, L_0xaaaadc35af80, v0xaaaadc334120_0, L_0xaaaadc35aa60, C4<>;
S_0xaaaadc334f10 .scope generate, "mach_gen[5]" "mach_gen[5]" 5 53, 5 53 0, S_0xaaaadc26c600;
 .timescale 0 0;
P_0xaaaadc331d60 .param/l "mach_i" 0 5 53, +C4<0101>;
L_0xaaaadc35bb90 .functor OR 1, L_0xaaaadc35b990, L_0xaaaadc35baf0, C4<0>, C4<0>;
L_0xaaaadc35cf60 .functor OR 1, v0xaaaadc33fc80_0, v0xaaaadc33dfa0_0, C4<0>, C4<0>;
L_0xaaaadc35d070 .functor AND 1, L_0xaaaadc35d730, L_0xaaaadc35eb00, C4<1>, C4<1>;
L_0xaaaadc35da30 .functor AND 1, L_0xaaaadc35d070, L_0xaaaadc35d940, C4<1>, C4<1>;
v0xaaaadc3385a0_0 .net *"_ivl_10", 0 0, L_0xaaaadc35d730;  1 drivers
v0xaaaadc3386a0_0 .net *"_ivl_12", 0 0, L_0xaaaadc35d070;  1 drivers
v0xaaaadc338760_0 .net *"_ivl_13", 0 0, L_0xaaaadc35d8a0;  1 drivers
v0xaaaadc338820_0 .net *"_ivl_15", 0 0, L_0xaaaadc35d940;  1 drivers
v0xaaaadc3388e0_0 .net *"_ivl_4", 0 0, L_0xaaaadc35b990;  1 drivers
v0xaaaadc3389c0_0 .net *"_ivl_5", 0 0, L_0xaaaadc35baf0;  1 drivers
v0xaaaadc338aa0_0 .net *"_ivl_6", 0 0, L_0xaaaadc35bb90;  1 drivers
L_0xffffbedfdd08 .functor BUFT 1, C4<00000000000000000000000010001011>, C4<0>, C4<0>, C4<0>;
v0xaaaadc338b80_0 .net/2s "end_row_dbg", 31 0, L_0xffffbedfdd08;  1 drivers
L_0xffffbedfdcc0 .functor BUFT 1, C4<00000000000000000000000001110011>, C4<0>, C4<0>, C4<0>;
v0xaaaadc338c60_0 .net/2s "start_row_dbg", 31 0, L_0xffffbedfdcc0;  1 drivers
L_0xaaaadc35d940 .reduce/nor L_0xaaaadc35d8a0;
S_0xaaaadc335150 .scope module, "mach" "freemachine" 5 63, 7 1 0, S_0xaaaadc334f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 8 "row_addr_out";
    .port_info 11 /OUTPUT 8 "col_addr_out";
    .port_info 12 /OUTPUT 4 "partial_vec_out";
P_0xaaaadc335330 .param/l "end_row" 0 7 3, +C4<00000000000000000000000010001011>;
P_0xaaaadc335370 .param/l "log2_mod" 1 7 16, +C4<00000000000000000000000000000010>;
P_0xaaaadc3353b0 .param/l "start_row" 0 7 2, +C4<00000000000000000000000001110011>;
L_0xaaaadc35bd90 .functor AND 1, v0xaaaadc336ed0_0, L_0xaaaadc35bcf0, C4<1>, C4<1>;
v0xaaaadc3379c0_0 .array/port v0xaaaadc3379c0, 0;
L_0xaaaadc35be50 .functor BUFZ 144, v0xaaaadc3379c0_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaadc3379c0_1 .array/port v0xaaaadc3379c0, 1;
L_0xaaaadc35bec0 .functor BUFZ 144, v0xaaaadc3379c0_1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaadc3379c0_2 .array/port v0xaaaadc3379c0, 2;
L_0xaaaadc35bf30 .functor BUFZ 144, v0xaaaadc3379c0_2, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaadc35c260 .functor OR 1, L_0xaaaadc35c6e0, L_0xaaaadc35bd90, C4<0>, C4<0>;
L_0xaaaadc35c6e0 .functor XOR 1, L_0xaaaadc35c4e0, L_0xaaaadc35c580, C4<0>, C4<0>;
v0xaaaadc3357f0_0 .net *"_ivl_1", 0 0, L_0xaaaadc35bcf0;  1 drivers
v0xaaaadc3358d0_0 .net *"_ivl_13", 31 0, L_0xaaaadc35bfd0;  1 drivers
L_0xffffbedfdd50 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc3359b0_0 .net *"_ivl_16", 23 0, L_0xffffbedfdd50;  1 drivers
L_0xffffbedfdd98 .functor BUFT 1, C4<00000000000000000000000010001011>, C4<0>, C4<0>, C4<0>;
v0xaaaadc335aa0_0 .net/2u *"_ivl_17", 31 0, L_0xffffbedfdd98;  1 drivers
v0xaaaadc335b80_0 .net *"_ivl_22", 0 0, L_0xaaaadc35c260;  1 drivers
L_0xffffbedfdde0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaadc335c90_0 .net/2u *"_ivl_23", 0 0, L_0xffffbedfdde0;  1 drivers
v0xaaaadc335d70_0 .net *"_ivl_28", 0 0, L_0xaaaadc35c4e0;  1 drivers
v0xaaaadc335e50_0 .net *"_ivl_30", 0 0, L_0xaaaadc35c580;  1 drivers
L_0xffffbedfde28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc335f30_0 .net/2u *"_ivl_33", 31 0, L_0xffffbedfde28;  1 drivers
v0xaaaadc336010_0 .net *"_ivl_35", 0 0, L_0xaaaadc35c830;  1 drivers
v0xaaaadc3360d0_0 .net *"_ivl_39", 3 0, L_0xaaaadc35c920;  1 drivers
v0xaaaadc3361b0_0 .net *"_ivl_42", 3 0, L_0xaaaadc35ca60;  1 drivers
v0xaaaadc336290_0 .net *"_ivl_46", 0 0, L_0xaaaadc35cd40;  1 drivers
L_0xffffbedfde70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc336350_0 .net/2u *"_ivl_47", 31 0, L_0xffffbedfde70;  1 drivers
v0xaaaadc336430_0 .net *"_ivl_49", 0 0, L_0xaaaadc35ce70;  1 drivers
L_0xffffbedfdeb8 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0xaaaadc3364f0_0 .net/2u *"_ivl_51", 7 0, L_0xffffbedfdeb8;  1 drivers
v0xaaaadc3365d0_0 .net *"_ivl_53", 7 0, L_0xaaaadc35cfd0;  1 drivers
L_0xffffbedfdf00 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaaadc3366b0_0 .net/2u *"_ivl_55", 7 0, L_0xffffbedfdf00;  1 drivers
v0xaaaadc336790_0 .net *"_ivl_57", 7 0, L_0xaaaadc35d180;  1 drivers
v0xaaaadc336870_0 .net *"_ivl_59", 7 0, L_0xaaaadc35d2f0;  1 drivers
v0xaaaadc336950_0 .net "ack_in", 0 0, L_0xaaaadc35da30;  1 drivers
v0xaaaadc336a10_0 .var "changed_out", 0 0;
v0xaaaadc336ad0_0 .net "clock", 0 0, v0xaaaadc33f490_0;  alias, 1 drivers
v0xaaaadc336b70_0 .var "col_addr_out", 7 0;
v0xaaaadc336c50_0 .var/2s "col_i", 31 0;
v0xaaaadc336d30_0 .var "degree", 3 0;
v0xaaaadc336e10_0 .net "done_out", 0 0, L_0xaaaadc35bd90;  1 drivers
v0xaaaadc336ed0_0 .var "done_out_buf", 0 0;
v0xaaaadc336f90_0 .var "insert_reg", 1 0;
v0xaaaadc337070_0 .net "last_row", 0 0, L_0xaaaadc35c0f0;  1 drivers
v0xaaaadc337130_0 .var "next_regs_0", 143 0;
v0xaaaadc337210_0 .var "next_regs_1", 143 0;
v0xaaaadc3372f0_0 .var "next_regs_2", 143 0;
v0xaaaadc3375e0_0 .net "partial_vec_in", 3 0, L_0xaaaadc35edf0;  alias, 1 drivers
v0xaaaadc3376a0_0 .net "partial_vec_out", 3 0, L_0xaaaadc35cb50;  alias, 1 drivers
v0xaaaadc337780_0 .var "prune", 0 0;
v0xaaaadc337840_0 .var "read_en_buf", 0 0;
v0xaaaadc337900_0 .net "read_en_out", 0 0, L_0xaaaadc35c370;  1 drivers
v0xaaaadc3379c0 .array "regs", 0 2, 143 0;
v0xaaaadc337b00_0 .net "regs_dbg_0", 143 0, L_0xaaaadc35be50;  1 drivers
v0xaaaadc337be0_0 .net "regs_dbg_1", 143 0, L_0xaaaadc35bec0;  1 drivers
v0xaaaadc337cc0_0 .net "regs_dbg_2", 143 0, L_0xaaaadc35bf30;  1 drivers
v0xaaaadc337da0_0 .var "regs_valid", 0 0;
v0xaaaadc337e60_0 .net "reset", 0 0, v0xaaaadc33fb00_0;  alias, 1 drivers
v0xaaaadc337f00_0 .net "row_addr_out", 7 0, L_0xaaaadc35d480;  alias, 1 drivers
v0xaaaadc337fe0_0 .var "row_addr_out_buf", 7 0;
v0xaaaadc3380c0_0 .net "run", 0 0, L_0xaaaadc35cf60;  1 drivers
v0xaaaadc338180_0 .var "store_parity", 1 0;
v0xaaaadc338260_0 .var/2s "updates_out", 31 0;
v0xaaaadc338340_0 .net "write_en_out", 0 0, L_0xaaaadc35c6e0;  1 drivers
E_0xaaaadc335720/0 .event edge, v0xaaaadc3379c0_0, v0xaaaadc3379c0_0, v0xaaaadc3379c0_0, v0xaaaadc3379c0_1;
E_0xaaaadc335720/1 .event edge, v0xaaaadc3379c0_1, v0xaaaadc3379c0_2, v0xaaaadc3379c0_2, v0xaaaadc3379c0_2;
E_0xaaaadc335720/2 .event edge, v0xaaaadc3379c0_1, v0xaaaadc3379c0_0, v0xaaaadc3379c0_1, v0xaaaadc3379c0_2;
E_0xaaaadc335720/3 .event edge, v0xaaaadc336c50_0;
E_0xaaaadc335720 .event/or E_0xaaaadc335720/0, E_0xaaaadc335720/1, E_0xaaaadc335720/2, E_0xaaaadc335720/3;
L_0xaaaadc35bcf0 .reduce/nor L_0xaaaadc35c6e0;
L_0xaaaadc35bfd0 .concat [ 8 24 0 0], v0xaaaadc337fe0_0, L_0xffffbedfdd50;
L_0xaaaadc35c0f0 .cmp/eq 32, L_0xaaaadc35bfd0, L_0xffffbedfdd98;
L_0xaaaadc35c370 .functor MUXZ 1, v0xaaaadc337840_0, L_0xffffbedfdde0, L_0xaaaadc35c260, C4<>;
L_0xaaaadc35c4e0 .part v0xaaaadc338180_0, 0, 1;
L_0xaaaadc35c580 .part v0xaaaadc338180_0, 1, 1;
L_0xaaaadc35c830 .cmp/eq 32, v0xaaaadc336c50_0, L_0xffffbedfde28;
L_0xaaaadc35c920 .part v0xaaaadc3379c0_0, 140, 4;
L_0xaaaadc35ca60 .part v0xaaaadc3379c0_1, 140, 4;
L_0xaaaadc35cb50 .functor MUXZ 4, L_0xaaaadc35ca60, L_0xaaaadc35c920, L_0xaaaadc35c830, C4<>;
L_0xaaaadc35cd40 .reduce/nor L_0xaaaadc35c6e0;
L_0xaaaadc35ce70 .cmp/eq 32, v0xaaaadc336c50_0, L_0xffffbedfde70;
L_0xaaaadc35cfd0 .arith/sub 8, v0xaaaadc337fe0_0, L_0xffffbedfdeb8;
L_0xaaaadc35d180 .arith/sub 8, v0xaaaadc337fe0_0, L_0xffffbedfdf00;
L_0xaaaadc35d2f0 .functor MUXZ 8, L_0xaaaadc35d180, L_0xaaaadc35cfd0, L_0xaaaadc35ce70, C4<>;
L_0xaaaadc35d480 .functor MUXZ 8, L_0xaaaadc35d2f0, v0xaaaadc337fe0_0, L_0xaaaadc35cd40, C4<>;
S_0xaaaadc338d40 .scope module, "main_mem" "mem" 5 27, 8 5 0, S_0xaaaadc26c600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /INPUT 8 "row_addr_in";
    .port_info 6 /INPUT 4 "partial_vec_in";
    .port_info 7 /INPUT 8 "col_addr_in";
    .port_info 8 /OUTPUT 1 "ack";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 4 "partial_vec_out";
enum0xaaaadc1e5dc0 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH_SAVE" 2'b01,
   "WRITEBACK" 2'b10
 ;
L_0xaaaadc35e240 .functor AND 1, v0xaaaadc33ad50_0, L_0xaaaadc35e1a0, C4<1>, C4<1>;
L_0xaaaadc35e300 .functor OR 1, L_0xaaaadc360e50, L_0xaaaadc3619e0, C4<0>, C4<0>;
L_0xaaaadc35e500 .functor AND 1, L_0xaaaadc35e300, L_0xaaaadc35e410, C4<1>, C4<1>;
L_0xaaaadc35e750 .functor OR 1, L_0xaaaadc35e500, L_0xaaaadc35e610, C4<0>, C4<0>;
L_0xaaaadc35e840 .functor OR 1, L_0xaaaadc360e50, L_0xaaaadc3619e0, C4<0>, C4<0>;
L_0xaaaadc35e8b0 .functor OR 1, L_0xaaaadc35e840, L_0xaaaadc35e610, C4<0>, C4<0>;
L_0xaaaadc35ea00 .functor AND 1, L_0xaaaadc35e240, L_0xaaaadc360e50, C4<1>, C4<1>;
L_0xaaaadc35eb00 .functor OR 1, L_0xaaaadc35ea00, L_0xaaaadc35e610, C4<0>, C4<0>;
L_0xffffbedfdfd8 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaadc35ece0 .functor AND 32, L_0xaaaadc35ebc0, L_0xffffbedfdfd8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaadc339b50_0 .net *"_ivl_0", 0 0, L_0xaaaadc35e1a0;  1 drivers
L_0xffffbedfdf48 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaadc339c30_0 .net/2u *"_ivl_10", 1 0, L_0xffffbedfdf48;  1 drivers
v0xaaaadc339d10_0 .net *"_ivl_17", 0 0, L_0xaaaadc35e840;  1 drivers
v0xaaaadc339db0_0 .net *"_ivl_21", 0 0, L_0xaaaadc35ea00;  1 drivers
v0xaaaadc339e70_0 .net *"_ivl_24", 31 0, L_0xaaaadc35ebc0;  1 drivers
L_0xffffbedfdf90 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaadc339fa0_0 .net *"_ivl_27", 23 0, L_0xffffbedfdf90;  1 drivers
v0xaaaadc33a080_0 .net/2u *"_ivl_28", 31 0, L_0xffffbedfdfd8;  1 drivers
v0xaaaadc33a160_0 .net *"_ivl_30", 31 0, L_0xaaaadc35ece0;  1 drivers
v0xaaaadc33a240_0 .net *"_ivl_5", 0 0, L_0xaaaadc35e300;  1 drivers
v0xaaaadc33a300_0 .net *"_ivl_7", 0 0, L_0xaaaadc35e410;  1 drivers
v0xaaaadc33a3c0_0 .net "ack", 0 0, L_0xaaaadc35eb00;  alias, 1 drivers
v0xaaaadc33a460_0 .net "addr_saved", 0 0, L_0xaaaadc35e240;  1 drivers
v0xaaaadc33a500_0 .net "bank_read_data", 143 0, v0xaaaadc339780_0;  1 drivers
v0xaaaadc33a5f0_0 .var "bank_vec_addr_saved", 7 0;
v0xaaaadc33a6b0_0 .var "bank_vec_stable", 143 0;
v0xaaaadc33a7a0_0 .net "busy", 0 0, L_0xaaaadc35e8b0;  alias, 1 drivers
v0xaaaadc33a840_0 .net "clock", 0 0, v0xaaaadc33f490_0;  alias, 1 drivers
v0xaaaadc33a9f0_0 .net "col_addr_in", 7 0, L_0xaaaadc3604b0;  alias, 1 drivers
v0xaaaadc33aad0_0 .var "dirty_list", 138 0;
v0xaaaadc33abb0_0 .net "fetch_en", 0 0, L_0xaaaadc35e500;  1 drivers
v0xaaaadc33ac70_0 .var "fetch_state", 1 0;
v0xaaaadc33ad50_0 .var "mem_init", 0 0;
v0xaaaadc33ae10_0 .var "next_fetch_state", 1 0;
v0xaaaadc33aef0_0 .net "pad_en", 0 0, v0xaaaadc33f970_0;  alias, 1 drivers
v0xaaaadc33afb0_0 .net "partial_vec_in", 3 0, L_0xaaaadc35f740;  alias, 1 drivers
v0xaaaadc33b090_0 .net "partial_vec_out", 3 0, L_0xaaaadc35edf0;  alias, 1 drivers
v0xaaaadc33b150_0 .net "read_en", 0 0, L_0xaaaadc360e50;  alias, 1 drivers
v0xaaaadc33b210_0 .net "reset", 0 0, v0xaaaadc33fb00_0;  alias, 1 drivers
v0xaaaadc33b2b0_0 .net "row_addr_in", 7 0, L_0xaaaadc35fec0;  alias, 1 drivers
v0xaaaadc33b3a0_0 .net "write_en", 0 0, L_0xaaaadc3619e0;  alias, 1 drivers
v0xaaaadc33b440_0 .net "writeback_commit", 0 0, L_0xaaaadc35e610;  1 drivers
E_0xaaaadc338ed0 .event edge, v0xaaaadc33ac70_0, v0xaaaadc33abb0_0, v0xaaaadc33a460_0, v0xaaaadc33b3a0_0;
L_0xaaaadc35e1a0 .cmp/eq 8, L_0xaaaadc35fec0, v0xaaaadc33a5f0_0;
L_0xaaaadc35e410 .reduce/nor L_0xaaaadc35e240;
L_0xaaaadc35e610 .cmp/eq 2, v0xaaaadc33ac70_0, L_0xffffbedfdf48;
L_0xaaaadc35ebc0 .concat [ 8 24 0 0], L_0xaaaadc3604b0, L_0xffffbedfdf90;
L_0xaaaadc35edf0 .part/v v0xaaaadc33a6b0_0, L_0xaaaadc35ece0, 4;
S_0xaaaadc338f80 .scope module, "data" "single_port_sync_ram" 8 31, 9 3 0, S_0xaaaadc338d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 144 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 144 "read_data";
P_0xaaaadc339180 .param/l "ADDR_WIDTH" 0 9 4, +C4<00000000000000000000000000001000>;
P_0xaaaadc3391c0 .param/l "DEPTH" 0 9 5, +C4<00000000000000000000000010001011>;
v0xaaaadc339450_0 .net "addr", 7 0, L_0xaaaadc35fec0;  alias, 1 drivers
v0xaaaadc339550_0 .net "bank_en", 0 0, L_0xaaaadc35e750;  1 drivers
v0xaaaadc339610_0 .net "clock", 0 0, v0xaaaadc33f490_0;  alias, 1 drivers
v0xaaaadc3396e0 .array "mem", 0 138, 143 0;
v0xaaaadc339780_0 .var "read_data", 143 0;
v0xaaaadc3398b0_0 .net "write_data", 143 0, v0xaaaadc33a6b0_0;  1 drivers
v0xaaaadc339990_0 .net "write_en", 0 0, L_0xaaaadc35e610;  alias, 1 drivers
S_0xaaaadc33e900 .scope task, "print_mem" "print_mem" 4 43, 4 43 0, S_0xaaaadc26bc90;
 .timescale 0 0;
TD_aoc4_tb.print_mem ;
    %fork t_1, S_0xaaaadc33eab0;
    %jmp t_0;
    .scope S_0xaaaadc33eab0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaadc33ec90_0, 0, 32;
T_1.13 ;
    %load/vec4 v0xaaaadc33ec90_0;
    %cmpi/s 139, 0, 32;
    %jmp/0xz T_1.14, 5;
    %vpi_call/w 4 45 "$display", "%0d: %1b", v0xaaaadc33ec90_0, &A<v0xaaaadc3396e0, v0xaaaadc33ec90_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaadc33ec90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaadc33ec90_0, 0, 32;
    %jmp T_1.13;
T_1.14 ;
    %end;
    .scope S_0xaaaadc33e900;
t_0 %join;
    %end;
S_0xaaaadc33eab0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 44, 4 44 0, S_0xaaaadc33e900;
 .timescale 0 0;
v0xaaaadc33ec90_0 .var/2s "i", 31 0;
S_0xaaaadc33ed90 .scope task, "write_mem" "write_mem" 4 49, 4 49 0, S_0xaaaadc26bc90;
 .timescale 0 0;
v0xaaaadc33f0c0_0 .var "col_i", 7 0;
v0xaaaadc33f1c0_0 .var "partial_vec", 3 0;
v0xaaaadc33f2a0_0 .var "row_i", 7 0;
E_0xaaaadc33efa0 .event negedge, v0xaaaadc33dcc0_0;
E_0xaaaadc33f000 .event posedge, v0xaaaadc33dcc0_0;
E_0xaaaadc33f060 .event negedge, v0xaaaadc280770_0;
TD_aoc4_tb.write_mem ;
    %wait E_0xaaaadc33f060;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadc33f970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadc33fde0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadc33fde0_0, 4, 1;
    %load/vec4 v0xaaaadc33f1c0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadc33fde0_0, 4, 4;
    %load/vec4 v0xaaaadc33f2a0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadc33fde0_0, 4, 8;
    %load/vec4 v0xaaaadc33f0c0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadc33fde0_0, 4, 8;
    %load/vec4 v0xaaaadc33f800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %wait E_0xaaaadc33f000;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadc33fde0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadc33f970_0, 0, 1;
    %load/vec4 v0xaaaadc33f8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %wait E_0xaaaadc33efa0;
T_2.17 ;
    %end;
    .scope S_0xaaaadc26b820;
T_3 ;
Ewait_0 .event/or E_0xaaaadc1ffad0, E_0x0;
    %wait Ewait_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc324540, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc324540, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc324540, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc324540, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc324540, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc324540, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc324540, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc324540, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaadc323aa0_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc324540, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaadc323aa0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaadc324300_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc324540, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc324540, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadc323ea0_0, 0, 144;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc324540, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc324540, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadc323f80_0, 0, 144;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc324540, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc324540, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadc324060_0, 0, 144;
    %load/vec4 v0xaaaadc324300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadc323f80_0, 4, 1;
T_3.0 ;
    %load/vec4 v0xaaaadc3239c0_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0xaaaadc323f80_0;
    %store/vec4 v0xaaaadc323ea0_0, 0, 144;
    %load/vec4 v0xaaaadc324060_0;
    %store/vec4 v0xaaaadc323f80_0, 0, 144;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 65535, 0, 16;
    %store/vec4 v0xaaaadc324060_0, 0, 144;
T_3.2 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaaadc26b820;
T_4 ;
    %wait E_0xaaaadc1ceff0;
    %load/vec4 v0xaaaadc3249e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 432;
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc324540, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc324540, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc324540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc324920_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaadc324c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc324920_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadc323d00_0, 0;
    %pushi/vec4 0, 0, 144;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc324540, 0, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xaaaadc323d00_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0xaaaadc324ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0xaaaadc3236e0_0;
    %load/vec4 v0xaaaadc324920_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0xaaaadc324140_0;
    %load/vec4 v0xaaaadc323d00_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaadc323900_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaadc324540, 5, 6;
    %load/vec4 v0xaaaadc323900_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaaadc323de0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.8, 9;
    %load/vec4 v0xaaaadc323d00_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaadc323de0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0xaaaadc323d00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaadc323d00_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc324920_0, 0;
    %load/vec4 v0xaaaadc324a80_0;
    %pad/u 32;
    %cmpi/e 139, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 0, 0, 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc324540, 0, 4;
T_4.12 ;
T_4.11 ;
T_4.8 ;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0xaaaadc324920_0;
    %load/vec4 v0xaaaadc323c40_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaadc324ea0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0xaaaadc323ea0_0;
    %load/vec4 v0xaaaadc323f80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaadc324060_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc324540, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc324540, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc324540, 0, 4;
    %load/vec4 v0xaaaadc3239c0_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc324920_0, 0;
T_4.16 ;
T_4.14 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaadc26b820;
T_5 ;
    %wait E_0xaaaadc1ceff0;
    %load/vec4 v0xaaaadc3249e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc323c40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc324dc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadc324ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc3237a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc3243c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaaaadc324c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaadc323900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc3243c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadc324ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc323c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc3237a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaadc324b40_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0xaaaadc324ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0xaaaadc3236e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0xaaaadc324ce0_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaadc324ce0_0, 4, 5;
    %load/vec4 v0xaaaadc3239c0_0;
    %pad/s 8;
    %assign/vec4 v0xaaaadc323900_0, 0;
T_5.6 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0xaaaadc3236e0_0;
    %load/vec4 v0xaaaadc324920_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0xaaaadc323900_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaadc323de0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0xaaaadc323900_0;
    %addi 4, 0, 8;
    %assign/vec4 v0xaaaadc323900_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0xaaaadc323d00_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaadc323de0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xaaaadc324b40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaadc324b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaadc323900_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc3239c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc3243c0_0, 0;
T_5.13 ;
T_5.11 ;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0xaaaadc324920_0;
    %load/vec4 v0xaaaadc323c40_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaadc324ea0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0xaaaadc324300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %load/vec4 v0xaaaadc324dc0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaadc324dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc3237a0_0, 0;
T_5.16 ;
    %load/vec4 v0xaaaadc3239c0_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %load/vec4 v0xaaaadc323de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc323c40_0, 0;
T_5.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc3243c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc3239c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaadc323900_0, 0;
    %load/vec4 v0xaaaadc324b40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaadc324b40_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0xaaaadc3239c0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaadc3239c0_0, 0;
T_5.19 ;
    %load/vec4 v0xaaaadc3239c0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.22, 4;
    %load/vec4 v0xaaaadc324ce0_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaadc324ce0_0, 4, 5;
    %load/vec4 v0xaaaadc3239c0_0;
    %pad/s 8;
    %assign/vec4 v0xaaaadc323900_0, 0;
T_5.22 ;
T_5.14 ;
T_5.9 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaaadc3259b0;
T_6 ;
Ewait_1 .event/or E_0xaaaadc31b620, E_0x0;
    %wait Ewait_1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc328160, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc328160, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc328160, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc328160, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc328160, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc328160, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc328160, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc328160, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaadc3274f0_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc328160, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaadc3274f0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaadc327f20_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc328160, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc328160, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadc3278f0_0, 0, 144;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc328160, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc328160, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadc3279d0_0, 0, 144;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc328160, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc328160, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadc327ab0_0, 0, 144;
    %load/vec4 v0xaaaadc327f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadc3279d0_0, 4, 1;
T_6.0 ;
    %load/vec4 v0xaaaadc327410_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xaaaadc3279d0_0;
    %store/vec4 v0xaaaadc3278f0_0, 0, 144;
    %load/vec4 v0xaaaadc327ab0_0;
    %store/vec4 v0xaaaadc3279d0_0, 0, 144;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 65535, 0, 16;
    %store/vec4 v0xaaaadc327ab0_0, 0, 144;
T_6.2 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xaaaadc3259b0;
T_7 ;
    %wait E_0xaaaadc1ceff0;
    %load/vec4 v0xaaaadc328600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 432;
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc328160, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc328160, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc328160, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc328540_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xaaaadc3288b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc328540_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadc327750_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0xaaaadc328b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0xaaaadc327110_0;
    %load/vec4 v0xaaaadc328540_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0xaaaadc327da0_0;
    %load/vec4 v0xaaaadc327750_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaadc327330_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaadc328160, 5, 6;
    %load/vec4 v0xaaaadc327330_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaaadc327830_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.8, 9;
    %load/vec4 v0xaaaadc327750_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaadc327830_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0xaaaadc327750_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaadc327750_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc328540_0, 0;
    %load/vec4 v0xaaaadc3286f0_0;
    %pad/u 32;
    %cmpi/e 139, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 0, 0, 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc328160, 0, 4;
T_7.12 ;
T_7.11 ;
T_7.8 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0xaaaadc328540_0;
    %load/vec4 v0xaaaadc327690_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaadc328b30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %load/vec4 v0xaaaadc3278f0_0;
    %load/vec4 v0xaaaadc3279d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaadc327ab0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc328160, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc328160, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc328160, 0, 4;
    %load/vec4 v0xaaaadc327410_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc328540_0, 0;
T_7.16 ;
T_7.14 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaadc3259b0;
T_8 ;
    %wait E_0xaaaadc1ceff0;
    %load/vec4 v0xaaaadc328600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc327690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc328a50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadc328970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc3271d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc327fe0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xaaaadc3288b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaadc327330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc327fe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadc328970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc327690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc3271d0_0, 0;
    %pushi/vec4 22, 0, 8;
    %assign/vec4 v0xaaaadc3287d0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0xaaaadc328b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0xaaaadc327110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0xaaaadc328970_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaadc328970_0, 4, 5;
    %load/vec4 v0xaaaadc327410_0;
    %pad/s 8;
    %assign/vec4 v0xaaaadc327330_0, 0;
T_8.6 ;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0xaaaadc327110_0;
    %load/vec4 v0xaaaadc328540_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0xaaaadc327330_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaadc327830_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0xaaaadc327330_0;
    %addi 4, 0, 8;
    %assign/vec4 v0xaaaadc327330_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0xaaaadc327750_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaadc327830_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %load/vec4 v0xaaaadc3287d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaadc3287d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaadc327330_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc327410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc327fe0_0, 0;
T_8.13 ;
T_8.11 ;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0xaaaadc328540_0;
    %load/vec4 v0xaaaadc327690_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaadc328b30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v0xaaaadc327f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %load/vec4 v0xaaaadc328a50_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaadc328a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc3271d0_0, 0;
T_8.16 ;
    %load/vec4 v0xaaaadc327410_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %load/vec4 v0xaaaadc327830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc327690_0, 0;
T_8.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc327fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc327410_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaadc327330_0, 0;
    %load/vec4 v0xaaaadc3287d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaadc3287d0_0, 0;
    %jmp T_8.19;
T_8.18 ;
    %load/vec4 v0xaaaadc327410_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaadc327410_0, 0;
T_8.19 ;
    %load/vec4 v0xaaaadc327410_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_8.22, 4;
    %load/vec4 v0xaaaadc328970_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaadc328970_0, 4, 5;
    %load/vec4 v0xaaaadc327410_0;
    %pad/s 8;
    %assign/vec4 v0xaaaadc327330_0, 0;
T_8.22 ;
T_8.14 ;
T_8.9 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaaadc329810;
T_9 ;
Ewait_2 .event/or E_0xaaaadc31b660, E_0x0;
    %wait Ewait_2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32bf80, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32bf80, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32bf80, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32bf80, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32bf80, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32bf80, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32bf80, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32bf80, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaadc32b2f0_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32bf80, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaadc32b2f0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaadc32bd40_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32bf80, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32bf80, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadc32b6f0_0, 0, 144;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32bf80, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32bf80, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadc32b7d0_0, 0, 144;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32bf80, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32bf80, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadc32b8b0_0, 0, 144;
    %load/vec4 v0xaaaadc32bd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadc32b7d0_0, 4, 1;
T_9.0 ;
    %load/vec4 v0xaaaadc32b210_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xaaaadc32b7d0_0;
    %store/vec4 v0xaaaadc32b6f0_0, 0, 144;
    %load/vec4 v0xaaaadc32b8b0_0;
    %store/vec4 v0xaaaadc32b7d0_0, 0, 144;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 65535, 0, 16;
    %store/vec4 v0xaaaadc32b8b0_0, 0, 144;
T_9.2 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xaaaadc329810;
T_10 ;
    %wait E_0xaaaadc1ceff0;
    %load/vec4 v0xaaaadc32c420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 432;
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc32bf80, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc32bf80, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc32bf80, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc32c360_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xaaaadc32c680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc32c360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadc32b550_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0xaaaadc32c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0xaaaadc32af10_0;
    %load/vec4 v0xaaaadc32c360_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0xaaaadc32bba0_0;
    %load/vec4 v0xaaaadc32b550_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaadc32b130_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaadc32bf80, 5, 6;
    %load/vec4 v0xaaaadc32b130_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaaadc32b630_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.8, 9;
    %load/vec4 v0xaaaadc32b550_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaadc32b630_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0xaaaadc32b550_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaadc32b550_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc32c360_0, 0;
    %load/vec4 v0xaaaadc32c4c0_0;
    %pad/u 32;
    %cmpi/e 139, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 0, 0, 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc32bf80, 0, 4;
T_10.12 ;
T_10.11 ;
T_10.8 ;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0xaaaadc32c360_0;
    %load/vec4 v0xaaaadc32b490_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaadc32c900_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v0xaaaadc32b6f0_0;
    %load/vec4 v0xaaaadc32b7d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaadc32b8b0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc32bf80, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc32bf80, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc32bf80, 0, 4;
    %load/vec4 v0xaaaadc32b210_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_10.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc32c360_0, 0;
T_10.16 ;
T_10.14 ;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xaaaadc329810;
T_11 ;
    %wait E_0xaaaadc1ceff0;
    %load/vec4 v0xaaaadc32c420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc32b490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc32c820_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadc32c740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc32afd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc32be00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xaaaadc32c680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaadc32b130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc32be00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadc32c740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc32b490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc32afd0_0, 0;
    %pushi/vec4 45, 0, 8;
    %assign/vec4 v0xaaaadc32c5a0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0xaaaadc32c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0xaaaadc32af10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0xaaaadc32c740_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaadc32c740_0, 4, 5;
    %load/vec4 v0xaaaadc32b210_0;
    %pad/s 8;
    %assign/vec4 v0xaaaadc32b130_0, 0;
T_11.6 ;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0xaaaadc32af10_0;
    %load/vec4 v0xaaaadc32c360_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0xaaaadc32b130_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaadc32b630_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0xaaaadc32b130_0;
    %addi 4, 0, 8;
    %assign/vec4 v0xaaaadc32b130_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0xaaaadc32b550_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaadc32b630_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v0xaaaadc32c5a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaadc32c5a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaadc32b130_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc32b210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc32be00_0, 0;
T_11.13 ;
T_11.11 ;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0xaaaadc32c360_0;
    %load/vec4 v0xaaaadc32b490_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaadc32c900_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %load/vec4 v0xaaaadc32bd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0xaaaadc32c820_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaadc32c820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc32afd0_0, 0;
T_11.16 ;
    %load/vec4 v0xaaaadc32b210_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_11.18, 4;
    %load/vec4 v0xaaaadc32b630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc32b490_0, 0;
T_11.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc32be00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc32b210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaadc32b130_0, 0;
    %load/vec4 v0xaaaadc32c5a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaadc32c5a0_0, 0;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0xaaaadc32b210_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaadc32b210_0, 0;
T_11.19 ;
    %load/vec4 v0xaaaadc32b210_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_11.22, 4;
    %load/vec4 v0xaaaadc32c740_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaadc32c740_0, 4, 5;
    %load/vec4 v0xaaaadc32b210_0;
    %pad/s 8;
    %assign/vec4 v0xaaaadc32b130_0, 0;
T_11.22 ;
T_11.14 ;
T_11.9 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xaaaadc32d630;
T_12 ;
Ewait_3 .event/or E_0xaaaadc32db10, E_0x0;
    %wait Ewait_3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32fdb0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32fdb0, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32fdb0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32fdb0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32fdb0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32fdb0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32fdb0, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32fdb0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaadc32f120_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32fdb0, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaadc32f120_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaadc32fb70_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32fdb0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32fdb0, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadc32f520_0, 0, 144;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32fdb0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32fdb0, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadc32f600_0, 0, 144;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32fdb0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc32fdb0, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadc32f6e0_0, 0, 144;
    %load/vec4 v0xaaaadc32fb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadc32f600_0, 4, 1;
T_12.0 ;
    %load/vec4 v0xaaaadc32f040_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0xaaaadc32f600_0;
    %store/vec4 v0xaaaadc32f520_0, 0, 144;
    %load/vec4 v0xaaaadc32f6e0_0;
    %store/vec4 v0xaaaadc32f600_0, 0, 144;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 65535, 0, 16;
    %store/vec4 v0xaaaadc32f6e0_0, 0, 144;
T_12.2 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xaaaadc32d630;
T_13 ;
    %wait E_0xaaaadc1ceff0;
    %load/vec4 v0xaaaadc330250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 432;
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc32fdb0, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc32fdb0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc32fdb0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc330190_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xaaaadc3304b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc330190_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadc32f380_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0xaaaadc330730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0xaaaadc32ed40_0;
    %load/vec4 v0xaaaadc330190_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0xaaaadc32f9d0_0;
    %load/vec4 v0xaaaadc32f380_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaadc32ef60_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaadc32fdb0, 5, 6;
    %load/vec4 v0xaaaadc32ef60_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaaadc32f460_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.8, 9;
    %load/vec4 v0xaaaadc32f380_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaadc32f460_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v0xaaaadc32f380_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaadc32f380_0, 0;
    %jmp T_13.11;
T_13.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc330190_0, 0;
    %load/vec4 v0xaaaadc3302f0_0;
    %pad/u 32;
    %cmpi/e 139, 0, 32;
    %jmp/0xz  T_13.12, 4;
    %pushi/vec4 0, 0, 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc32fdb0, 0, 4;
T_13.12 ;
T_13.11 ;
T_13.8 ;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0xaaaadc330190_0;
    %load/vec4 v0xaaaadc32f2c0_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaadc330730_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %load/vec4 v0xaaaadc32f520_0;
    %load/vec4 v0xaaaadc32f600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaadc32f6e0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc32fdb0, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc32fdb0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc32fdb0, 0, 4;
    %load/vec4 v0xaaaadc32f040_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_13.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc330190_0, 0;
T_13.16 ;
T_13.14 ;
T_13.7 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xaaaadc32d630;
T_14 ;
    %wait E_0xaaaadc1ceff0;
    %load/vec4 v0xaaaadc330250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc32f2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc330650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadc330570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc32ee00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc32fc30_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xaaaadc3304b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaadc32ef60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc32fc30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadc330570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc32f2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc32ee00_0, 0;
    %pushi/vec4 68, 0, 8;
    %assign/vec4 v0xaaaadc3303d0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0xaaaadc330730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0xaaaadc32ed40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0xaaaadc330570_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaadc330570_0, 4, 5;
    %load/vec4 v0xaaaadc32f040_0;
    %pad/s 8;
    %assign/vec4 v0xaaaadc32ef60_0, 0;
T_14.6 ;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0xaaaadc32ed40_0;
    %load/vec4 v0xaaaadc330190_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0xaaaadc32ef60_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaadc32f460_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v0xaaaadc32ef60_0;
    %addi 4, 0, 8;
    %assign/vec4 v0xaaaadc32ef60_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0xaaaadc32f380_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaadc32f460_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %load/vec4 v0xaaaadc3303d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaadc3303d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaadc32ef60_0, 0;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc32f040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc32fc30_0, 0;
T_14.13 ;
T_14.11 ;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0xaaaadc330190_0;
    %load/vec4 v0xaaaadc32f2c0_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaadc330730_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %load/vec4 v0xaaaadc32fb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %load/vec4 v0xaaaadc330650_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaadc330650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc32ee00_0, 0;
T_14.16 ;
    %load/vec4 v0xaaaadc32f040_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_14.18, 4;
    %load/vec4 v0xaaaadc32f460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc32f2c0_0, 0;
T_14.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc32fc30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc32f040_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaadc32ef60_0, 0;
    %load/vec4 v0xaaaadc3303d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaadc3303d0_0, 0;
    %jmp T_14.19;
T_14.18 ;
    %load/vec4 v0xaaaadc32f040_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaadc32f040_0, 0;
T_14.19 ;
    %load/vec4 v0xaaaadc32f040_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_14.22, 4;
    %load/vec4 v0xaaaadc330570_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaadc330570_0, 4, 5;
    %load/vec4 v0xaaaadc32f040_0;
    %pad/s 8;
    %assign/vec4 v0xaaaadc32ef60_0, 0;
T_14.22 ;
T_14.14 ;
T_14.9 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xaaaadc331370;
T_15 ;
Ewait_4 .event/or E_0xaaaadc331860, E_0x0;
    %wait Ewait_4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc333b00, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc333b00, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc333b00, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc333b00, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc333b00, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc333b00, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc333b00, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc333b00, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaadc332e70_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc333b00, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaadc332e70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaadc3338c0_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc333b00, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc333b00, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadc333270_0, 0, 144;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc333b00, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc333b00, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadc333350_0, 0, 144;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc333b00, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc333b00, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadc333430_0, 0, 144;
    %load/vec4 v0xaaaadc3338c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadc333350_0, 4, 1;
T_15.0 ;
    %load/vec4 v0xaaaadc332d90_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0xaaaadc333350_0;
    %store/vec4 v0xaaaadc333270_0, 0, 144;
    %load/vec4 v0xaaaadc333430_0;
    %store/vec4 v0xaaaadc333350_0, 0, 144;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 65535, 0, 16;
    %store/vec4 v0xaaaadc333430_0, 0, 144;
T_15.2 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xaaaadc331370;
T_16 ;
    %wait E_0xaaaadc1ceff0;
    %load/vec4 v0xaaaadc333fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 432;
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc333b00, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc333b00, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc333b00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc333ee0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0xaaaadc334200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc333ee0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadc3330d0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0xaaaadc334480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0xaaaadc332a90_0;
    %load/vec4 v0xaaaadc333ee0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0xaaaadc333720_0;
    %load/vec4 v0xaaaadc3330d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaadc332cb0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaadc333b00, 5, 6;
    %load/vec4 v0xaaaadc332cb0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaaadc3331b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_16.8, 9;
    %load/vec4 v0xaaaadc3330d0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaadc3331b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v0xaaaadc3330d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaadc3330d0_0, 0;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc333ee0_0, 0;
    %load/vec4 v0xaaaadc334040_0;
    %pad/u 32;
    %cmpi/e 139, 0, 32;
    %jmp/0xz  T_16.12, 4;
    %pushi/vec4 0, 0, 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc333b00, 0, 4;
T_16.12 ;
T_16.11 ;
T_16.8 ;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0xaaaadc333ee0_0;
    %load/vec4 v0xaaaadc333010_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaadc334480_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %load/vec4 v0xaaaadc333270_0;
    %load/vec4 v0xaaaadc333350_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaadc333430_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc333b00, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc333b00, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc333b00, 0, 4;
    %load/vec4 v0xaaaadc332d90_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_16.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc333ee0_0, 0;
T_16.16 ;
T_16.14 ;
T_16.7 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0xaaaadc331370;
T_17 ;
    %wait E_0xaaaadc1ceff0;
    %load/vec4 v0xaaaadc333fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc333010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc3343a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadc3342c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc332b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc333980_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0xaaaadc334200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaadc332cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc333980_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadc3342c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc333010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc332b50_0, 0;
    %pushi/vec4 91, 0, 8;
    %assign/vec4 v0xaaaadc334120_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0xaaaadc334480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0xaaaadc332a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0xaaaadc3342c0_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaadc3342c0_0, 4, 5;
    %load/vec4 v0xaaaadc332d90_0;
    %pad/s 8;
    %assign/vec4 v0xaaaadc332cb0_0, 0;
T_17.6 ;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0xaaaadc332a90_0;
    %load/vec4 v0xaaaadc333ee0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0xaaaadc332cb0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaadc3331b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v0xaaaadc332cb0_0;
    %addi 4, 0, 8;
    %assign/vec4 v0xaaaadc332cb0_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v0xaaaadc3330d0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaadc3331b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %load/vec4 v0xaaaadc334120_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaadc334120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaadc332cb0_0, 0;
    %jmp T_17.13;
T_17.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc332d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc333980_0, 0;
T_17.13 ;
T_17.11 ;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0xaaaadc333ee0_0;
    %load/vec4 v0xaaaadc333010_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaadc334480_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %load/vec4 v0xaaaadc3338c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.16, 8;
    %load/vec4 v0xaaaadc3343a0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaadc3343a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc332b50_0, 0;
T_17.16 ;
    %load/vec4 v0xaaaadc332d90_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_17.18, 4;
    %load/vec4 v0xaaaadc3331b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc333010_0, 0;
T_17.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc333980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc332d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaadc332cb0_0, 0;
    %load/vec4 v0xaaaadc334120_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaadc334120_0, 0;
    %jmp T_17.19;
T_17.18 ;
    %load/vec4 v0xaaaadc332d90_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaadc332d90_0, 0;
T_17.19 ;
    %load/vec4 v0xaaaadc332d90_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_17.22, 4;
    %load/vec4 v0xaaaadc3342c0_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaadc3342c0_0, 4, 5;
    %load/vec4 v0xaaaadc332d90_0;
    %pad/s 8;
    %assign/vec4 v0xaaaadc332cb0_0, 0;
T_17.22 ;
T_17.14 ;
T_17.9 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xaaaadc335150;
T_18 ;
Ewait_5 .event/or E_0xaaaadc335720, E_0x0;
    %wait Ewait_5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc3379c0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc3379c0, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc3379c0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc3379c0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc3379c0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc3379c0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc3379c0, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc3379c0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaadc336d30_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc3379c0, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaadc336d30_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaadc337780_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc3379c0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc3379c0, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadc337130_0, 0, 144;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc3379c0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc3379c0, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadc337210_0, 0, 144;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc3379c0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaadc3379c0, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaadc3372f0_0, 0, 144;
    %load/vec4 v0xaaaadc337780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadc337210_0, 4, 1;
T_18.0 ;
    %load/vec4 v0xaaaadc336c50_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0xaaaadc337210_0;
    %store/vec4 v0xaaaadc337130_0, 0, 144;
    %load/vec4 v0xaaaadc3372f0_0;
    %store/vec4 v0xaaaadc337210_0, 0, 144;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 65535, 0, 16;
    %store/vec4 v0xaaaadc3372f0_0, 0, 144;
T_18.2 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0xaaaadc335150;
T_19 ;
    %wait E_0xaaaadc1ceff0;
    %load/vec4 v0xaaaadc337e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 432;
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc3379c0, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc3379c0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc3379c0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc337da0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0xaaaadc3380c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc337da0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadc336f90_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0xaaaadc338340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0xaaaadc336950_0;
    %load/vec4 v0xaaaadc337da0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0xaaaadc3375e0_0;
    %load/vec4 v0xaaaadc336f90_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaadc336b70_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaadc3379c0, 5, 6;
    %load/vec4 v0xaaaadc336b70_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaaadc337070_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_19.8, 9;
    %load/vec4 v0xaaaadc336f90_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaadc337070_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %load/vec4 v0xaaaadc336f90_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaadc336f90_0, 0;
    %jmp T_19.11;
T_19.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc337da0_0, 0;
    %load/vec4 v0xaaaadc337f00_0;
    %pad/u 32;
    %cmpi/e 139, 0, 32;
    %jmp/0xz  T_19.12, 4;
    %pushi/vec4 0, 0, 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc3379c0, 0, 4;
T_19.12 ;
T_19.11 ;
T_19.8 ;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0xaaaadc337da0_0;
    %load/vec4 v0xaaaadc336ed0_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaadc338340_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.14, 8;
    %load/vec4 v0xaaaadc337130_0;
    %load/vec4 v0xaaaadc337210_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaadc3372f0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc3379c0, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc3379c0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc3379c0, 0, 4;
    %load/vec4 v0xaaaadc336c50_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_19.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc337da0_0, 0;
T_19.16 ;
T_19.14 ;
T_19.7 ;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xaaaadc335150;
T_20 ;
    %wait E_0xaaaadc1ceff0;
    %load/vec4 v0xaaaadc337e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc336ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc338260_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadc338180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc336a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc337840_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0xaaaadc3380c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaadc336b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc337840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadc338180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc336ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc336a10_0, 0;
    %pushi/vec4 114, 0, 8;
    %assign/vec4 v0xaaaadc337fe0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0xaaaadc338340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0xaaaadc336950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0xaaaadc338180_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaadc338180_0, 4, 5;
    %load/vec4 v0xaaaadc336c50_0;
    %pad/s 8;
    %assign/vec4 v0xaaaadc336b70_0, 0;
T_20.6 ;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0xaaaadc336950_0;
    %load/vec4 v0xaaaadc337da0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %load/vec4 v0xaaaadc336b70_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaadc337070_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %load/vec4 v0xaaaadc336b70_0;
    %addi 4, 0, 8;
    %assign/vec4 v0xaaaadc336b70_0, 0;
    %jmp T_20.11;
T_20.10 ;
    %load/vec4 v0xaaaadc336f90_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaadc337070_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.12, 8;
    %load/vec4 v0xaaaadc337fe0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaadc337fe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaadc336b70_0, 0;
    %jmp T_20.13;
T_20.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc336c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc337840_0, 0;
T_20.13 ;
T_20.11 ;
    %jmp T_20.9;
T_20.8 ;
    %load/vec4 v0xaaaadc337da0_0;
    %load/vec4 v0xaaaadc336ed0_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaadc338340_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %load/vec4 v0xaaaadc337780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.16, 8;
    %load/vec4 v0xaaaadc338260_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaadc338260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc336a10_0, 0;
T_20.16 ;
    %load/vec4 v0xaaaadc336c50_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_20.18, 4;
    %load/vec4 v0xaaaadc337070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc336ed0_0, 0;
T_20.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc337840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc336c50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaadc336b70_0, 0;
    %load/vec4 v0xaaaadc337fe0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaaadc337fe0_0, 0;
    %jmp T_20.19;
T_20.18 ;
    %load/vec4 v0xaaaadc336c50_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaadc336c50_0, 0;
T_20.19 ;
    %load/vec4 v0xaaaadc336c50_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_20.22, 4;
    %load/vec4 v0xaaaadc338180_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaadc338180_0, 4, 5;
    %load/vec4 v0xaaaadc336c50_0;
    %pad/s 8;
    %assign/vec4 v0xaaaadc336b70_0, 0;
T_20.22 ;
T_20.14 ;
T_20.9 ;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0xaaaadc338f80;
T_21 ;
    %wait E_0xaaaadc1ceff0;
    %load/vec4 v0xaaaadc339550_0;
    %load/vec4 v0xaaaadc339990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0xaaaadc3398b0_0;
    %load/vec4 v0xaaaadc339450_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaadc3396e0, 0, 4;
T_21.0 ;
    %load/vec4 v0xaaaadc339550_0;
    %load/vec4 v0xaaaadc339990_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0xaaaadc339450_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xaaaadc3396e0, 4;
    %assign/vec4 v0xaaaadc339780_0, 0;
T_21.2 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xaaaadc338d40;
T_22 ;
Ewait_6 .event/or E_0xaaaadc338ed0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0xaaaadc33ac70_0;
    %store/vec4 v0xaaaadc33ae10_0, 0, 2;
    %load/vec4 v0xaaaadc33ac70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %jmp T_22.3;
T_22.0 ;
    %load/vec4 v0xaaaadc33abb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaadc33ae10_0, 0, 2;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0xaaaadc33a460_0;
    %load/vec4 v0xaaaadc33b3a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaadc33ae10_0, 0, 2;
T_22.6 ;
T_22.5 ;
    %jmp T_22.3;
T_22.1 ;
    %load/vec4 v0xaaaadc33b3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaadc33ae10_0, 0, 2;
    %jmp T_22.9;
T_22.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaadc33ae10_0, 0, 2;
T_22.9 ;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaadc33ae10_0, 0, 2;
    %jmp T_22.3;
T_22.3 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0xaaaadc338d40;
T_23 ;
    %wait E_0xaaaadc1ceff0;
    %load/vec4 v0xaaaadc33b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaadc33ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc33ad50_0, 0;
    %pushi/vec4 0, 0, 139;
    %assign/vec4 v0xaaaadc33aad0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0xaaaadc33ae10_0;
    %assign/vec4 v0xaaaadc33ac70_0, 0;
    %load/vec4 v0xaaaadc33ac70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v0xaaaadc33aad0_0;
    %load/vec4 v0xaaaadc33b2b0_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_23.4, 8;
    %pushi/vec4 0, 0, 144;
    %jmp/1 T_23.5, 8;
T_23.4 ; End of true expr.
    %load/vec4 v0xaaaadc33a500_0;
    %jmp/0 T_23.5, 8;
 ; End of false expr.
    %blend;
T_23.5;
    %assign/vec4 v0xaaaadc33a6b0_0, 0;
    %load/vec4 v0xaaaadc33b2b0_0;
    %assign/vec4 v0xaaaadc33a5f0_0, 0;
    %load/vec4 v0xaaaadc33b3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0xaaaadc33afb0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaadc33a9f0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaadc33aef0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaadc33a6b0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaadc33b2b0_0;
    %assign/vec4/off/d v0xaaaadc33aad0_0, 4, 5;
T_23.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc33ad50_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0xaaaadc33a460_0;
    %load/vec4 v0xaaaadc33b3a0_0;
    %and;
    %load/vec4 v0xaaaadc33ac70_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0xaaaadc33afb0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaadc33a9f0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaadc33aef0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaadc33a6b0_0, 4, 5;
T_23.8 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0xaaaadc26cb00;
T_24 ;
    %wait E_0xaaaadc1ceff0;
    %load/vec4 v0xaaaadc321f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xaaaadc2843b0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0xaaaadc2843b0_0;
    %nor/r;
    %load/vec4 v0xaaaadc321dd0_0;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %fork t_3, S_0xaaaadc30a9f0;
    %jmp t_2;
    .scope S_0xaaaadc30a9f0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaadc299bb0_0, 0, 32;
T_24.4 ;
    %load/vec4 v0xaaaadc299bb0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.5, 5;
    %load/vec4 v0xaaaadc321dd0_0;
    %load/vec4 v0xaaaadc299bb0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 1, 0, 6;
    %load/vec4 v0xaaaadc299bb0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xaaaadc2843b0_0, 0;
    %load/vec4 v0xaaaadc299bb0_0;
    %assign/vec4 v0xaaaadc321cf0_0, 0;
T_24.6 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaadc299bb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaadc299bb0_0, 0, 32;
    %jmp T_24.4;
T_24.5 ;
    %end;
    .scope S_0xaaaadc26cb00;
t_2 %join;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0xaaaadc2843b0_0;
    %or/r;
    %load/vec4 v0xaaaadc321dd0_0;
    %load/vec4 v0xaaaadc2843b0_0;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xaaaadc2843b0_0, 0;
T_24.8 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xaaaadc26c600;
T_25 ;
    %wait E_0xaaaadc1ceff0;
    %load/vec4 v0xaaaadc33e1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc33dfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc33e410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc33e720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaadc33cb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc33d080_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0xaaaadc33d080_0;
    %load/vec4 v0xaaaadc33cb90_0;
    %cmpi/s 6, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0xaaaadc33cb90_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaadc33cb90_0, 0;
    %load/vec4 v0xaaaadc33e720_0;
    %ix/getv/s 4, v0xaaaadc33cb90_0;
    %load/vec4a v0xaaaadc33e550, 4;
    %add;
    %cast2;
    %assign/vec4 v0xaaaadc33e720_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0xaaaadc33e410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadc33dfa0_0, 0;
    %load/vec4 v0xaaaadc33d6e0_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0xaaaadc33d230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc33d080_0, 0;
    %jmp T_25.9;
T_25.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc33dfa0_0, 0;
T_25.9 ;
T_25.6 ;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0xaaaadc33e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadc33e410_0, 0;
T_25.10 ;
T_25.5 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0xaaaadc26bc90;
T_26 ;
T_26.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaadc33f490_0;
    %inv;
    %store/vec4 v0xaaaadc33f490_0, 0, 1;
    %jmp T_26.0;
    %end;
    .thread T_26;
    .scope S_0xaaaadc26bc90;
T_27 ;
    %vpi_call/w 4 39 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaadc26bc90 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0xaaaadc26bc90;
T_28 ;
    %vpi_func 4 73 "$fopen" 32, "input4.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaaadc33f6f0_0, 0, 32;
    %load/vec4 v0xaaaadc33f6f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %vpi_call/w 4 74 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input4.txt" {0 0 0};
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadc33f490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadc33fb00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadc33fde0_0, 4, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadc33fde0_0, 4, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadc33fde0_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadc33fde0_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaadc33fba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaadc33f550_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaadc33fa60_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadc33fc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadc33fde0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadc33fde0_0, 4, 1;
    %pushi/vec4 3, 0, 32;
T_28.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.3, 5;
    %jmp/1 T_28.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaadc33f060;
    %jmp T_28.2;
T_28.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadc33fb00_0, 0, 1;
    %wait E_0xaaaadc33f060;
T_28.4 ;
    %load/vec4 v0xaaaadc33fde0_0;
    %parti/u 1, 0, 32;
    %flag_set/vec4 8;
    %jmp/0xz T_28.5, 8;
    %vpi_func 4 96 "$fgetc" 32, v0xaaaadc33f6f0_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaadc33f390_0, 0, 32;
    %load/vec4 v0xaaaadc33f390_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_28.6, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaadc33fde0_0, 4, 1;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0xaaaadc33f390_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_28.8, 4;
    %load/vec4 v0xaaaadc33fa60_0;
    %store/vec4 v0xaaaadc33f1c0_0, 0, 4;
    %load/vec4 v0xaaaadc33fba0_0;
    %pad/s 8;
    %store/vec4 v0xaaaadc33f2a0_0, 0, 8;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0xaaaadc33f0c0_0, 0, 8;
    %fork TD_aoc4_tb.write_mem, S_0xaaaadc33ed90;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaadc33f550_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaadc33fba0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaadc33fba0_0, 0, 32;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0xaaaadc33f550_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xaaaadc33f550_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %load/vec4 v0xaaaadc33fa60_0;
    %store/vec4 v0xaaaadc33f1c0_0, 0, 4;
    %load/vec4 v0xaaaadc33fba0_0;
    %pad/s 8;
    %store/vec4 v0xaaaadc33f2a0_0, 0, 8;
    %load/vec4 v0xaaaadc33f550_0;
    %subi 4, 0, 32;
    %pad/s 8;
    %store/vec4 v0xaaaadc33f0c0_0, 0, 8;
    %fork TD_aoc4_tb.write_mem, S_0xaaaadc33ed90;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaadc33fa60_0, 0, 4;
T_28.10 ;
    %load/vec4 v0xaaaadc33f390_0;
    %pushi/vec4 64, 0, 32; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaadc33f550_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaadc33fa60_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaadc33f550_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaadc33f550_0, 0, 32;
T_28.9 ;
T_28.7 ;
    %jmp T_28.4;
T_28.5 ;
    %load/vec4 v0xaaaadc33f550_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_28.12, 4;
    %load/vec4 v0xaaaadc33fa60_0;
    %store/vec4 v0xaaaadc33f1c0_0, 0, 4;
    %load/vec4 v0xaaaadc33fba0_0;
    %pad/s 8;
    %store/vec4 v0xaaaadc33f2a0_0, 0, 8;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0xaaaadc33f0c0_0, 0, 8;
    %fork TD_aoc4_tb.write_mem, S_0xaaaadc33ed90;
    %join;
T_28.12 ;
    %wait E_0xaaaadc33f060;
    %fork TD_aoc4_tb.print_mem, S_0xaaaadc33e900;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadc33fc80_0, 0, 1;
    %wait E_0xaaaadc33f060;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadc33fc80_0, 0, 1;
    %wait E_0xaaaadc1feb80;
    %wait E_0xaaaadc1ceff0;
    %vpi_call/w 4 126 "$display" {0 0 0};
    %fork TD_aoc4_tb.print_mem, S_0xaaaadc33e900;
    %join;
    %vpi_call/w 4 128 "$display", "Updates: %0d", v0xaaaadc3403c0_0 {0 0 0};
    %vpi_call/w 4 130 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc4_tb.sv";
    "rtl/src/aoc4.sv";
    "rtl/src/aoc4_arb.sv";
    "rtl/src/aoc4_freemachine.sv";
    "rtl/src/aoc4_mem.sv";
    "rtl/src/single_port_ram.sv";
