#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May  7 19:28:16 2024
# Process ID: 12060
# Current directory: X:/XilianX/Registers
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21172 X:\XilianX\Registers\Registers.xpr
# Log file: X:/XilianX/Registers/vivado.log
# Journal file: X:/XilianX/Registers\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/XilianX/Registers/Registers.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'X:/Vivado_Xilianx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim/xsim.dir/Registers_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May  7 19:50:38 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 917.078 ; gain = 12.613
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 917.078 ; gain = 12.613
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  7 20:55:02 2024...
