-- -------------------------------------------------------------
--
-- Module: cic2
-- Generated by MATLAB(R) 9.10 and Filter Design HDL Coder 3.1.9.
-- Generated on: 2022-08-24 16:24:47
-- -------------------------------------------------------------

-- -------------------------------------------------------------
-- HDL Code Generation Options:
--
-- TargetLanguage: VHDL
-- FIRAdderStyle: tree
-- TargetDirectory: C:\Users\Elia Yfrach\Desktop\Project\Processing_Unit\Filters
-- AddPipelineRegisters: on
-- Name: cic2
-- TestBenchName: cic2_tb
-- TestBenchStimulus: step ramp chirp noise 
-- GenerateHDLTestBench: off

-- Filter Specifications:
--
-- Sample Rate        : 45.9559 kHz
-- Response           : CIC Compensator
-- Specification      : Fp,Fst,Ap,Ast
-- Decimation Factor  : 25
-- Multirate Type     : Decimator
-- Differential Delay : 1
-- Passband Ripple    : 1 dB
-- Passband Edge      : 200 Hz
-- Stopband Edge      : 600 Hz
-- Stopband Atten.    : 40 dB
-- Number of Sections : 2
-- -------------------------------------------------------------

-- -------------------------------------------------------------
-- HDL Implementation    : Fully parallel
-- Folding Factor        : 1
-- -------------------------------------------------------------
-- Filter Settings:
--
-- Discrete-Time FIR Multirate Filter (real)
-- -----------------------------------------
-- Filter Structure   : Direct-Form FIR Polyphase Decimator
-- Decimation Factor  : 25
-- Polyphase Length   : 8
-- Filter Length      : 196
-- Stable             : Yes
-- Linear Phase       : Yes (Type 2)
--
-- Arithmetic         : fixed
-- Numerator          : s17,21 -> [-3.125000e-02 3.125000e-02)
-- -------------------------------------------------------------



LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.numeric_std.ALL;

ENTITY cic2 IS
   PORT( clk                             :   IN    std_logic; 
         clk_enable                      :   IN    std_logic; 
         reset                           :   IN    std_logic; 
         filter_in                       :   IN    std_logic_vector(16 DOWNTO 0); -- sfix17
         filter_out                      :   OUT   std_logic_vector(36 DOWNTO 0); -- sfix37_En21
         ce_out                          :   OUT   std_logic  
         );

END cic2;


----------------------------------------------------------------
--Module Architecture: cic2
----------------------------------------------------------------
ARCHITECTURE rtl OF cic2 IS
  -- Local Functions
  -- Type Definitions
  TYPE input_pipeline_type IS ARRAY (NATURAL range <>) OF signed(16 DOWNTO 0); -- sfix17
  TYPE sumdelay_pipeline_type IS ARRAY (NATURAL range <>) OF signed(36 DOWNTO 0); -- sfix37_En21
  -- Constants
  CONSTANT coeffphase1_1                  : signed(16 DOWNTO 0) := to_signed(-11181, 17); -- sfix17_En21
  CONSTANT coeffphase1_2                  : signed(16 DOWNTO 0) := to_signed(-2094, 17); -- sfix17_En21
  CONSTANT coeffphase1_3                  : signed(16 DOWNTO 0) := to_signed(7626, 17); -- sfix17_En21
  CONSTANT coeffphase1_4                  : signed(16 DOWNTO 0) := to_signed(26146, 17); -- sfix17_En21
  CONSTANT coeffphase1_5                  : signed(16 DOWNTO 0) := to_signed(34580, 17); -- sfix17_En21
  CONSTANT coeffphase1_6                  : signed(16 DOWNTO 0) := to_signed(22540, 17); -- sfix17_En21
  CONSTANT coeffphase1_7                  : signed(16 DOWNTO 0) := to_signed(4615, 17); -- sfix17_En21
  CONSTANT coeffphase1_8                  : signed(16 DOWNTO 0) := to_signed(-2511, 17); -- sfix17_En21
  CONSTANT coeffphase2_1                  : signed(16 DOWNTO 0) := to_signed(-1549, 17); -- sfix17_En21
  CONSTANT coeffphase2_2                  : signed(16 DOWNTO 0) := to_signed(-1959, 17); -- sfix17_En21
  CONSTANT coeffphase2_3                  : signed(16 DOWNTO 0) := to_signed(8284, 17); -- sfix17_En21
  CONSTANT coeffphase2_4                  : signed(16 DOWNTO 0) := to_signed(26821, 17); -- sfix17_En21
  CONSTANT coeffphase2_5                  : signed(16 DOWNTO 0) := to_signed(34468, 17); -- sfix17_En21
  CONSTANT coeffphase2_6                  : signed(16 DOWNTO 0) := to_signed(21798, 17); -- sfix17_En21
  CONSTANT coeffphase2_7                  : signed(16 DOWNTO 0) := to_signed(4071, 17); -- sfix17_En21
  CONSTANT coeffphase2_8                  : signed(16 DOWNTO 0) := to_signed(-2547, 17); -- sfix17_En21
  CONSTANT coeffphase3_1                  : signed(16 DOWNTO 0) := to_signed(-1648, 17); -- sfix17_En21
  CONSTANT coeffphase3_2                  : signed(16 DOWNTO 0) := to_signed(-1805, 17); -- sfix17_En21
  CONSTANT coeffphase3_3                  : signed(16 DOWNTO 0) := to_signed(8959, 17); -- sfix17_En21
  CONSTANT coeffphase3_4                  : signed(16 DOWNTO 0) := to_signed(27476, 17); -- sfix17_En21
  CONSTANT coeffphase3_5                  : signed(16 DOWNTO 0) := to_signed(34320, 17); -- sfix17_En21
  CONSTANT coeffphase3_6                  : signed(16 DOWNTO 0) := to_signed(21014, 17); -- sfix17_En21
  CONSTANT coeffphase3_7                  : signed(16 DOWNTO 0) := to_signed(3549, 17); -- sfix17_En21
  CONSTANT coeffphase3_8                  : signed(16 DOWNTO 0) := to_signed(-2569, 17); -- sfix17_En21
  CONSTANT coeffphase4_1                  : signed(16 DOWNTO 0) := to_signed(-1745, 17); -- sfix17_En21
  CONSTANT coeffphase4_2                  : signed(16 DOWNTO 0) := to_signed(-1632, 17); -- sfix17_En21
  CONSTANT coeffphase4_3                  : signed(16 DOWNTO 0) := to_signed(9649, 17); -- sfix17_En21
  CONSTANT coeffphase4_4                  : signed(16 DOWNTO 0) := to_signed(28111, 17); -- sfix17_En21
  CONSTANT coeffphase4_5                  : signed(16 DOWNTO 0) := to_signed(34135, 17); -- sfix17_En21
  CONSTANT coeffphase4_6                  : signed(16 DOWNTO 0) := to_signed(20248, 17); -- sfix17_En21
  CONSTANT coeffphase4_7                  : signed(16 DOWNTO 0) := to_signed(3048, 17); -- sfix17_En21
  CONSTANT coeffphase4_8                  : signed(16 DOWNTO 0) := to_signed(-2578, 17); -- sfix17_En21
  CONSTANT coeffphase5_1                  : signed(16 DOWNTO 0) := to_signed(-1840, 17); -- sfix17_En21
  CONSTANT coeffphase5_2                  : signed(16 DOWNTO 0) := to_signed(-1438, 17); -- sfix17_En21
  CONSTANT coeffphase5_3                  : signed(16 DOWNTO 0) := to_signed(10354, 17); -- sfix17_En21
  CONSTANT coeffphase5_4                  : signed(16 DOWNTO 0) := to_signed(28724, 17); -- sfix17_En21
  CONSTANT coeffphase5_5                  : signed(16 DOWNTO 0) := to_signed(33914, 17); -- sfix17_En21
  CONSTANT coeffphase5_6                  : signed(16 DOWNTO 0) := to_signed(19480, 17); -- sfix17_En21
  CONSTANT coeffphase5_7                  : signed(16 DOWNTO 0) := to_signed(2569, 17); -- sfix17_En21
  CONSTANT coeffphase5_8                  : signed(16 DOWNTO 0) := to_signed(-2574, 17); -- sfix17_En21
  CONSTANT coeffphase6_1                  : signed(16 DOWNTO 0) := to_signed(-1933, 17); -- sfix17_En21
  CONSTANT coeffphase6_2                  : signed(16 DOWNTO 0) := to_signed(-1225, 17); -- sfix17_En21
  CONSTANT coeffphase6_3                  : signed(16 DOWNTO 0) := to_signed(11071, 17); -- sfix17_En21
  CONSTANT coeffphase6_4                  : signed(16 DOWNTO 0) := to_signed(29314, 17); -- sfix17_En21
  CONSTANT coeffphase6_5                  : signed(16 DOWNTO 0) := to_signed(33658, 17); -- sfix17_En21
  CONSTANT coeffphase6_6                  : signed(16 DOWNTO 0) := to_signed(18704, 17); -- sfix17_En21
  CONSTANT coeffphase6_7                  : signed(16 DOWNTO 0) := to_signed(2111, 17); -- sfix17_En21
  CONSTANT coeffphase6_8                  : signed(16 DOWNTO 0) := to_signed(-2559, 17); -- sfix17_En21
  CONSTANT coeffphase7_1                  : signed(16 DOWNTO 0) := to_signed(-2023, 17); -- sfix17_En21
  CONSTANT coeffphase7_2                  : signed(16 DOWNTO 0) := to_signed(-991, 17); -- sfix17_En21
  CONSTANT coeffphase7_3                  : signed(16 DOWNTO 0) := to_signed(11803, 17); -- sfix17_En21
  CONSTANT coeffphase7_4                  : signed(16 DOWNTO 0) := to_signed(29878, 17); -- sfix17_En21
  CONSTANT coeffphase7_5                  : signed(16 DOWNTO 0) := to_signed(33366, 17); -- sfix17_En21
  CONSTANT coeffphase7_6                  : signed(16 DOWNTO 0) := to_signed(17923, 17); -- sfix17_En21
  CONSTANT coeffphase7_7                  : signed(16 DOWNTO 0) := to_signed(1676, 17); -- sfix17_En21
  CONSTANT coeffphase7_8                  : signed(16 DOWNTO 0) := to_signed(-2533, 17); -- sfix17_En21
  CONSTANT coeffphase8_1                  : signed(16 DOWNTO 0) := to_signed(-2109, 17); -- sfix17_En21
  CONSTANT coeffphase8_2                  : signed(16 DOWNTO 0) := to_signed(-735, 17); -- sfix17_En21
  CONSTANT coeffphase8_3                  : signed(16 DOWNTO 0) := to_signed(12540, 17); -- sfix17_En21
  CONSTANT coeffphase8_4                  : signed(16 DOWNTO 0) := to_signed(30418, 17); -- sfix17_En21
  CONSTANT coeffphase8_5                  : signed(16 DOWNTO 0) := to_signed(33040, 17); -- sfix17_En21
  CONSTANT coeffphase8_6                  : signed(16 DOWNTO 0) := to_signed(17140, 17); -- sfix17_En21
  CONSTANT coeffphase8_7                  : signed(16 DOWNTO 0) := to_signed(1264, 17); -- sfix17_En21
  CONSTANT coeffphase8_8                  : signed(16 DOWNTO 0) := to_signed(-2497, 17); -- sfix17_En21
  CONSTANT coeffphase9_1                  : signed(16 DOWNTO 0) := to_signed(-2189, 17); -- sfix17_En21
  CONSTANT coeffphase9_2                  : signed(16 DOWNTO 0) := to_signed(-458, 17); -- sfix17_En21
  CONSTANT coeffphase9_3                  : signed(16 DOWNTO 0) := to_signed(13293, 17); -- sfix17_En21
  CONSTANT coeffphase9_4                  : signed(16 DOWNTO 0) := to_signed(30929, 17); -- sfix17_En21
  CONSTANT coeffphase9_5                  : signed(16 DOWNTO 0) := to_signed(32681, 17); -- sfix17_En21
  CONSTANT coeffphase9_6                  : signed(16 DOWNTO 0) := to_signed(16359, 17); -- sfix17_En21
  CONSTANT coeffphase9_7                  : signed(16 DOWNTO 0) := to_signed(874, 17); -- sfix17_En21
  CONSTANT coeffphase9_8                  : signed(16 DOWNTO 0) := to_signed(-2449, 17); -- sfix17_En21
  CONSTANT coeffphase10_1                 : signed(16 DOWNTO 0) := to_signed(-2264, 17); -- sfix17_En21
  CONSTANT coeffphase10_2                 : signed(16 DOWNTO 0) := to_signed(-158, 17); -- sfix17_En21
  CONSTANT coeffphase10_3                 : signed(16 DOWNTO 0) := to_signed(14049, 17); -- sfix17_En21
  CONSTANT coeffphase10_4                 : signed(16 DOWNTO 0) := to_signed(31412, 17); -- sfix17_En21
  CONSTANT coeffphase10_5                 : signed(16 DOWNTO 0) := to_signed(32289, 17); -- sfix17_En21
  CONSTANT coeffphase10_6                 : signed(16 DOWNTO 0) := to_signed(15581, 17); -- sfix17_En21
  CONSTANT coeffphase10_7                 : signed(16 DOWNTO 0) := to_signed(507, 17); -- sfix17_En21
  CONSTANT coeffphase10_8                 : signed(16 DOWNTO 0) := to_signed(-2397, 17); -- sfix17_En21
  CONSTANT coeffphase11_1                 : signed(16 DOWNTO 0) := to_signed(-2334, 17); -- sfix17_En21
  CONSTANT coeffphase11_2                 : signed(16 DOWNTO 0) := to_signed(163, 17); -- sfix17_En21
  CONSTANT coeffphase11_3                 : signed(16 DOWNTO 0) := to_signed(14810, 17); -- sfix17_En21
  CONSTANT coeffphase11_4                 : signed(16 DOWNTO 0) := to_signed(31866, 17); -- sfix17_En21
  CONSTANT coeffphase11_5                 : signed(16 DOWNTO 0) := to_signed(31866, 17); -- sfix17_En21
  CONSTANT coeffphase11_6                 : signed(16 DOWNTO 0) := to_signed(14810, 17); -- sfix17_En21
  CONSTANT coeffphase11_7                 : signed(16 DOWNTO 0) := to_signed(163, 17); -- sfix17_En21
  CONSTANT coeffphase11_8                 : signed(16 DOWNTO 0) := to_signed(-2334, 17); -- sfix17_En21
  CONSTANT coeffphase12_1                 : signed(16 DOWNTO 0) := to_signed(-2397, 17); -- sfix17_En21
  CONSTANT coeffphase12_2                 : signed(16 DOWNTO 0) := to_signed(507, 17); -- sfix17_En21
  CONSTANT coeffphase12_3                 : signed(16 DOWNTO 0) := to_signed(15581, 17); -- sfix17_En21
  CONSTANT coeffphase12_4                 : signed(16 DOWNTO 0) := to_signed(32289, 17); -- sfix17_En21
  CONSTANT coeffphase12_5                 : signed(16 DOWNTO 0) := to_signed(31412, 17); -- sfix17_En21
  CONSTANT coeffphase12_6                 : signed(16 DOWNTO 0) := to_signed(14049, 17); -- sfix17_En21
  CONSTANT coeffphase12_7                 : signed(16 DOWNTO 0) := to_signed(-158, 17); -- sfix17_En21
  CONSTANT coeffphase12_8                 : signed(16 DOWNTO 0) := to_signed(-2264, 17); -- sfix17_En21
  CONSTANT coeffphase13_1                 : signed(16 DOWNTO 0) := to_signed(-2449, 17); -- sfix17_En21
  CONSTANT coeffphase13_2                 : signed(16 DOWNTO 0) := to_signed(874, 17); -- sfix17_En21
  CONSTANT coeffphase13_3                 : signed(16 DOWNTO 0) := to_signed(16359, 17); -- sfix17_En21
  CONSTANT coeffphase13_4                 : signed(16 DOWNTO 0) := to_signed(32681, 17); -- sfix17_En21
  CONSTANT coeffphase13_5                 : signed(16 DOWNTO 0) := to_signed(30929, 17); -- sfix17_En21
  CONSTANT coeffphase13_6                 : signed(16 DOWNTO 0) := to_signed(13293, 17); -- sfix17_En21
  CONSTANT coeffphase13_7                 : signed(16 DOWNTO 0) := to_signed(-458, 17); -- sfix17_En21
  CONSTANT coeffphase13_8                 : signed(16 DOWNTO 0) := to_signed(-2189, 17); -- sfix17_En21
  CONSTANT coeffphase14_1                 : signed(16 DOWNTO 0) := to_signed(-2497, 17); -- sfix17_En21
  CONSTANT coeffphase14_2                 : signed(16 DOWNTO 0) := to_signed(1264, 17); -- sfix17_En21
  CONSTANT coeffphase14_3                 : signed(16 DOWNTO 0) := to_signed(17140, 17); -- sfix17_En21
  CONSTANT coeffphase14_4                 : signed(16 DOWNTO 0) := to_signed(33040, 17); -- sfix17_En21
  CONSTANT coeffphase14_5                 : signed(16 DOWNTO 0) := to_signed(30418, 17); -- sfix17_En21
  CONSTANT coeffphase14_6                 : signed(16 DOWNTO 0) := to_signed(12540, 17); -- sfix17_En21
  CONSTANT coeffphase14_7                 : signed(16 DOWNTO 0) := to_signed(-735, 17); -- sfix17_En21
  CONSTANT coeffphase14_8                 : signed(16 DOWNTO 0) := to_signed(-2109, 17); -- sfix17_En21
  CONSTANT coeffphase15_1                 : signed(16 DOWNTO 0) := to_signed(-2533, 17); -- sfix17_En21
  CONSTANT coeffphase15_2                 : signed(16 DOWNTO 0) := to_signed(1676, 17); -- sfix17_En21
  CONSTANT coeffphase15_3                 : signed(16 DOWNTO 0) := to_signed(17923, 17); -- sfix17_En21
  CONSTANT coeffphase15_4                 : signed(16 DOWNTO 0) := to_signed(33366, 17); -- sfix17_En21
  CONSTANT coeffphase15_5                 : signed(16 DOWNTO 0) := to_signed(29878, 17); -- sfix17_En21
  CONSTANT coeffphase15_6                 : signed(16 DOWNTO 0) := to_signed(11803, 17); -- sfix17_En21
  CONSTANT coeffphase15_7                 : signed(16 DOWNTO 0) := to_signed(-991, 17); -- sfix17_En21
  CONSTANT coeffphase15_8                 : signed(16 DOWNTO 0) := to_signed(-2023, 17); -- sfix17_En21
  CONSTANT coeffphase16_1                 : signed(16 DOWNTO 0) := to_signed(-2559, 17); -- sfix17_En21
  CONSTANT coeffphase16_2                 : signed(16 DOWNTO 0) := to_signed(2111, 17); -- sfix17_En21
  CONSTANT coeffphase16_3                 : signed(16 DOWNTO 0) := to_signed(18704, 17); -- sfix17_En21
  CONSTANT coeffphase16_4                 : signed(16 DOWNTO 0) := to_signed(33658, 17); -- sfix17_En21
  CONSTANT coeffphase16_5                 : signed(16 DOWNTO 0) := to_signed(29314, 17); -- sfix17_En21
  CONSTANT coeffphase16_6                 : signed(16 DOWNTO 0) := to_signed(11071, 17); -- sfix17_En21
  CONSTANT coeffphase16_7                 : signed(16 DOWNTO 0) := to_signed(-1225, 17); -- sfix17_En21
  CONSTANT coeffphase16_8                 : signed(16 DOWNTO 0) := to_signed(-1933, 17); -- sfix17_En21
  CONSTANT coeffphase17_1                 : signed(16 DOWNTO 0) := to_signed(-2574, 17); -- sfix17_En21
  CONSTANT coeffphase17_2                 : signed(16 DOWNTO 0) := to_signed(2569, 17); -- sfix17_En21
  CONSTANT coeffphase17_3                 : signed(16 DOWNTO 0) := to_signed(19480, 17); -- sfix17_En21
  CONSTANT coeffphase17_4                 : signed(16 DOWNTO 0) := to_signed(33914, 17); -- sfix17_En21
  CONSTANT coeffphase17_5                 : signed(16 DOWNTO 0) := to_signed(28724, 17); -- sfix17_En21
  CONSTANT coeffphase17_6                 : signed(16 DOWNTO 0) := to_signed(10354, 17); -- sfix17_En21
  CONSTANT coeffphase17_7                 : signed(16 DOWNTO 0) := to_signed(-1438, 17); -- sfix17_En21
  CONSTANT coeffphase17_8                 : signed(16 DOWNTO 0) := to_signed(-1840, 17); -- sfix17_En21
  CONSTANT coeffphase18_1                 : signed(16 DOWNTO 0) := to_signed(-2578, 17); -- sfix17_En21
  CONSTANT coeffphase18_2                 : signed(16 DOWNTO 0) := to_signed(3048, 17); -- sfix17_En21
  CONSTANT coeffphase18_3                 : signed(16 DOWNTO 0) := to_signed(20248, 17); -- sfix17_En21
  CONSTANT coeffphase18_4                 : signed(16 DOWNTO 0) := to_signed(34135, 17); -- sfix17_En21
  CONSTANT coeffphase18_5                 : signed(16 DOWNTO 0) := to_signed(28111, 17); -- sfix17_En21
  CONSTANT coeffphase18_6                 : signed(16 DOWNTO 0) := to_signed(9649, 17); -- sfix17_En21
  CONSTANT coeffphase18_7                 : signed(16 DOWNTO 0) := to_signed(-1632, 17); -- sfix17_En21
  CONSTANT coeffphase18_8                 : signed(16 DOWNTO 0) := to_signed(-1745, 17); -- sfix17_En21
  CONSTANT coeffphase19_1                 : signed(16 DOWNTO 0) := to_signed(-2569, 17); -- sfix17_En21
  CONSTANT coeffphase19_2                 : signed(16 DOWNTO 0) := to_signed(3549, 17); -- sfix17_En21
  CONSTANT coeffphase19_3                 : signed(16 DOWNTO 0) := to_signed(21014, 17); -- sfix17_En21
  CONSTANT coeffphase19_4                 : signed(16 DOWNTO 0) := to_signed(34320, 17); -- sfix17_En21
  CONSTANT coeffphase19_5                 : signed(16 DOWNTO 0) := to_signed(27476, 17); -- sfix17_En21
  CONSTANT coeffphase19_6                 : signed(16 DOWNTO 0) := to_signed(8959, 17); -- sfix17_En21
  CONSTANT coeffphase19_7                 : signed(16 DOWNTO 0) := to_signed(-1805, 17); -- sfix17_En21
  CONSTANT coeffphase19_8                 : signed(16 DOWNTO 0) := to_signed(-1648, 17); -- sfix17_En21
  CONSTANT coeffphase20_1                 : signed(16 DOWNTO 0) := to_signed(-2547, 17); -- sfix17_En21
  CONSTANT coeffphase20_2                 : signed(16 DOWNTO 0) := to_signed(4071, 17); -- sfix17_En21
  CONSTANT coeffphase20_3                 : signed(16 DOWNTO 0) := to_signed(21798, 17); -- sfix17_En21
  CONSTANT coeffphase20_4                 : signed(16 DOWNTO 0) := to_signed(34468, 17); -- sfix17_En21
  CONSTANT coeffphase20_5                 : signed(16 DOWNTO 0) := to_signed(26821, 17); -- sfix17_En21
  CONSTANT coeffphase20_6                 : signed(16 DOWNTO 0) := to_signed(8284, 17); -- sfix17_En21
  CONSTANT coeffphase20_7                 : signed(16 DOWNTO 0) := to_signed(-1959, 17); -- sfix17_En21
  CONSTANT coeffphase20_8                 : signed(16 DOWNTO 0) := to_signed(-1549, 17); -- sfix17_En21
  CONSTANT coeffphase21_1                 : signed(16 DOWNTO 0) := to_signed(-2511, 17); -- sfix17_En21
  CONSTANT coeffphase21_2                 : signed(16 DOWNTO 0) := to_signed(4615, 17); -- sfix17_En21
  CONSTANT coeffphase21_3                 : signed(16 DOWNTO 0) := to_signed(22540, 17); -- sfix17_En21
  CONSTANT coeffphase21_4                 : signed(16 DOWNTO 0) := to_signed(34580, 17); -- sfix17_En21
  CONSTANT coeffphase21_5                 : signed(16 DOWNTO 0) := to_signed(26146, 17); -- sfix17_En21
  CONSTANT coeffphase21_6                 : signed(16 DOWNTO 0) := to_signed(7626, 17); -- sfix17_En21
  CONSTANT coeffphase21_7                 : signed(16 DOWNTO 0) := to_signed(-2094, 17); -- sfix17_En21
  CONSTANT coeffphase21_8                 : signed(16 DOWNTO 0) := to_signed(-11181, 17); -- sfix17_En21
  CONSTANT coeffphase22_1                 : signed(16 DOWNTO 0) := to_signed(-2460, 17); -- sfix17_En21
  CONSTANT coeffphase22_2                 : signed(16 DOWNTO 0) := to_signed(5178, 17); -- sfix17_En21
  CONSTANT coeffphase22_3                 : signed(16 DOWNTO 0) := to_signed(23290, 17); -- sfix17_En21
  CONSTANT coeffphase22_4                 : signed(16 DOWNTO 0) := to_signed(34654, 17); -- sfix17_En21
  CONSTANT coeffphase22_5                 : signed(16 DOWNTO 0) := to_signed(25453, 17); -- sfix17_En21
  CONSTANT coeffphase22_6                 : signed(16 DOWNTO 0) := to_signed(6986, 17); -- sfix17_En21
  CONSTANT coeffphase22_7                 : signed(16 DOWNTO 0) := to_signed(-2212, 17); -- sfix17_En21
  CONSTANT coeffphase22_8                 : signed(16 DOWNTO 0) := to_signed(0, 17); -- sfix17_En21
  CONSTANT coeffphase23_1                 : signed(16 DOWNTO 0) := to_signed(-2394, 17); -- sfix17_En21
  CONSTANT coeffphase23_2                 : signed(16 DOWNTO 0) := to_signed(5761, 17); -- sfix17_En21
  CONSTANT coeffphase23_3                 : signed(16 DOWNTO 0) := to_signed(24024, 17); -- sfix17_En21
  CONSTANT coeffphase23_4                 : signed(16 DOWNTO 0) := to_signed(34691, 17); -- sfix17_En21
  CONSTANT coeffphase23_5                 : signed(16 DOWNTO 0) := to_signed(24746, 17); -- sfix17_En21
  CONSTANT coeffphase23_6                 : signed(16 DOWNTO 0) := to_signed(6364, 17); -- sfix17_En21
  CONSTANT coeffphase23_7                 : signed(16 DOWNTO 0) := to_signed(-2311, 17); -- sfix17_En21
  CONSTANT coeffphase23_8                 : signed(16 DOWNTO 0) := to_signed(0, 17); -- sfix17_En21
  CONSTANT coeffphase24_1                 : signed(16 DOWNTO 0) := to_signed(-2311, 17); -- sfix17_En21
  CONSTANT coeffphase24_2                 : signed(16 DOWNTO 0) := to_signed(6364, 17); -- sfix17_En21
  CONSTANT coeffphase24_3                 : signed(16 DOWNTO 0) := to_signed(24746, 17); -- sfix17_En21
  CONSTANT coeffphase24_4                 : signed(16 DOWNTO 0) := to_signed(34691, 17); -- sfix17_En21
  CONSTANT coeffphase24_5                 : signed(16 DOWNTO 0) := to_signed(24024, 17); -- sfix17_En21
  CONSTANT coeffphase24_6                 : signed(16 DOWNTO 0) := to_signed(5761, 17); -- sfix17_En21
  CONSTANT coeffphase24_7                 : signed(16 DOWNTO 0) := to_signed(-2394, 17); -- sfix17_En21
  CONSTANT coeffphase24_8                 : signed(16 DOWNTO 0) := to_signed(0, 17); -- sfix17_En21
  CONSTANT coeffphase25_1                 : signed(16 DOWNTO 0) := to_signed(-2212, 17); -- sfix17_En21
  CONSTANT coeffphase25_2                 : signed(16 DOWNTO 0) := to_signed(6986, 17); -- sfix17_En21
  CONSTANT coeffphase25_3                 : signed(16 DOWNTO 0) := to_signed(25453, 17); -- sfix17_En21
  CONSTANT coeffphase25_4                 : signed(16 DOWNTO 0) := to_signed(34654, 17); -- sfix17_En21
  CONSTANT coeffphase25_5                 : signed(16 DOWNTO 0) := to_signed(23290, 17); -- sfix17_En21
  CONSTANT coeffphase25_6                 : signed(16 DOWNTO 0) := to_signed(5178, 17); -- sfix17_En21
  CONSTANT coeffphase25_7                 : signed(16 DOWNTO 0) := to_signed(-2460, 17); -- sfix17_En21
  CONSTANT coeffphase25_8                 : signed(16 DOWNTO 0) := to_signed(0, 17); -- sfix17_En21

  -- Signals
  SIGNAL ring_count                       : unsigned(24 DOWNTO 0); -- ufix25
  SIGNAL phase_0                          : std_logic; -- boolean
  SIGNAL phase_1                          : std_logic; -- boolean
  SIGNAL phase_2                          : std_logic; -- boolean
  SIGNAL phase_3                          : std_logic; -- boolean
  SIGNAL phase_4                          : std_logic; -- boolean
  SIGNAL phase_5                          : std_logic; -- boolean
  SIGNAL phase_6                          : std_logic; -- boolean
  SIGNAL phase_7                          : std_logic; -- boolean
  SIGNAL phase_8                          : std_logic; -- boolean
  SIGNAL phase_9                          : std_logic; -- boolean
  SIGNAL phase_10                         : std_logic; -- boolean
  SIGNAL phase_11                         : std_logic; -- boolean
  SIGNAL phase_12                         : std_logic; -- boolean
  SIGNAL phase_13                         : std_logic; -- boolean
  SIGNAL phase_14                         : std_logic; -- boolean
  SIGNAL phase_15                         : std_logic; -- boolean
  SIGNAL phase_16                         : std_logic; -- boolean
  SIGNAL phase_17                         : std_logic; -- boolean
  SIGNAL phase_18                         : std_logic; -- boolean
  SIGNAL phase_19                         : std_logic; -- boolean
  SIGNAL phase_20                         : std_logic; -- boolean
  SIGNAL phase_21                         : std_logic; -- boolean
  SIGNAL phase_22                         : std_logic; -- boolean
  SIGNAL phase_23                         : std_logic; -- boolean
  SIGNAL phase_24                         : std_logic; -- boolean
  SIGNAL ce_out_reg                       : std_logic; -- boolean
  SIGNAL input_register                   : signed(16 DOWNTO 0); -- sfix17
  SIGNAL input_pipeline_phase0            : input_pipeline_type(0 TO 6); -- sfix17
  SIGNAL input_pipeline_phase1            : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase2            : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase3            : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase4            : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase5            : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase6            : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase7            : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase8            : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase9            : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase10           : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase11           : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase12           : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase13           : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase14           : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase15           : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase16           : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase17           : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase18           : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase19           : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase20           : input_pipeline_type(0 TO 7); -- sfix17
  SIGNAL input_pipeline_phase21           : input_pipeline_type(0 TO 6); -- sfix17
  SIGNAL input_pipeline_phase22           : input_pipeline_type(0 TO 6); -- sfix17
  SIGNAL input_pipeline_phase23           : input_pipeline_type(0 TO 6); -- sfix17
  SIGNAL input_pipeline_phase24           : input_pipeline_type(0 TO 6); -- sfix17
  SIGNAL product_phase0_1                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase0_2                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase0_3                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase0_4                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase0_5                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase0_6                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase0_7                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase0_8                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase1_1                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase1_2                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase1_3                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase1_4                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase1_5                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase1_6                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase1_7                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase1_8                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase2_1                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase2_2                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase2_3                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase2_4                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase2_5                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase2_6                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase2_7                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase2_8                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase3_1                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase3_2                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase3_3                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase3_4                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase3_5                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase3_6                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase3_7                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase3_8                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase4_1                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase4_2                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase4_3                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase4_4                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase4_5                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase4_6                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase4_7                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase4_8                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase5_1                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase5_2                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase5_3                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase5_4                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase5_5                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase5_6                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase5_7                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase5_8                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase6_1                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase6_2                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase6_3                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase6_4                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase6_5                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase6_6                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase6_7                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase6_8                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase7_1                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase7_2                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase7_3                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase7_4                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase7_5                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase7_6                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase7_7                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase7_8                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase8_1                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase8_2                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase8_3                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase8_4                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase8_5                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase8_6                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase8_7                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase8_8                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase9_1                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase9_2                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase9_3                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase9_4                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase9_5                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase9_6                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase9_7                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase9_8                 : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase10_1                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase10_2                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase10_3                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase10_4                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase10_5                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase10_6                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase10_7                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase10_8                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase11_1                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase11_2                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase11_3                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase11_4                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase11_5                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase11_6                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase11_7                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase11_8                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase12_1                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase12_2                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase12_3                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase12_4                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase12_5                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase12_6                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase12_7                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase12_8                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase13_1                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase13_2                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase13_3                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase13_4                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase13_5                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase13_6                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase13_7                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase13_8                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase14_1                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase14_2                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase14_3                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase14_4                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase14_5                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase14_6                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase14_7                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase14_8                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase15_1                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase15_2                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase15_3                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase15_4                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase15_5                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase15_6                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase15_7                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase15_8                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase16_1                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase16_2                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase16_3                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase16_4                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase16_5                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase16_6                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase16_7                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase16_8                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase17_1                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase17_2                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase17_3                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase17_4                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase17_5                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase17_6                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase17_7                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase17_8                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase18_1                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase18_2                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase18_3                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase18_4                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase18_5                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase18_6                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase18_7                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase18_8                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase19_1                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase19_2                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase19_3                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase19_4                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase19_5                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase19_6                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase19_7                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase19_8                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase20_1                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase20_2                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase20_3                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase20_4                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase20_5                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase20_6                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase20_7                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase20_8                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase21_1                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase21_2                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase21_3                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase21_4                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase21_5                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase21_6                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase21_7                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase22_1                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase22_2                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase22_3                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase22_4                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase22_5                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase22_6                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase22_7                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase23_1                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase23_2                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase23_3                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase23_4                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase23_5                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase23_6                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase23_7                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase24_1                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase24_2                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase24_3                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase24_4                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase24_5                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase24_6                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_phase24_7                : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase0_1        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase0_2        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase0_3        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase0_4        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase0_5        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase0_6        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase0_7        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase0_8        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase1_1        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase1_2        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase1_3        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase1_4        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase1_5        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase1_6        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase1_7        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase1_8        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase2_1        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase2_2        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase2_3        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase2_4        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase2_5        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase2_6        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase2_7        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase2_8        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase3_1        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase3_2        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase3_3        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase3_4        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase3_5        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase3_6        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase3_7        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase3_8        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase4_1        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase4_2        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase4_3        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase4_4        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase4_5        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase4_6        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase4_7        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase4_8        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase5_1        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase5_2        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase5_3        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase5_4        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase5_5        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase5_6        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase5_7        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase5_8        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase6_1        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase6_2        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase6_3        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase6_4        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase6_5        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase6_6        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase6_7        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase6_8        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase7_1        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase7_2        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase7_3        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase7_4        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase7_5        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase7_6        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase7_7        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase7_8        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase8_1        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase8_2        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase8_3        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase8_4        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase8_5        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase8_6        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase8_7        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase8_8        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase9_1        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase9_2        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase9_3        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase9_4        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase9_5        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase9_6        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase9_7        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase9_8        : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase10_1       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase10_2       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase10_3       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase10_4       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase10_5       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase10_6       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase10_7       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase10_8       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase11_1       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase11_2       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase11_3       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase11_4       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase11_5       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase11_6       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase11_7       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase11_8       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase12_1       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase12_2       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase12_3       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase12_4       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase12_5       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase12_6       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase12_7       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase12_8       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase13_1       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase13_2       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase13_3       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase13_4       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase13_5       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase13_6       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase13_7       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase13_8       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase14_1       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase14_2       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase14_3       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase14_4       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase14_5       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase14_6       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase14_7       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase14_8       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase15_1       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase15_2       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase15_3       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase15_4       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase15_5       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase15_6       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase15_7       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase15_8       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase16_1       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase16_2       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase16_3       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase16_4       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase16_5       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase16_6       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase16_7       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase16_8       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase17_1       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase17_2       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase17_3       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase17_4       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase17_5       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase17_6       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase17_7       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase17_8       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase18_1       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase18_2       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase18_3       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase18_4       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase18_5       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase18_6       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase18_7       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase18_8       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase19_1       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase19_2       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase19_3       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase19_4       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase19_5       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase19_6       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase19_7       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase19_8       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase20_1       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase20_2       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase20_3       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase20_4       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase20_5       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase20_6       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase20_7       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase20_8       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase21_1       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase21_2       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase21_3       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase21_4       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase21_5       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase21_6       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase21_7       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase22_1       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase22_2       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase22_3       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase22_4       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase22_5       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase22_6       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase22_7       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase23_1       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase23_2       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase23_3       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase23_4       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase23_5       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase23_6       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase23_7       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase24_1       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase24_2       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase24_3       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase24_4       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase24_5       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase24_6       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL product_pipeline_phase24_7       : signed(33 DOWNTO 0); -- sfix34_En21
  SIGNAL quantized_sum                    : signed(36 DOWNTO 0); -- sfix37_En21
  SIGNAL sumvector1                       : sumdelay_pipeline_type(0 TO 97); -- sfix37_En21
  SIGNAL add_temp                         : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_1                       : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_2                       : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_3                       : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_4                       : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_5                       : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_6                       : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_7                       : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_8                       : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_9                       : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_10                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_11                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_12                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_13                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_14                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_15                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_16                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_17                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_18                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_19                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_20                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_21                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_22                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_23                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_24                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_25                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_26                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_27                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_28                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_29                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_30                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_31                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_32                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_33                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_34                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_35                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_36                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_37                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_38                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_39                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_40                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_41                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_42                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_43                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_44                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_45                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_46                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_47                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_48                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_49                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_50                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_51                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_52                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_53                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_54                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_55                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_56                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_57                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_58                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_59                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_60                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_61                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_62                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_63                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_64                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_65                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_66                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_67                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_68                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_69                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_70                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_71                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_72                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_73                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_74                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_75                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_76                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_77                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_78                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_79                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_80                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_81                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_82                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_83                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_84                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_85                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_86                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_87                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_88                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_89                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_90                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_91                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_92                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_93                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_94                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_95                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_96                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL add_temp_97                      : signed(34 DOWNTO 0); -- sfix35_En21
  SIGNAL sumdelay_pipeline1               : sumdelay_pipeline_type(0 TO 97); -- sfix37_En21
  SIGNAL sumvector2                       : sumdelay_pipeline_type(0 TO 48); -- sfix37_En21
  SIGNAL add_temp_98                      : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_99                      : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_100                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_101                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_102                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_103                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_104                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_105                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_106                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_107                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_108                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_109                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_110                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_111                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_112                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_113                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_114                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_115                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_116                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_117                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_118                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_119                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_120                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_121                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_122                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_123                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_124                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_125                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_126                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_127                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_128                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_129                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_130                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_131                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_132                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_133                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_134                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_135                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_136                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_137                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_138                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_139                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_140                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_141                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_142                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_143                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_144                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_145                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_146                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL sumdelay_pipeline2               : sumdelay_pipeline_type(0 TO 48); -- sfix37_En21
  SIGNAL sumvector3                       : sumdelay_pipeline_type(0 TO 24); -- sfix37_En21
  SIGNAL add_temp_147                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_148                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_149                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_150                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_151                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_152                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_153                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_154                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_155                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_156                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_157                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_158                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_159                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_160                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_161                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_162                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_163                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_164                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_165                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_166                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_167                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_168                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_169                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_170                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL sumdelay_pipeline3               : sumdelay_pipeline_type(0 TO 24); -- sfix37_En21
  SIGNAL sumvector4                       : sumdelay_pipeline_type(0 TO 12); -- sfix37_En21
  SIGNAL add_temp_171                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_172                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_173                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_174                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_175                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_176                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_177                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_178                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_179                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_180                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_181                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_182                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL sumdelay_pipeline4               : sumdelay_pipeline_type(0 TO 12); -- sfix37_En21
  SIGNAL sumvector5                       : sumdelay_pipeline_type(0 TO 6); -- sfix37_En21
  SIGNAL add_temp_183                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_184                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_185                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_186                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_187                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_188                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL sumdelay_pipeline5               : sumdelay_pipeline_type(0 TO 6); -- sfix37_En21
  SIGNAL sumvector6                       : sumdelay_pipeline_type(0 TO 3); -- sfix37_En21
  SIGNAL add_temp_189                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_190                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_191                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL sumdelay_pipeline6               : sumdelay_pipeline_type(0 TO 3); -- sfix37_En21
  SIGNAL sumvector7                       : sumdelay_pipeline_type(0 TO 1); -- sfix37_En21
  SIGNAL add_temp_192                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL add_temp_193                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL sumdelay_pipeline7               : sumdelay_pipeline_type(0 TO 1); -- sfix37_En21
  SIGNAL sum8                             : signed(36 DOWNTO 0); -- sfix37_En21
  SIGNAL add_temp_194                     : signed(37 DOWNTO 0); -- sfix38_En21
  SIGNAL output_typeconvert               : signed(36 DOWNTO 0); -- sfix37_En21
  SIGNAL ce_delayline1                    : std_logic; -- boolean
  SIGNAL ce_delayline2                    : std_logic; -- boolean
  SIGNAL ce_delayline3                    : std_logic; -- boolean
  SIGNAL ce_delayline4                    : std_logic; -- boolean
  SIGNAL ce_delayline5                    : std_logic; -- boolean
  SIGNAL ce_delayline6                    : std_logic; -- boolean
  SIGNAL ce_delayline7                    : std_logic; -- boolean
  SIGNAL ce_delayline8                    : std_logic; -- boolean
  SIGNAL ce_delayline9                    : std_logic; -- boolean
  SIGNAL ce_delayline10                   : std_logic; -- boolean
  SIGNAL ce_delayline11                   : std_logic; -- boolean
  SIGNAL ce_delayline12                   : std_logic; -- boolean
  SIGNAL ce_delayline13                   : std_logic; -- boolean
  SIGNAL ce_delayline14                   : std_logic; -- boolean
  SIGNAL ce_delayline15                   : std_logic; -- boolean
  SIGNAL ce_delayline16                   : std_logic; -- boolean
  SIGNAL ce_delayline17                   : std_logic; -- boolean
  SIGNAL ce_delayline18                   : std_logic; -- boolean
  SIGNAL ce_delayline19                   : std_logic; -- boolean
  SIGNAL ce_delayline20                   : std_logic; -- boolean
  SIGNAL ce_delayline21                   : std_logic; -- boolean
  SIGNAL ce_delayline22                   : std_logic; -- boolean
  SIGNAL ce_delayline23                   : std_logic; -- boolean
  SIGNAL ce_delayline24                   : std_logic; -- boolean
  SIGNAL ce_delayline25                   : std_logic; -- boolean
  SIGNAL ce_delayline26                   : std_logic; -- boolean
  SIGNAL ce_delayline27                   : std_logic; -- boolean
  SIGNAL ce_delayline28                   : std_logic; -- boolean
  SIGNAL ce_delayline29                   : std_logic; -- boolean
  SIGNAL ce_delayline30                   : std_logic; -- boolean
  SIGNAL ce_delayline31                   : std_logic; -- boolean
  SIGNAL ce_delayline32                   : std_logic; -- boolean
  SIGNAL ce_delayline33                   : std_logic; -- boolean
  SIGNAL ce_delayline34                   : std_logic; -- boolean
  SIGNAL ce_delayline35                   : std_logic; -- boolean
  SIGNAL ce_delayline36                   : std_logic; -- boolean
  SIGNAL ce_delayline37                   : std_logic; -- boolean
  SIGNAL ce_delayline38                   : std_logic; -- boolean
  SIGNAL ce_delayline39                   : std_logic; -- boolean
  SIGNAL ce_delayline40                   : std_logic; -- boolean
  SIGNAL ce_delayline41                   : std_logic; -- boolean
  SIGNAL ce_delayline42                   : std_logic; -- boolean
  SIGNAL ce_delayline43                   : std_logic; -- boolean
  SIGNAL ce_delayline44                   : std_logic; -- boolean
  SIGNAL ce_delayline45                   : std_logic; -- boolean
  SIGNAL ce_delayline46                   : std_logic; -- boolean
  SIGNAL ce_delayline47                   : std_logic; -- boolean
  SIGNAL ce_delayline48                   : std_logic; -- boolean
  SIGNAL ce_delayline49                   : std_logic; -- boolean
  SIGNAL ce_delayline50                   : std_logic; -- boolean
  SIGNAL ce_delayline51                   : std_logic; -- boolean
  SIGNAL ce_delayline52                   : std_logic; -- boolean
  SIGNAL ce_delayline53                   : std_logic; -- boolean
  SIGNAL ce_delayline54                   : std_logic; -- boolean
  SIGNAL ce_delayline55                   : std_logic; -- boolean
  SIGNAL ce_delayline56                   : std_logic; -- boolean
  SIGNAL ce_delayline57                   : std_logic; -- boolean
  SIGNAL ce_delayline58                   : std_logic; -- boolean
  SIGNAL ce_delayline59                   : std_logic; -- boolean
  SIGNAL ce_delayline60                   : std_logic; -- boolean
  SIGNAL ce_delayline61                   : std_logic; -- boolean
  SIGNAL ce_delayline62                   : std_logic; -- boolean
  SIGNAL ce_delayline63                   : std_logic; -- boolean
  SIGNAL ce_delayline64                   : std_logic; -- boolean
  SIGNAL ce_delayline65                   : std_logic; -- boolean
  SIGNAL ce_delayline66                   : std_logic; -- boolean
  SIGNAL ce_delayline67                   : std_logic; -- boolean
  SIGNAL ce_delayline68                   : std_logic; -- boolean
  SIGNAL ce_delayline69                   : std_logic; -- boolean
  SIGNAL ce_delayline70                   : std_logic; -- boolean
  SIGNAL ce_delayline71                   : std_logic; -- boolean
  SIGNAL ce_delayline72                   : std_logic; -- boolean
  SIGNAL ce_delayline73                   : std_logic; -- boolean
  SIGNAL ce_delayline74                   : std_logic; -- boolean
  SIGNAL ce_delayline75                   : std_logic; -- boolean
  SIGNAL ce_delayline76                   : std_logic; -- boolean
  SIGNAL ce_delayline77                   : std_logic; -- boolean
  SIGNAL ce_delayline78                   : std_logic; -- boolean
  SIGNAL ce_delayline79                   : std_logic; -- boolean
  SIGNAL ce_delayline80                   : std_logic; -- boolean
  SIGNAL ce_delayline81                   : std_logic; -- boolean
  SIGNAL ce_delayline82                   : std_logic; -- boolean
  SIGNAL ce_delayline83                   : std_logic; -- boolean
  SIGNAL ce_delayline84                   : std_logic; -- boolean
  SIGNAL ce_delayline85                   : std_logic; -- boolean
  SIGNAL ce_delayline86                   : std_logic; -- boolean
  SIGNAL ce_delayline87                   : std_logic; -- boolean
  SIGNAL ce_delayline88                   : std_logic; -- boolean
  SIGNAL ce_delayline89                   : std_logic; -- boolean
  SIGNAL ce_delayline90                   : std_logic; -- boolean
  SIGNAL ce_delayline91                   : std_logic; -- boolean
  SIGNAL ce_delayline92                   : std_logic; -- boolean
  SIGNAL ce_delayline93                   : std_logic; -- boolean
  SIGNAL ce_delayline94                   : std_logic; -- boolean
  SIGNAL ce_delayline95                   : std_logic; -- boolean
  SIGNAL ce_delayline96                   : std_logic; -- boolean
  SIGNAL ce_delayline97                   : std_logic; -- boolean
  SIGNAL ce_delayline98                   : std_logic; -- boolean
  SIGNAL ce_delayline99                   : std_logic; -- boolean
  SIGNAL ce_delayline100                  : std_logic; -- boolean
  SIGNAL ce_delayline101                  : std_logic; -- boolean
  SIGNAL ce_delayline102                  : std_logic; -- boolean
  SIGNAL ce_delayline103                  : std_logic; -- boolean
  SIGNAL ce_delayline104                  : std_logic; -- boolean
  SIGNAL ce_delayline105                  : std_logic; -- boolean
  SIGNAL ce_delayline106                  : std_logic; -- boolean
  SIGNAL ce_delayline107                  : std_logic; -- boolean
  SIGNAL ce_delayline108                  : std_logic; -- boolean
  SIGNAL ce_delayline109                  : std_logic; -- boolean
  SIGNAL ce_delayline110                  : std_logic; -- boolean
  SIGNAL ce_delayline111                  : std_logic; -- boolean
  SIGNAL ce_delayline112                  : std_logic; -- boolean
  SIGNAL ce_delayline113                  : std_logic; -- boolean
  SIGNAL ce_delayline114                  : std_logic; -- boolean
  SIGNAL ce_delayline115                  : std_logic; -- boolean
  SIGNAL ce_delayline116                  : std_logic; -- boolean
  SIGNAL ce_delayline117                  : std_logic; -- boolean
  SIGNAL ce_delayline118                  : std_logic; -- boolean
  SIGNAL ce_delayline119                  : std_logic; -- boolean
  SIGNAL ce_delayline120                  : std_logic; -- boolean
  SIGNAL ce_delayline121                  : std_logic; -- boolean
  SIGNAL ce_delayline122                  : std_logic; -- boolean
  SIGNAL ce_delayline123                  : std_logic; -- boolean
  SIGNAL ce_delayline124                  : std_logic; -- boolean
  SIGNAL ce_delayline125                  : std_logic; -- boolean
  SIGNAL ce_delayline126                  : std_logic; -- boolean
  SIGNAL ce_delayline127                  : std_logic; -- boolean
  SIGNAL ce_delayline128                  : std_logic; -- boolean
  SIGNAL ce_delayline129                  : std_logic; -- boolean
  SIGNAL ce_delayline130                  : std_logic; -- boolean
  SIGNAL ce_delayline131                  : std_logic; -- boolean
  SIGNAL ce_delayline132                  : std_logic; -- boolean
  SIGNAL ce_delayline133                  : std_logic; -- boolean
  SIGNAL ce_delayline134                  : std_logic; -- boolean
  SIGNAL ce_delayline135                  : std_logic; -- boolean
  SIGNAL ce_delayline136                  : std_logic; -- boolean
  SIGNAL ce_delayline137                  : std_logic; -- boolean
  SIGNAL ce_delayline138                  : std_logic; -- boolean
  SIGNAL ce_delayline139                  : std_logic; -- boolean
  SIGNAL ce_delayline140                  : std_logic; -- boolean
  SIGNAL ce_delayline141                  : std_logic; -- boolean
  SIGNAL ce_delayline142                  : std_logic; -- boolean
  SIGNAL ce_delayline143                  : std_logic; -- boolean
  SIGNAL ce_delayline144                  : std_logic; -- boolean
  SIGNAL ce_delayline145                  : std_logic; -- boolean
  SIGNAL ce_delayline146                  : std_logic; -- boolean
  SIGNAL ce_delayline147                  : std_logic; -- boolean
  SIGNAL ce_delayline148                  : std_logic; -- boolean
  SIGNAL ce_delayline149                  : std_logic; -- boolean
  SIGNAL ce_delayline150                  : std_logic; -- boolean
  SIGNAL ce_delayline151                  : std_logic; -- boolean
  SIGNAL ce_delayline152                  : std_logic; -- boolean
  SIGNAL ce_delayline153                  : std_logic; -- boolean
  SIGNAL ce_delayline154                  : std_logic; -- boolean
  SIGNAL ce_delayline155                  : std_logic; -- boolean
  SIGNAL ce_delayline156                  : std_logic; -- boolean
  SIGNAL ce_delayline157                  : std_logic; -- boolean
  SIGNAL ce_delayline158                  : std_logic; -- boolean
  SIGNAL ce_delayline159                  : std_logic; -- boolean
  SIGNAL ce_delayline160                  : std_logic; -- boolean
  SIGNAL ce_delayline161                  : std_logic; -- boolean
  SIGNAL ce_delayline162                  : std_logic; -- boolean
  SIGNAL ce_delayline163                  : std_logic; -- boolean
  SIGNAL ce_delayline164                  : std_logic; -- boolean
  SIGNAL ce_delayline165                  : std_logic; -- boolean
  SIGNAL ce_delayline166                  : std_logic; -- boolean
  SIGNAL ce_delayline167                  : std_logic; -- boolean
  SIGNAL ce_delayline168                  : std_logic; -- boolean
  SIGNAL ce_delayline169                  : std_logic; -- boolean
  SIGNAL ce_delayline170                  : std_logic; -- boolean
  SIGNAL ce_delayline171                  : std_logic; -- boolean
  SIGNAL ce_delayline172                  : std_logic; -- boolean
  SIGNAL ce_delayline173                  : std_logic; -- boolean
  SIGNAL ce_delayline174                  : std_logic; -- boolean
  SIGNAL ce_delayline175                  : std_logic; -- boolean
  SIGNAL ce_delayline176                  : std_logic; -- boolean
  SIGNAL ce_delayline177                  : std_logic; -- boolean
  SIGNAL ce_delayline178                  : std_logic; -- boolean
  SIGNAL ce_delayline179                  : std_logic; -- boolean
  SIGNAL ce_delayline180                  : std_logic; -- boolean
  SIGNAL ce_delayline181                  : std_logic; -- boolean
  SIGNAL ce_delayline182                  : std_logic; -- boolean
  SIGNAL ce_delayline183                  : std_logic; -- boolean
  SIGNAL ce_delayline184                  : std_logic; -- boolean
  SIGNAL ce_delayline185                  : std_logic; -- boolean
  SIGNAL ce_delayline186                  : std_logic; -- boolean
  SIGNAL ce_delayline187                  : std_logic; -- boolean
  SIGNAL ce_delayline188                  : std_logic; -- boolean
  SIGNAL ce_delayline189                  : std_logic; -- boolean
  SIGNAL ce_delayline190                  : std_logic; -- boolean
  SIGNAL ce_delayline191                  : std_logic; -- boolean
  SIGNAL ce_delayline192                  : std_logic; -- boolean
  SIGNAL ce_delayline193                  : std_logic; -- boolean
  SIGNAL ce_delayline194                  : std_logic; -- boolean
  SIGNAL ce_delayline195                  : std_logic; -- boolean
  SIGNAL ce_delayline196                  : std_logic; -- boolean
  SIGNAL ce_delayline197                  : std_logic; -- boolean
  SIGNAL ce_delayline198                  : std_logic; -- boolean
  SIGNAL ce_delayline199                  : std_logic; -- boolean
  SIGNAL ce_delayline200                  : std_logic; -- boolean
  SIGNAL ce_delayline201                  : std_logic; -- boolean
  SIGNAL ce_delayline202                  : std_logic; -- boolean
  SIGNAL ce_gated                         : std_logic; -- boolean
  SIGNAL output_register                  : signed(36 DOWNTO 0); -- sfix37_En21


BEGIN

  -- Block Statements
  ce_output : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      ring_count <= to_unsigned(1, 25);
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        ring_count <= ring_count(0) & ring_count(24 DOWNTO 1);
      END IF;
    END IF; 
  END PROCESS ce_output;

  phase_0 <= ring_count(0)  AND clk_enable;

  phase_1 <= ring_count(1)  AND clk_enable;

  phase_2 <= ring_count(2)  AND clk_enable;

  phase_3 <= ring_count(3)  AND clk_enable;

  phase_4 <= ring_count(4)  AND clk_enable;

  phase_5 <= ring_count(5)  AND clk_enable;

  phase_6 <= ring_count(6)  AND clk_enable;

  phase_7 <= ring_count(7)  AND clk_enable;

  phase_8 <= ring_count(8)  AND clk_enable;

  phase_9 <= ring_count(9)  AND clk_enable;

  phase_10 <= ring_count(10)  AND clk_enable;

  phase_11 <= ring_count(11)  AND clk_enable;

  phase_12 <= ring_count(12)  AND clk_enable;

  phase_13 <= ring_count(13)  AND clk_enable;

  phase_14 <= ring_count(14)  AND clk_enable;

  phase_15 <= ring_count(15)  AND clk_enable;

  phase_16 <= ring_count(16)  AND clk_enable;

  phase_17 <= ring_count(17)  AND clk_enable;

  phase_18 <= ring_count(18)  AND clk_enable;

  phase_19 <= ring_count(19)  AND clk_enable;

  phase_20 <= ring_count(20)  AND clk_enable;

  phase_21 <= ring_count(21)  AND clk_enable;

  phase_22 <= ring_count(22)  AND clk_enable;

  phase_23 <= ring_count(23)  AND clk_enable;

  phase_24 <= ring_count(24)  AND clk_enable;

  --   ------------------ CE Output Register ------------------

  ce_output_register : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      ce_out_reg <= '0';
    ELSIF clk'event AND clk = '1' THEN
      ce_out_reg <= phase_24;
      
    END IF; 
  END PROCESS ce_output_register;

  input_reg_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_register <= (OTHERS => '0');
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        input_register <= signed(filter_in);
      END IF;
    END IF; 
  END PROCESS input_reg_process;

  Delay_Pipeline_Phase0_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase0(0 TO 6) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_24 = '1' THEN
        input_pipeline_phase0(0) <= input_register;
        input_pipeline_phase0(1 TO 6) <= input_pipeline_phase0(0 TO 5);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase0_process;

  Delay_Pipeline_Phase1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase1(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_0 = '1' THEN
        input_pipeline_phase1(0) <= input_register;
        input_pipeline_phase1(1 TO 7) <= input_pipeline_phase1(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase1_process;

  Delay_Pipeline_Phase2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase2(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_1 = '1' THEN
        input_pipeline_phase2(0) <= input_register;
        input_pipeline_phase2(1 TO 7) <= input_pipeline_phase2(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase2_process;

  Delay_Pipeline_Phase3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase3(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_2 = '1' THEN
        input_pipeline_phase3(0) <= input_register;
        input_pipeline_phase3(1 TO 7) <= input_pipeline_phase3(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase3_process;

  Delay_Pipeline_Phase4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase4(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_3 = '1' THEN
        input_pipeline_phase4(0) <= input_register;
        input_pipeline_phase4(1 TO 7) <= input_pipeline_phase4(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase4_process;

  Delay_Pipeline_Phase5_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase5(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_4 = '1' THEN
        input_pipeline_phase5(0) <= input_register;
        input_pipeline_phase5(1 TO 7) <= input_pipeline_phase5(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase5_process;

  Delay_Pipeline_Phase6_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase6(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_5 = '1' THEN
        input_pipeline_phase6(0) <= input_register;
        input_pipeline_phase6(1 TO 7) <= input_pipeline_phase6(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase6_process;

  Delay_Pipeline_Phase7_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase7(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_6 = '1' THEN
        input_pipeline_phase7(0) <= input_register;
        input_pipeline_phase7(1 TO 7) <= input_pipeline_phase7(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase7_process;

  Delay_Pipeline_Phase8_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase8(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_7 = '1' THEN
        input_pipeline_phase8(0) <= input_register;
        input_pipeline_phase8(1 TO 7) <= input_pipeline_phase8(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase8_process;

  Delay_Pipeline_Phase9_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase9(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_8 = '1' THEN
        input_pipeline_phase9(0) <= input_register;
        input_pipeline_phase9(1 TO 7) <= input_pipeline_phase9(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase9_process;

  Delay_Pipeline_Phase10_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase10(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_9 = '1' THEN
        input_pipeline_phase10(0) <= input_register;
        input_pipeline_phase10(1 TO 7) <= input_pipeline_phase10(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase10_process;

  Delay_Pipeline_Phase11_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase11(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_10 = '1' THEN
        input_pipeline_phase11(0) <= input_register;
        input_pipeline_phase11(1 TO 7) <= input_pipeline_phase11(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase11_process;

  Delay_Pipeline_Phase12_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase12(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_11 = '1' THEN
        input_pipeline_phase12(0) <= input_register;
        input_pipeline_phase12(1 TO 7) <= input_pipeline_phase12(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase12_process;

  Delay_Pipeline_Phase13_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase13(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_12 = '1' THEN
        input_pipeline_phase13(0) <= input_register;
        input_pipeline_phase13(1 TO 7) <= input_pipeline_phase13(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase13_process;

  Delay_Pipeline_Phase14_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase14(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_13 = '1' THEN
        input_pipeline_phase14(0) <= input_register;
        input_pipeline_phase14(1 TO 7) <= input_pipeline_phase14(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase14_process;

  Delay_Pipeline_Phase15_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase15(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_14 = '1' THEN
        input_pipeline_phase15(0) <= input_register;
        input_pipeline_phase15(1 TO 7) <= input_pipeline_phase15(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase15_process;

  Delay_Pipeline_Phase16_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase16(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_15 = '1' THEN
        input_pipeline_phase16(0) <= input_register;
        input_pipeline_phase16(1 TO 7) <= input_pipeline_phase16(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase16_process;

  Delay_Pipeline_Phase17_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase17(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_16 = '1' THEN
        input_pipeline_phase17(0) <= input_register;
        input_pipeline_phase17(1 TO 7) <= input_pipeline_phase17(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase17_process;

  Delay_Pipeline_Phase18_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase18(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_17 = '1' THEN
        input_pipeline_phase18(0) <= input_register;
        input_pipeline_phase18(1 TO 7) <= input_pipeline_phase18(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase18_process;

  Delay_Pipeline_Phase19_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase19(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_18 = '1' THEN
        input_pipeline_phase19(0) <= input_register;
        input_pipeline_phase19(1 TO 7) <= input_pipeline_phase19(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase19_process;

  Delay_Pipeline_Phase20_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase20(0 TO 7) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_19 = '1' THEN
        input_pipeline_phase20(0) <= input_register;
        input_pipeline_phase20(1 TO 7) <= input_pipeline_phase20(0 TO 6);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase20_process;

  Delay_Pipeline_Phase21_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase21(0 TO 6) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_20 = '1' THEN
        input_pipeline_phase21(0) <= input_register;
        input_pipeline_phase21(1 TO 6) <= input_pipeline_phase21(0 TO 5);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase21_process;

  Delay_Pipeline_Phase22_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase22(0 TO 6) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_21 = '1' THEN
        input_pipeline_phase22(0) <= input_register;
        input_pipeline_phase22(1 TO 6) <= input_pipeline_phase22(0 TO 5);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase22_process;

  Delay_Pipeline_Phase23_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase23(0 TO 6) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_22 = '1' THEN
        input_pipeline_phase23(0) <= input_register;
        input_pipeline_phase23(1 TO 6) <= input_pipeline_phase23(0 TO 5);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase23_process;

  Delay_Pipeline_Phase24_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      input_pipeline_phase24(0 TO 6) <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_23 = '1' THEN
        input_pipeline_phase24(0) <= input_register;
        input_pipeline_phase24(1 TO 6) <= input_pipeline_phase24(0 TO 5);
      END IF;
    END IF; 
  END PROCESS Delay_Pipeline_Phase24_process;

  product_phase0_1 <= input_register * coeffphase1_1;

  product_phase0_2 <= input_pipeline_phase0(0) * coeffphase1_2;

  product_phase0_3 <= input_pipeline_phase0(1) * coeffphase1_3;

  product_phase0_4 <= input_pipeline_phase0(2) * coeffphase1_4;

  product_phase0_5 <= input_pipeline_phase0(3) * coeffphase1_5;

  product_phase0_6 <= input_pipeline_phase0(4) * coeffphase1_6;

  product_phase0_7 <= input_pipeline_phase0(5) * coeffphase1_7;

  product_phase0_8 <= input_pipeline_phase0(6) * coeffphase1_8;

  product_phase1_1 <= input_pipeline_phase1(0) * coeffphase2_1;

  product_phase1_2 <= input_pipeline_phase1(1) * coeffphase2_2;

  product_phase1_3 <= input_pipeline_phase1(2) * coeffphase2_3;

  product_phase1_4 <= input_pipeline_phase1(3) * coeffphase2_4;

  product_phase1_5 <= input_pipeline_phase1(4) * coeffphase2_5;

  product_phase1_6 <= input_pipeline_phase1(5) * coeffphase2_6;

  product_phase1_7 <= input_pipeline_phase1(6) * coeffphase2_7;

  product_phase1_8 <= input_pipeline_phase1(7) * coeffphase2_8;

  product_phase2_1 <= input_pipeline_phase2(0) * coeffphase3_1;

  product_phase2_2 <= input_pipeline_phase2(1) * coeffphase3_2;

  product_phase2_3 <= input_pipeline_phase2(2) * coeffphase3_3;

  product_phase2_4 <= input_pipeline_phase2(3) * coeffphase3_4;

  product_phase2_5 <= input_pipeline_phase2(4) * coeffphase3_5;

  product_phase2_6 <= input_pipeline_phase2(5) * coeffphase3_6;

  product_phase2_7 <= input_pipeline_phase2(6) * coeffphase3_7;

  product_phase2_8 <= input_pipeline_phase2(7) * coeffphase3_8;

  product_phase3_1 <= input_pipeline_phase3(0) * coeffphase4_1;

  product_phase3_2 <= input_pipeline_phase3(1) * coeffphase4_2;

  product_phase3_3 <= input_pipeline_phase3(2) * coeffphase4_3;

  product_phase3_4 <= input_pipeline_phase3(3) * coeffphase4_4;

  product_phase3_5 <= input_pipeline_phase3(4) * coeffphase4_5;

  product_phase3_6 <= input_pipeline_phase3(5) * coeffphase4_6;

  product_phase3_7 <= input_pipeline_phase3(6) * coeffphase4_7;

  product_phase3_8 <= input_pipeline_phase3(7) * coeffphase4_8;

  product_phase4_1 <= input_pipeline_phase4(0) * coeffphase5_1;

  product_phase4_2 <= input_pipeline_phase4(1) * coeffphase5_2;

  product_phase4_3 <= input_pipeline_phase4(2) * coeffphase5_3;

  product_phase4_4 <= input_pipeline_phase4(3) * coeffphase5_4;

  product_phase4_5 <= input_pipeline_phase4(4) * coeffphase5_5;

  product_phase4_6 <= input_pipeline_phase4(5) * coeffphase5_6;

  product_phase4_7 <= input_pipeline_phase4(6) * coeffphase5_7;

  product_phase4_8 <= input_pipeline_phase4(7) * coeffphase5_8;

  product_phase5_1 <= input_pipeline_phase5(0) * coeffphase6_1;

  product_phase5_2 <= input_pipeline_phase5(1) * coeffphase6_2;

  product_phase5_3 <= input_pipeline_phase5(2) * coeffphase6_3;

  product_phase5_4 <= input_pipeline_phase5(3) * coeffphase6_4;

  product_phase5_5 <= input_pipeline_phase5(4) * coeffphase6_5;

  product_phase5_6 <= input_pipeline_phase5(5) * coeffphase6_6;

  product_phase5_7 <= input_pipeline_phase5(6) * coeffphase6_7;

  product_phase5_8 <= input_pipeline_phase5(7) * coeffphase6_8;

  product_phase6_1 <= input_pipeline_phase6(0) * coeffphase7_1;

  product_phase6_2 <= input_pipeline_phase6(1) * coeffphase7_2;

  product_phase6_3 <= input_pipeline_phase6(2) * coeffphase7_3;

  product_phase6_4 <= input_pipeline_phase6(3) * coeffphase7_4;

  product_phase6_5 <= input_pipeline_phase6(4) * coeffphase7_5;

  product_phase6_6 <= input_pipeline_phase6(5) * coeffphase7_6;

  product_phase6_7 <= input_pipeline_phase6(6) * coeffphase7_7;

  product_phase6_8 <= input_pipeline_phase6(7) * coeffphase7_8;

  product_phase7_1 <= input_pipeline_phase7(0) * coeffphase8_1;

  product_phase7_2 <= input_pipeline_phase7(1) * coeffphase8_2;

  product_phase7_3 <= input_pipeline_phase7(2) * coeffphase8_3;

  product_phase7_4 <= input_pipeline_phase7(3) * coeffphase8_4;

  product_phase7_5 <= input_pipeline_phase7(4) * coeffphase8_5;

  product_phase7_6 <= input_pipeline_phase7(5) * coeffphase8_6;

  product_phase7_7 <= input_pipeline_phase7(6) * coeffphase8_7;

  product_phase7_8 <= input_pipeline_phase7(7) * coeffphase8_8;

  product_phase8_1 <= input_pipeline_phase8(0) * coeffphase9_1;

  product_phase8_2 <= input_pipeline_phase8(1) * coeffphase9_2;

  product_phase8_3 <= input_pipeline_phase8(2) * coeffphase9_3;

  product_phase8_4 <= input_pipeline_phase8(3) * coeffphase9_4;

  product_phase8_5 <= input_pipeline_phase8(4) * coeffphase9_5;

  product_phase8_6 <= input_pipeline_phase8(5) * coeffphase9_6;

  product_phase8_7 <= input_pipeline_phase8(6) * coeffphase9_7;

  product_phase8_8 <= input_pipeline_phase8(7) * coeffphase9_8;

  product_phase9_1 <= input_pipeline_phase9(0) * coeffphase10_1;

  product_phase9_2 <= input_pipeline_phase9(1) * coeffphase10_2;

  product_phase9_3 <= input_pipeline_phase9(2) * coeffphase10_3;

  product_phase9_4 <= input_pipeline_phase9(3) * coeffphase10_4;

  product_phase9_5 <= input_pipeline_phase9(4) * coeffphase10_5;

  product_phase9_6 <= input_pipeline_phase9(5) * coeffphase10_6;

  product_phase9_7 <= input_pipeline_phase9(6) * coeffphase10_7;

  product_phase9_8 <= input_pipeline_phase9(7) * coeffphase10_8;

  product_phase10_1 <= input_pipeline_phase10(0) * coeffphase11_1;

  product_phase10_2 <= input_pipeline_phase10(1) * coeffphase11_2;

  product_phase10_3 <= input_pipeline_phase10(2) * coeffphase11_3;

  product_phase10_4 <= input_pipeline_phase10(3) * coeffphase11_4;

  product_phase10_5 <= input_pipeline_phase10(4) * coeffphase11_5;

  product_phase10_6 <= input_pipeline_phase10(5) * coeffphase11_6;

  product_phase10_7 <= input_pipeline_phase10(6) * coeffphase11_7;

  product_phase10_8 <= input_pipeline_phase10(7) * coeffphase11_8;

  product_phase11_1 <= input_pipeline_phase11(0) * coeffphase12_1;

  product_phase11_2 <= input_pipeline_phase11(1) * coeffphase12_2;

  product_phase11_3 <= input_pipeline_phase11(2) * coeffphase12_3;

  product_phase11_4 <= input_pipeline_phase11(3) * coeffphase12_4;

  product_phase11_5 <= input_pipeline_phase11(4) * coeffphase12_5;

  product_phase11_6 <= input_pipeline_phase11(5) * coeffphase12_6;

  product_phase11_7 <= input_pipeline_phase11(6) * coeffphase12_7;

  product_phase11_8 <= input_pipeline_phase11(7) * coeffphase12_8;

  product_phase12_1 <= input_pipeline_phase12(0) * coeffphase13_1;

  product_phase12_2 <= input_pipeline_phase12(1) * coeffphase13_2;

  product_phase12_3 <= input_pipeline_phase12(2) * coeffphase13_3;

  product_phase12_4 <= input_pipeline_phase12(3) * coeffphase13_4;

  product_phase12_5 <= input_pipeline_phase12(4) * coeffphase13_5;

  product_phase12_6 <= input_pipeline_phase12(5) * coeffphase13_6;

  product_phase12_7 <= input_pipeline_phase12(6) * coeffphase13_7;

  product_phase12_8 <= input_pipeline_phase12(7) * coeffphase13_8;

  product_phase13_1 <= input_pipeline_phase13(0) * coeffphase14_1;

  product_phase13_2 <= input_pipeline_phase13(1) * coeffphase14_2;

  product_phase13_3 <= input_pipeline_phase13(2) * coeffphase14_3;

  product_phase13_4 <= input_pipeline_phase13(3) * coeffphase14_4;

  product_phase13_5 <= input_pipeline_phase13(4) * coeffphase14_5;

  product_phase13_6 <= input_pipeline_phase13(5) * coeffphase14_6;

  product_phase13_7 <= input_pipeline_phase13(6) * coeffphase14_7;

  product_phase13_8 <= input_pipeline_phase13(7) * coeffphase14_8;

  product_phase14_1 <= input_pipeline_phase14(0) * coeffphase15_1;

  product_phase14_2 <= input_pipeline_phase14(1) * coeffphase15_2;

  product_phase14_3 <= input_pipeline_phase14(2) * coeffphase15_3;

  product_phase14_4 <= input_pipeline_phase14(3) * coeffphase15_4;

  product_phase14_5 <= input_pipeline_phase14(4) * coeffphase15_5;

  product_phase14_6 <= input_pipeline_phase14(5) * coeffphase15_6;

  product_phase14_7 <= input_pipeline_phase14(6) * coeffphase15_7;

  product_phase14_8 <= input_pipeline_phase14(7) * coeffphase15_8;

  product_phase15_1 <= input_pipeline_phase15(0) * coeffphase16_1;

  product_phase15_2 <= input_pipeline_phase15(1) * coeffphase16_2;

  product_phase15_3 <= input_pipeline_phase15(2) * coeffphase16_3;

  product_phase15_4 <= input_pipeline_phase15(3) * coeffphase16_4;

  product_phase15_5 <= input_pipeline_phase15(4) * coeffphase16_5;

  product_phase15_6 <= input_pipeline_phase15(5) * coeffphase16_6;

  product_phase15_7 <= input_pipeline_phase15(6) * coeffphase16_7;

  product_phase15_8 <= input_pipeline_phase15(7) * coeffphase16_8;

  product_phase16_1 <= input_pipeline_phase16(0) * coeffphase17_1;

  product_phase16_2 <= input_pipeline_phase16(1) * coeffphase17_2;

  product_phase16_3 <= input_pipeline_phase16(2) * coeffphase17_3;

  product_phase16_4 <= input_pipeline_phase16(3) * coeffphase17_4;

  product_phase16_5 <= input_pipeline_phase16(4) * coeffphase17_5;

  product_phase16_6 <= input_pipeline_phase16(5) * coeffphase17_6;

  product_phase16_7 <= input_pipeline_phase16(6) * coeffphase17_7;

  product_phase16_8 <= input_pipeline_phase16(7) * coeffphase17_8;

  product_phase17_1 <= input_pipeline_phase17(0) * coeffphase18_1;

  product_phase17_2 <= input_pipeline_phase17(1) * coeffphase18_2;

  product_phase17_3 <= input_pipeline_phase17(2) * coeffphase18_3;

  product_phase17_4 <= input_pipeline_phase17(3) * coeffphase18_4;

  product_phase17_5 <= input_pipeline_phase17(4) * coeffphase18_5;

  product_phase17_6 <= input_pipeline_phase17(5) * coeffphase18_6;

  product_phase17_7 <= input_pipeline_phase17(6) * coeffphase18_7;

  product_phase17_8 <= input_pipeline_phase17(7) * coeffphase18_8;

  product_phase18_1 <= input_pipeline_phase18(0) * coeffphase19_1;

  product_phase18_2 <= input_pipeline_phase18(1) * coeffphase19_2;

  product_phase18_3 <= input_pipeline_phase18(2) * coeffphase19_3;

  product_phase18_4 <= input_pipeline_phase18(3) * coeffphase19_4;

  product_phase18_5 <= input_pipeline_phase18(4) * coeffphase19_5;

  product_phase18_6 <= input_pipeline_phase18(5) * coeffphase19_6;

  product_phase18_7 <= input_pipeline_phase18(6) * coeffphase19_7;

  product_phase18_8 <= input_pipeline_phase18(7) * coeffphase19_8;

  product_phase19_1 <= input_pipeline_phase19(0) * coeffphase20_1;

  product_phase19_2 <= input_pipeline_phase19(1) * coeffphase20_2;

  product_phase19_3 <= input_pipeline_phase19(2) * coeffphase20_3;

  product_phase19_4 <= input_pipeline_phase19(3) * coeffphase20_4;

  product_phase19_5 <= input_pipeline_phase19(4) * coeffphase20_5;

  product_phase19_6 <= input_pipeline_phase19(5) * coeffphase20_6;

  product_phase19_7 <= input_pipeline_phase19(6) * coeffphase20_7;

  product_phase19_8 <= input_pipeline_phase19(7) * coeffphase20_8;

  product_phase20_1 <= input_pipeline_phase20(0) * coeffphase21_1;

  product_phase20_2 <= input_pipeline_phase20(1) * coeffphase21_2;

  product_phase20_3 <= input_pipeline_phase20(2) * coeffphase21_3;

  product_phase20_4 <= input_pipeline_phase20(3) * coeffphase21_4;

  product_phase20_5 <= input_pipeline_phase20(4) * coeffphase21_5;

  product_phase20_6 <= input_pipeline_phase20(5) * coeffphase21_6;

  product_phase20_7 <= input_pipeline_phase20(6) * coeffphase21_7;

  product_phase20_8 <= input_pipeline_phase20(7) * coeffphase21_8;

  product_phase21_1 <= input_pipeline_phase21(0) * coeffphase22_1;

  product_phase21_2 <= input_pipeline_phase21(1) * coeffphase22_2;

  product_phase21_3 <= input_pipeline_phase21(2) * coeffphase22_3;

  product_phase21_4 <= input_pipeline_phase21(3) * coeffphase22_4;

  product_phase21_5 <= input_pipeline_phase21(4) * coeffphase22_5;

  product_phase21_6 <= input_pipeline_phase21(5) * coeffphase22_6;

  product_phase21_7 <= input_pipeline_phase21(6) * coeffphase22_7;

  product_phase22_1 <= input_pipeline_phase22(0) * coeffphase23_1;

  product_phase22_2 <= input_pipeline_phase22(1) * coeffphase23_2;

  product_phase22_3 <= input_pipeline_phase22(2) * coeffphase23_3;

  product_phase22_4 <= input_pipeline_phase22(3) * coeffphase23_4;

  product_phase22_5 <= input_pipeline_phase22(4) * coeffphase23_5;

  product_phase22_6 <= input_pipeline_phase22(5) * coeffphase23_6;

  product_phase22_7 <= input_pipeline_phase22(6) * coeffphase23_7;

  product_phase23_1 <= input_pipeline_phase23(0) * coeffphase24_1;

  product_phase23_2 <= input_pipeline_phase23(1) * coeffphase24_2;

  product_phase23_3 <= input_pipeline_phase23(2) * coeffphase24_3;

  product_phase23_4 <= input_pipeline_phase23(3) * coeffphase24_4;

  product_phase23_5 <= input_pipeline_phase23(4) * coeffphase24_5;

  product_phase23_6 <= input_pipeline_phase23(5) * coeffphase24_6;

  product_phase23_7 <= input_pipeline_phase23(6) * coeffphase24_7;

  product_phase24_1 <= input_pipeline_phase24(0) * coeffphase25_1;

  product_phase24_2 <= input_pipeline_phase24(1) * coeffphase25_2;

  product_phase24_3 <= input_pipeline_phase24(2) * coeffphase25_3;

  product_phase24_4 <= input_pipeline_phase24(3) * coeffphase25_4;

  product_phase24_5 <= input_pipeline_phase24(4) * coeffphase25_5;

  product_phase24_6 <= input_pipeline_phase24(5) * coeffphase25_6;

  product_phase24_7 <= input_pipeline_phase24(6) * coeffphase25_7;

  product_pipeline_process24 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      product_pipeline_phase0_1 <= (OTHERS => '0');
      product_pipeline_phase1_1 <= (OTHERS => '0');
      product_pipeline_phase2_1 <= (OTHERS => '0');
      product_pipeline_phase3_1 <= (OTHERS => '0');
      product_pipeline_phase4_1 <= (OTHERS => '0');
      product_pipeline_phase5_1 <= (OTHERS => '0');
      product_pipeline_phase6_1 <= (OTHERS => '0');
      product_pipeline_phase7_1 <= (OTHERS => '0');
      product_pipeline_phase8_1 <= (OTHERS => '0');
      product_pipeline_phase9_1 <= (OTHERS => '0');
      product_pipeline_phase10_1 <= (OTHERS => '0');
      product_pipeline_phase11_1 <= (OTHERS => '0');
      product_pipeline_phase12_1 <= (OTHERS => '0');
      product_pipeline_phase13_1 <= (OTHERS => '0');
      product_pipeline_phase14_1 <= (OTHERS => '0');
      product_pipeline_phase15_1 <= (OTHERS => '0');
      product_pipeline_phase16_1 <= (OTHERS => '0');
      product_pipeline_phase17_1 <= (OTHERS => '0');
      product_pipeline_phase18_1 <= (OTHERS => '0');
      product_pipeline_phase19_1 <= (OTHERS => '0');
      product_pipeline_phase20_1 <= (OTHERS => '0');
      product_pipeline_phase21_1 <= (OTHERS => '0');
      product_pipeline_phase22_1 <= (OTHERS => '0');
      product_pipeline_phase23_1 <= (OTHERS => '0');
      product_pipeline_phase24_1 <= (OTHERS => '0');
      product_pipeline_phase0_2 <= (OTHERS => '0');
      product_pipeline_phase1_2 <= (OTHERS => '0');
      product_pipeline_phase2_2 <= (OTHERS => '0');
      product_pipeline_phase3_2 <= (OTHERS => '0');
      product_pipeline_phase4_2 <= (OTHERS => '0');
      product_pipeline_phase5_2 <= (OTHERS => '0');
      product_pipeline_phase6_2 <= (OTHERS => '0');
      product_pipeline_phase7_2 <= (OTHERS => '0');
      product_pipeline_phase8_2 <= (OTHERS => '0');
      product_pipeline_phase9_2 <= (OTHERS => '0');
      product_pipeline_phase10_2 <= (OTHERS => '0');
      product_pipeline_phase11_2 <= (OTHERS => '0');
      product_pipeline_phase12_2 <= (OTHERS => '0');
      product_pipeline_phase13_2 <= (OTHERS => '0');
      product_pipeline_phase14_2 <= (OTHERS => '0');
      product_pipeline_phase15_2 <= (OTHERS => '0');
      product_pipeline_phase16_2 <= (OTHERS => '0');
      product_pipeline_phase17_2 <= (OTHERS => '0');
      product_pipeline_phase18_2 <= (OTHERS => '0');
      product_pipeline_phase19_2 <= (OTHERS => '0');
      product_pipeline_phase20_2 <= (OTHERS => '0');
      product_pipeline_phase21_2 <= (OTHERS => '0');
      product_pipeline_phase22_2 <= (OTHERS => '0');
      product_pipeline_phase23_2 <= (OTHERS => '0');
      product_pipeline_phase24_2 <= (OTHERS => '0');
      product_pipeline_phase0_3 <= (OTHERS => '0');
      product_pipeline_phase1_3 <= (OTHERS => '0');
      product_pipeline_phase2_3 <= (OTHERS => '0');
      product_pipeline_phase3_3 <= (OTHERS => '0');
      product_pipeline_phase4_3 <= (OTHERS => '0');
      product_pipeline_phase5_3 <= (OTHERS => '0');
      product_pipeline_phase6_3 <= (OTHERS => '0');
      product_pipeline_phase7_3 <= (OTHERS => '0');
      product_pipeline_phase8_3 <= (OTHERS => '0');
      product_pipeline_phase9_3 <= (OTHERS => '0');
      product_pipeline_phase10_3 <= (OTHERS => '0');
      product_pipeline_phase11_3 <= (OTHERS => '0');
      product_pipeline_phase12_3 <= (OTHERS => '0');
      product_pipeline_phase13_3 <= (OTHERS => '0');
      product_pipeline_phase14_3 <= (OTHERS => '0');
      product_pipeline_phase15_3 <= (OTHERS => '0');
      product_pipeline_phase16_3 <= (OTHERS => '0');
      product_pipeline_phase17_3 <= (OTHERS => '0');
      product_pipeline_phase18_3 <= (OTHERS => '0');
      product_pipeline_phase19_3 <= (OTHERS => '0');
      product_pipeline_phase20_3 <= (OTHERS => '0');
      product_pipeline_phase21_3 <= (OTHERS => '0');
      product_pipeline_phase22_3 <= (OTHERS => '0');
      product_pipeline_phase23_3 <= (OTHERS => '0');
      product_pipeline_phase24_3 <= (OTHERS => '0');
      product_pipeline_phase0_4 <= (OTHERS => '0');
      product_pipeline_phase1_4 <= (OTHERS => '0');
      product_pipeline_phase2_4 <= (OTHERS => '0');
      product_pipeline_phase3_4 <= (OTHERS => '0');
      product_pipeline_phase4_4 <= (OTHERS => '0');
      product_pipeline_phase5_4 <= (OTHERS => '0');
      product_pipeline_phase6_4 <= (OTHERS => '0');
      product_pipeline_phase7_4 <= (OTHERS => '0');
      product_pipeline_phase8_4 <= (OTHERS => '0');
      product_pipeline_phase9_4 <= (OTHERS => '0');
      product_pipeline_phase10_4 <= (OTHERS => '0');
      product_pipeline_phase11_4 <= (OTHERS => '0');
      product_pipeline_phase12_4 <= (OTHERS => '0');
      product_pipeline_phase13_4 <= (OTHERS => '0');
      product_pipeline_phase14_4 <= (OTHERS => '0');
      product_pipeline_phase15_4 <= (OTHERS => '0');
      product_pipeline_phase16_4 <= (OTHERS => '0');
      product_pipeline_phase17_4 <= (OTHERS => '0');
      product_pipeline_phase18_4 <= (OTHERS => '0');
      product_pipeline_phase19_4 <= (OTHERS => '0');
      product_pipeline_phase20_4 <= (OTHERS => '0');
      product_pipeline_phase21_4 <= (OTHERS => '0');
      product_pipeline_phase22_4 <= (OTHERS => '0');
      product_pipeline_phase23_4 <= (OTHERS => '0');
      product_pipeline_phase24_4 <= (OTHERS => '0');
      product_pipeline_phase0_5 <= (OTHERS => '0');
      product_pipeline_phase1_5 <= (OTHERS => '0');
      product_pipeline_phase2_5 <= (OTHERS => '0');
      product_pipeline_phase3_5 <= (OTHERS => '0');
      product_pipeline_phase4_5 <= (OTHERS => '0');
      product_pipeline_phase5_5 <= (OTHERS => '0');
      product_pipeline_phase6_5 <= (OTHERS => '0');
      product_pipeline_phase7_5 <= (OTHERS => '0');
      product_pipeline_phase8_5 <= (OTHERS => '0');
      product_pipeline_phase9_5 <= (OTHERS => '0');
      product_pipeline_phase10_5 <= (OTHERS => '0');
      product_pipeline_phase11_5 <= (OTHERS => '0');
      product_pipeline_phase12_5 <= (OTHERS => '0');
      product_pipeline_phase13_5 <= (OTHERS => '0');
      product_pipeline_phase14_5 <= (OTHERS => '0');
      product_pipeline_phase15_5 <= (OTHERS => '0');
      product_pipeline_phase16_5 <= (OTHERS => '0');
      product_pipeline_phase17_5 <= (OTHERS => '0');
      product_pipeline_phase18_5 <= (OTHERS => '0');
      product_pipeline_phase19_5 <= (OTHERS => '0');
      product_pipeline_phase20_5 <= (OTHERS => '0');
      product_pipeline_phase21_5 <= (OTHERS => '0');
      product_pipeline_phase22_5 <= (OTHERS => '0');
      product_pipeline_phase23_5 <= (OTHERS => '0');
      product_pipeline_phase24_5 <= (OTHERS => '0');
      product_pipeline_phase0_6 <= (OTHERS => '0');
      product_pipeline_phase1_6 <= (OTHERS => '0');
      product_pipeline_phase2_6 <= (OTHERS => '0');
      product_pipeline_phase3_6 <= (OTHERS => '0');
      product_pipeline_phase4_6 <= (OTHERS => '0');
      product_pipeline_phase5_6 <= (OTHERS => '0');
      product_pipeline_phase6_6 <= (OTHERS => '0');
      product_pipeline_phase7_6 <= (OTHERS => '0');
      product_pipeline_phase8_6 <= (OTHERS => '0');
      product_pipeline_phase9_6 <= (OTHERS => '0');
      product_pipeline_phase10_6 <= (OTHERS => '0');
      product_pipeline_phase11_6 <= (OTHERS => '0');
      product_pipeline_phase12_6 <= (OTHERS => '0');
      product_pipeline_phase13_6 <= (OTHERS => '0');
      product_pipeline_phase14_6 <= (OTHERS => '0');
      product_pipeline_phase15_6 <= (OTHERS => '0');
      product_pipeline_phase16_6 <= (OTHERS => '0');
      product_pipeline_phase17_6 <= (OTHERS => '0');
      product_pipeline_phase18_6 <= (OTHERS => '0');
      product_pipeline_phase19_6 <= (OTHERS => '0');
      product_pipeline_phase20_6 <= (OTHERS => '0');
      product_pipeline_phase21_6 <= (OTHERS => '0');
      product_pipeline_phase22_6 <= (OTHERS => '0');
      product_pipeline_phase23_6 <= (OTHERS => '0');
      product_pipeline_phase24_6 <= (OTHERS => '0');
      product_pipeline_phase0_7 <= (OTHERS => '0');
      product_pipeline_phase1_7 <= (OTHERS => '0');
      product_pipeline_phase2_7 <= (OTHERS => '0');
      product_pipeline_phase3_7 <= (OTHERS => '0');
      product_pipeline_phase4_7 <= (OTHERS => '0');
      product_pipeline_phase5_7 <= (OTHERS => '0');
      product_pipeline_phase6_7 <= (OTHERS => '0');
      product_pipeline_phase7_7 <= (OTHERS => '0');
      product_pipeline_phase8_7 <= (OTHERS => '0');
      product_pipeline_phase9_7 <= (OTHERS => '0');
      product_pipeline_phase10_7 <= (OTHERS => '0');
      product_pipeline_phase11_7 <= (OTHERS => '0');
      product_pipeline_phase12_7 <= (OTHERS => '0');
      product_pipeline_phase13_7 <= (OTHERS => '0');
      product_pipeline_phase14_7 <= (OTHERS => '0');
      product_pipeline_phase15_7 <= (OTHERS => '0');
      product_pipeline_phase16_7 <= (OTHERS => '0');
      product_pipeline_phase17_7 <= (OTHERS => '0');
      product_pipeline_phase18_7 <= (OTHERS => '0');
      product_pipeline_phase19_7 <= (OTHERS => '0');
      product_pipeline_phase20_7 <= (OTHERS => '0');
      product_pipeline_phase21_7 <= (OTHERS => '0');
      product_pipeline_phase22_7 <= (OTHERS => '0');
      product_pipeline_phase23_7 <= (OTHERS => '0');
      product_pipeline_phase24_7 <= (OTHERS => '0');
      product_pipeline_phase0_8 <= (OTHERS => '0');
      product_pipeline_phase1_8 <= (OTHERS => '0');
      product_pipeline_phase2_8 <= (OTHERS => '0');
      product_pipeline_phase3_8 <= (OTHERS => '0');
      product_pipeline_phase4_8 <= (OTHERS => '0');
      product_pipeline_phase5_8 <= (OTHERS => '0');
      product_pipeline_phase6_8 <= (OTHERS => '0');
      product_pipeline_phase7_8 <= (OTHERS => '0');
      product_pipeline_phase8_8 <= (OTHERS => '0');
      product_pipeline_phase9_8 <= (OTHERS => '0');
      product_pipeline_phase10_8 <= (OTHERS => '0');
      product_pipeline_phase11_8 <= (OTHERS => '0');
      product_pipeline_phase12_8 <= (OTHERS => '0');
      product_pipeline_phase13_8 <= (OTHERS => '0');
      product_pipeline_phase14_8 <= (OTHERS => '0');
      product_pipeline_phase15_8 <= (OTHERS => '0');
      product_pipeline_phase16_8 <= (OTHERS => '0');
      product_pipeline_phase17_8 <= (OTHERS => '0');
      product_pipeline_phase18_8 <= (OTHERS => '0');
      product_pipeline_phase19_8 <= (OTHERS => '0');
      product_pipeline_phase20_8 <= (OTHERS => '0');
    ELSIF clk'event AND clk = '1' THEN
      IF phase_24 = '1' THEN
        product_pipeline_phase0_1 <= product_phase0_1;
        product_pipeline_phase1_1 <= product_phase1_1;
        product_pipeline_phase2_1 <= product_phase2_1;
        product_pipeline_phase3_1 <= product_phase3_1;
        product_pipeline_phase4_1 <= product_phase4_1;
        product_pipeline_phase5_1 <= product_phase5_1;
        product_pipeline_phase6_1 <= product_phase6_1;
        product_pipeline_phase7_1 <= product_phase7_1;
        product_pipeline_phase8_1 <= product_phase8_1;
        product_pipeline_phase9_1 <= product_phase9_1;
        product_pipeline_phase10_1 <= product_phase10_1;
        product_pipeline_phase11_1 <= product_phase11_1;
        product_pipeline_phase12_1 <= product_phase12_1;
        product_pipeline_phase13_1 <= product_phase13_1;
        product_pipeline_phase14_1 <= product_phase14_1;
        product_pipeline_phase15_1 <= product_phase15_1;
        product_pipeline_phase16_1 <= product_phase16_1;
        product_pipeline_phase17_1 <= product_phase17_1;
        product_pipeline_phase18_1 <= product_phase18_1;
        product_pipeline_phase19_1 <= product_phase19_1;
        product_pipeline_phase20_1 <= product_phase20_1;
        product_pipeline_phase21_1 <= product_phase21_1;
        product_pipeline_phase22_1 <= product_phase22_1;
        product_pipeline_phase23_1 <= product_phase23_1;
        product_pipeline_phase24_1 <= product_phase24_1;
        product_pipeline_phase0_2 <= product_phase0_2;
        product_pipeline_phase1_2 <= product_phase1_2;
        product_pipeline_phase2_2 <= product_phase2_2;
        product_pipeline_phase3_2 <= product_phase3_2;
        product_pipeline_phase4_2 <= product_phase4_2;
        product_pipeline_phase5_2 <= product_phase5_2;
        product_pipeline_phase6_2 <= product_phase6_2;
        product_pipeline_phase7_2 <= product_phase7_2;
        product_pipeline_phase8_2 <= product_phase8_2;
        product_pipeline_phase9_2 <= product_phase9_2;
        product_pipeline_phase10_2 <= product_phase10_2;
        product_pipeline_phase11_2 <= product_phase11_2;
        product_pipeline_phase12_2 <= product_phase12_2;
        product_pipeline_phase13_2 <= product_phase13_2;
        product_pipeline_phase14_2 <= product_phase14_2;
        product_pipeline_phase15_2 <= product_phase15_2;
        product_pipeline_phase16_2 <= product_phase16_2;
        product_pipeline_phase17_2 <= product_phase17_2;
        product_pipeline_phase18_2 <= product_phase18_2;
        product_pipeline_phase19_2 <= product_phase19_2;
        product_pipeline_phase20_2 <= product_phase20_2;
        product_pipeline_phase21_2 <= product_phase21_2;
        product_pipeline_phase22_2 <= product_phase22_2;
        product_pipeline_phase23_2 <= product_phase23_2;
        product_pipeline_phase24_2 <= product_phase24_2;
        product_pipeline_phase0_3 <= product_phase0_3;
        product_pipeline_phase1_3 <= product_phase1_3;
        product_pipeline_phase2_3 <= product_phase2_3;
        product_pipeline_phase3_3 <= product_phase3_3;
        product_pipeline_phase4_3 <= product_phase4_3;
        product_pipeline_phase5_3 <= product_phase5_3;
        product_pipeline_phase6_3 <= product_phase6_3;
        product_pipeline_phase7_3 <= product_phase7_3;
        product_pipeline_phase8_3 <= product_phase8_3;
        product_pipeline_phase9_3 <= product_phase9_3;
        product_pipeline_phase10_3 <= product_phase10_3;
        product_pipeline_phase11_3 <= product_phase11_3;
        product_pipeline_phase12_3 <= product_phase12_3;
        product_pipeline_phase13_3 <= product_phase13_3;
        product_pipeline_phase14_3 <= product_phase14_3;
        product_pipeline_phase15_3 <= product_phase15_3;
        product_pipeline_phase16_3 <= product_phase16_3;
        product_pipeline_phase17_3 <= product_phase17_3;
        product_pipeline_phase18_3 <= product_phase18_3;
        product_pipeline_phase19_3 <= product_phase19_3;
        product_pipeline_phase20_3 <= product_phase20_3;
        product_pipeline_phase21_3 <= product_phase21_3;
        product_pipeline_phase22_3 <= product_phase22_3;
        product_pipeline_phase23_3 <= product_phase23_3;
        product_pipeline_phase24_3 <= product_phase24_3;
        product_pipeline_phase0_4 <= product_phase0_4;
        product_pipeline_phase1_4 <= product_phase1_4;
        product_pipeline_phase2_4 <= product_phase2_4;
        product_pipeline_phase3_4 <= product_phase3_4;
        product_pipeline_phase4_4 <= product_phase4_4;
        product_pipeline_phase5_4 <= product_phase5_4;
        product_pipeline_phase6_4 <= product_phase6_4;
        product_pipeline_phase7_4 <= product_phase7_4;
        product_pipeline_phase8_4 <= product_phase8_4;
        product_pipeline_phase9_4 <= product_phase9_4;
        product_pipeline_phase10_4 <= product_phase10_4;
        product_pipeline_phase11_4 <= product_phase11_4;
        product_pipeline_phase12_4 <= product_phase12_4;
        product_pipeline_phase13_4 <= product_phase13_4;
        product_pipeline_phase14_4 <= product_phase14_4;
        product_pipeline_phase15_4 <= product_phase15_4;
        product_pipeline_phase16_4 <= product_phase16_4;
        product_pipeline_phase17_4 <= product_phase17_4;
        product_pipeline_phase18_4 <= product_phase18_4;
        product_pipeline_phase19_4 <= product_phase19_4;
        product_pipeline_phase20_4 <= product_phase20_4;
        product_pipeline_phase21_4 <= product_phase21_4;
        product_pipeline_phase22_4 <= product_phase22_4;
        product_pipeline_phase23_4 <= product_phase23_4;
        product_pipeline_phase24_4 <= product_phase24_4;
        product_pipeline_phase0_5 <= product_phase0_5;
        product_pipeline_phase1_5 <= product_phase1_5;
        product_pipeline_phase2_5 <= product_phase2_5;
        product_pipeline_phase3_5 <= product_phase3_5;
        product_pipeline_phase4_5 <= product_phase4_5;
        product_pipeline_phase5_5 <= product_phase5_5;
        product_pipeline_phase6_5 <= product_phase6_5;
        product_pipeline_phase7_5 <= product_phase7_5;
        product_pipeline_phase8_5 <= product_phase8_5;
        product_pipeline_phase9_5 <= product_phase9_5;
        product_pipeline_phase10_5 <= product_phase10_5;
        product_pipeline_phase11_5 <= product_phase11_5;
        product_pipeline_phase12_5 <= product_phase12_5;
        product_pipeline_phase13_5 <= product_phase13_5;
        product_pipeline_phase14_5 <= product_phase14_5;
        product_pipeline_phase15_5 <= product_phase15_5;
        product_pipeline_phase16_5 <= product_phase16_5;
        product_pipeline_phase17_5 <= product_phase17_5;
        product_pipeline_phase18_5 <= product_phase18_5;
        product_pipeline_phase19_5 <= product_phase19_5;
        product_pipeline_phase20_5 <= product_phase20_5;
        product_pipeline_phase21_5 <= product_phase21_5;
        product_pipeline_phase22_5 <= product_phase22_5;
        product_pipeline_phase23_5 <= product_phase23_5;
        product_pipeline_phase24_5 <= product_phase24_5;
        product_pipeline_phase0_6 <= product_phase0_6;
        product_pipeline_phase1_6 <= product_phase1_6;
        product_pipeline_phase2_6 <= product_phase2_6;
        product_pipeline_phase3_6 <= product_phase3_6;
        product_pipeline_phase4_6 <= product_phase4_6;
        product_pipeline_phase5_6 <= product_phase5_6;
        product_pipeline_phase6_6 <= product_phase6_6;
        product_pipeline_phase7_6 <= product_phase7_6;
        product_pipeline_phase8_6 <= product_phase8_6;
        product_pipeline_phase9_6 <= product_phase9_6;
        product_pipeline_phase10_6 <= product_phase10_6;
        product_pipeline_phase11_6 <= product_phase11_6;
        product_pipeline_phase12_6 <= product_phase12_6;
        product_pipeline_phase13_6 <= product_phase13_6;
        product_pipeline_phase14_6 <= product_phase14_6;
        product_pipeline_phase15_6 <= product_phase15_6;
        product_pipeline_phase16_6 <= product_phase16_6;
        product_pipeline_phase17_6 <= product_phase17_6;
        product_pipeline_phase18_6 <= product_phase18_6;
        product_pipeline_phase19_6 <= product_phase19_6;
        product_pipeline_phase20_6 <= product_phase20_6;
        product_pipeline_phase21_6 <= product_phase21_6;
        product_pipeline_phase22_6 <= product_phase22_6;
        product_pipeline_phase23_6 <= product_phase23_6;
        product_pipeline_phase24_6 <= product_phase24_6;
        product_pipeline_phase0_7 <= product_phase0_7;
        product_pipeline_phase1_7 <= product_phase1_7;
        product_pipeline_phase2_7 <= product_phase2_7;
        product_pipeline_phase3_7 <= product_phase3_7;
        product_pipeline_phase4_7 <= product_phase4_7;
        product_pipeline_phase5_7 <= product_phase5_7;
        product_pipeline_phase6_7 <= product_phase6_7;
        product_pipeline_phase7_7 <= product_phase7_7;
        product_pipeline_phase8_7 <= product_phase8_7;
        product_pipeline_phase9_7 <= product_phase9_7;
        product_pipeline_phase10_7 <= product_phase10_7;
        product_pipeline_phase11_7 <= product_phase11_7;
        product_pipeline_phase12_7 <= product_phase12_7;
        product_pipeline_phase13_7 <= product_phase13_7;
        product_pipeline_phase14_7 <= product_phase14_7;
        product_pipeline_phase15_7 <= product_phase15_7;
        product_pipeline_phase16_7 <= product_phase16_7;
        product_pipeline_phase17_7 <= product_phase17_7;
        product_pipeline_phase18_7 <= product_phase18_7;
        product_pipeline_phase19_7 <= product_phase19_7;
        product_pipeline_phase20_7 <= product_phase20_7;
        product_pipeline_phase21_7 <= product_phase21_7;
        product_pipeline_phase22_7 <= product_phase22_7;
        product_pipeline_phase23_7 <= product_phase23_7;
        product_pipeline_phase24_7 <= product_phase24_7;
        product_pipeline_phase0_8 <= product_phase0_8;
        product_pipeline_phase1_8 <= product_phase1_8;
        product_pipeline_phase2_8 <= product_phase2_8;
        product_pipeline_phase3_8 <= product_phase3_8;
        product_pipeline_phase4_8 <= product_phase4_8;
        product_pipeline_phase5_8 <= product_phase5_8;
        product_pipeline_phase6_8 <= product_phase6_8;
        product_pipeline_phase7_8 <= product_phase7_8;
        product_pipeline_phase8_8 <= product_phase8_8;
        product_pipeline_phase9_8 <= product_phase9_8;
        product_pipeline_phase10_8 <= product_phase10_8;
        product_pipeline_phase11_8 <= product_phase11_8;
        product_pipeline_phase12_8 <= product_phase12_8;
        product_pipeline_phase13_8 <= product_phase13_8;
        product_pipeline_phase14_8 <= product_phase14_8;
        product_pipeline_phase15_8 <= product_phase15_8;
        product_pipeline_phase16_8 <= product_phase16_8;
        product_pipeline_phase17_8 <= product_phase17_8;
        product_pipeline_phase18_8 <= product_phase18_8;
        product_pipeline_phase19_8 <= product_phase19_8;
        product_pipeline_phase20_8 <= product_phase20_8;
      END IF;
    END IF; 
  END PROCESS product_pipeline_process24;

  quantized_sum <= resize(product_pipeline_phase24_1, 37);

  add_temp <= resize(quantized_sum, 38) + resize(product_pipeline_phase24_2, 38);
  sumvector1(0) <= add_temp(36 DOWNTO 0);

  add_temp_1 <= resize(product_pipeline_phase24_3, 35) + resize(product_pipeline_phase24_4, 35);
  sumvector1(1) <= resize(add_temp_1, 37);

  add_temp_2 <= resize(product_pipeline_phase24_5, 35) + resize(product_pipeline_phase24_6, 35);
  sumvector1(2) <= resize(add_temp_2, 37);

  add_temp_3 <= resize(product_pipeline_phase24_7, 35) + resize(product_pipeline_phase23_1, 35);
  sumvector1(3) <= resize(add_temp_3, 37);

  add_temp_4 <= resize(product_pipeline_phase23_2, 35) + resize(product_pipeline_phase23_3, 35);
  sumvector1(4) <= resize(add_temp_4, 37);

  add_temp_5 <= resize(product_pipeline_phase23_4, 35) + resize(product_pipeline_phase23_5, 35);
  sumvector1(5) <= resize(add_temp_5, 37);

  add_temp_6 <= resize(product_pipeline_phase23_6, 35) + resize(product_pipeline_phase23_7, 35);
  sumvector1(6) <= resize(add_temp_6, 37);

  add_temp_7 <= resize(product_pipeline_phase22_1, 35) + resize(product_pipeline_phase22_2, 35);
  sumvector1(7) <= resize(add_temp_7, 37);

  add_temp_8 <= resize(product_pipeline_phase22_3, 35) + resize(product_pipeline_phase22_4, 35);
  sumvector1(8) <= resize(add_temp_8, 37);

  add_temp_9 <= resize(product_pipeline_phase22_5, 35) + resize(product_pipeline_phase22_6, 35);
  sumvector1(9) <= resize(add_temp_9, 37);

  add_temp_10 <= resize(product_pipeline_phase22_7, 35) + resize(product_pipeline_phase21_1, 35);
  sumvector1(10) <= resize(add_temp_10, 37);

  add_temp_11 <= resize(product_pipeline_phase21_2, 35) + resize(product_pipeline_phase21_3, 35);
  sumvector1(11) <= resize(add_temp_11, 37);

  add_temp_12 <= resize(product_pipeline_phase21_4, 35) + resize(product_pipeline_phase21_5, 35);
  sumvector1(12) <= resize(add_temp_12, 37);

  add_temp_13 <= resize(product_pipeline_phase21_6, 35) + resize(product_pipeline_phase21_7, 35);
  sumvector1(13) <= resize(add_temp_13, 37);

  add_temp_14 <= resize(product_pipeline_phase20_1, 35) + resize(product_pipeline_phase20_2, 35);
  sumvector1(14) <= resize(add_temp_14, 37);

  add_temp_15 <= resize(product_pipeline_phase20_3, 35) + resize(product_pipeline_phase20_4, 35);
  sumvector1(15) <= resize(add_temp_15, 37);

  add_temp_16 <= resize(product_pipeline_phase20_5, 35) + resize(product_pipeline_phase20_6, 35);
  sumvector1(16) <= resize(add_temp_16, 37);

  add_temp_17 <= resize(product_pipeline_phase20_7, 35) + resize(product_pipeline_phase20_8, 35);
  sumvector1(17) <= resize(add_temp_17, 37);

  add_temp_18 <= resize(product_pipeline_phase19_1, 35) + resize(product_pipeline_phase19_2, 35);
  sumvector1(18) <= resize(add_temp_18, 37);

  add_temp_19 <= resize(product_pipeline_phase19_3, 35) + resize(product_pipeline_phase19_4, 35);
  sumvector1(19) <= resize(add_temp_19, 37);

  add_temp_20 <= resize(product_pipeline_phase19_5, 35) + resize(product_pipeline_phase19_6, 35);
  sumvector1(20) <= resize(add_temp_20, 37);

  add_temp_21 <= resize(product_pipeline_phase19_7, 35) + resize(product_pipeline_phase19_8, 35);
  sumvector1(21) <= resize(add_temp_21, 37);

  add_temp_22 <= resize(product_pipeline_phase18_1, 35) + resize(product_pipeline_phase18_2, 35);
  sumvector1(22) <= resize(add_temp_22, 37);

  add_temp_23 <= resize(product_pipeline_phase18_3, 35) + resize(product_pipeline_phase18_4, 35);
  sumvector1(23) <= resize(add_temp_23, 37);

  add_temp_24 <= resize(product_pipeline_phase18_5, 35) + resize(product_pipeline_phase18_6, 35);
  sumvector1(24) <= resize(add_temp_24, 37);

  add_temp_25 <= resize(product_pipeline_phase18_7, 35) + resize(product_pipeline_phase18_8, 35);
  sumvector1(25) <= resize(add_temp_25, 37);

  add_temp_26 <= resize(product_pipeline_phase17_1, 35) + resize(product_pipeline_phase17_2, 35);
  sumvector1(26) <= resize(add_temp_26, 37);

  add_temp_27 <= resize(product_pipeline_phase17_3, 35) + resize(product_pipeline_phase17_4, 35);
  sumvector1(27) <= resize(add_temp_27, 37);

  add_temp_28 <= resize(product_pipeline_phase17_5, 35) + resize(product_pipeline_phase17_6, 35);
  sumvector1(28) <= resize(add_temp_28, 37);

  add_temp_29 <= resize(product_pipeline_phase17_7, 35) + resize(product_pipeline_phase17_8, 35);
  sumvector1(29) <= resize(add_temp_29, 37);

  add_temp_30 <= resize(product_pipeline_phase16_1, 35) + resize(product_pipeline_phase16_2, 35);
  sumvector1(30) <= resize(add_temp_30, 37);

  add_temp_31 <= resize(product_pipeline_phase16_3, 35) + resize(product_pipeline_phase16_4, 35);
  sumvector1(31) <= resize(add_temp_31, 37);

  add_temp_32 <= resize(product_pipeline_phase16_5, 35) + resize(product_pipeline_phase16_6, 35);
  sumvector1(32) <= resize(add_temp_32, 37);

  add_temp_33 <= resize(product_pipeline_phase16_7, 35) + resize(product_pipeline_phase16_8, 35);
  sumvector1(33) <= resize(add_temp_33, 37);

  add_temp_34 <= resize(product_pipeline_phase15_1, 35) + resize(product_pipeline_phase15_2, 35);
  sumvector1(34) <= resize(add_temp_34, 37);

  add_temp_35 <= resize(product_pipeline_phase15_3, 35) + resize(product_pipeline_phase15_4, 35);
  sumvector1(35) <= resize(add_temp_35, 37);

  add_temp_36 <= resize(product_pipeline_phase15_5, 35) + resize(product_pipeline_phase15_6, 35);
  sumvector1(36) <= resize(add_temp_36, 37);

  add_temp_37 <= resize(product_pipeline_phase15_7, 35) + resize(product_pipeline_phase15_8, 35);
  sumvector1(37) <= resize(add_temp_37, 37);

  add_temp_38 <= resize(product_pipeline_phase14_1, 35) + resize(product_pipeline_phase14_2, 35);
  sumvector1(38) <= resize(add_temp_38, 37);

  add_temp_39 <= resize(product_pipeline_phase14_3, 35) + resize(product_pipeline_phase14_4, 35);
  sumvector1(39) <= resize(add_temp_39, 37);

  add_temp_40 <= resize(product_pipeline_phase14_5, 35) + resize(product_pipeline_phase14_6, 35);
  sumvector1(40) <= resize(add_temp_40, 37);

  add_temp_41 <= resize(product_pipeline_phase14_7, 35) + resize(product_pipeline_phase14_8, 35);
  sumvector1(41) <= resize(add_temp_41, 37);

  add_temp_42 <= resize(product_pipeline_phase13_1, 35) + resize(product_pipeline_phase13_2, 35);
  sumvector1(42) <= resize(add_temp_42, 37);

  add_temp_43 <= resize(product_pipeline_phase13_3, 35) + resize(product_pipeline_phase13_4, 35);
  sumvector1(43) <= resize(add_temp_43, 37);

  add_temp_44 <= resize(product_pipeline_phase13_5, 35) + resize(product_pipeline_phase13_6, 35);
  sumvector1(44) <= resize(add_temp_44, 37);

  add_temp_45 <= resize(product_pipeline_phase13_7, 35) + resize(product_pipeline_phase13_8, 35);
  sumvector1(45) <= resize(add_temp_45, 37);

  add_temp_46 <= resize(product_pipeline_phase12_1, 35) + resize(product_pipeline_phase12_2, 35);
  sumvector1(46) <= resize(add_temp_46, 37);

  add_temp_47 <= resize(product_pipeline_phase12_3, 35) + resize(product_pipeline_phase12_4, 35);
  sumvector1(47) <= resize(add_temp_47, 37);

  add_temp_48 <= resize(product_pipeline_phase12_5, 35) + resize(product_pipeline_phase12_6, 35);
  sumvector1(48) <= resize(add_temp_48, 37);

  add_temp_49 <= resize(product_pipeline_phase12_7, 35) + resize(product_pipeline_phase12_8, 35);
  sumvector1(49) <= resize(add_temp_49, 37);

  add_temp_50 <= resize(product_pipeline_phase11_1, 35) + resize(product_pipeline_phase11_2, 35);
  sumvector1(50) <= resize(add_temp_50, 37);

  add_temp_51 <= resize(product_pipeline_phase11_3, 35) + resize(product_pipeline_phase11_4, 35);
  sumvector1(51) <= resize(add_temp_51, 37);

  add_temp_52 <= resize(product_pipeline_phase11_5, 35) + resize(product_pipeline_phase11_6, 35);
  sumvector1(52) <= resize(add_temp_52, 37);

  add_temp_53 <= resize(product_pipeline_phase11_7, 35) + resize(product_pipeline_phase11_8, 35);
  sumvector1(53) <= resize(add_temp_53, 37);

  add_temp_54 <= resize(product_pipeline_phase10_1, 35) + resize(product_pipeline_phase10_2, 35);
  sumvector1(54) <= resize(add_temp_54, 37);

  add_temp_55 <= resize(product_pipeline_phase10_3, 35) + resize(product_pipeline_phase10_4, 35);
  sumvector1(55) <= resize(add_temp_55, 37);

  add_temp_56 <= resize(product_pipeline_phase10_5, 35) + resize(product_pipeline_phase10_6, 35);
  sumvector1(56) <= resize(add_temp_56, 37);

  add_temp_57 <= resize(product_pipeline_phase10_7, 35) + resize(product_pipeline_phase10_8, 35);
  sumvector1(57) <= resize(add_temp_57, 37);

  add_temp_58 <= resize(product_pipeline_phase9_1, 35) + resize(product_pipeline_phase9_2, 35);
  sumvector1(58) <= resize(add_temp_58, 37);

  add_temp_59 <= resize(product_pipeline_phase9_3, 35) + resize(product_pipeline_phase9_4, 35);
  sumvector1(59) <= resize(add_temp_59, 37);

  add_temp_60 <= resize(product_pipeline_phase9_5, 35) + resize(product_pipeline_phase9_6, 35);
  sumvector1(60) <= resize(add_temp_60, 37);

  add_temp_61 <= resize(product_pipeline_phase9_7, 35) + resize(product_pipeline_phase9_8, 35);
  sumvector1(61) <= resize(add_temp_61, 37);

  add_temp_62 <= resize(product_pipeline_phase8_1, 35) + resize(product_pipeline_phase8_2, 35);
  sumvector1(62) <= resize(add_temp_62, 37);

  add_temp_63 <= resize(product_pipeline_phase8_3, 35) + resize(product_pipeline_phase8_4, 35);
  sumvector1(63) <= resize(add_temp_63, 37);

  add_temp_64 <= resize(product_pipeline_phase8_5, 35) + resize(product_pipeline_phase8_6, 35);
  sumvector1(64) <= resize(add_temp_64, 37);

  add_temp_65 <= resize(product_pipeline_phase8_7, 35) + resize(product_pipeline_phase8_8, 35);
  sumvector1(65) <= resize(add_temp_65, 37);

  add_temp_66 <= resize(product_pipeline_phase7_1, 35) + resize(product_pipeline_phase7_2, 35);
  sumvector1(66) <= resize(add_temp_66, 37);

  add_temp_67 <= resize(product_pipeline_phase7_3, 35) + resize(product_pipeline_phase7_4, 35);
  sumvector1(67) <= resize(add_temp_67, 37);

  add_temp_68 <= resize(product_pipeline_phase7_5, 35) + resize(product_pipeline_phase7_6, 35);
  sumvector1(68) <= resize(add_temp_68, 37);

  add_temp_69 <= resize(product_pipeline_phase7_7, 35) + resize(product_pipeline_phase7_8, 35);
  sumvector1(69) <= resize(add_temp_69, 37);

  add_temp_70 <= resize(product_pipeline_phase6_1, 35) + resize(product_pipeline_phase6_2, 35);
  sumvector1(70) <= resize(add_temp_70, 37);

  add_temp_71 <= resize(product_pipeline_phase6_3, 35) + resize(product_pipeline_phase6_4, 35);
  sumvector1(71) <= resize(add_temp_71, 37);

  add_temp_72 <= resize(product_pipeline_phase6_5, 35) + resize(product_pipeline_phase6_6, 35);
  sumvector1(72) <= resize(add_temp_72, 37);

  add_temp_73 <= resize(product_pipeline_phase6_7, 35) + resize(product_pipeline_phase6_8, 35);
  sumvector1(73) <= resize(add_temp_73, 37);

  add_temp_74 <= resize(product_pipeline_phase5_1, 35) + resize(product_pipeline_phase5_2, 35);
  sumvector1(74) <= resize(add_temp_74, 37);

  add_temp_75 <= resize(product_pipeline_phase5_3, 35) + resize(product_pipeline_phase5_4, 35);
  sumvector1(75) <= resize(add_temp_75, 37);

  add_temp_76 <= resize(product_pipeline_phase5_5, 35) + resize(product_pipeline_phase5_6, 35);
  sumvector1(76) <= resize(add_temp_76, 37);

  add_temp_77 <= resize(product_pipeline_phase5_7, 35) + resize(product_pipeline_phase5_8, 35);
  sumvector1(77) <= resize(add_temp_77, 37);

  add_temp_78 <= resize(product_pipeline_phase4_1, 35) + resize(product_pipeline_phase4_2, 35);
  sumvector1(78) <= resize(add_temp_78, 37);

  add_temp_79 <= resize(product_pipeline_phase4_3, 35) + resize(product_pipeline_phase4_4, 35);
  sumvector1(79) <= resize(add_temp_79, 37);

  add_temp_80 <= resize(product_pipeline_phase4_5, 35) + resize(product_pipeline_phase4_6, 35);
  sumvector1(80) <= resize(add_temp_80, 37);

  add_temp_81 <= resize(product_pipeline_phase4_7, 35) + resize(product_pipeline_phase4_8, 35);
  sumvector1(81) <= resize(add_temp_81, 37);

  add_temp_82 <= resize(product_pipeline_phase3_1, 35) + resize(product_pipeline_phase3_2, 35);
  sumvector1(82) <= resize(add_temp_82, 37);

  add_temp_83 <= resize(product_pipeline_phase3_3, 35) + resize(product_pipeline_phase3_4, 35);
  sumvector1(83) <= resize(add_temp_83, 37);

  add_temp_84 <= resize(product_pipeline_phase3_5, 35) + resize(product_pipeline_phase3_6, 35);
  sumvector1(84) <= resize(add_temp_84, 37);

  add_temp_85 <= resize(product_pipeline_phase3_7, 35) + resize(product_pipeline_phase3_8, 35);
  sumvector1(85) <= resize(add_temp_85, 37);

  add_temp_86 <= resize(product_pipeline_phase2_1, 35) + resize(product_pipeline_phase2_2, 35);
  sumvector1(86) <= resize(add_temp_86, 37);

  add_temp_87 <= resize(product_pipeline_phase2_3, 35) + resize(product_pipeline_phase2_4, 35);
  sumvector1(87) <= resize(add_temp_87, 37);

  add_temp_88 <= resize(product_pipeline_phase2_5, 35) + resize(product_pipeline_phase2_6, 35);
  sumvector1(88) <= resize(add_temp_88, 37);

  add_temp_89 <= resize(product_pipeline_phase2_7, 35) + resize(product_pipeline_phase2_8, 35);
  sumvector1(89) <= resize(add_temp_89, 37);

  add_temp_90 <= resize(product_pipeline_phase1_1, 35) + resize(product_pipeline_phase1_2, 35);
  sumvector1(90) <= resize(add_temp_90, 37);

  add_temp_91 <= resize(product_pipeline_phase1_3, 35) + resize(product_pipeline_phase1_4, 35);
  sumvector1(91) <= resize(add_temp_91, 37);

  add_temp_92 <= resize(product_pipeline_phase1_5, 35) + resize(product_pipeline_phase1_6, 35);
  sumvector1(92) <= resize(add_temp_92, 37);

  add_temp_93 <= resize(product_pipeline_phase1_7, 35) + resize(product_pipeline_phase1_8, 35);
  sumvector1(93) <= resize(add_temp_93, 37);

  add_temp_94 <= resize(product_pipeline_phase0_1, 35) + resize(product_pipeline_phase0_2, 35);
  sumvector1(94) <= resize(add_temp_94, 37);

  add_temp_95 <= resize(product_pipeline_phase0_3, 35) + resize(product_pipeline_phase0_4, 35);
  sumvector1(95) <= resize(add_temp_95, 37);

  add_temp_96 <= resize(product_pipeline_phase0_5, 35) + resize(product_pipeline_phase0_6, 35);
  sumvector1(96) <= resize(add_temp_96, 37);

  add_temp_97 <= resize(product_pipeline_phase0_7, 35) + resize(product_pipeline_phase0_8, 35);
  sumvector1(97) <= resize(add_temp_97, 37);

  sumdelay_pipeline_process1 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      sumdelay_pipeline1 <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_24 = '1' THEN
        sumdelay_pipeline1(0 TO 97) <= sumvector1(0 TO 97);
      END IF;
    END IF; 
  END PROCESS sumdelay_pipeline_process1;

  add_temp_98 <= resize(sumdelay_pipeline1(0), 38) + resize(sumdelay_pipeline1(1), 38);
  sumvector2(0) <= add_temp_98(36 DOWNTO 0);

  add_temp_99 <= resize(sumdelay_pipeline1(2), 38) + resize(sumdelay_pipeline1(3), 38);
  sumvector2(1) <= add_temp_99(36 DOWNTO 0);

  add_temp_100 <= resize(sumdelay_pipeline1(4), 38) + resize(sumdelay_pipeline1(5), 38);
  sumvector2(2) <= add_temp_100(36 DOWNTO 0);

  add_temp_101 <= resize(sumdelay_pipeline1(6), 38) + resize(sumdelay_pipeline1(7), 38);
  sumvector2(3) <= add_temp_101(36 DOWNTO 0);

  add_temp_102 <= resize(sumdelay_pipeline1(8), 38) + resize(sumdelay_pipeline1(9), 38);
  sumvector2(4) <= add_temp_102(36 DOWNTO 0);

  add_temp_103 <= resize(sumdelay_pipeline1(10), 38) + resize(sumdelay_pipeline1(11), 38);
  sumvector2(5) <= add_temp_103(36 DOWNTO 0);

  add_temp_104 <= resize(sumdelay_pipeline1(12), 38) + resize(sumdelay_pipeline1(13), 38);
  sumvector2(6) <= add_temp_104(36 DOWNTO 0);

  add_temp_105 <= resize(sumdelay_pipeline1(14), 38) + resize(sumdelay_pipeline1(15), 38);
  sumvector2(7) <= add_temp_105(36 DOWNTO 0);

  add_temp_106 <= resize(sumdelay_pipeline1(16), 38) + resize(sumdelay_pipeline1(17), 38);
  sumvector2(8) <= add_temp_106(36 DOWNTO 0);

  add_temp_107 <= resize(sumdelay_pipeline1(18), 38) + resize(sumdelay_pipeline1(19), 38);
  sumvector2(9) <= add_temp_107(36 DOWNTO 0);

  add_temp_108 <= resize(sumdelay_pipeline1(20), 38) + resize(sumdelay_pipeline1(21), 38);
  sumvector2(10) <= add_temp_108(36 DOWNTO 0);

  add_temp_109 <= resize(sumdelay_pipeline1(22), 38) + resize(sumdelay_pipeline1(23), 38);
  sumvector2(11) <= add_temp_109(36 DOWNTO 0);

  add_temp_110 <= resize(sumdelay_pipeline1(24), 38) + resize(sumdelay_pipeline1(25), 38);
  sumvector2(12) <= add_temp_110(36 DOWNTO 0);

  add_temp_111 <= resize(sumdelay_pipeline1(26), 38) + resize(sumdelay_pipeline1(27), 38);
  sumvector2(13) <= add_temp_111(36 DOWNTO 0);

  add_temp_112 <= resize(sumdelay_pipeline1(28), 38) + resize(sumdelay_pipeline1(29), 38);
  sumvector2(14) <= add_temp_112(36 DOWNTO 0);

  add_temp_113 <= resize(sumdelay_pipeline1(30), 38) + resize(sumdelay_pipeline1(31), 38);
  sumvector2(15) <= add_temp_113(36 DOWNTO 0);

  add_temp_114 <= resize(sumdelay_pipeline1(32), 38) + resize(sumdelay_pipeline1(33), 38);
  sumvector2(16) <= add_temp_114(36 DOWNTO 0);

  add_temp_115 <= resize(sumdelay_pipeline1(34), 38) + resize(sumdelay_pipeline1(35), 38);
  sumvector2(17) <= add_temp_115(36 DOWNTO 0);

  add_temp_116 <= resize(sumdelay_pipeline1(36), 38) + resize(sumdelay_pipeline1(37), 38);
  sumvector2(18) <= add_temp_116(36 DOWNTO 0);

  add_temp_117 <= resize(sumdelay_pipeline1(38), 38) + resize(sumdelay_pipeline1(39), 38);
  sumvector2(19) <= add_temp_117(36 DOWNTO 0);

  add_temp_118 <= resize(sumdelay_pipeline1(40), 38) + resize(sumdelay_pipeline1(41), 38);
  sumvector2(20) <= add_temp_118(36 DOWNTO 0);

  add_temp_119 <= resize(sumdelay_pipeline1(42), 38) + resize(sumdelay_pipeline1(43), 38);
  sumvector2(21) <= add_temp_119(36 DOWNTO 0);

  add_temp_120 <= resize(sumdelay_pipeline1(44), 38) + resize(sumdelay_pipeline1(45), 38);
  sumvector2(22) <= add_temp_120(36 DOWNTO 0);

  add_temp_121 <= resize(sumdelay_pipeline1(46), 38) + resize(sumdelay_pipeline1(47), 38);
  sumvector2(23) <= add_temp_121(36 DOWNTO 0);

  add_temp_122 <= resize(sumdelay_pipeline1(48), 38) + resize(sumdelay_pipeline1(49), 38);
  sumvector2(24) <= add_temp_122(36 DOWNTO 0);

  add_temp_123 <= resize(sumdelay_pipeline1(50), 38) + resize(sumdelay_pipeline1(51), 38);
  sumvector2(25) <= add_temp_123(36 DOWNTO 0);

  add_temp_124 <= resize(sumdelay_pipeline1(52), 38) + resize(sumdelay_pipeline1(53), 38);
  sumvector2(26) <= add_temp_124(36 DOWNTO 0);

  add_temp_125 <= resize(sumdelay_pipeline1(54), 38) + resize(sumdelay_pipeline1(55), 38);
  sumvector2(27) <= add_temp_125(36 DOWNTO 0);

  add_temp_126 <= resize(sumdelay_pipeline1(56), 38) + resize(sumdelay_pipeline1(57), 38);
  sumvector2(28) <= add_temp_126(36 DOWNTO 0);

  add_temp_127 <= resize(sumdelay_pipeline1(58), 38) + resize(sumdelay_pipeline1(59), 38);
  sumvector2(29) <= add_temp_127(36 DOWNTO 0);

  add_temp_128 <= resize(sumdelay_pipeline1(60), 38) + resize(sumdelay_pipeline1(61), 38);
  sumvector2(30) <= add_temp_128(36 DOWNTO 0);

  add_temp_129 <= resize(sumdelay_pipeline1(62), 38) + resize(sumdelay_pipeline1(63), 38);
  sumvector2(31) <= add_temp_129(36 DOWNTO 0);

  add_temp_130 <= resize(sumdelay_pipeline1(64), 38) + resize(sumdelay_pipeline1(65), 38);
  sumvector2(32) <= add_temp_130(36 DOWNTO 0);

  add_temp_131 <= resize(sumdelay_pipeline1(66), 38) + resize(sumdelay_pipeline1(67), 38);
  sumvector2(33) <= add_temp_131(36 DOWNTO 0);

  add_temp_132 <= resize(sumdelay_pipeline1(68), 38) + resize(sumdelay_pipeline1(69), 38);
  sumvector2(34) <= add_temp_132(36 DOWNTO 0);

  add_temp_133 <= resize(sumdelay_pipeline1(70), 38) + resize(sumdelay_pipeline1(71), 38);
  sumvector2(35) <= add_temp_133(36 DOWNTO 0);

  add_temp_134 <= resize(sumdelay_pipeline1(72), 38) + resize(sumdelay_pipeline1(73), 38);
  sumvector2(36) <= add_temp_134(36 DOWNTO 0);

  add_temp_135 <= resize(sumdelay_pipeline1(74), 38) + resize(sumdelay_pipeline1(75), 38);
  sumvector2(37) <= add_temp_135(36 DOWNTO 0);

  add_temp_136 <= resize(sumdelay_pipeline1(76), 38) + resize(sumdelay_pipeline1(77), 38);
  sumvector2(38) <= add_temp_136(36 DOWNTO 0);

  add_temp_137 <= resize(sumdelay_pipeline1(78), 38) + resize(sumdelay_pipeline1(79), 38);
  sumvector2(39) <= add_temp_137(36 DOWNTO 0);

  add_temp_138 <= resize(sumdelay_pipeline1(80), 38) + resize(sumdelay_pipeline1(81), 38);
  sumvector2(40) <= add_temp_138(36 DOWNTO 0);

  add_temp_139 <= resize(sumdelay_pipeline1(82), 38) + resize(sumdelay_pipeline1(83), 38);
  sumvector2(41) <= add_temp_139(36 DOWNTO 0);

  add_temp_140 <= resize(sumdelay_pipeline1(84), 38) + resize(sumdelay_pipeline1(85), 38);
  sumvector2(42) <= add_temp_140(36 DOWNTO 0);

  add_temp_141 <= resize(sumdelay_pipeline1(86), 38) + resize(sumdelay_pipeline1(87), 38);
  sumvector2(43) <= add_temp_141(36 DOWNTO 0);

  add_temp_142 <= resize(sumdelay_pipeline1(88), 38) + resize(sumdelay_pipeline1(89), 38);
  sumvector2(44) <= add_temp_142(36 DOWNTO 0);

  add_temp_143 <= resize(sumdelay_pipeline1(90), 38) + resize(sumdelay_pipeline1(91), 38);
  sumvector2(45) <= add_temp_143(36 DOWNTO 0);

  add_temp_144 <= resize(sumdelay_pipeline1(92), 38) + resize(sumdelay_pipeline1(93), 38);
  sumvector2(46) <= add_temp_144(36 DOWNTO 0);

  add_temp_145 <= resize(sumdelay_pipeline1(94), 38) + resize(sumdelay_pipeline1(95), 38);
  sumvector2(47) <= add_temp_145(36 DOWNTO 0);

  add_temp_146 <= resize(sumdelay_pipeline1(96), 38) + resize(sumdelay_pipeline1(97), 38);
  sumvector2(48) <= add_temp_146(36 DOWNTO 0);

  sumdelay_pipeline_process2 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      sumdelay_pipeline2 <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_24 = '1' THEN
        sumdelay_pipeline2(0 TO 48) <= sumvector2(0 TO 48);
      END IF;
    END IF; 
  END PROCESS sumdelay_pipeline_process2;

  add_temp_147 <= resize(sumdelay_pipeline2(0), 38) + resize(sumdelay_pipeline2(1), 38);
  sumvector3(0) <= add_temp_147(36 DOWNTO 0);

  add_temp_148 <= resize(sumdelay_pipeline2(2), 38) + resize(sumdelay_pipeline2(3), 38);
  sumvector3(1) <= add_temp_148(36 DOWNTO 0);

  add_temp_149 <= resize(sumdelay_pipeline2(4), 38) + resize(sumdelay_pipeline2(5), 38);
  sumvector3(2) <= add_temp_149(36 DOWNTO 0);

  add_temp_150 <= resize(sumdelay_pipeline2(6), 38) + resize(sumdelay_pipeline2(7), 38);
  sumvector3(3) <= add_temp_150(36 DOWNTO 0);

  add_temp_151 <= resize(sumdelay_pipeline2(8), 38) + resize(sumdelay_pipeline2(9), 38);
  sumvector3(4) <= add_temp_151(36 DOWNTO 0);

  add_temp_152 <= resize(sumdelay_pipeline2(10), 38) + resize(sumdelay_pipeline2(11), 38);
  sumvector3(5) <= add_temp_152(36 DOWNTO 0);

  add_temp_153 <= resize(sumdelay_pipeline2(12), 38) + resize(sumdelay_pipeline2(13), 38);
  sumvector3(6) <= add_temp_153(36 DOWNTO 0);

  add_temp_154 <= resize(sumdelay_pipeline2(14), 38) + resize(sumdelay_pipeline2(15), 38);
  sumvector3(7) <= add_temp_154(36 DOWNTO 0);

  add_temp_155 <= resize(sumdelay_pipeline2(16), 38) + resize(sumdelay_pipeline2(17), 38);
  sumvector3(8) <= add_temp_155(36 DOWNTO 0);

  add_temp_156 <= resize(sumdelay_pipeline2(18), 38) + resize(sumdelay_pipeline2(19), 38);
  sumvector3(9) <= add_temp_156(36 DOWNTO 0);

  add_temp_157 <= resize(sumdelay_pipeline2(20), 38) + resize(sumdelay_pipeline2(21), 38);
  sumvector3(10) <= add_temp_157(36 DOWNTO 0);

  add_temp_158 <= resize(sumdelay_pipeline2(22), 38) + resize(sumdelay_pipeline2(23), 38);
  sumvector3(11) <= add_temp_158(36 DOWNTO 0);

  add_temp_159 <= resize(sumdelay_pipeline2(24), 38) + resize(sumdelay_pipeline2(25), 38);
  sumvector3(12) <= add_temp_159(36 DOWNTO 0);

  add_temp_160 <= resize(sumdelay_pipeline2(26), 38) + resize(sumdelay_pipeline2(27), 38);
  sumvector3(13) <= add_temp_160(36 DOWNTO 0);

  add_temp_161 <= resize(sumdelay_pipeline2(28), 38) + resize(sumdelay_pipeline2(29), 38);
  sumvector3(14) <= add_temp_161(36 DOWNTO 0);

  add_temp_162 <= resize(sumdelay_pipeline2(30), 38) + resize(sumdelay_pipeline2(31), 38);
  sumvector3(15) <= add_temp_162(36 DOWNTO 0);

  add_temp_163 <= resize(sumdelay_pipeline2(32), 38) + resize(sumdelay_pipeline2(33), 38);
  sumvector3(16) <= add_temp_163(36 DOWNTO 0);

  add_temp_164 <= resize(sumdelay_pipeline2(34), 38) + resize(sumdelay_pipeline2(35), 38);
  sumvector3(17) <= add_temp_164(36 DOWNTO 0);

  add_temp_165 <= resize(sumdelay_pipeline2(36), 38) + resize(sumdelay_pipeline2(37), 38);
  sumvector3(18) <= add_temp_165(36 DOWNTO 0);

  add_temp_166 <= resize(sumdelay_pipeline2(38), 38) + resize(sumdelay_pipeline2(39), 38);
  sumvector3(19) <= add_temp_166(36 DOWNTO 0);

  add_temp_167 <= resize(sumdelay_pipeline2(40), 38) + resize(sumdelay_pipeline2(41), 38);
  sumvector3(20) <= add_temp_167(36 DOWNTO 0);

  add_temp_168 <= resize(sumdelay_pipeline2(42), 38) + resize(sumdelay_pipeline2(43), 38);
  sumvector3(21) <= add_temp_168(36 DOWNTO 0);

  add_temp_169 <= resize(sumdelay_pipeline2(44), 38) + resize(sumdelay_pipeline2(45), 38);
  sumvector3(22) <= add_temp_169(36 DOWNTO 0);

  add_temp_170 <= resize(sumdelay_pipeline2(46), 38) + resize(sumdelay_pipeline2(47), 38);
  sumvector3(23) <= add_temp_170(36 DOWNTO 0);

  sumvector3(24) <= sumdelay_pipeline2(48);

  sumdelay_pipeline_process3 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      sumdelay_pipeline3 <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_24 = '1' THEN
        sumdelay_pipeline3(0 TO 24) <= sumvector3(0 TO 24);
      END IF;
    END IF; 
  END PROCESS sumdelay_pipeline_process3;

  add_temp_171 <= resize(sumdelay_pipeline3(0), 38) + resize(sumdelay_pipeline3(1), 38);
  sumvector4(0) <= add_temp_171(36 DOWNTO 0);

  add_temp_172 <= resize(sumdelay_pipeline3(2), 38) + resize(sumdelay_pipeline3(3), 38);
  sumvector4(1) <= add_temp_172(36 DOWNTO 0);

  add_temp_173 <= resize(sumdelay_pipeline3(4), 38) + resize(sumdelay_pipeline3(5), 38);
  sumvector4(2) <= add_temp_173(36 DOWNTO 0);

  add_temp_174 <= resize(sumdelay_pipeline3(6), 38) + resize(sumdelay_pipeline3(7), 38);
  sumvector4(3) <= add_temp_174(36 DOWNTO 0);

  add_temp_175 <= resize(sumdelay_pipeline3(8), 38) + resize(sumdelay_pipeline3(9), 38);
  sumvector4(4) <= add_temp_175(36 DOWNTO 0);

  add_temp_176 <= resize(sumdelay_pipeline3(10), 38) + resize(sumdelay_pipeline3(11), 38);
  sumvector4(5) <= add_temp_176(36 DOWNTO 0);

  add_temp_177 <= resize(sumdelay_pipeline3(12), 38) + resize(sumdelay_pipeline3(13), 38);
  sumvector4(6) <= add_temp_177(36 DOWNTO 0);

  add_temp_178 <= resize(sumdelay_pipeline3(14), 38) + resize(sumdelay_pipeline3(15), 38);
  sumvector4(7) <= add_temp_178(36 DOWNTO 0);

  add_temp_179 <= resize(sumdelay_pipeline3(16), 38) + resize(sumdelay_pipeline3(17), 38);
  sumvector4(8) <= add_temp_179(36 DOWNTO 0);

  add_temp_180 <= resize(sumdelay_pipeline3(18), 38) + resize(sumdelay_pipeline3(19), 38);
  sumvector4(9) <= add_temp_180(36 DOWNTO 0);

  add_temp_181 <= resize(sumdelay_pipeline3(20), 38) + resize(sumdelay_pipeline3(21), 38);
  sumvector4(10) <= add_temp_181(36 DOWNTO 0);

  add_temp_182 <= resize(sumdelay_pipeline3(22), 38) + resize(sumdelay_pipeline3(23), 38);
  sumvector4(11) <= add_temp_182(36 DOWNTO 0);

  sumvector4(12) <= sumdelay_pipeline3(24);

  sumdelay_pipeline_process4 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      sumdelay_pipeline4 <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_24 = '1' THEN
        sumdelay_pipeline4(0 TO 12) <= sumvector4(0 TO 12);
      END IF;
    END IF; 
  END PROCESS sumdelay_pipeline_process4;

  add_temp_183 <= resize(sumdelay_pipeline4(0), 38) + resize(sumdelay_pipeline4(1), 38);
  sumvector5(0) <= add_temp_183(36 DOWNTO 0);

  add_temp_184 <= resize(sumdelay_pipeline4(2), 38) + resize(sumdelay_pipeline4(3), 38);
  sumvector5(1) <= add_temp_184(36 DOWNTO 0);

  add_temp_185 <= resize(sumdelay_pipeline4(4), 38) + resize(sumdelay_pipeline4(5), 38);
  sumvector5(2) <= add_temp_185(36 DOWNTO 0);

  add_temp_186 <= resize(sumdelay_pipeline4(6), 38) + resize(sumdelay_pipeline4(7), 38);
  sumvector5(3) <= add_temp_186(36 DOWNTO 0);

  add_temp_187 <= resize(sumdelay_pipeline4(8), 38) + resize(sumdelay_pipeline4(9), 38);
  sumvector5(4) <= add_temp_187(36 DOWNTO 0);

  add_temp_188 <= resize(sumdelay_pipeline4(10), 38) + resize(sumdelay_pipeline4(11), 38);
  sumvector5(5) <= add_temp_188(36 DOWNTO 0);

  sumvector5(6) <= sumdelay_pipeline4(12);

  sumdelay_pipeline_process5 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      sumdelay_pipeline5 <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_24 = '1' THEN
        sumdelay_pipeline5(0 TO 6) <= sumvector5(0 TO 6);
      END IF;
    END IF; 
  END PROCESS sumdelay_pipeline_process5;

  add_temp_189 <= resize(sumdelay_pipeline5(0), 38) + resize(sumdelay_pipeline5(1), 38);
  sumvector6(0) <= add_temp_189(36 DOWNTO 0);

  add_temp_190 <= resize(sumdelay_pipeline5(2), 38) + resize(sumdelay_pipeline5(3), 38);
  sumvector6(1) <= add_temp_190(36 DOWNTO 0);

  add_temp_191 <= resize(sumdelay_pipeline5(4), 38) + resize(sumdelay_pipeline5(5), 38);
  sumvector6(2) <= add_temp_191(36 DOWNTO 0);

  sumvector6(3) <= sumdelay_pipeline5(6);

  sumdelay_pipeline_process6 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      sumdelay_pipeline6 <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_24 = '1' THEN
        sumdelay_pipeline6(0 TO 3) <= sumvector6(0 TO 3);
      END IF;
    END IF; 
  END PROCESS sumdelay_pipeline_process6;

  add_temp_192 <= resize(sumdelay_pipeline6(0), 38) + resize(sumdelay_pipeline6(1), 38);
  sumvector7(0) <= add_temp_192(36 DOWNTO 0);

  add_temp_193 <= resize(sumdelay_pipeline6(2), 38) + resize(sumdelay_pipeline6(3), 38);
  sumvector7(1) <= add_temp_193(36 DOWNTO 0);

  sumdelay_pipeline_process7 : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      sumdelay_pipeline7 <= (OTHERS => (OTHERS => '0'));
    ELSIF clk'event AND clk = '1' THEN
      IF phase_24 = '1' THEN
        sumdelay_pipeline7(0 TO 1) <= sumvector7(0 TO 1);
      END IF;
    END IF; 
  END PROCESS sumdelay_pipeline_process7;

  add_temp_194 <= resize(sumdelay_pipeline7(0), 38) + resize(sumdelay_pipeline7(1), 38);
  sum8 <= add_temp_194(36 DOWNTO 0);

  output_typeconvert <= sum8;

  ce_delay : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      ce_delayline1 <= '0';
      ce_delayline2 <= '0';
      ce_delayline3 <= '0';
      ce_delayline4 <= '0';
      ce_delayline5 <= '0';
      ce_delayline6 <= '0';
      ce_delayline7 <= '0';
      ce_delayline8 <= '0';
      ce_delayline9 <= '0';
      ce_delayline10 <= '0';
      ce_delayline11 <= '0';
      ce_delayline12 <= '0';
      ce_delayline13 <= '0';
      ce_delayline14 <= '0';
      ce_delayline15 <= '0';
      ce_delayline16 <= '0';
      ce_delayline17 <= '0';
      ce_delayline18 <= '0';
      ce_delayline19 <= '0';
      ce_delayline20 <= '0';
      ce_delayline21 <= '0';
      ce_delayline22 <= '0';
      ce_delayline23 <= '0';
      ce_delayline24 <= '0';
      ce_delayline25 <= '0';
      ce_delayline26 <= '0';
      ce_delayline27 <= '0';
      ce_delayline28 <= '0';
      ce_delayline29 <= '0';
      ce_delayline30 <= '0';
      ce_delayline31 <= '0';
      ce_delayline32 <= '0';
      ce_delayline33 <= '0';
      ce_delayline34 <= '0';
      ce_delayline35 <= '0';
      ce_delayline36 <= '0';
      ce_delayline37 <= '0';
      ce_delayline38 <= '0';
      ce_delayline39 <= '0';
      ce_delayline40 <= '0';
      ce_delayline41 <= '0';
      ce_delayline42 <= '0';
      ce_delayline43 <= '0';
      ce_delayline44 <= '0';
      ce_delayline45 <= '0';
      ce_delayline46 <= '0';
      ce_delayline47 <= '0';
      ce_delayline48 <= '0';
      ce_delayline49 <= '0';
      ce_delayline50 <= '0';
      ce_delayline51 <= '0';
      ce_delayline52 <= '0';
      ce_delayline53 <= '0';
      ce_delayline54 <= '0';
      ce_delayline55 <= '0';
      ce_delayline56 <= '0';
      ce_delayline57 <= '0';
      ce_delayline58 <= '0';
      ce_delayline59 <= '0';
      ce_delayline60 <= '0';
      ce_delayline61 <= '0';
      ce_delayline62 <= '0';
      ce_delayline63 <= '0';
      ce_delayline64 <= '0';
      ce_delayline65 <= '0';
      ce_delayline66 <= '0';
      ce_delayline67 <= '0';
      ce_delayline68 <= '0';
      ce_delayline69 <= '0';
      ce_delayline70 <= '0';
      ce_delayline71 <= '0';
      ce_delayline72 <= '0';
      ce_delayline73 <= '0';
      ce_delayline74 <= '0';
      ce_delayline75 <= '0';
      ce_delayline76 <= '0';
      ce_delayline77 <= '0';
      ce_delayline78 <= '0';
      ce_delayline79 <= '0';
      ce_delayline80 <= '0';
      ce_delayline81 <= '0';
      ce_delayline82 <= '0';
      ce_delayline83 <= '0';
      ce_delayline84 <= '0';
      ce_delayline85 <= '0';
      ce_delayline86 <= '0';
      ce_delayline87 <= '0';
      ce_delayline88 <= '0';
      ce_delayline89 <= '0';
      ce_delayline90 <= '0';
      ce_delayline91 <= '0';
      ce_delayline92 <= '0';
      ce_delayline93 <= '0';
      ce_delayline94 <= '0';
      ce_delayline95 <= '0';
      ce_delayline96 <= '0';
      ce_delayline97 <= '0';
      ce_delayline98 <= '0';
      ce_delayline99 <= '0';
      ce_delayline100 <= '0';
      ce_delayline101 <= '0';
      ce_delayline102 <= '0';
      ce_delayline103 <= '0';
      ce_delayline104 <= '0';
      ce_delayline105 <= '0';
      ce_delayline106 <= '0';
      ce_delayline107 <= '0';
      ce_delayline108 <= '0';
      ce_delayline109 <= '0';
      ce_delayline110 <= '0';
      ce_delayline111 <= '0';
      ce_delayline112 <= '0';
      ce_delayline113 <= '0';
      ce_delayline114 <= '0';
      ce_delayline115 <= '0';
      ce_delayline116 <= '0';
      ce_delayline117 <= '0';
      ce_delayline118 <= '0';
      ce_delayline119 <= '0';
      ce_delayline120 <= '0';
      ce_delayline121 <= '0';
      ce_delayline122 <= '0';
      ce_delayline123 <= '0';
      ce_delayline124 <= '0';
      ce_delayline125 <= '0';
      ce_delayline126 <= '0';
      ce_delayline127 <= '0';
      ce_delayline128 <= '0';
      ce_delayline129 <= '0';
      ce_delayline130 <= '0';
      ce_delayline131 <= '0';
      ce_delayline132 <= '0';
      ce_delayline133 <= '0';
      ce_delayline134 <= '0';
      ce_delayline135 <= '0';
      ce_delayline136 <= '0';
      ce_delayline137 <= '0';
      ce_delayline138 <= '0';
      ce_delayline139 <= '0';
      ce_delayline140 <= '0';
      ce_delayline141 <= '0';
      ce_delayline142 <= '0';
      ce_delayline143 <= '0';
      ce_delayline144 <= '0';
      ce_delayline145 <= '0';
      ce_delayline146 <= '0';
      ce_delayline147 <= '0';
      ce_delayline148 <= '0';
      ce_delayline149 <= '0';
      ce_delayline150 <= '0';
      ce_delayline151 <= '0';
      ce_delayline152 <= '0';
      ce_delayline153 <= '0';
      ce_delayline154 <= '0';
      ce_delayline155 <= '0';
      ce_delayline156 <= '0';
      ce_delayline157 <= '0';
      ce_delayline158 <= '0';
      ce_delayline159 <= '0';
      ce_delayline160 <= '0';
      ce_delayline161 <= '0';
      ce_delayline162 <= '0';
      ce_delayline163 <= '0';
      ce_delayline164 <= '0';
      ce_delayline165 <= '0';
      ce_delayline166 <= '0';
      ce_delayline167 <= '0';
      ce_delayline168 <= '0';
      ce_delayline169 <= '0';
      ce_delayline170 <= '0';
      ce_delayline171 <= '0';
      ce_delayline172 <= '0';
      ce_delayline173 <= '0';
      ce_delayline174 <= '0';
      ce_delayline175 <= '0';
      ce_delayline176 <= '0';
      ce_delayline177 <= '0';
      ce_delayline178 <= '0';
      ce_delayline179 <= '0';
      ce_delayline180 <= '0';
      ce_delayline181 <= '0';
      ce_delayline182 <= '0';
      ce_delayline183 <= '0';
      ce_delayline184 <= '0';
      ce_delayline185 <= '0';
      ce_delayline186 <= '0';
      ce_delayline187 <= '0';
      ce_delayline188 <= '0';
      ce_delayline189 <= '0';
      ce_delayline190 <= '0';
      ce_delayline191 <= '0';
      ce_delayline192 <= '0';
      ce_delayline193 <= '0';
      ce_delayline194 <= '0';
      ce_delayline195 <= '0';
      ce_delayline196 <= '0';
      ce_delayline197 <= '0';
      ce_delayline198 <= '0';
      ce_delayline199 <= '0';
      ce_delayline200 <= '0';
      ce_delayline201 <= '0';
      ce_delayline202 <= '0';
    ELSIF clk'event AND clk = '1' THEN
      IF clk_enable = '1' THEN
        ce_delayline1 <= clk_enable;
        ce_delayline2 <= ce_delayline1;
        ce_delayline3 <= ce_delayline2;
        ce_delayline4 <= ce_delayline3;
        ce_delayline5 <= ce_delayline4;
        ce_delayline6 <= ce_delayline5;
        ce_delayline7 <= ce_delayline6;
        ce_delayline8 <= ce_delayline7;
        ce_delayline9 <= ce_delayline8;
        ce_delayline10 <= ce_delayline9;
        ce_delayline11 <= ce_delayline10;
        ce_delayline12 <= ce_delayline11;
        ce_delayline13 <= ce_delayline12;
        ce_delayline14 <= ce_delayline13;
        ce_delayline15 <= ce_delayline14;
        ce_delayline16 <= ce_delayline15;
        ce_delayline17 <= ce_delayline16;
        ce_delayline18 <= ce_delayline17;
        ce_delayline19 <= ce_delayline18;
        ce_delayline20 <= ce_delayline19;
        ce_delayline21 <= ce_delayline20;
        ce_delayline22 <= ce_delayline21;
        ce_delayline23 <= ce_delayline22;
        ce_delayline24 <= ce_delayline23;
        ce_delayline25 <= ce_delayline24;
        ce_delayline26 <= ce_delayline25;
        ce_delayline27 <= ce_delayline26;
        ce_delayline28 <= ce_delayline27;
        ce_delayline29 <= ce_delayline28;
        ce_delayline30 <= ce_delayline29;
        ce_delayline31 <= ce_delayline30;
        ce_delayline32 <= ce_delayline31;
        ce_delayline33 <= ce_delayline32;
        ce_delayline34 <= ce_delayline33;
        ce_delayline35 <= ce_delayline34;
        ce_delayline36 <= ce_delayline35;
        ce_delayline37 <= ce_delayline36;
        ce_delayline38 <= ce_delayline37;
        ce_delayline39 <= ce_delayline38;
        ce_delayline40 <= ce_delayline39;
        ce_delayline41 <= ce_delayline40;
        ce_delayline42 <= ce_delayline41;
        ce_delayline43 <= ce_delayline42;
        ce_delayline44 <= ce_delayline43;
        ce_delayline45 <= ce_delayline44;
        ce_delayline46 <= ce_delayline45;
        ce_delayline47 <= ce_delayline46;
        ce_delayline48 <= ce_delayline47;
        ce_delayline49 <= ce_delayline48;
        ce_delayline50 <= ce_delayline49;
        ce_delayline51 <= ce_delayline50;
        ce_delayline52 <= ce_delayline51;
        ce_delayline53 <= ce_delayline52;
        ce_delayline54 <= ce_delayline53;
        ce_delayline55 <= ce_delayline54;
        ce_delayline56 <= ce_delayline55;
        ce_delayline57 <= ce_delayline56;
        ce_delayline58 <= ce_delayline57;
        ce_delayline59 <= ce_delayline58;
        ce_delayline60 <= ce_delayline59;
        ce_delayline61 <= ce_delayline60;
        ce_delayline62 <= ce_delayline61;
        ce_delayline63 <= ce_delayline62;
        ce_delayline64 <= ce_delayline63;
        ce_delayline65 <= ce_delayline64;
        ce_delayline66 <= ce_delayline65;
        ce_delayline67 <= ce_delayline66;
        ce_delayline68 <= ce_delayline67;
        ce_delayline69 <= ce_delayline68;
        ce_delayline70 <= ce_delayline69;
        ce_delayline71 <= ce_delayline70;
        ce_delayline72 <= ce_delayline71;
        ce_delayline73 <= ce_delayline72;
        ce_delayline74 <= ce_delayline73;
        ce_delayline75 <= ce_delayline74;
        ce_delayline76 <= ce_delayline75;
        ce_delayline77 <= ce_delayline76;
        ce_delayline78 <= ce_delayline77;
        ce_delayline79 <= ce_delayline78;
        ce_delayline80 <= ce_delayline79;
        ce_delayline81 <= ce_delayline80;
        ce_delayline82 <= ce_delayline81;
        ce_delayline83 <= ce_delayline82;
        ce_delayline84 <= ce_delayline83;
        ce_delayline85 <= ce_delayline84;
        ce_delayline86 <= ce_delayline85;
        ce_delayline87 <= ce_delayline86;
        ce_delayline88 <= ce_delayline87;
        ce_delayline89 <= ce_delayline88;
        ce_delayline90 <= ce_delayline89;
        ce_delayline91 <= ce_delayline90;
        ce_delayline92 <= ce_delayline91;
        ce_delayline93 <= ce_delayline92;
        ce_delayline94 <= ce_delayline93;
        ce_delayline95 <= ce_delayline94;
        ce_delayline96 <= ce_delayline95;
        ce_delayline97 <= ce_delayline96;
        ce_delayline98 <= ce_delayline97;
        ce_delayline99 <= ce_delayline98;
        ce_delayline100 <= ce_delayline99;
        ce_delayline101 <= ce_delayline100;
        ce_delayline102 <= ce_delayline101;
        ce_delayline103 <= ce_delayline102;
        ce_delayline104 <= ce_delayline103;
        ce_delayline105 <= ce_delayline104;
        ce_delayline106 <= ce_delayline105;
        ce_delayline107 <= ce_delayline106;
        ce_delayline108 <= ce_delayline107;
        ce_delayline109 <= ce_delayline108;
        ce_delayline110 <= ce_delayline109;
        ce_delayline111 <= ce_delayline110;
        ce_delayline112 <= ce_delayline111;
        ce_delayline113 <= ce_delayline112;
        ce_delayline114 <= ce_delayline113;
        ce_delayline115 <= ce_delayline114;
        ce_delayline116 <= ce_delayline115;
        ce_delayline117 <= ce_delayline116;
        ce_delayline118 <= ce_delayline117;
        ce_delayline119 <= ce_delayline118;
        ce_delayline120 <= ce_delayline119;
        ce_delayline121 <= ce_delayline120;
        ce_delayline122 <= ce_delayline121;
        ce_delayline123 <= ce_delayline122;
        ce_delayline124 <= ce_delayline123;
        ce_delayline125 <= ce_delayline124;
        ce_delayline126 <= ce_delayline125;
        ce_delayline127 <= ce_delayline126;
        ce_delayline128 <= ce_delayline127;
        ce_delayline129 <= ce_delayline128;
        ce_delayline130 <= ce_delayline129;
        ce_delayline131 <= ce_delayline130;
        ce_delayline132 <= ce_delayline131;
        ce_delayline133 <= ce_delayline132;
        ce_delayline134 <= ce_delayline133;
        ce_delayline135 <= ce_delayline134;
        ce_delayline136 <= ce_delayline135;
        ce_delayline137 <= ce_delayline136;
        ce_delayline138 <= ce_delayline137;
        ce_delayline139 <= ce_delayline138;
        ce_delayline140 <= ce_delayline139;
        ce_delayline141 <= ce_delayline140;
        ce_delayline142 <= ce_delayline141;
        ce_delayline143 <= ce_delayline142;
        ce_delayline144 <= ce_delayline143;
        ce_delayline145 <= ce_delayline144;
        ce_delayline146 <= ce_delayline145;
        ce_delayline147 <= ce_delayline146;
        ce_delayline148 <= ce_delayline147;
        ce_delayline149 <= ce_delayline148;
        ce_delayline150 <= ce_delayline149;
        ce_delayline151 <= ce_delayline150;
        ce_delayline152 <= ce_delayline151;
        ce_delayline153 <= ce_delayline152;
        ce_delayline154 <= ce_delayline153;
        ce_delayline155 <= ce_delayline154;
        ce_delayline156 <= ce_delayline155;
        ce_delayline157 <= ce_delayline156;
        ce_delayline158 <= ce_delayline157;
        ce_delayline159 <= ce_delayline158;
        ce_delayline160 <= ce_delayline159;
        ce_delayline161 <= ce_delayline160;
        ce_delayline162 <= ce_delayline161;
        ce_delayline163 <= ce_delayline162;
        ce_delayline164 <= ce_delayline163;
        ce_delayline165 <= ce_delayline164;
        ce_delayline166 <= ce_delayline165;
        ce_delayline167 <= ce_delayline166;
        ce_delayline168 <= ce_delayline167;
        ce_delayline169 <= ce_delayline168;
        ce_delayline170 <= ce_delayline169;
        ce_delayline171 <= ce_delayline170;
        ce_delayline172 <= ce_delayline171;
        ce_delayline173 <= ce_delayline172;
        ce_delayline174 <= ce_delayline173;
        ce_delayline175 <= ce_delayline174;
        ce_delayline176 <= ce_delayline175;
        ce_delayline177 <= ce_delayline176;
        ce_delayline178 <= ce_delayline177;
        ce_delayline179 <= ce_delayline178;
        ce_delayline180 <= ce_delayline179;
        ce_delayline181 <= ce_delayline180;
        ce_delayline182 <= ce_delayline181;
        ce_delayline183 <= ce_delayline182;
        ce_delayline184 <= ce_delayline183;
        ce_delayline185 <= ce_delayline184;
        ce_delayline186 <= ce_delayline185;
        ce_delayline187 <= ce_delayline186;
        ce_delayline188 <= ce_delayline187;
        ce_delayline189 <= ce_delayline188;
        ce_delayline190 <= ce_delayline189;
        ce_delayline191 <= ce_delayline190;
        ce_delayline192 <= ce_delayline191;
        ce_delayline193 <= ce_delayline192;
        ce_delayline194 <= ce_delayline193;
        ce_delayline195 <= ce_delayline194;
        ce_delayline196 <= ce_delayline195;
        ce_delayline197 <= ce_delayline196;
        ce_delayline198 <= ce_delayline197;
        ce_delayline199 <= ce_delayline198;
        ce_delayline200 <= ce_delayline199;
        ce_delayline201 <= ce_delayline200;
        ce_delayline202 <= ce_delayline201;
      END IF;
    END IF; 
  END PROCESS ce_delay;

  ce_gated <=  ce_delayline202 AND ce_out_reg;

  output_register_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      output_register <= (OTHERS => '0');
    ELSIF clk'event AND clk = '1' THEN
      IF phase_24 = '1' THEN
        output_register <= output_typeconvert;
      END IF;
    END IF; 
  END PROCESS output_register_process;

  -- Assignment Statements
  ce_out <= ce_gated;
  filter_out <= std_logic_vector(output_register);
END rtl;
