{
  "Top": "hdv_engine",
  "RtlTop": "hdv_engine",
  "RtlPrefix": "",
  "RtlSubPrefix": "hdv_engine_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "nrst_i": {
      "index": "0",
      "direction": "in",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "nrst_i",
          "name": "nrst_i",
          "usage": "data",
          "direction": "in"
        }]
    },
    "op_mode_i": {
      "index": "1",
      "direction": "in",
      "srcType": "",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "op_mode_i",
          "name": "op_mode_i",
          "usage": "data",
          "direction": "in"
        }]
    },
    "frame_in": {
      "index": "2",
      "direction": "in",
      "srcType": "",
      "srcSize": "48",
      "hwRefs": [{
          "type": "port",
          "interface": "frame_in",
          "name": "frame_in",
          "usage": "data",
          "direction": "in"
        }]
    },
    "df_i": {
      "index": "3",
      "direction": "unused",
      "srcType": "&",
      "srcSize": "3584",
      "hwRefs": [{
          "type": "port",
          "interface": "df_i",
          "name": "df_i",
          "usage": "data",
          "direction": "in"
        }]
    },
    "chv_i": {
      "index": "4",
      "direction": "in",
      "srcType": "&",
      "srcSize": "512",
      "hwRefs": [{
          "type": "port",
          "interface": "chv_i",
          "name": "chv_i",
          "usage": "data",
          "direction": "in"
        }]
    },
    "bhv_i": {
      "index": "5",
      "direction": "in",
      "srcType": "&",
      "srcSize": "3584",
      "hwRefs": [{
          "type": "port",
          "interface": "bhv_i",
          "name": "bhv_i",
          "usage": "data",
          "direction": "in"
        }]
    },
    "lhv_i": {
      "index": "6",
      "direction": "in",
      "srcType": "&",
      "srcSize": "3584",
      "hwRefs": [{
          "type": "port",
          "interface": "lhv_i",
          "name": "lhv_i",
          "usage": "data",
          "direction": "in"
        }]
    },
    "pred_class_o": {
      "index": "7",
      "direction": "out",
      "srcType": "*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "pred_class_o",
          "name": "pred_class_o",
          "usage": "data",
          "direction": "out"
        }]
    },
    "status_o": {
      "index": "8",
      "direction": "out",
      "srcType": "*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "status_o",
          "name": "status_o",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top hdv_engine -name hdv_engine"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "hdv_engine"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "3 ~ 29",
    "Latency": "2"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hdv_engine",
    "Version": "1.0",
    "DisplayName": "Hdv_engine",
    "Revision": "2113615476",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_hdv_engine_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/.\/.\/..\/src\/hw\/hls_xilinx\/main.cpp",
      "..\/..\/..\/src\/hw\/hls_xilinx\/main.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/hdv_engine_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_281_1.vhd",
      "impl\/vhdl\/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_488_2_VITIS_LOOP_494_3.vhd",
      "impl\/vhdl\/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_912_7.vhd",
      "impl\/vhdl\/hdv_engine_mux_3_2_32_1_1.vhd",
      "impl\/vhdl\/hdv_engine_mux_7_3_1_1_1.vhd",
      "impl\/vhdl\/hdv_engine.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/hdv_engine_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_281_1.v",
      "impl\/verilog\/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_488_2_VITIS_LOOP_494_3.v",
      "impl\/verilog\/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_912_7.v",
      "impl\/verilog\/hdv_engine_mux_3_2_32_1_1.v",
      "impl\/verilog\/hdv_engine_mux_7_3_1_1_1.v",
      "impl\/verilog\/hdv_engine.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/hdv_engine.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "nrst_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"nrst_i": "DATA"},
      "ports": ["nrst_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "nrst_i"
        }]
    },
    "op_mode_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"op_mode_i": "DATA"},
      "ports": ["op_mode_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "op_mode_i"
        }]
    },
    "frame_in": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "48",
      "portMap": {"frame_in": "DATA"},
      "ports": ["frame_in"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "frame_in"
        }]
    },
    "df_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "3584",
      "portMap": {"df_i": "DATA"},
      "ports": ["df_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "df_i"
        }]
    },
    "chv_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"chv_i": "DATA"},
      "ports": ["chv_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "chv_i"
        }]
    },
    "bhv_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "448",
      "portMap": {"bhv_i": "DATA"},
      "ports": ["bhv_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "bhv_i"
        }]
    },
    "lhv_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "448",
      "portMap": {"lhv_i": "DATA"},
      "ports": ["lhv_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "lhv_i"
        }]
    },
    "pred_class_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"pred_class_o": "DATA"},
      "ports": ["pred_class_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "pred_class_o"
        }]
    },
    "status_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"status_o": "DATA"},
      "ports": ["status_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "status_o"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "nrst_i": {
      "dir": "in",
      "width": "1"
    },
    "op_mode_i": {
      "dir": "in",
      "width": "16"
    },
    "frame_in": {
      "dir": "in",
      "width": "48"
    },
    "df_i": {
      "dir": "in",
      "width": "3584"
    },
    "chv_i": {
      "dir": "in",
      "width": "64"
    },
    "bhv_i": {
      "dir": "in",
      "width": "448"
    },
    "lhv_i": {
      "dir": "in",
      "width": "448"
    },
    "pred_class_o": {
      "dir": "out",
      "width": "6"
    },
    "status_o": {
      "dir": "out",
      "width": "5"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "hdv_engine",
      "Instances": [
        {
          "ModuleName": "hdv_engine_Pipeline_VITIS_LOOP_281_1",
          "InstanceName": "grp_hdv_engine_Pipeline_VITIS_LOOP_281_1_fu_1425"
        },
        {
          "ModuleName": "hdv_engine_Pipeline_VITIS_LOOP_488_2_VITIS_LOOP_494_3",
          "InstanceName": "grp_hdv_engine_Pipeline_VITIS_LOOP_488_2_VITIS_LOOP_494_3_fu_1435"
        },
        {
          "ModuleName": "hdv_engine_Pipeline_VITIS_LOOP_912_7",
          "InstanceName": "grp_hdv_engine_Pipeline_VITIS_LOOP_912_7_fu_2592"
        }
      ]
    },
    "Info": {
      "hdv_engine_Pipeline_VITIS_LOOP_281_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hdv_engine_Pipeline_VITIS_LOOP_912_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hdv_engine_Pipeline_VITIS_LOOP_488_2_VITIS_LOOP_494_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hdv_engine": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "hdv_engine_Pipeline_VITIS_LOOP_281_1": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "0.975"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_281_1",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "4",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "45",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "hdv_engine_Pipeline_VITIS_LOOP_912_7": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.275"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_912_7",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "69",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "143",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "hdv_engine_Pipeline_VITIS_LOOP_488_2_VITIS_LOOP_494_3": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "16",
          "LatencyWorst": "16",
          "PipelineII": "16",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.025"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_488_2_VITIS_LOOP_494_3",
            "TripCount": "14",
            "Latency": "14",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "75",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "8448",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "hdv_engine": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "11",
          "LatencyWorst": "28",
          "PipelineIIMin": "3",
          "PipelineIIMax": "29",
          "PipelineII": "3 ~ 29",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.609"
        },
        "Area": {
          "FF": "3570",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "12738",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-06-23 23:36:04 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
