\hypertarget{struct_p_o_r_t0___type}{}\doxysection{P\+O\+R\+T0\+\_\+\+Type Struct Reference}
\label{struct_p_o_r_t0___type}\index{PORT0\_Type@{PORT0\_Type}}


Port 0 (P\+O\+R\+T0)  




{\ttfamily \#include $<$X\+M\+C1100.\+h$>$}



Collaboration diagram for P\+O\+R\+T0\+\_\+\+Type\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=165pt]{struct_p_o_r_t0___type__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t0___type_a54cea37921f69ab376986c6f8b680d60}{O\+UT}}
\item 
\mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t0___type_a2aedfaa161beb5c7097d6caf9e3e2595}{O\+MR}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t0___type_a4a071de83a0b959dee6390457289989c}{R\+E\+S\+E\+R\+V\+ED}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t0___type_a65dd730fdec519943c596c4ac7abc495}{I\+O\+C\+R0}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t0___type_ae521866e4fc270ee7793f4a70784f65b}{I\+O\+C\+R4}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t0___type_acf9e9e72f8c9a3f873eaf7ce53289655}{I\+O\+C\+R8}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t0___type_a26d11ba84e637ed37c166150402b1d46}{I\+O\+C\+R12}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t0___type_ad64d80f9429a2aca04f3c32d8e21fc4c}{R\+E\+S\+E\+R\+V\+E\+D1}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t0___type_a4d20b813e5bc33500188eed5ece0136c}{IN}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t0___type_a450a64e4b83096fd36c7b914141ac840}{R\+E\+S\+E\+R\+V\+E\+D2}} \mbox{[}6\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t0___type_abf012806023c03ef694c8573148b1b67}{P\+H\+C\+R0}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t0___type_a3fbe3c7d1c797300dcf8f5803ab3fb3e}{P\+H\+C\+R1}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t0___type_adb87a1fb01ec63a8361d007163858ff6}{R\+E\+S\+E\+R\+V\+E\+D3}} \mbox{[}6\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t0___type_ac7f737608359454737bccb872b66876e}{P\+D\+I\+SC}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t0___type_aa18af2306c83b4f8a0cd8d6606bd525c}{R\+E\+S\+E\+R\+V\+E\+D4}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t0___type_a3bb89d8baf4d4d08c37cf84dcee95703}{P\+PS}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_o_r_t0___type_a49b647b4a3dc236aff488d4ed9bd58e2}{H\+W\+S\+EL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Port 0 (P\+O\+R\+T0) 

Definition at line 722 of file X\+M\+C1100.\+h.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_p_o_r_t0___type_a49b647b4a3dc236aff488d4ed9bd58e2}\label{struct_p_o_r_t0___type_a49b647b4a3dc236aff488d4ed9bd58e2}} 
\index{PORT0\_Type@{PORT0\_Type}!HWSEL@{HWSEL}}
\index{HWSEL@{HWSEL}!PORT0\_Type@{PORT0\_Type}}
\doxysubsubsection{\texorpdfstring{HWSEL}{HWSEL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T0\+\_\+\+Type\+::\+H\+W\+S\+EL}

(@ 0x40040074) Port 0 Pin Hardware Select Register ~\newline
 

Definition at line 739 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t0___type_a4d20b813e5bc33500188eed5ece0136c}\label{struct_p_o_r_t0___type_a4d20b813e5bc33500188eed5ece0136c}} 
\index{PORT0\_Type@{PORT0\_Type}!IN@{IN}}
\index{IN@{IN}!PORT0\_Type@{PORT0\_Type}}
\doxysubsubsection{\texorpdfstring{IN}{IN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T0\+\_\+\+Type\+::\+IN}

(@ 0x40040024) Port 0 Input Register ~\newline
 

Definition at line 731 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t0___type_a65dd730fdec519943c596c4ac7abc495}\label{struct_p_o_r_t0___type_a65dd730fdec519943c596c4ac7abc495}} 
\index{PORT0\_Type@{PORT0\_Type}!IOCR0@{IOCR0}}
\index{IOCR0@{IOCR0}!PORT0\_Type@{PORT0\_Type}}
\doxysubsubsection{\texorpdfstring{IOCR0}{IOCR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T0\+\_\+\+Type\+::\+I\+O\+C\+R0}

(@ 0x40040010) Port 0 Input/\+Output Control Register 0 ~\newline
 

Definition at line 726 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t0___type_a26d11ba84e637ed37c166150402b1d46}\label{struct_p_o_r_t0___type_a26d11ba84e637ed37c166150402b1d46}} 
\index{PORT0\_Type@{PORT0\_Type}!IOCR12@{IOCR12}}
\index{IOCR12@{IOCR12}!PORT0\_Type@{PORT0\_Type}}
\doxysubsubsection{\texorpdfstring{IOCR12}{IOCR12}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T0\+\_\+\+Type\+::\+I\+O\+C\+R12}

(@ 0x4004001C) Port 0 Input/\+Output Control Register 12 ~\newline
 

Definition at line 729 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t0___type_ae521866e4fc270ee7793f4a70784f65b}\label{struct_p_o_r_t0___type_ae521866e4fc270ee7793f4a70784f65b}} 
\index{PORT0\_Type@{PORT0\_Type}!IOCR4@{IOCR4}}
\index{IOCR4@{IOCR4}!PORT0\_Type@{PORT0\_Type}}
\doxysubsubsection{\texorpdfstring{IOCR4}{IOCR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T0\+\_\+\+Type\+::\+I\+O\+C\+R4}

(@ 0x40040014) Port 0 Input/\+Output Control Register 4 ~\newline
 

Definition at line 727 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t0___type_acf9e9e72f8c9a3f873eaf7ce53289655}\label{struct_p_o_r_t0___type_acf9e9e72f8c9a3f873eaf7ce53289655}} 
\index{PORT0\_Type@{PORT0\_Type}!IOCR8@{IOCR8}}
\index{IOCR8@{IOCR8}!PORT0\_Type@{PORT0\_Type}}
\doxysubsubsection{\texorpdfstring{IOCR8}{IOCR8}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T0\+\_\+\+Type\+::\+I\+O\+C\+R8}

(@ 0x40040018) Port 0 Input/\+Output Control Register 8 ~\newline
 

Definition at line 728 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t0___type_a2aedfaa161beb5c7097d6caf9e3e2595}\label{struct_p_o_r_t0___type_a2aedfaa161beb5c7097d6caf9e3e2595}} 
\index{PORT0\_Type@{PORT0\_Type}!OMR@{OMR}}
\index{OMR@{OMR}!PORT0\_Type@{PORT0\_Type}}
\doxysubsubsection{\texorpdfstring{OMR}{OMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t P\+O\+R\+T0\+\_\+\+Type\+::\+O\+MR}

(@ 0x40040004) Port 0 Output Modification Register ~\newline
 

Definition at line 724 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t0___type_a54cea37921f69ab376986c6f8b680d60}\label{struct_p_o_r_t0___type_a54cea37921f69ab376986c6f8b680d60}} 
\index{PORT0\_Type@{PORT0\_Type}!OUT@{OUT}}
\index{OUT@{OUT}!PORT0\_Type@{PORT0\_Type}}
\doxysubsubsection{\texorpdfstring{OUT}{OUT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T0\+\_\+\+Type\+::\+O\+UT}

$<$ (@ 0x40040000) P\+O\+R\+T0 Structure ~\newline
 (@ 0x40040000) Port 0 Output Register ~\newline
 

Definition at line 723 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t0___type_ac7f737608359454737bccb872b66876e}\label{struct_p_o_r_t0___type_ac7f737608359454737bccb872b66876e}} 
\index{PORT0\_Type@{PORT0\_Type}!PDISC@{PDISC}}
\index{PDISC@{PDISC}!PORT0\_Type@{PORT0\_Type}}
\doxysubsubsection{\texorpdfstring{PDISC}{PDISC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T0\+\_\+\+Type\+::\+P\+D\+I\+SC}

(@ 0x40040060) Port 0 Pin Function Decision Control Register ~\newline
 

Definition at line 736 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t0___type_abf012806023c03ef694c8573148b1b67}\label{struct_p_o_r_t0___type_abf012806023c03ef694c8573148b1b67}} 
\index{PORT0\_Type@{PORT0\_Type}!PHCR0@{PHCR0}}
\index{PHCR0@{PHCR0}!PORT0\_Type@{PORT0\_Type}}
\doxysubsubsection{\texorpdfstring{PHCR0}{PHCR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T0\+\_\+\+Type\+::\+P\+H\+C\+R0}

(@ 0x40040040) Port 0 Pad Hysteresis Control Register 0 ~\newline
 

Definition at line 733 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t0___type_a3fbe3c7d1c797300dcf8f5803ab3fb3e}\label{struct_p_o_r_t0___type_a3fbe3c7d1c797300dcf8f5803ab3fb3e}} 
\index{PORT0\_Type@{PORT0\_Type}!PHCR1@{PHCR1}}
\index{PHCR1@{PHCR1}!PORT0\_Type@{PORT0\_Type}}
\doxysubsubsection{\texorpdfstring{PHCR1}{PHCR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T0\+\_\+\+Type\+::\+P\+H\+C\+R1}

(@ 0x40040044) Port 0 Pad Hysteresis Control Register 1 ~\newline
 

Definition at line 734 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t0___type_a3bb89d8baf4d4d08c37cf84dcee95703}\label{struct_p_o_r_t0___type_a3bb89d8baf4d4d08c37cf84dcee95703}} 
\index{PORT0\_Type@{PORT0\_Type}!PPS@{PPS}}
\index{PPS@{PPS}!PORT0\_Type@{PORT0\_Type}}
\doxysubsubsection{\texorpdfstring{PPS}{PPS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+O\+R\+T0\+\_\+\+Type\+::\+P\+PS}

(@ 0x40040070) Port 0 Pin Power Save Register ~\newline
 

Definition at line 738 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t0___type_a4a071de83a0b959dee6390457289989c}\label{struct_p_o_r_t0___type_a4a071de83a0b959dee6390457289989c}} 
\index{PORT0\_Type@{PORT0\_Type}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!PORT0\_Type@{PORT0\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T0\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+ED\mbox{[}2\mbox{]}}



Definition at line 725 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t0___type_ad64d80f9429a2aca04f3c32d8e21fc4c}\label{struct_p_o_r_t0___type_ad64d80f9429a2aca04f3c32d8e21fc4c}} 
\index{PORT0\_Type@{PORT0\_Type}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!PORT0\_Type@{PORT0\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T0\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D1}



Definition at line 730 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t0___type_a450a64e4b83096fd36c7b914141ac840}\label{struct_p_o_r_t0___type_a450a64e4b83096fd36c7b914141ac840}} 
\index{PORT0\_Type@{PORT0\_Type}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!PORT0\_Type@{PORT0\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T0\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D2\mbox{[}6\mbox{]}}



Definition at line 732 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t0___type_adb87a1fb01ec63a8361d007163858ff6}\label{struct_p_o_r_t0___type_adb87a1fb01ec63a8361d007163858ff6}} 
\index{PORT0\_Type@{PORT0\_Type}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!PORT0\_Type@{PORT0\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T0\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D3\mbox{[}6\mbox{]}}



Definition at line 735 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_p_o_r_t0___type_aa18af2306c83b4f8a0cd8d6606bd525c}\label{struct_p_o_r_t0___type_aa18af2306c83b4f8a0cd8d6606bd525c}} 
\index{PORT0\_Type@{PORT0\_Type}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!PORT0\_Type@{PORT0\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+O\+R\+T0\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D4\mbox{[}3\mbox{]}}



Definition at line 737 of file X\+M\+C1100.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Libraries/\+C\+M\+S\+I\+S/\+Infineon/\+X\+M\+C1100\+\_\+series/\+Include/\mbox{\hyperlink{_x_m_c1100_8h}{X\+M\+C1100.\+h}}\end{DoxyCompactItemize}
