module tb_shift_reg;

reg clk, rst, d;
wire [3:0] q;

shift_reg uut (clk, rst, d, q);

always #5 clk = ~clk;

initial begin
    clk = 0;
    rst = 1;
    d   = 0;

    #10 rst = 0;

    #10 d = 1;
    #10 d = 0;
    #10 d = 1;
    #10 d = 1;

    #20 $finish;
end

endmodule
