 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Mon Oct  3 17:19:28 2022
****************************************


    Design: TOP

    max_area               0.00
  - Current Area         181.71
  ------------------------------
    Slack               -181.71  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  5384679.50
  ----------------------------------
    Slack                  -5384679.50  (VIOLATED)


1
Error: Current design is not defined. (UID-4)
0
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Mon Oct 17 17:50:19 2022
****************************************


    Design: TOP

    max_area               0.00
  - Current Area         475.76
  ------------------------------
    Slack               -475.76  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  15340561.00
  ----------------------------------
    Slack                  -15340561.00  (VIOLATED)


1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Mon Oct 17 17:52:08 2022
****************************************


    Design: TOP

    max_area               0.00
  - Current Area         475.76
  ------------------------------
    Slack               -475.76  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  15340561.00
  ----------------------------------
    Slack                  -15340561.00  (VIOLATED)


1
Warning: Design 'TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Mon Oct 17 19:05:00 2022
****************************************

This design has no violated constraints.

1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Mon Oct 17 19:07:05 2022
****************************************


    Design: TOP

    max_area               0.00
  - Current Area         475.76
  ------------------------------
    Slack               -475.76  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  15340561.00
  ----------------------------------
    Slack                  -15340561.00  (VIOLATED)


1
Warning: Design 'TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Mon Oct 17 19:10:20 2022
****************************************

This design has no violated constraints.

1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Mon Oct 17 19:25:49 2022
****************************************


    Design: TOP

    max_area               0.00
  - Current Area         110.81
  ------------------------------
    Slack               -110.81  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  3594873.50
  ----------------------------------
    Slack                  -3594873.50  (VIOLATED)


1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Mon Oct 17 19:27:17 2022
****************************************


    Design: TOP

    max_area               0.00
  - Current Area         110.81
  ------------------------------
    Slack               -110.81  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  3594873.50
  ----------------------------------
    Slack                  -3594873.50  (VIOLATED)


1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Mon Oct 17 19:29:12 2022
****************************************


    Design: TOP

    max_area               0.00
  - Current Area         110.81
  ------------------------------
    Slack               -110.81  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  3594873.50
  ----------------------------------
    Slack                  -3594873.50  (VIOLATED)


1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Mon Oct 17 19:31:40 2022
****************************************


    Design: TOP

    max_area               0.00
  - Current Area         475.76
  ------------------------------
    Slack               -475.76  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  15340561.00
  ----------------------------------
    Slack                  -15340561.00  (VIOLATED)


1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Mon Oct 17 20:03:30 2022
****************************************


    Design: TOP

    max_area               0.00
  - Current Area         110.81
  ------------------------------
    Slack               -110.81  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  3594873.50
  ----------------------------------
    Slack                  -3594873.50  (VIOLATED)


1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Mon Oct 17 20:05:45 2022
****************************************


    Design: TOP

    max_area               0.00
  - Current Area         110.81
  ------------------------------
    Slack               -110.81  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  3594873.50
  ----------------------------------
    Slack                  -3594873.50  (VIOLATED)


1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Mon Oct 17 20:09:00 2022
****************************************


    Design: TOP

    max_area               0.00
  - Current Area         110.81
  ------------------------------
    Slack               -110.81  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  3594873.50
  ----------------------------------
    Slack                  -3594873.50  (VIOLATED)


1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Mon Oct 17 20:11:48 2022
****************************************

This design has no violated constraints.

1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Mon Oct 17 20:16:21 2022
****************************************


    Design: TOP

    max_area               0.00
  - Current Area         475.76
  ------------------------------
    Slack               -475.76  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  15340561.00
  ----------------------------------
    Slack                  -15340561.00  (VIOLATED)


1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Mon Oct 17 20:19:15 2022
****************************************


    Design: TOP

    max_area               0.00
  - Current Area        3725.75
  ------------------------------
    Slack              -3725.75  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  95149840.00
  ----------------------------------
    Slack                  -95149840.00  (VIOLATED)


1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Mon Oct 17 20:21:01 2022
****************************************


    Design: TOP

    max_area               0.00
  - Current Area         110.81
  ------------------------------
    Slack               -110.81  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  3594873.50
  ----------------------------------
    Slack                  -3594873.50  (VIOLATED)


1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Fri Oct 21 13:10:44 2022
****************************************


    Design: TOP

    max_area               0.00
  - Current Area         194.17
  ------------------------------
    Slack               -194.17  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  6541139.00
  ----------------------------------
    Slack                  -6541139.00  (VIOLATED)


1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Fri Oct 21 13:17:07 2022
****************************************


    Design: TOP

    max_area               0.00
  - Current Area         928.64
  ------------------------------
    Slack               -928.64  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  31369112.00
  ----------------------------------
    Slack                  -31369112.00  (VIOLATED)


1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Fri Oct 21 13:19:19 2022
****************************************


    Design: TOP

    max_area               0.00
  - Current Area        5053.91
  ------------------------------
    Slack              -5053.91  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  127158168.00
  ----------------------------------
    Slack                  -127158168.00  (VIOLATED)


1
Warning: Design 'TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Wed Oct 26 12:28:09 2022
****************************************

This design has no violated constraints.

1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Wed Oct 26 12:30:14 2022
****************************************


  Startpoint: PAM/partials_reg_14__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__0_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_14__0_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_15__0_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__0_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_4__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_5__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_4__10_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_4__10_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_5__10_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_5__10_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_10__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__10_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_10__10_/Q (DFFX1_RVT)                  0.05       0.15 f    1.16
  PAM/partials_reg_11__10_/D (DFFX1_RVT)                  0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__10_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_14__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__10_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__10_/Q (DFFX1_RVT)                  0.05       0.15 f    1.16
  PAM/partials_reg_15__10_/D (DFFX1_RVT)                  0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__10_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_11__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__6_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_11__6_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_12__6_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__6_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_6__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__5_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_6__5_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_7__5_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__5_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_2__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_3__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_2__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_2__5_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_3__5_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_3__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__5_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_1__5_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_10__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__4_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_10__4_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_11__4_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__4_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_3__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_4__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_3__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_3__12_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_4__12_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_4__12_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__4_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_1__4_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_8__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__5_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_8__5_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_9__5_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__5_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_3__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_4__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_3__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_3__7_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_4__7_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_4__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_12__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__0_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_12__0_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_13__0_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__0_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_13__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__5_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_13__5_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_14__5_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__5_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_2__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_3__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_2__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_2__12_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_3__12_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_3__12_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_6__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_6__0_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_7__0_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__0_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_8__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__4_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_8__4_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_9__4_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__4_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_13__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__4_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_13__4_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_14__4_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__4_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_2__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_3__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_2__9_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_2__9_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_3__9_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_3__9_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_14__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__5_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_14__5_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_15__5_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__5_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_1__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_2__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_1__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_1__7_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_2__7_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_2__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_1__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_2__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_1__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_1__15_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_2__15_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_2__15_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_6__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__4_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_6__4_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_7__4_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__4_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_12__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__6_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_12__6_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_13__6_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__6_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_2__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_3__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_2__10_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_2__10_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_3__10_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_3__10_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_5__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_6__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_5__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_5__14_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_6__14_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_6__14_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_8__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_9__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_8__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_8__12_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_9__12_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_9__12_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_4__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_5__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_4__8_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_4__8_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_5__8_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_5__8_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_4__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_5__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_4__9_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_4__9_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_5__9_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_5__9_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_6__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__3_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_6__3_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_7__3_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__3_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_10__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__7_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_10__7_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_11__7_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__7_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_11__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__9_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_11__9_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_12__9_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__9_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_12__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__11_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_12__11_/Q (DFFX1_RVT)                  0.05       0.15 f    1.16
  PAM/partials_reg_13__11_/D (DFFX1_RVT)                  0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__11_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_11__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__8_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_11__8_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_12__8_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__8_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_13__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__8_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_13__8_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_14__8_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__8_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_1__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_2__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_1__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_1__4_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_2__4_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_2__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_14__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__1_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_14__1_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_15__1_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__1_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_5__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_6__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_5__9_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_5__9_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_6__9_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_6__9_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_2__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_3__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_2__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_2__13_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_3__13_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_3__13_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_10__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__9_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_10__9_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_11__9_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__9_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_14__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__4_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_14__4_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_15__4_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__4_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_5__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_6__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_5__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_5__13_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_6__13_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_6__13_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_3__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__2_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_3__2_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_4__2_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__2_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_3__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_4__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_3__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_3__6_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_4__6_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_4__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_1__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_2__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_1__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_1__14_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_2__14_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_2__14_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_13__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__6_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_13__6_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_14__6_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__6_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_12__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__7_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_12__7_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_13__7_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__7_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_10__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__8_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_10__8_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_11__8_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__8_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_4__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__2_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_4__2_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_5__2_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__2_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_9__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__9_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_9__9_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_10__9_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__9_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_4__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_5__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_4__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_4__15_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_5__15_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_5__15_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_4__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__1_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_4__1_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_5__1_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__1_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_12__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__2_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_12__2_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_13__2_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__2_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_13__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__13_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__13_/Q (DFFX1_RVT)                  0.05       0.15 f    1.16
  PAM/partials_reg_14__13_/D (DFFX1_RVT)                  0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__13_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_11__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__7_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_11__7_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_12__7_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__7_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_9__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__3_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_9__3_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_10__3_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__3_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_14__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__7_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_14__7_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_15__7_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__7_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_4__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_5__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_4__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_4__7_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_5__7_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_5__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__6_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_1__6_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_14__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__6_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_14__6_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_15__6_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__6_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_6__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__6_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_6__6_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_7__6_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__6_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_11__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__5_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_11__5_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_12__5_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__5_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_2__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_3__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_2__8_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_2__8_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_3__8_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_3__8_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_2__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_3__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_2__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_2__4_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_3__4_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_3__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_9__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__4_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_9__4_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_10__4_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__4_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_14__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__11_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__11_/Q (DFFX1_RVT)                  0.05       0.15 f    1.16
  PAM/partials_reg_15__11_/D (DFFX1_RVT)                  0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__11_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_5__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__5_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_5__5_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_6__5_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__5_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_6__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_7__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_6__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_6__11_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_7__11_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_7__11_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_13__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__12_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__12_/Q (DFFX1_RVT)                  0.05       0.15 f    1.16
  PAM/partials_reg_14__12_/D (DFFX1_RVT)                  0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__12_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_14__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__12_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__12_/Q (DFFX1_RVT)                  0.05       0.15 f    1.16
  PAM/partials_reg_15__12_/D (DFFX1_RVT)                  0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__12_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_1__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_2__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_1__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_1__5_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_2__5_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_2__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_11__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__4_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_11__4_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_12__4_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__4_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_7__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__2_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_7__2_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_8__2_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__2_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_2__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_3__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_2__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_2__11_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_3__11_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_3__11_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_14__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__14_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__14_/Q (DFFX1_RVT)                  0.05       0.15 f    1.16
  PAM/partials_reg_15__14_/D (DFFX1_RVT)                  0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__14_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_8__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__8_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_8__8_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_9__8_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__8_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_7__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_8__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_7__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_7__12_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_8__12_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_8__12_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_11__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__3_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_11__3_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_12__3_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__3_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__11_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_1__11_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__11_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_13__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__0_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_13__0_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_14__0_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__0_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_2__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_3__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_2__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_2__7_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_3__7_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_3__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_10__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__5_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_10__5_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_11__5_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__5_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_14__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__13_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__13_/Q (DFFX1_RVT)                  0.05       0.15 f    1.16
  PAM/partials_reg_15__13_/D (DFFX1_RVT)                  0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__13_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__15_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_1__15_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__15_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_5__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_6__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_5__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_5__11_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_6__11_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_6__11_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__14_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_1__14_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__14_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__13_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_1__13_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__13_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_8__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__7_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_8__7_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_9__7_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__7_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_12__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__5_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_12__5_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_13__5_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__5_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_9__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__2_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_9__2_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_10__2_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__2_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_11__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__2_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_11__2_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_12__2_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__2_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_12__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__3_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_12__3_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_13__3_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__3_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_8__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_9__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_8__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_8__11_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_9__11_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_9__11_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__12_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_1__12_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__12_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_3__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_4__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_3__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_3__5_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_4__5_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_4__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_1__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__0_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_2__0_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__0_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__10_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__10_/Q (DFFX1_RVT)                     0.05       0.15 f    1.16
  PAM/a_pipe_reg_1__10_/D (DFFX1_RVT)                     0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__10_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_12__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__8_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_12__8_/Q (DFFX1_RVT)                   0.05       0.15 f    1.16
  PAM/partials_reg_13__8_/D (DFFX1_RVT)                   0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__8_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_1__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_2__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_1__9_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_1__9_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_2__9_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_2__9_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__7_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_1__7_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_3__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__3_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_3__3_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_4__3_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__3_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_12__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__1_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_12__1_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/partials_reg_13__1_/D (DFFX1_RVT)                   0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__1_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_10__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__6_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_10__6_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/partials_reg_11__6_/D (DFFX1_RVT)                   0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__6_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_5__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__4_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_5__4_/Q (DFFX1_RVT)                    0.06       0.16 f    1.16
  PAM/partials_reg_6__4_/D (DFFX1_RVT)                    0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__4_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_12__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__12_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_12__12_/Q (DFFX1_RVT)                  0.06       0.16 f    1.16
  PAM/partials_reg_13__12_/D (DFFX1_RVT)                  0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__12_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_9__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__6_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_9__6_/Q (DFFX1_RVT)                    0.06       0.16 f    1.16
  PAM/partials_reg_10__6_/D (DFFX1_RVT)                   0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__6_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_6__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_7__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_6__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_6__13_/Q (DFFX1_RVT)                     0.06       0.16 f    1.16
  PAM/a_pipe_reg_7__13_/D (DFFX1_RVT)                     0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_7__13_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_3__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_4__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_3__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_3__11_/Q (DFFX1_RVT)                     0.06       0.16 f    1.16
  PAM/a_pipe_reg_4__11_/D (DFFX1_RVT)                     0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_4__11_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_6__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_7__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_6__10_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_6__10_/Q (DFFX1_RVT)                     0.06       0.16 f    1.16
  PAM/a_pipe_reg_7__10_/D (DFFX1_RVT)                     0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_7__10_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_13__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__7_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_13__7_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/partials_reg_14__7_/D (DFFX1_RVT)                   0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__7_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_12__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__9_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_12__9_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/partials_reg_13__9_/D (DFFX1_RVT)                   0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__9_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_13__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__3_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_13__3_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/partials_reg_14__3_/D (DFFX1_RVT)                   0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__3_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_14__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__2_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_14__2_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/partials_reg_15__2_/D (DFFX1_RVT)                   0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__2_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_11__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__10_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_11__10_/Q (DFFX1_RVT)                  0.06       0.16 f    1.16
  PAM/partials_reg_12__10_/D (DFFX1_RVT)                  0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__10_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_9__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__5_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_9__5_/Q (DFFX1_RVT)                    0.06       0.16 f    1.16
  PAM/partials_reg_10__5_/D (DFFX1_RVT)                   0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__5_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_3__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_4__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_3__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_3__13_/Q (DFFX1_RVT)                     0.06       0.16 f    1.16
  PAM/a_pipe_reg_4__13_/D (DFFX1_RVT)                     0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_4__13_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_10__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__0_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_10__0_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/partials_reg_11__0_/D (DFFX1_RVT)                   0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__0_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_14__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__8_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_14__8_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/partials_reg_15__8_/D (DFFX1_RVT)                   0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__8_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_1__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_2__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_1__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_1__13_/Q (DFFX1_RVT)                     0.06       0.16 f    1.16
  PAM/a_pipe_reg_2__13_/D (DFFX1_RVT)                     0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_2__13_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_4__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_5__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_4__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_4__6_/Q (DFFX1_RVT)                      0.06       0.16 f    1.16
  PAM/a_pipe_reg_5__6_/D (DFFX1_RVT)                      0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_5__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__3_/Q (DFFX1_RVT)                      0.06       0.16 f    1.16
  PAM/a_pipe_reg_1__3_/D (DFFX1_RVT)                      0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_5__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_6__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_5__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_5__7_/Q (DFFX1_RVT)                      0.06       0.16 f    1.16
  PAM/a_pipe_reg_6__7_/D (DFFX1_RVT)                      0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_6__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_9__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__1_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_9__1_/Q (DFFX1_RVT)                    0.06       0.16 f    1.16
  PAM/partials_reg_10__1_/D (DFFX1_RVT)                   0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__1_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_9__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_10__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_9__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_9__11_/Q (DFFX1_RVT)                     0.06       0.16 f    1.16
  PAM/a_pipe_reg_10__11_/D (DFFX1_RVT)                    0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_10__11_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_8__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__6_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_8__6_/Q (DFFX1_RVT)                    0.06       0.16 f    1.16
  PAM/partials_reg_9__6_/D (DFFX1_RVT)                    0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__6_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_14__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__9_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_14__9_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/partials_reg_15__9_/D (DFFX1_RVT)                   0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__9_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_13__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__11_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__11_/Q (DFFX1_RVT)                  0.06       0.16 f    1.16
  PAM/partials_reg_14__11_/D (DFFX1_RVT)                  0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__11_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_10__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__3_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_10__3_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/partials_reg_11__3_/D (DFFX1_RVT)                   0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__3_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__8_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__8_/Q (DFFX1_RVT)                      0.06       0.16 f    1.16
  PAM/a_pipe_reg_1__8_/D (DFFX1_RVT)                      0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__8_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_13__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__1_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_13__1_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/partials_reg_14__1_/D (DFFX1_RVT)                   0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__1_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_10__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_11__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_10__13_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/a_pipe_reg_10__13_/Q (DFFX1_RVT)                    0.06       0.16 f    1.16
  PAM/a_pipe_reg_11__13_/D (DFFX1_RVT)                    0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_11__13_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_2__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_3__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_2__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_2__15_/Q (DFFX1_RVT)                     0.06       0.16 f    1.16
  PAM/a_pipe_reg_3__15_/D (DFFX1_RVT)                     0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_3__15_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_3__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_4__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_3__10_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_3__10_/Q (DFFX1_RVT)                     0.06       0.16 f    1.16
  PAM/a_pipe_reg_4__10_/D (DFFX1_RVT)                     0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_4__10_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_4__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_5__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_4__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_4__12_/Q (DFFX1_RVT)                     0.06       0.16 f    1.16
  PAM/a_pipe_reg_5__12_/D (DFFX1_RVT)                     0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_5__12_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_11__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__11_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_11__11_/Q (DFFX1_RVT)                  0.06       0.16 f    1.16
  PAM/partials_reg_12__11_/D (DFFX1_RVT)                  0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__11_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_12__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__10_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_12__10_/Q (DFFX1_RVT)                  0.06       0.16 f    1.16
  PAM/partials_reg_13__10_/D (DFFX1_RVT)                  0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__10_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_10__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__2_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_10__2_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/partials_reg_11__2_/D (DFFX1_RVT)                   0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__2_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__9_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__9_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_1__9_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__9_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_8__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_9__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_8__10_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_8__10_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_9__10_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_9__10_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_4__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_5__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_4__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_4__11_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_5__11_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_5__11_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_7__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_8__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_7__9_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_7__9_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_8__9_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_8__9_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_1__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_2__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_1__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_1__6_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_2__6_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_2__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_9__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_10__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_9__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_9__12_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_10__12_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_10__12_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_5__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_6__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_5__8_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_5__8_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_6__8_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_6__8_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_8__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_8__0_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_9__0_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__0_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_7__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__6_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_7__6_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_8__6_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__6_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_5__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_6__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_5__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_5__15_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_6__15_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_6__15_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_1__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__1_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__1_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_2__1_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__1_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_5__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__3_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_5__3_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_6__3_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__3_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_1__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_2__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_1__8_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_1__8_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_2__8_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_2__8_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_9__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_10__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_9__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_9__13_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_10__13_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_10__13_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_5__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_6__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_5__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_5__12_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_6__12_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_6__12_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_7__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_8__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_7__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_7__13_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_8__13_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_8__13_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_5__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__1_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_5__1_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_6__1_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__1_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_7__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__3_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_7__3_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_8__3_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__3_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_6__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_7__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_6__8_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_6__8_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_7__8_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_7__8_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_7__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__5_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_7__5_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_8__5_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__5_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_10__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_11__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_10__14_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/a_pipe_reg_10__14_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/a_pipe_reg_11__14_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_11__14_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_8__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_9__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_8__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_8__13_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_9__13_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_9__13_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_6__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_7__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_6__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_6__15_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_7__15_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_7__15_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_7__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_8__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_7__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_7__14_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_8__14_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_8__14_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_13__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__9_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_13__9_/Q (DFFX1_RVT)                   0.05       0.15 r    1.16
  PAM/partials_reg_14__9_/D (DFFX1_RVT)                   0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__9_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_2__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_3__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_2__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_2__14_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_3__14_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_3__14_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_9__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__7_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_9__7_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_10__7_/D (DFFX1_RVT)                   0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__7_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_9__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_9__0_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_10__0_/D (DFFX1_RVT)                   0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__0_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_2__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__0_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_3__0_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__0_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_1__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_2__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_1__10_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_1__10_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_2__10_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_2__10_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_7__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__7_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_7__7_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_8__7_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__7_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_7__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__4_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_7__4_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_8__4_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__4_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_10__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__1_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_10__1_/Q (DFFX1_RVT)                   0.05       0.15 r    1.16
  PAM/partials_reg_11__1_/D (DFFX1_RVT)                   0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__1_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_7__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__1_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_7__1_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_8__1_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__1_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_8__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__2_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_8__2_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_9__2_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__2_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_8__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__3_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_8__3_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_9__3_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__3_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_12__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__4_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_12__4_/Q (DFFX1_RVT)                   0.05       0.15 r    1.16
  PAM/partials_reg_13__4_/D (DFFX1_RVT)                   0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__4_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_5__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_6__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_5__10_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_5__10_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_6__10_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_6__10_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_3__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_4__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_3__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_3__14_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_4__14_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_4__14_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_4__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_5__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_4__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_4__14_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_5__14_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_5__14_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_9__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_10__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_9__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_9__14_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_10__14_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_10__14_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_10__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_11__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_10__15_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/a_pipe_reg_10__15_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/a_pipe_reg_11__15_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_11__15_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_6__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_7__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_6__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_6__12_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_7__12_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_7__12_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_6__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__2_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_6__2_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_7__2_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__2_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_11__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__0_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_11__0_/Q (DFFX1_RVT)                   0.05       0.15 r    1.16
  PAM/partials_reg_12__0_/D (DFFX1_RVT)                   0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__0_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_4__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_5__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_4__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_4__13_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_5__13_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_5__13_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_6__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_7__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_6__9_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_6__9_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_7__9_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_7__9_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_3__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__1_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_3__1_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_4__1_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__1_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_4__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_4__0_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_5__0_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__0_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_11__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__1_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_11__1_/Q (DFFX1_RVT)                   0.05       0.15 r    1.16
  PAM/partials_reg_12__1_/D (DFFX1_RVT)                   0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__1_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_13__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__10_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__10_/Q (DFFX1_RVT)                  0.05       0.15 r    1.16
  PAM/partials_reg_14__10_/D (DFFX1_RVT)                  0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__10_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_13__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__2_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_13__2_/Q (DFFX1_RVT)                   0.05       0.15 r    1.16
  PAM/partials_reg_14__2_/D (DFFX1_RVT)                   0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__2_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_0__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__2_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_1__2_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_14__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__3_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_14__3_/Q (DFFX1_RVT)                   0.05       0.15 r    1.16
  PAM/partials_reg_15__3_/D (DFFX1_RVT)                   0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__3_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_2__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__1_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__1_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_3__1_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__1_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_3__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_4__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_3__8_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_3__8_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_4__8_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_4__8_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_7__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_8__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_7__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_7__11_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_8__11_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_8__11_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_7__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_8__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_7__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_7__15_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_8__15_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_8__15_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_3__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_4__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_3__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_3__15_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_4__15_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_4__15_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_11__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_12__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_11__14_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/a_pipe_reg_11__14_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/a_pipe_reg_12__14_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_12__14_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_6__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__1_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_6__1_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_7__1_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__1_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_3__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_4__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_3__9_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_3__9_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_4__9_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_4__9_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_1__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_2__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_1__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_1__12_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_2__12_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_2__12_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_2__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_3__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_2__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_2__6_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_3__6_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_3__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_4__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__3_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_4__3_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_5__3_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__3_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_2__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__2_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__2_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_3__2_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__2_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_11__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_12__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_11__13_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/a_pipe_reg_11__13_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/a_pipe_reg_12__13_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_12__13_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_5__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_5__0_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_6__0_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__0_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_1__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_2__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_1__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_1__3_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_2__3_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_2__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_8__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_9__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_8__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_8__15_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_9__15_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_9__15_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_12__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_13__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_12__14_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/a_pipe_reg_12__14_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/a_pipe_reg_13__14_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_13__14_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_9__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__8_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_9__8_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_10__8_/D (DFFX1_RVT)                   0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__8_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_11__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_12__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_11__15_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/a_pipe_reg_11__15_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/a_pipe_reg_12__15_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_12__15_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_12__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_13__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_12__15_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/a_pipe_reg_12__15_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/a_pipe_reg_13__15_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_13__15_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_3__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_3__0_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_4__0_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__0_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_4__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__4_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_4__4_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_5__4_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__4_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_6__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_7__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_6__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_6__14_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_7__14_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_7__14_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_5__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__2_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_5__2_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_6__2_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__2_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_8__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__1_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_8__1_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_9__1_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__1_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_8__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_9__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_8__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_8__14_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_9__14_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_9__14_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_7__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_8__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_7__10_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_7__10_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_8__10_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_8__10_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_9__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_10__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_9__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_9__15_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_10__15_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_10__15_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_1__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_2__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_1__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/a_pipe_reg_1__11_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/a_pipe_reg_2__11_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_2__11_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_0__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__0_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_1__0_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__0_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_13__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_14__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_13__14_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_13__14_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/b_pipe_reg_14__14_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_14__14_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_13__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_14__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_13__15_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/a_pipe_reg_13__15_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/a_pipe_reg_14__15_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_14__15_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_8__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_9__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_8__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_8__14_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/b_pipe_reg_9__14_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_9__14_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_7__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_7__0_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_8__0_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__0_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__14_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/b_pipe_reg_5__14_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__14_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__12_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/b_pipe_reg_5__12_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__12_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_6__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_7__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_6__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_6__14_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/b_pipe_reg_7__14_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_7__14_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_9__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_10__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_9__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_9__4_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_10__4_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_10__4_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__1_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__1_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_4__1_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__1_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_7__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_8__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_7__1_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_7__1_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_8__1_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_8__1_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_8__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_9__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_8__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_8__5_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_9__5_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_9__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_10__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_11__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_10__14_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_10__14_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/b_pipe_reg_11__14_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_11__14_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_8__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_9__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_8__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_8__7_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_9__7_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_9__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_11__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_12__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_11__13_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_11__13_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/b_pipe_reg_12__13_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_12__13_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__12_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/b_pipe_reg_1__12_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__12_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__9_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__9_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_3__9_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__9_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_13__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_14__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_13__11_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_13__11_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/b_pipe_reg_14__11_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_14__11_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__10_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__10_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/b_pipe_reg_1__10_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__10_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_9__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_10__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_9__9_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_9__9_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_10__9_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_10__9_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_8__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_9__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_8__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_8__3_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_9__3_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_9__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__5_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_2__5_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_12__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_13__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_12__15_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_12__15_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/b_pipe_reg_13__15_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_13__15_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_13__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_14__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_13__13_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_13__13_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/b_pipe_reg_14__13_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_14__13_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__7_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_2__7_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_10__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_11__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_10__12_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_10__12_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/b_pipe_reg_11__12_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_11__12_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_10__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_11__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_10__6_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_10__6_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/b_pipe_reg_11__6_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_11__6_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_7__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_8__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_7__10_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_7__10_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/b_pipe_reg_8__10_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_8__10_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__13_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/b_pipe_reg_4__13_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__13_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_12__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_13__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_12__11_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_12__11_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/b_pipe_reg_13__11_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_13__11_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_12__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_13__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_12__14_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_12__14_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/b_pipe_reg_13__14_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_13__14_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__4_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_3__4_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__8_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__8_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_5__8_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__8_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_9__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_10__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_9__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_9__2_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_10__2_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_10__2_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_11__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_12__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_11__9_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_11__9_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/b_pipe_reg_12__9_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_12__9_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_9__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_10__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_9__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_9__6_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_10__6_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_10__6_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_7__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_8__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_7__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_7__3_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_8__3_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_8__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_11__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_12__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_11__12_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_11__12_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/b_pipe_reg_12__12_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_12__12_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_12__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_13__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_12__12_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_12__12_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/b_pipe_reg_13__12_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_13__12_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__8_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__8_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_1__8_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__8_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_6__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_7__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_6__8_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_6__8_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_7__8_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_7__8_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_7__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_8__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_7__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_7__12_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/b_pipe_reg_8__12_/D (DFFX1_RVT)                     0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_8__12_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_13__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_14__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_13__5_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_13__5_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/b_pipe_reg_14__5_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_14__5_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_10__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_11__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_10__13_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_10__13_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/b_pipe_reg_11__13_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_11__13_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_10__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_11__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_10__11_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_10__11_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/b_pipe_reg_11__11_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_11__11_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_10__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_11__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_10__10_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_10__10_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/b_pipe_reg_11__10_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_11__10_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_10__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_11__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_10__3_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_10__3_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/b_pipe_reg_11__3_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_11__3_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_6__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_7__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_6__9_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_6__9_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_7__9_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_7__9_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_8__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_9__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_8__9_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_8__9_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_9__9_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_9__9_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_12__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_13__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_12__5_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_12__5_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_13__5_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_13__5_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__3_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__3_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_12__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_13__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_12__10_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_12__10_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/b_pipe_reg_13__10_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_13__10_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_11__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_12__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_11__11_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_11__11_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/b_pipe_reg_12__11_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_12__11_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_10__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_11__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_10__2_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_10__2_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_11__2_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_11__2_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_11__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_12__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_11__10_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_11__10_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/b_pipe_reg_12__10_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_12__10_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__6_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__6_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__10_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__10_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__10_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__10_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_9__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_10__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_9__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_9__7_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_10__7_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_10__7_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_9__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_10__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_9__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_9__11_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_10__11_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_10__11_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_10__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_11__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_10__4_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_10__4_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_11__4_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_11__4_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_8__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_9__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_8__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_8__12_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_9__12_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_9__12_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_6__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_7__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_6__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_6__11_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_7__11_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_7__11_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_9__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_10__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_9__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_9__13_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_10__13_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_10__13_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_9__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_10__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_9__10_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_9__10_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_10__10_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_10__10_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_7__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_8__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_7__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_7__13_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_8__13_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_8__13_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__6_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__6_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_7__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_8__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_7__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_7__7_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_8__7_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_8__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_9__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_10__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_9__8_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_9__8_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_10__8_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_10__8_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__13_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__13_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__13_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_10__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_11__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_10__7_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_10__7_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_11__7_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_11__7_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_12__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_13__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_12__6_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_12__6_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_13__6_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_13__6_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__4_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__4_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_7__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_8__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_7__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_7__5_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_8__5_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_8__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_11__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_12__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_11__6_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_11__6_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_12__6_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_12__6_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_8__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_9__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_8__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_8__11_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_9__11_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_9__11_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_11__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_12__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_11__8_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_11__8_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_12__8_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_12__8_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__13_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__13_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__13_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__1_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__1_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__1_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__1_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_10__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_11__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_10__1_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_10__1_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_11__1_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_11__1_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__13_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__13_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__13_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__9_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__9_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__9_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__9_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_6__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_7__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_6__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_6__2_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_7__2_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_7__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__13_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__13_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__13_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__11_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__11_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__11_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_12__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_13__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_12__9_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_12__9_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_13__9_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_13__9_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__9_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__9_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__9_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__9_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_10__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_11__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_10__9_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_10__9_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_11__9_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_11__9_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_10__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_11__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_10__8_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_10__8_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_11__8_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_11__8_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__4_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__4_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__12_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__12_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__12_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_10__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_11__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_10__5_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_10__5_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_11__5_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_11__5_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_8__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_9__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_8__10_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_8__10_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_9__10_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_9__10_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_12__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_13__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_12__8_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_12__8_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_13__8_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_13__8_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_11__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_12__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_11__5_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_11__5_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_12__5_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_12__5_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_7__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_8__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_7__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_7__11_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_8__11_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_8__11_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__5_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__5_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_6__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_7__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_6__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_6__6_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_7__6_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_7__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_11__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_12__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_11__7_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_11__7_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_12__7_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_12__7_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_11__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_12__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_11__14_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_11__14_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/b_pipe_reg_12__14_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_12__14_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__2_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__2_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_9__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_10__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_9__1_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_9__1_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_10__1_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_10__1_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__6_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__6_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__15_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__15_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__15_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__10_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__10_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__10_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__10_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_13__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_14__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_13__6_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_13__6_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_14__6_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_14__6_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__14_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__14_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__14_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_9__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_10__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_9__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_9__12_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_10__12_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_10__12_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__8_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__8_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__8_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__8_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_6__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_7__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_6__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_6__5_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_7__5_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_7__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_11__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_12__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_11__4_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_11__4_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_12__4_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_12__4_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_12__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_13__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_12__3_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_12__3_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_13__3_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_13__3_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_6__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_7__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_6__10_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_6__10_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_7__10_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_7__10_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__11_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__11_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__11_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_13__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_14__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_13__9_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_13__9_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_14__9_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_14__9_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__7_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__7_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_13__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_14__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_13__2_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_13__2_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_14__2_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_14__2_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__11_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__11_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__11_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__7_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__7_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_6__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_7__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_6__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_6__13_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_7__13_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_7__13_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_12__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_13__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_12__4_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_12__4_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_13__4_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_13__4_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_7__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_8__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_7__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_7__4_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_8__4_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_8__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__4_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__4_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_7__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_8__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_7__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_7__6_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_8__6_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_8__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__11_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__11_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__11_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_8__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_9__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_8__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_8__13_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_9__13_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_9__13_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_7__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_8__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_7__8_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_7__8_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_8__8_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_8__8_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__10_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__10_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__10_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__10_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_13__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_14__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_13__12_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_13__12_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/b_pipe_reg_14__12_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_14__12_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_8__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_9__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_8__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_8__2_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_9__2_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_9__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_6__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_7__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_6__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_6__12_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_7__12_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_7__12_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_6__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_7__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_6__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_6__7_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_7__7_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_7__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__4_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__4_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_6__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_7__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_6__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_6__4_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_7__4_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_7__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__1_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__1_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__1_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__1_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_8__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_9__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_8__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_8__15_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_9__15_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_9__15_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__8_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__8_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__8_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__8_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_13__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_14__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_13__8_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_13__8_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_14__8_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_14__8_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__11_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__11_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__11_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_13__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_14__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_13__7_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_13__7_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_14__7_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_14__7_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__8_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__8_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__8_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__8_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__12_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__12_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__12_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__7_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__7_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__10_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__10_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__10_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__10_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_9__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_10__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_9__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_9__5_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_10__5_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_10__5_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__2_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__2_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__2_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__2_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_10__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_11__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_10__12_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/a_pipe_reg_10__12_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/a_pipe_reg_11__12_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_11__12_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_7__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_8__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_7__9_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_7__9_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_8__9_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_8__9_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__6_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__6_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_12__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_13__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_12__7_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_12__7_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_13__7_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_13__7_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__1_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__1_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__1_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__1_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__11_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__11_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__11_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__11_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__12_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__12_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__12_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__6_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__6_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_10__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_11__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_10__15_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_10__15_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/b_pipe_reg_11__15_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_11__15_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__9_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__9_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__9_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__9_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__9_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__9_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__9_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__9_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__5_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__5_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_7__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_8__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_7__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_7__2_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_8__2_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_8__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__7_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__7_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__3_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__3_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_12__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_13__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_12__2_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_12__2_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_13__2_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_13__2_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_9__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_10__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_9__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_9__14_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_10__14_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_10__14_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__5_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__5_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_6__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_7__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_6__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_6__3_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_7__3_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_7__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__5_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__5_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__2_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__2_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__2_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__2_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__3_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__3_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_11__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_12__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_11__1_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_11__1_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_12__1_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_12__1_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__15_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__15_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__15_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__14_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__14_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__14_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_11__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_12__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_11__2_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_11__2_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_12__2_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_12__2_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_6__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_7__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_6__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_6__15_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_7__15_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_7__15_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__3_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__3_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__1_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__1_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__1_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__1_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_13__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_14__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_13__3_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_13__3_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_14__3_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_14__3_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__9_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__9_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__9_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__9_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__4_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__4_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_11__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_12__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_11__3_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_11__3_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_12__3_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_12__3_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_8__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_9__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_8__8_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_8__8_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_9__8_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_9__8_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__6_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__6_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_8__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_9__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_8__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_8__4_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_9__4_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_9__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__13_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__13_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__13_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__13_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__2_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__2_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_13__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_14__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_13__10_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_13__10_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/b_pipe_reg_14__10_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_14__10_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__15_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__15_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__15_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__1_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__1_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__1_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__1_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__12_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__12_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__12_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__12_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__7_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__7_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__10_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__10_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__10_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__10_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__14_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__14_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__14_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__3_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__3_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__3_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__3_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__5_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__5_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_12__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_13__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_12__13_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_12__13_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/b_pipe_reg_13__13_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_13__13_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_13__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_14__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_13__1_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_13__1_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_14__1_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_14__1_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_8__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_9__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_8__1_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_8__1_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_9__1_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_9__1_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_8__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_9__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_8__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_8__6_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_9__6_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_9__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_9__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_10__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_9__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_9__3_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_10__3_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_10__3_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__8_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__8_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__8_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__8_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_13__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_14__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_13__4_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_13__4_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_14__4_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_14__4_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__14_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__14_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__14_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_12__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_13__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_12__1_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_12__1_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_13__1_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_13__1_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__15_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__15_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__15_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_10__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_11__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_10__0_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_10__0_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_11__0_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_11__0_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_7__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_8__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_7__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_7__15_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_8__15_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_8__15_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_7__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_8__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_7__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_7__14_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_8__14_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_8__14_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_6__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_7__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_6__1_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_6__1_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_7__1_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_7__1_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_8__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_9__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_8__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_8__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_9__0_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_9__0_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__0_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__0_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__15_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__15_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__15_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__14_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__14_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__14_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__14_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__0_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__0_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_13__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_14__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_13__15_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_13__15_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/b_pipe_reg_14__15_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_14__15_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_6__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_7__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_6__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_6__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_7__0_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_7__0_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_7__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_8__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_7__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_7__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_8__0_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_8__0_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_11__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_12__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_11__15_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/b_pipe_reg_11__15_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/b_pipe_reg_12__15_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_12__15_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_9__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_10__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_9__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_9__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_10__0_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_10__0_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__0_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__0_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_11__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_12__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_11__0_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_11__0_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_12__0_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_12__0_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_9__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_10__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_9__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_9__15_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_10__15_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_10__15_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_12__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_13__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_12__0_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_12__0_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_13__0_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_13__0_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__0_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__0_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_13__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_14__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_13__0_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_13__0_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_14__0_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_14__0_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__0_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__0_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__0_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__0_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__15_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__15_/D (DFFX1_RVT)                     0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__15_/CLK (DFFX1_RVT)                   0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_7__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_7__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_7__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/U505/Y (OA221X1_RVT)                                0.02 *     0.18 r    1.16
  PAM/partials_reg_8__8_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__8_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/b_pipe_reg_10__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_10__0_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_10__0_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/U508/Y (OA221X1_RVT)                                0.02 *     0.18 r    1.16
  PAM/partials_reg_11__11_/D (DFFX1_RVT)                  0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__11_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/b_pipe_reg_4__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/U502/Y (OA221X1_RVT)                                0.02 *     0.18 r    1.16
  PAM/partials_reg_5__5_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__5_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/b_pipe_reg_8__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_8__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_8__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/U506/Y (OA221X1_RVT)                                0.02 *     0.18 r    1.16
  PAM/partials_reg_9__9_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__9_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/b_pipe_reg_6__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_6__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_6__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/U504/Y (OA221X1_RVT)                                0.02 *     0.18 r    1.16
  PAM/partials_reg_7__7_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__7_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/b_pipe_reg_3__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/U501/Y (OA221X1_RVT)                                0.02 *     0.18 r    1.16
  PAM/partials_reg_4__4_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__4_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/b_pipe_reg_9__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_9__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_9__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/U507/Y (OA221X1_RVT)                                0.02 *     0.18 r    1.16
  PAM/partials_reg_10__10_/D (DFFX1_RVT)                  0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__10_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/b_pipe_reg_14__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_14__0_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_14__0_/Q (DFFX1_RVT)                     0.05       0.15 r    1.16
  PAM/U525/Y (OA221X1_RVT)                                0.03 *     0.18 r    1.16
  PAM/partials_reg_15__15_/D (DFFX1_RVT)                  0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__15_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/b_pipe_reg_2__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/U500/Y (OA221X1_RVT)                                0.02 *     0.18 r    1.16
  PAM/partials_reg_3__3_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__3_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/b_pipe_reg_5__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/U503/Y (OA221X1_RVT)                                0.02 *     0.18 r    1.16
  PAM/partials_reg_6__6_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__6_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/b_pipe_reg_1__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/U499/Y (OA221X1_RVT)                                0.02 *     0.18 r    1.16
  PAM/partials_reg_2__2_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__2_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__5_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_3__5_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U135/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_4__5_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__5_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/b_pipe_reg_0__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__17_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__15_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/U20/Y (NAND2X0_RVT)                                 0.02 *     0.17 f    1.16
  PAM/U531/Y (INVX0_RVT)                                  0.01 *     0.18 r    1.16
  PAM/partials_reg_1__17_/D (DFFX1_RVT)                   0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__17_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_14__22_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__22_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__22_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__22_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U393/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_15__22_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__22_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__16_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__16_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__16_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_1__16_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U56/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_2__16_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__16_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__19_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__19_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__19_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_4__19_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U155/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_5__19_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__19_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_14__16_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__16_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__16_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__16_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U399/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_15__16_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__16_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__21_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__21_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__21_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__21_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U221/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_7__21_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__21_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_9__25_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__25_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__25_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_9__25_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U319/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_10__25_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__25_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_13__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__15_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__15_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U432/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_14__15_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__15_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_8__23_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__23_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__23_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_8__23_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U287/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_9__23_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__23_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__6_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__6_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U32/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_1__6_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__6_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_12__28_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__28_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__28_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_12__28_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U451/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_13__28_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__28_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_14__17_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__17_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__17_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__17_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U398/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_15__17_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__17_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_14__20_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__20_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__20_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__20_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U395/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_15__20_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__20_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__18_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__18_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__18_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_3__18_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U122/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_4__18_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__18_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_14__23_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__23_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__23_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__23_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U392/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_15__23_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__23_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__6_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_3__6_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U134/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_4__6_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__6_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_11__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__13_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_11__13_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U498/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_12__13_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__13_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__17_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__17_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__17_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_2__17_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U89/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_3__17_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__17_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_13__22_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__22_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__22_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__22_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U425/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_14__22_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__22_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_13__29_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__29_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__29_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__29_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U418/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_14__29_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__29_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__4_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__4_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U102/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_3__4_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__4_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__3_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__3_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U69/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_2__3_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__3_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__11_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_3__11_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U129/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_4__11_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__11_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__5_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__5_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U67/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_2__5_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__5_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__13_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_3__13_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U127/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_4__13_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__13_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__20_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__20_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__20_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_5__20_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U188/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_6__20_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__20_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__7_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_3__7_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U133/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_4__7_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__7_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__5_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__5_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U101/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_3__5_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__5_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__14_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_2__14_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U92/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_3__14_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__14_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_10__26_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__26_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__26_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_10__26_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U352/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_11__26_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__26_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__9_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_6__9_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U233/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_7__9_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__9_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__8_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__8_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U98/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_3__8_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__8_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__10_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_1__10_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U62/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_2__10_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__10_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__8_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_6__8_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U234/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_7__8_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__8_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__9_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__9_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U97/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_3__9_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__9_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__3_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__3_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U35/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_1__3_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__3_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_13__20_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__20_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__20_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__20_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U427/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_14__20_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__20_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_11__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__14_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_11__14_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U497/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_12__14_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__14_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__16_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__16_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__16_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_3__16_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U124/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_4__16_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__16_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__17_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__17_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__17_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_1__17_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U55/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_2__17_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__17_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__11_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_2__11_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U95/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_3__11_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__11_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__15_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_3__15_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U125/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_4__15_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__15_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__6_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__6_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U66/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_2__6_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__6_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__21_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__21_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__21_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_5__21_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U187/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_6__21_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__21_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__18_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__18_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__18_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_4__18_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U156/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_5__18_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__18_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__10_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_4__10_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U164/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_5__10_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__10_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_12__26_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__26_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__26_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_12__26_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U453/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_13__26_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__26_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_9__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__13_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_9__13_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U331/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_10__13_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__13_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__4_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__4_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U68/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_2__4_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__4_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__12_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_4__12_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U162/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_5__12_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__12_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__20_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__20_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__20_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__20_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U222/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_7__20_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__20_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_8__24_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__24_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__24_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_8__24_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U286/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_9__24_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__24_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__13_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_2__13_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U93/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_3__13_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__13_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_7__16_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__16_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__16_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_7__16_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U260/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_8__16_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__16_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_13__17_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__17_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__17_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__17_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U430/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_14__17_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__17_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_7__22_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__22_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__22_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_7__22_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U254/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_8__22_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__22_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_7__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__14_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_7__14_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U262/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_8__14_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__14_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__8_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_4__8_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U166/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_5__8_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__8_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_8__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__10_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_8__10_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U300/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_9__10_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__10_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_12__20_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__20_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__20_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_12__20_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U459/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_13__20_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__20_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__19_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__19_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__19_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_3__19_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U121/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_4__19_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__19_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_12__16_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__16_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__16_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_12__16_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U463/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_13__16_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__16_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__8_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__8_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U64/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_2__8_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__8_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_9__24_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__24_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__24_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_9__24_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U320/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_10__24_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__24_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_11__27_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__27_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__27_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_11__27_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U484/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_12__27_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__27_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__16_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__16_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__16_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_5__16_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U192/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_6__16_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__16_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_13__18_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__18_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__18_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__18_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U429/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_14__18_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__18_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_11__25_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__25_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__25_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_11__25_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U486/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_12__25_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__25_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_7__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__11_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_7__11_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U265/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_8__11_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__11_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__11_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__11_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U231/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_7__11_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__11_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__15_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_1__15_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U57/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_2__15_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__15_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__16_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__16_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__16_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_2__16_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U90/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_3__16_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__16_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_7__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__12_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_7__12_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U264/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_8__12_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__12_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_7__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__9_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_7__9_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U267/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_8__9_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__9_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__2_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__2_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U36/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_1__2_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__2_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__17_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__17_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__17_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__17_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U225/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_7__17_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__17_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_14__26_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__26_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__26_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__26_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U389/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_15__26_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__26_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__9_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_3__9_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U131/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_4__9_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__9_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_8__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__12_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_8__12_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U298/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_9__12_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__12_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_11__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__15_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_11__15_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U496/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_12__15_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__15_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__15_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_5__15_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U193/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_6__15_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__15_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__14_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_5__14_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U194/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_6__14_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__14_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_7__21_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__21_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__21_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_7__21_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U255/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_8__21_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__21_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__18_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__18_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__18_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__18_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U224/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_7__18_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__18_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__9_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_5__9_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U199/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_6__9_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__9_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__7_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__7_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U99/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_3__7_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__7_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_10__25_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__25_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__25_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_10__25_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U353/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_11__25_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__25_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__14_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_3__14_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U126/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_4__14_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__14_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_12__21_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__21_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__21_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_12__21_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U458/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_13__21_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__21_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_10__20_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__20_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__20_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_10__20_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U358/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_11__20_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__20_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_12__18_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__18_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__18_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_12__18_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U461/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_13__18_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__18_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_9__23_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__23_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__23_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_9__23_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U321/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_10__23_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__23_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_9__21_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__21_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__21_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_9__21_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U323/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_10__21_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__21_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/b_pipe_reg_11__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_11__0_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_11__0_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/U528/Y (OA221X1_RVT)                                0.03 *     0.18 r    1.16
  PAM/partials_reg_12__12_/D (DFFX1_RVT)                  0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__12_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__14_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_1__14_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U58/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_2__14_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__14_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__10_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_2__10_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U96/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_3__10_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__10_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__13_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_4__13_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U161/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_5__13_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__13_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__13_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_5__13_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U195/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_6__13_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__13_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_10__24_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__24_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__24_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_10__24_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U354/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_11__24_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__24_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__4_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__4_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U34/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_1__4_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__4_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__12_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_0__12_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U26/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_1__12_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__12_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_8__18_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__18_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__18_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_8__18_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U292/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_9__18_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__18_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_12__27_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__27_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__27_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_12__27_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U452/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_13__27_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__27_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__10_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_5__10_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U198/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_6__10_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__10_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__10_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__10_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U232/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_7__10_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__10_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_11__18_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__18_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__18_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_11__18_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U493/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_12__18_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__18_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__10_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_0__10_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U28/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_1__10_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__10_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__16_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__16_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__16_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_4__16_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U158/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_5__16_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__16_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_9__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__15_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_9__15_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U329/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_10__15_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__15_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_8__17_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__17_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__17_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_8__17_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U293/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_9__17_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__17_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_14__25_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__25_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__25_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__25_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U390/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_15__25_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__25_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_10__18_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__18_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__18_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_10__18_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U360/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_11__18_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__18_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__20_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__20_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__20_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_4__20_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U154/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_5__20_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__20_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__6_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__6_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U100/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_3__6_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__6_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__14_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_0__14_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U24/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_1__14_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__14_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__12_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_1__12_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U60/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_2__12_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__12_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_8__19_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__19_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__19_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_8__19_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U291/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_9__19_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__19_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__14_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_4__14_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U160/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_5__14_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__14_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_8__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__15_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_8__15_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U295/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_9__15_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__15_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_13__16_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__16_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__16_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__16_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U431/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_14__16_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__16_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__14_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__14_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U228/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_7__14_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__14_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_11__19_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__19_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__19_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_11__19_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U492/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_12__19_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__19_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_8__22_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__22_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__22_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_8__22_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U288/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_9__22_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__22_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_13__24_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__24_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__24_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__24_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U423/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_14__24_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__24_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__5_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__5_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U33/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_1__5_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__5_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_9__20_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__20_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__20_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_9__20_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U324/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_10__20_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__20_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__18_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__18_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__18_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_5__18_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U190/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_6__18_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__18_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__12_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__12_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U230/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_7__12_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__12_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_9__22_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__22_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__22_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_9__22_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U322/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_10__22_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__22_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__15_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_2__15_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U91/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_3__15_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__15_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__11_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_5__11_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U197/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_6__11_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__11_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_12__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__14_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_12__14_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U465/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_13__14_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__14_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_10__21_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__21_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__21_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_10__21_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U357/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_11__21_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__21_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__13_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_1__13_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U59/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_2__13_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__13_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_11__21_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__21_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__21_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_11__21_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U490/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_12__21_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__21_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_10__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__14_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_10__14_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U364/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_11__14_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__14_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__8_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__8_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U30/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_1__8_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__8_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_7__19_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__19_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__19_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_7__19_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U257/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_8__19_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__19_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_7__17_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__17_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__17_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_7__17_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U259/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_8__17_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__17_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__10_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_3__10_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U130/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_4__10_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__10_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_10__16_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__16_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__16_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_10__16_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U362/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_11__16_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__16_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_14__24_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__24_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__24_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__24_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U391/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_15__24_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__24_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__9_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__9_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U29/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_1__9_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__9_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__13_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__13_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U229/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_7__13_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__13_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__7_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_4__7_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U167/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_5__7_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__7_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_9__16_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__16_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__16_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_9__16_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U328/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_10__16_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__16_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_14__18_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__18_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__18_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__18_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U397/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_15__18_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__18_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_13__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__14_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__14_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U526/Y (OA221X1_RVT)                                0.03 *     0.18 r    1.16
  PAM/partials_reg_14__14_/D (DFFX1_RVT)                  0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__14_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_14__28_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__28_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__28_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__28_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U387/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_15__28_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__28_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_11__23_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__23_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__23_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_11__23_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U488/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_12__23_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__23_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__9_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__9_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U63/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_2__9_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__9_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_8__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__14_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_8__14_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U296/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_9__14_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__14_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__7_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__7_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U31/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_1__7_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__7_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_8__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__13_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_8__13_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U297/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_9__13_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__13_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_9__19_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__19_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__19_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_9__19_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U325/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_10__19_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__19_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__8_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_5__8_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U200/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_6__8_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__8_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_8__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__11_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_8__11_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U299/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_9__11_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__11_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_7__18_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__18_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__18_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_7__18_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U258/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_8__18_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__18_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__19_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__19_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__19_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__19_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U223/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_7__19_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__19_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__12_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_5__12_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U196/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_6__12_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__12_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__11_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_4__11_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U163/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_5__11_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__11_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_9__18_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__18_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__18_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_9__18_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U326/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_10__18_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__18_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_8__20_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__20_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__20_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_8__20_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U290/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_9__20_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__20_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__9_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_4__9_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U165/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_5__9_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__9_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__11_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_1__11_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U61/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_2__11_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__11_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__15_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_0__15_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U530/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_1__15_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__15_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__12_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_3__12_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U128/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_4__12_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__12_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_10__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__15_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_10__15_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U363/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_11__15_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__15_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__19_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__19_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__19_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_5__19_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U189/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_6__19_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__19_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_9__17_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__17_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__17_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_9__17_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U327/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_10__17_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__17_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_13__27_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__27_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__27_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__27_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U420/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_14__27_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__27_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__18_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__18_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__18_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_2__18_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U88/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_3__18_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__18_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__16_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__16_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__16_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__16_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U226/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_7__16_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__16_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_7__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__10_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_7__10_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U266/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_8__10_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__10_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_10__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__12_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_10__12_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U366/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_11__12_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__12_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_12__19_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__19_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__19_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_12__19_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U460/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_13__19_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__19_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__15_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_4__15_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U159/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_5__15_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__15_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_8__21_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__21_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__21_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_8__21_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U289/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_9__21_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__21_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_7__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__13_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_7__13_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U263/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_8__13_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__13_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_11__16_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__16_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__16_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_11__16_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U495/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_12__16_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__16_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_12__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__15_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_12__15_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U464/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_13__15_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__15_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_10__22_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__22_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__22_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_10__22_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U356/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_11__22_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__22_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_11__22_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__22_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__22_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_11__22_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U489/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_12__22_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__22_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_11__17_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__17_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__17_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_11__17_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U494/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_12__17_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__17_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_12__24_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__24_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__24_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_12__24_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U455/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_13__24_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__24_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_10__19_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__19_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__19_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_10__19_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U359/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_11__19_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__19_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_12__23_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__23_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__23_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_12__23_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U456/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_13__23_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__23_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_14__21_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__21_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__21_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__21_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U394/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_15__21_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__21_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__8_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_3__8_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U132/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_4__8_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__8_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_10__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__13_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_10__13_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U365/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_11__13_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__13_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/b_pipe_reg_12__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_12__0_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_12__0_/Q (DFFX1_RVT)                     0.06       0.16 r    1.16
  PAM/U527/Y (OA221X1_RVT)                                0.03 *     0.18 r    1.16
  PAM/partials_reg_13__13_/D (DFFX1_RVT)                  0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__13_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__15_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__15_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U227/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_7__15_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__15_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_7__23_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__23_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__23_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_7__23_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U253/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_8__23_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__23_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_10__17_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__17_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__17_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_10__17_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U361/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_11__17_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__17_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__17_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__17_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__17_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_3__17_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U123/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_4__17_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__17_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_12__25_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__25_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__25_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_12__25_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U454/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_13__25_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__25_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__7_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__7_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U65/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_2__7_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__7_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_13__23_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__23_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__23_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__23_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U424/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_14__23_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__23_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__17_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__17_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__17_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_5__17_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U191/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_6__17_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__17_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_7__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__15_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_7__15_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U261/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_8__15_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__15_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_7__20_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__20_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__20_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_7__20_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U256/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_8__20_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__20_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_8__16_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__16_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__16_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_8__16_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U294/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_9__16_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__16_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__22_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__22_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__22_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__22_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U220/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_7__22_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__22_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__12_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_2__12_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U94/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_3__12_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__12_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_9__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__11_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_9__11_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U333/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_10__11_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__11_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__11_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_0__11_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U27/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_1__11_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__11_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_14__19_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__19_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__19_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__19_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U396/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_15__19_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__19_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_11__20_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__20_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__20_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_11__20_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U491/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_12__20_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__20_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_10__23_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__23_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__23_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_10__23_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U355/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_11__23_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__23_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_13__28_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__28_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__28_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__28_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U419/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_14__28_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__28_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_11__24_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__24_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__24_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_11__24_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U487/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_12__24_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__24_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_13__25_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__25_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__25_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__25_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U422/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_14__25_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__25_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_14__29_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__29_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__29_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__29_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U386/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_15__29_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__29_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__13_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_0__13_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U25/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_1__13_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__13_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_9__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__12_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_9__12_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U332/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_10__12_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__12_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_11__26_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__26_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__26_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_11__26_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U485/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_12__26_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__26_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_14__27_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__27_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__27_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__27_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U388/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_15__27_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__27_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_9__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__14_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_9__14_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U330/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_10__14_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__14_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_13__21_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__21_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__21_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__21_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U426/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_14__21_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__21_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_12__22_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__22_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__22_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_12__22_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U457/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_13__22_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__22_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__7_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_5__7_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U201/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_6__7_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__7_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_14__30_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__30_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__30_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__30_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U385/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_15__30_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__30_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_13__26_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__26_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__26_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__26_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U421/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_14__26_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__26_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/b_pipe_reg_0__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/U529/Y (OA221X1_RVT)                                0.03 *     0.18 r    1.16
  PAM/partials_reg_1__1_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__1_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__17_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__17_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__17_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_4__17_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U157/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_5__17_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__17_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_12__17_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__17_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__17_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_12__17_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U462/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_13__17_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__17_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_13__19_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__19_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__19_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__19_/Q (DFFX1_RVT)                  0.06       0.16 r    1.16
  PAM/U428/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_14__19_/D (DFFX1_RVT)                  0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__19_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__6_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_4__6_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U168/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_5__6_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__6_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/b_pipe_reg_0__15_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__16_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__15_/CLK (DFFX1_RVT)                   0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__15_/Q (DFFX1_RVT)                     0.06       0.16 f    1.16
  PAM/U22/Y (OR2X1_RVT)                                   0.02 *     0.18 f    1.16
  PAM/U23/Y (AND2X1_RVT)                                  0.02 *     0.19 f    1.16
  PAM/partials_reg_1__16_/D (DFFX1_RVT)                   0.00 *     0.19 f    1.16
  data arrival time                                                  0.19      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__16_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.19      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_4__20_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__21_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__20_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_4__20_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/U154/CO (FADDX1_RVT)                                0.02 *     0.18 f    1.16
  PAM/U153/Y (NBUFFX2_RVT)                                0.01 *     0.20 f    1.16
  PAM/partials_reg_5__21_/D (DFFX1_RVT)                   0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__21_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_8__24_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_9__25_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_8__24_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_8__24_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/U286/CO (FADDX1_RVT)                                0.02 *     0.18 f    1.16
  PAM/U285/Y (NBUFFX2_RVT)                                0.01 *     0.20 f    1.16
  PAM/partials_reg_9__25_/D (DFFX1_RVT)                   0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_9__25_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_6__22_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__23_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__22_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__22_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/U220/CO (FADDX1_RVT)                                0.02 *     0.18 f    1.16
  PAM/U219/Y (NBUFFX2_RVT)                                0.01 *     0.20 f    1.16
  PAM/partials_reg_7__23_/D (DFFX1_RVT)                   0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__23_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_13__29_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_14__30_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_13__29_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_13__29_/Q (DFFX1_RVT)                  0.06       0.16 f    1.16
  PAM/U418/CO (FADDX1_RVT)                                0.02 *     0.18 f    1.16
  PAM/U417/Y (NBUFFX2_RVT)                                0.01 *     0.20 f    1.16
  PAM/partials_reg_14__30_/D (DFFX1_RVT)                  0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_14__30_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_9__25_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_10__26_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_9__25_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_9__25_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/U319/CO (FADDX1_RVT)                                0.02 *     0.18 f    1.16
  PAM/U318/Y (NBUFFX2_RVT)                                0.01 *     0.20 f    1.16
  PAM/partials_reg_10__26_/D (DFFX1_RVT)                  0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_10__26_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_10__26_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_11__27_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_10__26_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_10__26_/Q (DFFX1_RVT)                  0.06       0.16 f    1.16
  PAM/U352/CO (FADDX1_RVT)                                0.02 *     0.18 f    1.16
  PAM/U351/Y (NBUFFX2_RVT)                                0.01 *     0.20 f    1.16
  PAM/partials_reg_11__27_/D (DFFX1_RVT)                  0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_11__27_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_7__23_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_8__24_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_7__23_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_7__23_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/U253/CO (FADDX1_RVT)                                0.02 *     0.18 f    1.16
  PAM/U252/Y (NBUFFX2_RVT)                                0.01 *     0.20 f    1.16
  PAM/partials_reg_8__24_/D (DFFX1_RVT)                   0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_8__24_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_12__28_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_13__29_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_12__28_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_12__28_/Q (DFFX1_RVT)                  0.06       0.16 f    1.16
  PAM/U451/CO (FADDX1_RVT)                                0.02 *     0.18 f    1.16
  PAM/U450/Y (NBUFFX2_RVT)                                0.01 *     0.20 f    1.16
  PAM/partials_reg_13__29_/D (DFFX1_RVT)                  0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_13__29_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_11__27_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_12__28_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_11__27_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_11__27_/Q (DFFX1_RVT)                  0.06       0.16 f    1.16
  PAM/U484/CO (FADDX1_RVT)                                0.02 *     0.18 f    1.16
  PAM/U483/Y (NBUFFX2_RVT)                                0.01 *     0.20 f    1.16
  PAM/partials_reg_12__28_/D (DFFX1_RVT)                  0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_12__28_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_3__19_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__20_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__19_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_3__19_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/U121/CO (FADDX1_RVT)                                0.02 *     0.18 f    1.16
  PAM/U120/Y (NBUFFX2_RVT)                                0.01 *     0.20 f    1.16
  PAM/partials_reg_4__20_/D (DFFX1_RVT)                   0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__20_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_2__18_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__19_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__18_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_2__18_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/U88/CO (FADDX1_RVT)                                 0.02 *     0.18 f    1.16
  PAM/U87/Y (NBUFFX2_RVT)                                 0.01 *     0.20 f    1.16
  PAM/partials_reg_3__19_/D (DFFX1_RVT)                   0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__19_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_5__21_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__22_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__21_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_5__21_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/U187/CO (FADDX1_RVT)                                0.02 *     0.18 f    1.16
  PAM/U186/Y (NBUFFX2_RVT)                                0.01 *     0.20 f    1.16
  PAM/partials_reg_6__22_/D (DFFX1_RVT)                   0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__22_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_14__30_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_15__31_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_14__30_/CLK (DFFX1_RVT)                0.00       0.10 r    1.16
  PAM/partials_reg_14__30_/Q (DFFX1_RVT)                  0.06       0.16 f    1.16
  PAM/U385/CO (FADDX1_RVT)                                0.02 *     0.18 f    1.16
  PAM/U384/Y (NBUFFX2_RVT)                                0.01 *     0.20 f    1.16
  PAM/partials_reg_15__31_/D (DFFX1_RVT)                  0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_15__31_/CLK (DFFX1_RVT)                0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_1__17_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__18_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__17_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_1__17_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/U55/CO (FADDX1_RVT)                                 0.02 *     0.18 f    1.16
  PAM/U54/Y (NBUFFX2_RVT)                                 0.01 *     0.20 f    1.16
  PAM/partials_reg_2__18_/D (DFFX1_RVT)                   0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__18_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


    Design: TOP

    max_area               0.00
  - Current Area        6687.29
  ------------------------------
    Slack              -6687.29  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  160735280.00
  ----------------------------------
    Slack                  -160735280.00  (VIOLATED)


1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Wed Oct 26 12:34:46 2022
****************************************


  Startpoint: PAM/partials_reg_5__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__2_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_5__2_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_6__2_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__2_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_1__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_2__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_1__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_1__7_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_2__7_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_2__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_1__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_2__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_1__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_1__6_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_2__6_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_2__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_6__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__3_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_6__3_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_7__3_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__3_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_5__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__5_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_5__5_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_6__5_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__5_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_5__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__1_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_5__1_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_6__1_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__1_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_4__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__1_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_4__1_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_5__1_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__1_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_6__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__1_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_6__1_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_7__1_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__1_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__6_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_1__6_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_6__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__4_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_6__4_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_7__4_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__4_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_6__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__5_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_6__5_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_7__5_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__5_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_6__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__2_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_6__2_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_7__2_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__2_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_4__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_5__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_4__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_4__6_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_5__6_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_5__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__7_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_1__7_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_5__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__4_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_5__4_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_6__4_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__4_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_2__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_3__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_2__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_2__4_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_3__4_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_3__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__5_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_1__5_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_5__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__3_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_5__3_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_6__3_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__3_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_6__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__6_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_6__6_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_7__6_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__6_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_4__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_4__0_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_5__0_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__0_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__3_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_1__3_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_1__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__1_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__1_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_2__1_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__1_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_6__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_6__0_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_7__0_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__0_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_3__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_4__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_3__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_3__6_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_4__6_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_4__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_1__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_2__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_1__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_1__5_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_2__5_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_2__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_2__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_3__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_2__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_2__6_/Q (DFFX1_RVT)                      0.06       0.16 f    1.16
  PAM/a_pipe_reg_3__6_/D (DFFX1_RVT)                      0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_3__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_2__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_3__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_2__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_2__5_/Q (DFFX1_RVT)                      0.06       0.16 f    1.16
  PAM/a_pipe_reg_3__5_/D (DFFX1_RVT)                      0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_3__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_4__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__4_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_4__4_/Q (DFFX1_RVT)                    0.06       0.16 f    1.16
  PAM/partials_reg_5__4_/D (DFFX1_RVT)                    0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__4_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_2__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__1_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__1_/Q (DFFX1_RVT)                    0.06       0.16 f    1.16
  PAM/partials_reg_3__1_/D (DFFX1_RVT)                    0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__1_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_3__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__1_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_3__1_/Q (DFFX1_RVT)                    0.06       0.16 f    1.16
  PAM/partials_reg_4__1_/D (DFFX1_RVT)                    0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__1_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_3__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__3_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_3__3_/Q (DFFX1_RVT)                    0.06       0.16 f    1.16
  PAM/partials_reg_4__3_/D (DFFX1_RVT)                    0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__3_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_2__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_3__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_2__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_2__7_/Q (DFFX1_RVT)                      0.06       0.16 f    1.16
  PAM/a_pipe_reg_3__7_/D (DFFX1_RVT)                      0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_3__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_5__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_5__0_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_6__0_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__0_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__2_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_1__2_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__4_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_1__4_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_4__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__2_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_4__2_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_5__2_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__2_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_3__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__2_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_3__2_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_4__2_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__2_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_3__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_4__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_3__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_3__7_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_4__7_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_4__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_3__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_3__0_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_4__0_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__0_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_1__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_2__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_1__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_1__3_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_2__3_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_2__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_1__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__0_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_2__0_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__0_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_4__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__3_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_4__3_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_5__3_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__3_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_2__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__0_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_3__0_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__0_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_4__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_5__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_4__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_4__7_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_5__7_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_5__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_1__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_2__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_1__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_1__4_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_2__4_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_2__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_0__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__0_/Q (DFFX1_RVT)                    0.05       0.15 r    1.16
  PAM/partials_reg_1__0_/D (DFFX1_RVT)                    0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__0_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_3__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_4__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_3__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_3__5_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_4__5_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_4__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/a_pipe_reg_5__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_6__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_5__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_5__7_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_6__7_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_6__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__2_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_6__2_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__7_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_6__7_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__4_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_1__4_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__7_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__7_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__3_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__3_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__6_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__6_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__1_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__1_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__1_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__1_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__5_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__5_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__1_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__1_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__1_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__1_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__2_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__2_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__6_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__6_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__3_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__3_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__5_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__5_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__3_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__3_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__5_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__5_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__5_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__5_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__4_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__4_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__6_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__6_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__6_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__6_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__4_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__4_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__1_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__1_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__1_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__1_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__5_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__5_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__6_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__6_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__3_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__3_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__5_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__5_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__5_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__5_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__2_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__2_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__1_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__1_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__1_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__1_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__3_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__3_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__4_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__4_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__6_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__6_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__6_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__6_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__4_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__4_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__2_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__2_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__2_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__2_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__3_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__3_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__4_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__4_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__4_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__4_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__7_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__7_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__1_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__1_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__1_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__1_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__7_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__7_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__2_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__2_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__7_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__7_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_5__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_6__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_6__0_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_6__0_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__1_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__1_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__1_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__1_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_3__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_4__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_3__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_3__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_4__0_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_4__0_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_4__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_5__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_4__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_4__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_5__0_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_5__0_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_3__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_3__0_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_3__0_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/partials_reg_2__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__2_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__2_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/partials_reg_3__2_/D (DFFX1_RVT)                    0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__2_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__0_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__0_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__7_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__7_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__7_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__0_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__0_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_6__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_6__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_6__0_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/U131/Y (OA221X1_RVT)                                0.03 *     0.18 r    1.16
  PAM/partials_reg_7__7_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__7_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/b_pipe_reg_0__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__7_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/U12/Y (NAND2X0_RVT)                                 0.01 *     0.17 f    1.16
  PAM/U139/Y (INVX0_RVT)                                  0.01 *     0.18 r    1.16
  PAM/partials_reg_1__9_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__9_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__11_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_3__11_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U82/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_4__11_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__11_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__12_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_4__12_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U65/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_5__12_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__12_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/b_pipe_reg_5__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_5__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_5__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/U132/Y (OA221X1_RVT)                                0.03 *     0.18 r    1.16
  PAM/partials_reg_6__6_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__6_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__12_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_5__12_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U49/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_6__12_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__12_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__4_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__4_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U105/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_3__4_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__4_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__9_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_4__9_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U68/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_5__9_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__9_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__8_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_6__8_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U37/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_7__8_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__8_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__10_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__10_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U35/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_7__10_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__10_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__6_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_3__6_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U87/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_4__6_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__6_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__9_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__9_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U100/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_3__9_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__9_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__9_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__9_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U116/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_2__9_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__9_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__11_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_4__11_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U66/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_5__11_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__11_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__6_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__6_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U103/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_3__6_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__6_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__5_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__5_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U120/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_2__5_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__5_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__8_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_4__8_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U69/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_5__8_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__8_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__8_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_3__8_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U85/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_4__8_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__8_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__7_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__7_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U102/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_3__7_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__7_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__9_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_3__9_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U84/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_4__9_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__9_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__5_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_3__5_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U88/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_4__5_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__5_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__10_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_3__10_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U83/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_4__10_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__10_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__11_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_5__11_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U50/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_6__11_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__11_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__8_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_5__8_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U53/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_6__8_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__8_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__10_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_2__10_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U99/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_3__10_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__10_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__7_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_4__7_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U70/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_5__7_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__7_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__5_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__5_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U104/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_3__5_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__5_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__7_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_3__7_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U86/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_4__7_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__7_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__13_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_5__13_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U48/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_6__13_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__13_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__7_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_5__7_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U54/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_6__7_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__7_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__8_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__8_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U101/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_3__8_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__8_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__10_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_4__10_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U67/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_5__10_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__10_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__8_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__8_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__8_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U117/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_2__8_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__8_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__6_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__6_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U16/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_1__6_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__6_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__3_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__3_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U135/Y (OA221X1_RVT)                                0.03 *     0.18 r    1.16
  PAM/partials_reg_3__3_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__3_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__12_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__12_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U33/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_7__12_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__12_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__9_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_6__9_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U36/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_7__9_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__9_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__3_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__3_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U19/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_1__3_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__3_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__10_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_5__10_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U51/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_6__10_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__10_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__2_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__2_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U20/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_1__2_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__2_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__6_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_4__6_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U71/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_5__6_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__6_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__7_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__7_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U138/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_1__7_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__7_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__14_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__14_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U31/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_7__14_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__14_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_4__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__5_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_4__5_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U133/Y (OA221X1_RVT)                                0.03 *     0.18 r    1.16
  PAM/partials_reg_5__5_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__5_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__1_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__1_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U137/Y (OA221X1_RVT)                                0.03 *     0.18 r    1.16
  PAM/partials_reg_1__1_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__1_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_5__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__9_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__9_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_5__9_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U52/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_6__9_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__9_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_3__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__4_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_3__4_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U134/Y (OA221X1_RVT)                                0.03 *     0.18 r    1.16
  PAM/partials_reg_4__4_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__4_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__6_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__6_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U119/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_2__6_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__6_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__7_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__7_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U118/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_2__7_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__7_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__11_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__11_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U34/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_7__11_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__11_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__4_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__4_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U121/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_2__4_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__4_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__5_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__5_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U17/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_1__5_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__5_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_6__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__13_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__13_/Q (DFFX1_RVT)                   0.06       0.16 r    1.16
  PAM/U32/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_7__13_/D (DFFX1_RVT)                   0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__13_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__4_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__4_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U18/S (FADDX1_RVT)                                  0.03 *     0.18 r    1.16
  PAM/partials_reg_1__4_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__4_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__3_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__3_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U122/S (FADDX1_RVT)                                 0.03 *     0.18 f    1.16
  PAM/partials_reg_2__3_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__3_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__2_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__2_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U136/Y (OA221X1_RVT)                                0.03 *     0.18 r    1.16
  PAM/partials_reg_2__2_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__2_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/b_pipe_reg_0__7_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__8_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__7_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__7_/Q (DFFX1_RVT)                      0.06       0.16 f    1.16
  PAM/U14/Y (OR2X1_RVT)                                   0.02 *     0.18 f    1.16
  PAM/U15/Y (AND2X1_RVT)                                  0.02 *     0.19 f    1.16
  PAM/partials_reg_1__8_/D (DFFX1_RVT)                    0.00 *     0.19 f    1.16
  data arrival time                                                  0.19      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__8_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.19      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_3__11_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_4__12_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_3__11_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_3__11_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/U82/CO (FADDX1_RVT)                                 0.02 *     0.18 f    1.16
  PAM/U81/Y (NBUFFX2_RVT)                                 0.01 *     0.20 f    1.16
  PAM/partials_reg_4__12_/D (DFFX1_RVT)                   0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_4__12_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_2__10_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__11_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__10_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_2__10_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/U99/CO (FADDX1_RVT)                                 0.02 *     0.18 f    1.16
  PAM/U98/Y (NBUFFX2_RVT)                                 0.01 *     0.20 f    1.16
  PAM/partials_reg_3__11_/D (DFFX1_RVT)                   0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__11_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_5__13_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_6__14_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_5__13_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_5__13_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/U48/CO (FADDX1_RVT)                                 0.02 *     0.18 f    1.16
  PAM/U47/Y (NBUFFX2_RVT)                                 0.01 *     0.20 f    1.16
  PAM/partials_reg_6__14_/D (DFFX1_RVT)                   0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_6__14_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_1__9_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__10_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__9_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__9_/Q (DFFX1_RVT)                    0.06       0.16 f    1.16
  PAM/U116/CO (FADDX1_RVT)                                0.02 *     0.18 f    1.16
  PAM/U115/Y (NBUFFX2_RVT)                                0.01 *     0.20 f    1.16
  PAM/partials_reg_2__10_/D (DFFX1_RVT)                   0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__10_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_4__12_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_5__13_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_4__12_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_4__12_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/U65/CO (FADDX1_RVT)                                 0.02 *     0.18 f    1.16
  PAM/U64/Y (NBUFFX2_RVT)                                 0.01 *     0.20 f    1.16
  PAM/partials_reg_5__13_/D (DFFX1_RVT)                   0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_5__13_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_6__14_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_7__15_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_6__14_/CLK (DFFX1_RVT)                 0.00       0.10 r    1.16
  PAM/partials_reg_6__14_/Q (DFFX1_RVT)                   0.06       0.16 f    1.16
  PAM/U31/CO (FADDX1_RVT)                                 0.02 *     0.18 f    1.16
  PAM/U30/Y (NBUFFX2_RVT)                                 0.01 *     0.20 f    1.16
  PAM/partials_reg_7__15_/D (DFFX1_RVT)                   0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_7__15_/CLK (DFFX1_RVT)                 0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


    Design: TOP

    max_area               0.00
  - Current Area        1620.68
  ------------------------------
    Slack              -1620.68  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  38995288.00
  ----------------------------------
    Slack                  -38995288.00  (VIOLATED)


1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : TOP
Scenario(s): mode_norm.OC_rvt_ff1p16vn40c
Version: O-2018.06-SP4
Date   : Wed Oct 26 12:37:13 2022
****************************************


  Startpoint: PAM/a_pipe_reg_0__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__3_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_1__3_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_2__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__2_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__2_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_3__2_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__2_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_0__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__0_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_1__0_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__0_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_2__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__0_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_3__0_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__0_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_0__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_1__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_0__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_0__2_/Q (DFFX1_RVT)                      0.05       0.15 f    1.16
  PAM/a_pipe_reg_1__2_/D (DFFX1_RVT)                      0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_1__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_1__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__0_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__0_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_2__0_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__0_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_1__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__1_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__1_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_2__1_/D (DFFX1_RVT)                    0.00 *     0.15 f    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__1_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/partials_reg_2__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__1_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__1_/Q (DFFX1_RVT)                    0.05       0.15 f    1.16
  PAM/partials_reg_3__1_/D (DFFX1_RVT)                    0.00 *     0.16 f    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__1_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45      


  Startpoint: PAM/a_pipe_reg_1__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/a_pipe_reg_2__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/a_pipe_reg_1__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/a_pipe_reg_1__3_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/a_pipe_reg_2__3_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/a_pipe_reg_2__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__3_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_2__3_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__2_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_2__2_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__1_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__1_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_1__1_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__1_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__1_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__1_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/b_pipe_reg_2__1_/D (DFFX1_RVT)                      0.00 *     0.15 r    1.16
  data arrival time                                                  0.15      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__1_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.15      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__2_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__2_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__2_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__2_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__3_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__3_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__3_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_1__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_2__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_1__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_1__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_2__0_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_2__0_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_0__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/b_pipe_reg_1__0_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__0_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/b_pipe_reg_1__0_/D (DFFX1_RVT)                      0.00 *     0.16 r    1.16
  data arrival time                                                  0.16      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/b_pipe_reg_1__0_/CLK (DFFX1_RVT)                    0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.16      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44      


  Startpoint: PAM/b_pipe_reg_2__0_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_2__0_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_2__0_/Q (DFFX1_RVT)                      0.05       0.15 r    1.16
  PAM/U33/Y (OA221X1_RVT)                                 0.03 *     0.18 r    1.16
  PAM/partials_reg_3__3_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__3_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/b_pipe_reg_0__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__3_/Q (DFFX1_RVT)                      0.06       0.16 r    1.16
  PAM/U7/Y (NAND2X0_RVT)                                  0.02 *     0.17 f    1.16
  PAM/U38/Y (INVX0_RVT)                                   0.01 *     0.18 r    1.16
  PAM/partials_reg_1__5_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__5_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__3_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__3_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U28/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_2__3_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__3_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__4_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__4_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U27/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_2__4_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__4_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__4_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__4_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__4_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U19/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_3__4_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__4_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__5_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__5_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U26/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_2__5_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__5_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_1__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__2_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__2_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U34/Y (OA221X1_RVT)                                 0.03 *     0.18 r    1.16
  PAM/partials_reg_2__2_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__2_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_2__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__5_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__5_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__5_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U18/S (FADDX1_RVT)                                  0.03 *     0.18 f    1.16
  PAM/partials_reg_3__5_/D (DFFX1_RVT)                    0.00 *     0.18 f    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__5_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__3_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__3_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__3_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U37/S (FADDX1_RVT)                                  0.03 *     0.19 f    1.16
  PAM/partials_reg_1__3_/D (DFFX1_RVT)                    0.00 *     0.19 f    1.16
  data arrival time                                                  0.19      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__3_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.19      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__2_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__2_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__2_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__2_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U36/S (FADDX1_RVT)                                  0.03 *     0.19 f    1.16
  PAM/partials_reg_1__2_/D (DFFX1_RVT)                    0.00 *     0.19 f    1.16
  data arrival time                                                  0.19      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__2_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.19      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42      


  Startpoint: PAM/partials_reg_0__1_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__1_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_0__1_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_0__1_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U35/Y (OA221X1_RVT)                                 0.03 *     0.18 r    1.16
  PAM/partials_reg_1__1_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__1_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_2__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__6_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__6_/Q (DFFX1_RVT)                    0.06       0.16 r    1.16
  PAM/U17/S (FADDX1_RVT)                                  0.03 *     0.18 r    1.16
  PAM/partials_reg_3__6_/D (DFFX1_RVT)                    0.00 *     0.18 r    1.16
  data arrival time                                                  0.18      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__6_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.18      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/b_pipe_reg_0__3_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_1__4_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/b_pipe_reg_0__3_/CLK (DFFX1_RVT)                    0.00       0.10 r    1.16
  PAM/b_pipe_reg_0__3_/Q (DFFX1_RVT)                      0.06       0.16 f    1.16
  PAM/U9/Y (OR2X1_RVT)                                    0.02 *     0.17 f    1.16
  PAM/U10/Y (AND2X1_RVT)                                  0.02 *     0.19 f    1.16
  PAM/partials_reg_1__4_/D (DFFX1_RVT)                    0.00 *     0.19 f    1.16
  data arrival time                                                  0.19      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_1__4_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.19      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_1__5_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_2__6_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_1__5_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_1__5_/Q (DFFX1_RVT)                    0.06       0.16 f    1.16
  PAM/U26/CO (FADDX1_RVT)                                 0.02 *     0.18 f    1.16
  PAM/U25/Y (NBUFFX2_RVT)                                 0.01 *     0.19 f    1.16
  PAM/partials_reg_2__6_/D (DFFX1_RVT)                    0.00 *     0.19 f    1.16
  data arrival time                                                  0.19      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_2__6_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.19      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41      


  Startpoint: PAM/partials_reg_2__6_
              (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: PAM/partials_reg_3__7_
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Scenario: mode_norm.OC_rvt_ff1p16vn40c
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  PAM/partials_reg_2__6_/CLK (DFFX1_RVT)                  0.00       0.10 r    1.16
  PAM/partials_reg_2__6_/Q (DFFX1_RVT)                    0.06       0.16 f    1.16
  PAM/U17/CO (FADDX1_RVT)                                 0.02 *     0.19 f    1.16
  PAM/U16/Y (NBUFFX2_RVT)                                 0.01 *     0.20 f    1.16
  PAM/partials_reg_3__7_/D (DFFX1_RVT)                    0.00 *     0.20 f    1.16
  data arrival time                                                  0.20      

  clock MAIN_CLOCK (rise edge)                            0.00       0.00      
  clock network delay (ideal)                             0.10       0.10      
  clock uncertainty                                       0.50       0.60      
  PAM/partials_reg_3__7_/CLK (DFFX1_RVT)                  0.00       0.60 r    
  library hold time                                       0.00       0.60      
  data required time                                                 0.60      
  ------------------------------------------------------------------------------------
  data required time                                                 0.60      
  data arrival time                                                 -0.20      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40      


    Design: TOP

    max_area               0.00
  - Current Area         378.42
  ------------------------------
    Slack               -378.42  (VIOLATED)


    Design: TOP (Scenario:mode_norm.OC_rvt_ff1p16vn40c)

    max_leakage_power          0.00
  - Current Leakage Power  9139608.00
  ----------------------------------
    Slack                  -9139608.00  (VIOLATED)


1
