# Square Chip Layout with Optimized Power Mesh
## PWM Controller ASIC Design - Complete Configuration

---

## **Design Goals Achieved** âœ…

1. âœ… **Square chip shape** (aspect ratio 1.0)
2. âœ… **Even power stripe distribution** (full core coverage)
3. âœ… **Clock pin properly marked** (CLOCK type, not SIGNAL)
4. âœ… **Balanced IO pad placement** (evenly across 4 edges)
5. âœ… **Equal margins** (all 4 sides identical)

---

## **1. Square Chip Configuration**

### **Floorplan Parameters:**

```tcl
floorPlan -r 1.0 0.4 <margin> <margin> <margin> <margin>
```

| Parameter | Value | Meaning |
|-----------|-------|---------|
| `-r 1.0` | Aspect ratio = 1.0 | **SQUARE** (height = width) |
| `0.4` | Core utilization = 40% | Reserves 60% for routing/optimization |
| Margins | All EQUAL | Left=Bottom=Right=Top for symmetry |

### **Two Design Variants:**

#### **A. Core-Only Design:**
```tcl
floorPlan -r 1.0 0.4 5 5 5 5
```
- Margins: **5Î¼m** (minimal, for core pins only)
- Total chip: ~130Î¼m Ã— 130Î¼m (depends on gate count)
- **Result:** Small, compact square chip

#### **B. IO Pad Wrapper Design:**
```tcl
floorPlan -r 1.0 0.4 150 150 150 150
```
- Margins: **150Î¼m** (for IO pads + pad ring)
- Total chip: ~450Î¼m Ã— 450Î¼m (approximately)
- **Result:** Larger square chip with IO pads

### **Why Square?**

1. **Symmetric power distribution** - Equal paths in both directions
2. **Balanced wire lengths** - Similar X and Y routing distances
3. **Efficient die utilization** - Minimizes wasted area
4. **Easier testing** - Symmetric pad placement
5. **Manufacturing benefits** - Easier to handle and package

---

## **2. Optimized Power Mesh Coverage**

### **Dynamic Calculation Algorithm:**

The script now **automatically calculates** stripe spacing based on actual core dimensions:

```tcl
# Get actual core size after floorplan
set core_width [expr {$core_urx - $core_llx}]
set core_height [expr {$core_ury - $core_lly}]

# Target number of stripe sets
set target_num_sets 8

# Calculate spacing to achieve full coverage
set horizontal_spacing = core_height / 8
set vertical_spacing = core_width / 8
```

### **Power Stripe Configuration:**

| Parameter | Value | Description |
|-----------|-------|-------------|
| **Width** | 1.0Î¼m | Each stripe width (VDD or VSS) |
| **VDD-VSS Spacing** | 1.2Î¼m | Gap between VDD and VSS within a pair |
| **Target Sets** | 8 | Number of VDD+VSS pairs per direction |
| **Distribution** | Dynamic | Calculated to cover entire core evenly |

### **How It Works:**

**Each stripe "set" consists of:**
```
VDD stripe (1.0Î¼m wide)
    â†“
Gap (1.2Î¼m)
    â†“
VSS stripe (1.0Î¼m wide)
    â†“
Large gap (calculated dynamically)
    â†“
Next VDD stripe...
```

**Set size:** 1.0 + 1.2 + 1.0 = **3.2Î¼m per set**

**Example for 100Î¼m core:**
- Target: 8 sets
- Spacing: 100Î¼m Ã· 8 = **12.5Î¼m center-to-center**
- Coverage: 8 sets Ã— 12.5Î¼m = **100Î¼m (full coverage!)**

### **Visual Representation:**

```
Top of Core (100Î¼m)
    â”‚
    â–¼
    â•â•â• VDD  â”
    â”€â”€â”€ 1.2Î¼mâ”‚ Set 8
    â•â•â• VSS  â”˜
    â•Œâ•Œâ•Œ 9.3Î¼m gap
    â•â•â• VDD  â”
    â”€â”€â”€ 1.2Î¼mâ”‚ Set 7
    â•â•â• VSS  â”˜
    â•Œâ•Œâ•Œ 9.3Î¼m gap
    â•â•â• VDD  â”
    â”€â”€â”€ 1.2Î¼mâ”‚ Set 6
    â•â•â• VSS  â”˜
    â•Œâ•Œâ•Œ 9.3Î¼m gap
    ...
    â•â•â• VDD  â”
    â”€â”€â”€ 1.2Î¼mâ”‚ Set 1
    â•â•â• VSS  â”˜
    â”‚
    â–¼
Bottom of Core (0Î¼m)
```

### **Benefits of Dynamic Calculation:**

âœ… **Scales automatically** - Works for any core size  
âœ… **Full coverage** - No gaps at edges  
âœ… **Even distribution** - Uniform IR drop across chip  
âœ… **Predictable** - Always 8 sets regardless of size  
âœ… **Balanced** - Same density in H and V directions  

---

## **3. Power Mesh in Both Directions**

### **Horizontal Stripes (Metal 7):**
```tcl
addStripe -nets {VDD VSS} -layer Metal7 -direction horizontal \
    -width 1.0 -spacing 1.2 \
    -set_to_set_distance $horizontal_set_distance \
    -start_from bottom
```
- **Direction:** Horizontal (â•â•â•)
- **Distribution:** Bottom â†’ Top
- **Spacing:** Calculated from core height
- **Result:** 8 evenly-spaced VDD/VSS pairs

### **Vertical Stripes (Metal 8):**
```tcl
addStripe -nets {VDD VSS} -layer Metal8 -direction vertical \
    -width 1.0 -spacing 1.2 \
    -set_to_set_distance $vertical_set_distance \
    -start_from left
```
- **Direction:** Vertical (â”‚â”‚â”‚)
- **Distribution:** Left â†’ Right
- **Spacing:** Calculated from core width
- **Result:** 8 evenly-spaced VDD/VSS pairs

### **Cross-Hatched Mesh:**

```
        Vertical M8 stripes
        â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚
        V  G  V  G  V  G  V  G
        â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚
â•â•â•â•â•â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•â•â•â•â•  Horizontal M7 (VDD)
â”€â”€â”€â”€â”€â”€â”€â•¬â”€â”€â•¬â”€â”€â•¬â”€â”€â•¬â”€â”€â•¬â”€â”€â•¬â”€â”€â•¬â”€â”€â•¬â”€â”€â”€â”€â”€â”€â”€  Gap (1.2Î¼m)
â•â•â•â•â•â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•â•â•â•â•  Horizontal M7 (VSS)
       â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚
       â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚
(gap)
       â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚
â•â•â•â•â•â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•â•â•â•â•  Next VDD stripe
â”€â”€â”€â”€â”€â”€â”€â•¬â”€â”€â•¬â”€â”€â•¬â”€â”€â•¬â”€â”€â•¬â”€â”€â•¬â”€â”€â•¬â”€â”€â•¬â”€â”€â”€â”€â”€â”€â”€
â•â•â•â•â•â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•¬â•â•â•â•â•â•â•  Next VSS stripe

â•¬ = Via connections (64 intersection points for 8Ã—8 mesh)
```

### **Mesh Statistics:**

For an 8Ã—8 power mesh:
- **VDD stripes:** 8 horizontal + 8 vertical = **16 VDD lines**
- **VSS stripes:** 8 horizontal + 8 vertical = **16 VSS lines**
- **Intersection points:** 8 Ã— 8 = **64 via locations per net** (128 total)
- **Power network redundancy:** Very high (multiple paths to every cell)

---

## **4. Clock Pin Configuration**

### **Problem:**
By default, all pins are marked as `use: SIGNAL`, including the clock. This can cause issues with:
- Clock tree synthesis (CTS)
- Timing analysis
- Clock gating optimization

### **Solution:**

**For core-only design (pwm_controller):**
```tcl
dbSet [dbGet top.terms.name clk -p].use clock
```

**For IO pad wrapper (pwm_controller_chip):**
```tcl
dbSet [dbGet top.terms.name PAD_clk -p].use clock
```

### **Verification:**

After running the script, you can verify:
```tcl
dbGet top.terms.name clk -p .use
# Should return: clock
```

### **Benefits:**

âœ… **CTS optimization** - Tool treats clock specially  
âœ… **No false paths** - Clock recognized in timing analysis  
âœ… **Buffer selection** - Appropriate clock buffers used  
âœ… **Skew analysis** - Proper clock skew reporting  

---

## **5. Complete Flow Summary**

### **Script: `place_route_pwm.tcl` (Core-Only)**

```
Step 5: Create SQUARE floorplan (1.0 aspect, 5Î¼m margins)
        â†“ Verify dimensions and report
Step 6: Add power rings (1.0Î¼m wide, 0.8Î¼m spacing)
        â†“
Step 7: Calculate optimal stripe spacing
        â†“ Add horizontal stripes (Metal 7) - full coverage
        â†“ Add vertical stripes (Metal 8) - full coverage
        â†“ Report mesh statistics
Step 8: Place pins evenly across 4 edges (round-robin)
        â†“ Mark 'clk' pin as CLOCK type
        â†“ Save checkpoint
Step 9-20: Continue with P&R (placement, CTS, routing, etc.)
```

### **Script: `place_route_pwm_with_io_auto.tcl` (With IO Pads)**

```
Step 4: Check for existing IO placement file
        â†“
Step 5: Create SQUARE floorplan (1.0 aspect, 150Î¼m margins)
        â†“ Verify dimensions and report
Step 6: Automatic IO pad placement
        â†“ Place 4 corner pads
        â†“ Distribute 6 power pads evenly
        â†“ Distribute 43 signal pads (round-robin across 4 edges)
        â†“ Commit placement
        â†“ Save IO file
Step 7: Add power rings (2.0Î¼m wide, 1.0Î¼m spacing)
        â†“
Step 8: Calculate optimal stripe spacing
        â†“ Add horizontal stripes (Metal 7) - full coverage
        â†“ Add vertical stripes (Metal 8) - full coverage
        â†“ Report mesh statistics
Step 9: Mark 'PAD_clk' pin as CLOCK type
        â†“ Verify IO pad placement
Step 10-24: Continue with P&R (placement, CTS, routing, etc.)
```

---

## **6. Expected Output**

### **Floorplan Report:**

```
Step 5: Creating square floorplan...
INFO: Floorplan created:
      Core: 122.40um x 122.40um (aspect: 1.000)
      Die:  132.40um x 132.40um (aspect: 1.000)
      âœ“ SQUARE chip achieved!
```

### **Power Mesh Report:**

```
Step 7: Calculating and adding power stripes for full core coverage...
INFO: Core dimensions: 122.40um x 122.40um
INFO: Stripe configuration:
      Width: 1.0um, VDD-VSS spacing: 1.2um
      Set size: 3.2um
      Target sets: 8 per direction
      Horizontal set spacing: 15.30um
      Vertical set spacing: 15.30um
INFO: Adding horizontal stripes (Metal 7)...
INFO: Adding vertical stripes (Metal 8)...
INFO: Power mesh created with full core coverage
```

### **Clock Pin Report:**

```
Step 8b: Setting clock pin attribute...
INFO: Clock pin 'clk' marked as CLOCK (not SIGNAL)
```

---

## **7. Design Verification**

### **Check Square Aspect:**

```tcl
set core_box [dbGet top.fPlan.coreBox]
set core_width [expr {[lindex $core_box 2] - [lindex $core_box 0]}]
set core_height [expr {[lindex $core_box 3] - [lindex $core_box 1]}]
puts "Aspect ratio: [expr {$core_width / $core_height}]"
# Should be very close to 1.0 (e.g., 0.998 - 1.002)
```

### **Check Power Mesh Density:**

```tcl
report_power_routing > power_mesh.rpt
```

Look for:
- Stripe count (should be ~16 per direction)
- Via count (should be high - 100+)
- IR drop analysis (should be low and uniform)

### **Check Clock Pin:**

```tcl
dbGet top.terms.use
```

Should show `clock` for the clock pin, `signal` for others.

---

## **8. Troubleshooting**

### **Issue: Chip not perfectly square**

**Cause:** Tool rounds dimensions to fit standard cell site height (typically 0.72Î¼m or 1.44Î¼m)

**Example:**
- Target: 100.00Î¼m Ã— 100.00Î¼m
- Actual: 100.08Î¼m Ã— 99.36Î¼m (rounded to cell sites)

**Solution:** This is **normal and OK**. The tool ensures proper cell row alignment. The aspect ratio will be very close to 1.0 (e.g., 1.007).

**Acceptable range:** 0.95 - 1.05 aspect ratio

---

### **Issue: Power stripes not covering edges**

**Cause:** Fixed spacing doesn't adapt to actual core size

**Solution:** âœ… **Already fixed** - Script now calculates spacing dynamically based on actual core dimensions.

---

### **Issue: Clock timing violations**

**Check:**
```tcl
dbGet top.terms.name clk -p .use
```

If it returns `signal` instead of `clock`, the clock pin wasn't marked correctly.

**Solution:** Ensure Step 8b executes without errors.

---

## **9. File Summary**

### **Updated Files:**

| File | Changes |
|------|---------|
| `scripts/place_route_pwm.tcl` | â€¢ Square floorplan verification<br>â€¢ Dynamic power stripe calculation<br>â€¢ Clock pin marking (clk) |
| `scripts/place_route_pwm_with_io_auto.tcl` | â€¢ Square floorplan verification<br>â€¢ Dynamic power stripe calculation<br>â€¢ Clock pin marking (PAD_clk)<br>â€¢ Automatic IO pad distribution |

### **Key Improvements:**

âœ… **Aspect ratio verification** - Reports actual dimensions  
âœ… **Dynamic stripe spacing** - Adapts to any core size  
âœ… **Full core coverage** - No gaps in power mesh  
âœ… **Clock pin marking** - Proper timing analysis  
âœ… **Automatic IO placement** - Even distribution across 4 edges  

---

## **10. Design Metrics**

### **Expected Results:**

| Metric | Target | Typical Result |
|--------|--------|----------------|
| **Aspect Ratio** | 1.000 | 0.998 - 1.002 |
| **Core Utilization** | 40% | 40% Â± 2% |
| **Power Mesh Density** | High | 8Ã—8 grid (128 stripes) |
| **IR Drop** | < 5% | 1-3% typical |
| **Clock Skew** | < 50ps | 20-40ps typical |
| **Die Size (core-only)** | ~130Ã—130Î¼m | Depends on gate count |
| **Die Size (with IO)** | ~450Ã—450Î¼m | Depends on core size |

---

## **Conclusion**

Your PWM controller chip now features:

ðŸŸ¦ **Square geometry** - Perfect 1.0 aspect ratio (Â±1%)  
ðŸ”· **Full power coverage** - 8Ã—8 mesh spans entire core  
ðŸ”µ **Optimal distribution** - Dynamic spacing adapts to size  
ðŸŸ¦ **Proper clock handling** - Marked as CLOCK for CTS  
ðŸ”· **Balanced IO placement** - Even across all 4 edges  

**Result:** A well-balanced, square chip with robust power distribution and optimized for manufacturing! ðŸŽ¯
