<stg><name>secure_enclave_key_store_aes</name>


<trans_list>

<trans id="2268" from="1" to="2">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2269" from="2" to="3">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="3" to="4">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="4" to="5">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="5" to="6">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2273" from="6" to="7">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2274" from="7" to="8">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2275" from="8" to="9">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2276" from="9" to="10">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2277" from="10" to="11">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2278" from="11" to="12">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2279" from="12" to="13">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2280" from="13" to="14">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2281" from="14" to="15">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2282" from="15" to="16">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2283" from="16" to="17">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2284" from="17" to="18">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2285" from="18" to="19">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2286" from="19" to="20">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader86.preheader:0  %key_V_read_1 = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %key_V_read)

]]></node>
<StgValue><ssdm name="key_V_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.preheader86.preheader:1  %inptext_V_read_1 = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %inptext_V_read)

]]></node>
<StgValue><ssdm name="inptext_V_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:3  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inptext_V_read_1, i32 120, i32 127)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:4  %p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %key_V_read_1, i32 120, i32 127)

]]></node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:5  %p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inptext_V_read_1, i32 112, i32 119)

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:6  %p_Result_6_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %key_V_read_1, i32 112, i32 119)

]]></node>
<StgValue><ssdm name="p_Result_6_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:7  %p_Result_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inptext_V_read_1, i32 104, i32 111)

]]></node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:8  %p_Result_6_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %key_V_read_1, i32 104, i32 111)

]]></node>
<StgValue><ssdm name="p_Result_6_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:9  %p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inptext_V_read_1, i32 96, i32 103)

]]></node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:10  %p_Result_6_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %key_V_read_1, i32 96, i32 103)

]]></node>
<StgValue><ssdm name="p_Result_6_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:11  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inptext_V_read_1, i32 88, i32 95)

]]></node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:12  %p_Result_6_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %key_V_read_1, i32 88, i32 95)

]]></node>
<StgValue><ssdm name="p_Result_6_4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:13  %p_Result_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inptext_V_read_1, i32 80, i32 87)

]]></node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:14  %p_Result_6_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %key_V_read_1, i32 80, i32 87)

]]></node>
<StgValue><ssdm name="p_Result_6_5"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:15  %p_Result_s_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inptext_V_read_1, i32 72, i32 79)

]]></node>
<StgValue><ssdm name="p_Result_s_11"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:16  %p_Result_6_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %key_V_read_1, i32 72, i32 79)

]]></node>
<StgValue><ssdm name="p_Result_6_6"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:17  %p_Result_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inptext_V_read_1, i32 64, i32 71)

]]></node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:18  %p_Result_6_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %key_V_read_1, i32 64, i32 71)

]]></node>
<StgValue><ssdm name="p_Result_6_7"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:19  %p_Result_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inptext_V_read_1, i32 56, i32 63)

]]></node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:20  %p_Result_6_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %key_V_read_1, i32 56, i32 63)

]]></node>
<StgValue><ssdm name="p_Result_6_8"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:21  %p_Result_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inptext_V_read_1, i32 48, i32 55)

]]></node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:22  %p_Result_6_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %key_V_read_1, i32 48, i32 55)

]]></node>
<StgValue><ssdm name="p_Result_6_9"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:23  %p_Result_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inptext_V_read_1, i32 40, i32 47)

]]></node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:24  %p_Result_6_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %key_V_read_1, i32 40, i32 47)

]]></node>
<StgValue><ssdm name="p_Result_6_s"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:25  %p_Result_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inptext_V_read_1, i32 32, i32 39)

]]></node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:26  %p_Result_6_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %key_V_read_1, i32 32, i32 39)

]]></node>
<StgValue><ssdm name="p_Result_6_10"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:27  %p_Result_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inptext_V_read_1, i32 24, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:28  %p_Result_6_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %key_V_read_1, i32 24, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_6_11"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:29  %p_Result_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inptext_V_read_1, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:30  %p_Result_6_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %key_V_read_1, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="p_Result_6_12"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:31  %p_Result_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inptext_V_read_1, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader86.preheader:32  %p_Result_6_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %key_V_read_1, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="p_Result_6_13"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="128">
<![CDATA[
.preheader86.preheader:33  %tmp_12 = trunc i128 %inptext_V_read_1 to i8

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="128">
<![CDATA[
.preheader86.preheader:34  %tmp_13 = trunc i128 %key_V_read_1 to i8

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:35  %tmp_1 = xor i8 %p_Result_s, %p_Result_6

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:36  %tmp_6_1 = xor i8 %p_Result_1, %p_Result_6_1

]]></node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:37  %tmp_6_2 = xor i8 %p_Result_2, %p_Result_6_2

]]></node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:39  %tmp_6_4 = xor i8 %p_Result_4, %p_Result_6_4

]]></node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:40  %tmp_6_5 = xor i8 %p_Result_5, %p_Result_6_5

]]></node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:41  %tmp_6_6 = xor i8 %p_Result_s_11, %p_Result_6_6

]]></node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:43  %tmp_6_8 = xor i8 %p_Result_8, %p_Result_6_8

]]></node>
<StgValue><ssdm name="tmp_6_8"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:44  %tmp_6_9 = xor i8 %p_Result_9, %p_Result_6_9

]]></node>
<StgValue><ssdm name="tmp_6_9"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:45  %tmp_6_s = xor i8 %p_Result_10, %p_Result_6_s

]]></node>
<StgValue><ssdm name="tmp_6_s"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:46  %tmp_6_10 = xor i8 %p_Result_11, %p_Result_6_10

]]></node>
<StgValue><ssdm name="tmp_6_10"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:47  %tmp_6_11 = xor i8 %p_Result_12, %p_Result_6_11

]]></node>
<StgValue><ssdm name="tmp_6_11"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:48  %tmp_6_12 = xor i8 %p_Result_13, %p_Result_6_12

]]></node>
<StgValue><ssdm name="tmp_6_12"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:49  %tmp_6_13 = xor i8 %p_Result_14, %p_Result_6_13

]]></node>
<StgValue><ssdm name="tmp_6_13"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:51  %tmp_6 = zext i8 %tmp_1 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:52  %sboxes_0_addr = getelementptr [256 x i8]* @sboxes_0, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="sboxes_0_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:53  %sboxes_0_load = load i8* %sboxes_0_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:54  %tmp_31_0_1 = zext i8 %tmp_6_1 to i64

]]></node>
<StgValue><ssdm name="tmp_31_0_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:55  %sboxes_1_addr = getelementptr [256 x i8]* @sboxes_1, i64 0, i64 %tmp_31_0_1

]]></node>
<StgValue><ssdm name="sboxes_1_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:56  %sboxes_1_load = load i8* %sboxes_1_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_1_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:57  %tmp_31_0_2 = zext i8 %tmp_6_2 to i64

]]></node>
<StgValue><ssdm name="tmp_31_0_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:58  %sboxes_2_addr = getelementptr [256 x i8]* @sboxes_2, i64 0, i64 %tmp_31_0_2

]]></node>
<StgValue><ssdm name="sboxes_2_addr"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:59  %sboxes_2_load = load i8* %sboxes_2_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:63  %tmp_31_0_4 = zext i8 %tmp_6_4 to i64

]]></node>
<StgValue><ssdm name="tmp_31_0_4"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:64  %sboxes_4_addr = getelementptr [256 x i8]* @sboxes_4, i64 0, i64 %tmp_31_0_4

]]></node>
<StgValue><ssdm name="sboxes_4_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:65  %sboxes_4_load = load i8* %sboxes_4_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:66  %tmp_31_0_5 = zext i8 %tmp_6_5 to i64

]]></node>
<StgValue><ssdm name="tmp_31_0_5"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:67  %sboxes_5_addr = getelementptr [256 x i8]* @sboxes_5, i64 0, i64 %tmp_31_0_5

]]></node>
<StgValue><ssdm name="sboxes_5_addr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:68  %sboxes_5_load = load i8* %sboxes_5_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:69  %tmp_31_0_6 = zext i8 %tmp_6_6 to i64

]]></node>
<StgValue><ssdm name="tmp_31_0_6"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:70  %sboxes_6_addr = getelementptr [256 x i8]* @sboxes_6, i64 0, i64 %tmp_31_0_6

]]></node>
<StgValue><ssdm name="sboxes_6_addr"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:71  %sboxes_6_load = load i8* %sboxes_6_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:75  %tmp_31_0_8 = zext i8 %tmp_6_8 to i64

]]></node>
<StgValue><ssdm name="tmp_31_0_8"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:76  %sboxes_8_addr = getelementptr [256 x i8]* @sboxes_8, i64 0, i64 %tmp_31_0_8

]]></node>
<StgValue><ssdm name="sboxes_8_addr"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:77  %sboxes_8_load = load i8* %sboxes_8_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:78  %tmp_31_0_9 = zext i8 %tmp_6_9 to i64

]]></node>
<StgValue><ssdm name="tmp_31_0_9"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:79  %sboxes_9_addr = getelementptr [256 x i8]* @sboxes_9, i64 0, i64 %tmp_31_0_9

]]></node>
<StgValue><ssdm name="sboxes_9_addr"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:80  %sboxes_9_load = load i8* %sboxes_9_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:81  %tmp_31_0_s = zext i8 %tmp_6_s to i64

]]></node>
<StgValue><ssdm name="tmp_31_0_s"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:82  %sboxes_10_addr = getelementptr [256 x i8]* @sboxes_10, i64 0, i64 %tmp_31_0_s

]]></node>
<StgValue><ssdm name="sboxes_10_addr"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:83  %sboxes_10_load = load i8* %sboxes_10_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_10_load"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:87  %tmp_31_0_11 = zext i8 %tmp_6_11 to i64

]]></node>
<StgValue><ssdm name="tmp_31_0_11"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:88  %sboxes_12_addr = getelementptr [256 x i8]* @sboxes_12, i64 0, i64 %tmp_31_0_11

]]></node>
<StgValue><ssdm name="sboxes_12_addr"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:89  %sboxes_12_load = load i8* %sboxes_12_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:90  %tmp_31_0_12 = zext i8 %tmp_6_12 to i64

]]></node>
<StgValue><ssdm name="tmp_31_0_12"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:91  %sboxes_13_addr = getelementptr [256 x i8]* @sboxes_13, i64 0, i64 %tmp_31_0_12

]]></node>
<StgValue><ssdm name="sboxes_13_addr"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:92  %sboxes_13_load = load i8* %sboxes_13_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:93  %tmp_31_0_13 = zext i8 %tmp_6_13 to i64

]]></node>
<StgValue><ssdm name="tmp_31_0_13"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:94  %sboxes_14_addr = getelementptr [256 x i8]* @sboxes_14, i64 0, i64 %tmp_31_0_13

]]></node>
<StgValue><ssdm name="sboxes_14_addr"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:95  %sboxes_14_load = load i8* %sboxes_14_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_14_load"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:187  %tmp_2 = zext i8 %p_Result_6_12 to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:188  %sboxes_16_addr = getelementptr [256 x i8]* @sboxes_16, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="sboxes_16_addr"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:189  %sboxes_16_load = load i8* %sboxes_16_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_16_load"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:190  %tmp_3 = zext i8 %p_Result_6_13 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:191  %sboxes_17_addr = getelementptr [256 x i8]* @sboxes_17, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="sboxes_17_addr"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:192  %sboxes_17_load = load i8* %sboxes_17_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_17_load"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:193  %tmp_4 = zext i8 %tmp_13 to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:194  %sboxes_18_addr = getelementptr [256 x i8]* @sboxes_18, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="sboxes_18_addr"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:195  %sboxes_18_load = load i8* %sboxes_18_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_18_load"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:196  %tmp_5 = zext i8 %p_Result_6_11 to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:197  %sboxes_19_addr = getelementptr [256 x i8]* @sboxes_19, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="sboxes_19_addr"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:198  %sboxes_19_load = load i8* %sboxes_19_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_19_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="116" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:38  %tmp_6_3 = xor i8 %p_Result_3, %p_Result_6_3

]]></node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:42  %tmp_6_7 = xor i8 %p_Result_7, %p_Result_6_7

]]></node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:50  %tmp_6_14 = xor i8 %tmp_12, %tmp_13

]]></node>
<StgValue><ssdm name="tmp_6_14"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:53  %sboxes_0_load = load i8* %sboxes_0_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:56  %sboxes_1_load = load i8* %sboxes_1_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_1_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:59  %sboxes_2_load = load i8* %sboxes_2_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:60  %tmp_31_0_3 = zext i8 %tmp_6_3 to i64

]]></node>
<StgValue><ssdm name="tmp_31_0_3"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:61  %sboxes_3_addr = getelementptr [256 x i8]* @sboxes_3, i64 0, i64 %tmp_31_0_3

]]></node>
<StgValue><ssdm name="sboxes_3_addr"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:62  %sboxes_3_load = load i8* %sboxes_3_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_3_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:65  %sboxes_4_load = load i8* %sboxes_4_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:68  %sboxes_5_load = load i8* %sboxes_5_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:71  %sboxes_6_load = load i8* %sboxes_6_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:72  %tmp_31_0_7 = zext i8 %tmp_6_7 to i64

]]></node>
<StgValue><ssdm name="tmp_31_0_7"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:73  %sboxes_7_addr = getelementptr [256 x i8]* @sboxes_7, i64 0, i64 %tmp_31_0_7

]]></node>
<StgValue><ssdm name="sboxes_7_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:74  %sboxes_7_load = load i8* %sboxes_7_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:77  %sboxes_8_load = load i8* %sboxes_8_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:80  %sboxes_9_load = load i8* %sboxes_9_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:83  %sboxes_10_load = load i8* %sboxes_10_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_10_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:84  %tmp_31_0_10 = zext i8 %tmp_6_10 to i64

]]></node>
<StgValue><ssdm name="tmp_31_0_10"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:85  %sboxes_11_addr = getelementptr [256 x i8]* @sboxes_11, i64 0, i64 %tmp_31_0_10

]]></node>
<StgValue><ssdm name="sboxes_11_addr"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:86  %sboxes_11_load = load i8* %sboxes_11_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:89  %sboxes_12_load = load i8* %sboxes_12_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:92  %sboxes_13_load = load i8* %sboxes_13_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:95  %sboxes_14_load = load i8* %sboxes_14_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_14_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:96  %tmp_31_0_14 = zext i8 %tmp_6_14 to i64

]]></node>
<StgValue><ssdm name="tmp_31_0_14"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:97  %sboxes_15_addr = getelementptr [256 x i8]* @sboxes_15, i64 0, i64 %tmp_31_0_14

]]></node>
<StgValue><ssdm name="sboxes_15_addr"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:98  %sboxes_15_load = load i8* %sboxes_15_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:189  %sboxes_16_load = load i8* %sboxes_16_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_16_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:192  %sboxes_17_load = load i8* %sboxes_17_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_17_load"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:195  %sboxes_18_load = load i8* %sboxes_18_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_18_load"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:198  %sboxes_19_load = load i8* %sboxes_19_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_19_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:199  %tmp = xor i8 %p_Result_6, 1

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:200  %tmp_20 = xor i8 %tmp, %sboxes_16_load

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:201  %tmp_21 = xor i8 %sboxes_17_load, %p_Result_6_1

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:202  %tmp_22 = xor i8 %sboxes_18_load, %p_Result_6_2

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:203  %tmp_23 = xor i8 %sboxes_19_load, %p_Result_6_3

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="152" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:62  %sboxes_3_load = load i8* %sboxes_3_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_3_load"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:74  %sboxes_7_load = load i8* %sboxes_7_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:86  %sboxes_11_load = load i8* %sboxes_11_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:98  %sboxes_15_load = load i8* %sboxes_15_addr, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:99  %x_assign = xor i8 %sboxes_5_load, %sboxes_0_load

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:100  %tmp_11 = xor i8 %sboxes_10_load, %x_assign

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:101  %e = xor i8 %sboxes_15_load, %tmp_11

]]></node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:102  %tmp_14 = shl i8 %x_assign, 1

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:103  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign, i32 7)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:104  %rv_1 = xor i8 %tmp_14, 27

]]></node>
<StgValue><ssdm name="rv_1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:105  %rv_2 = select i1 %tmp_19, i8 %rv_1, i8 %tmp_14

]]></node>
<StgValue><ssdm name="rv_2"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:106  %x_assign_1 = xor i8 %sboxes_10_load, %sboxes_5_load

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:107  %tmp_39 = shl i8 %x_assign_1, 1

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:108  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:109  %rv_4 = xor i8 %tmp_39, 27

]]></node>
<StgValue><ssdm name="rv_4"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:110  %rv_5 = select i1 %tmp_40, i8 %rv_4, i8 %tmp_39

]]></node>
<StgValue><ssdm name="rv_5"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:111  %x_assign_2 = xor i8 %sboxes_15_load, %sboxes_10_load

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:112  %tmp_41 = shl i8 %x_assign_2, 1

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:113  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:114  %rv_7 = xor i8 %tmp_41, 27

]]></node>
<StgValue><ssdm name="rv_7"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:115  %rv_8 = select i1 %tmp_42, i8 %rv_7, i8 %tmp_41

]]></node>
<StgValue><ssdm name="rv_8"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:116  %x_assign_3 = xor i8 %sboxes_15_load, %sboxes_0_load

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:117  %tmp_43 = shl i8 %x_assign_3, 1

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:118  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:119  %rv_s = xor i8 %tmp_43, 27

]]></node>
<StgValue><ssdm name="rv_s"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:120  %rv_3 = select i1 %tmp_44, i8 %rv_s, i8 %tmp_43

]]></node>
<StgValue><ssdm name="rv_3"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:121  %x_assign_0_1 = xor i8 %sboxes_9_load, %sboxes_4_load

]]></node>
<StgValue><ssdm name="x_assign_0_1"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:122  %tmp_43_0_1 = xor i8 %sboxes_14_load, %x_assign_0_1

]]></node>
<StgValue><ssdm name="tmp_43_0_1"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:123  %e_0_1 = xor i8 %sboxes_3_load, %tmp_43_0_1

]]></node>
<StgValue><ssdm name="e_0_1"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:124  %tmp_45 = shl i8 %x_assign_0_1, 1

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:125  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_0_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:126  %rv_1_0_1 = xor i8 %tmp_45, 27

]]></node>
<StgValue><ssdm name="rv_1_0_1"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:127  %rv_2_0_1 = select i1 %tmp_46, i8 %rv_1_0_1, i8 %tmp_45

]]></node>
<StgValue><ssdm name="rv_2_0_1"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:128  %x_assign_1_0_1 = xor i8 %sboxes_14_load, %sboxes_9_load

]]></node>
<StgValue><ssdm name="x_assign_1_0_1"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:129  %tmp_47 = shl i8 %x_assign_1_0_1, 1

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:130  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_0_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:131  %rv_4_0_1 = xor i8 %tmp_47, 27

]]></node>
<StgValue><ssdm name="rv_4_0_1"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:132  %rv_5_0_1 = select i1 %tmp_48, i8 %rv_4_0_1, i8 %tmp_47

]]></node>
<StgValue><ssdm name="rv_5_0_1"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:133  %x_assign_2_0_1 = xor i8 %sboxes_3_load, %sboxes_14_load

]]></node>
<StgValue><ssdm name="x_assign_2_0_1"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:134  %tmp_49 = shl i8 %x_assign_2_0_1, 1

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:135  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_0_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:136  %rv_7_0_1 = xor i8 %tmp_49, 27

]]></node>
<StgValue><ssdm name="rv_7_0_1"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:137  %rv_8_0_1 = select i1 %tmp_50, i8 %rv_7_0_1, i8 %tmp_49

]]></node>
<StgValue><ssdm name="rv_8_0_1"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:138  %x_assign_3_0_1 = xor i8 %sboxes_3_load, %sboxes_4_load

]]></node>
<StgValue><ssdm name="x_assign_3_0_1"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:139  %tmp_51 = shl i8 %x_assign_3_0_1, 1

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:140  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_0_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:141  %rv_10_0_1 = xor i8 %tmp_51, 27

]]></node>
<StgValue><ssdm name="rv_10_0_1"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:142  %rv_11_0_1 = select i1 %tmp_52, i8 %rv_10_0_1, i8 %tmp_51

]]></node>
<StgValue><ssdm name="rv_11_0_1"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:143  %x_assign_0_2 = xor i8 %sboxes_13_load, %sboxes_8_load

]]></node>
<StgValue><ssdm name="x_assign_0_2"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:144  %tmp_43_0_2 = xor i8 %sboxes_2_load, %x_assign_0_2

]]></node>
<StgValue><ssdm name="tmp_43_0_2"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:145  %e_0_2 = xor i8 %sboxes_7_load, %tmp_43_0_2

]]></node>
<StgValue><ssdm name="e_0_2"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:146  %tmp_53 = shl i8 %x_assign_0_2, 1

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:147  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_0_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:148  %rv_1_0_2 = xor i8 %tmp_53, 27

]]></node>
<StgValue><ssdm name="rv_1_0_2"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:149  %rv_2_0_2 = select i1 %tmp_54, i8 %rv_1_0_2, i8 %tmp_53

]]></node>
<StgValue><ssdm name="rv_2_0_2"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:150  %x_assign_1_0_2 = xor i8 %sboxes_2_load, %sboxes_13_load

]]></node>
<StgValue><ssdm name="x_assign_1_0_2"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:151  %tmp_55 = shl i8 %x_assign_1_0_2, 1

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:152  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_0_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:153  %rv_4_0_2 = xor i8 %tmp_55, 27

]]></node>
<StgValue><ssdm name="rv_4_0_2"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:154  %rv_5_0_2 = select i1 %tmp_56, i8 %rv_4_0_2, i8 %tmp_55

]]></node>
<StgValue><ssdm name="rv_5_0_2"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:155  %x_assign_2_0_2 = xor i8 %sboxes_7_load, %sboxes_2_load

]]></node>
<StgValue><ssdm name="x_assign_2_0_2"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:156  %tmp_57 = shl i8 %x_assign_2_0_2, 1

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:157  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_0_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:158  %rv_7_0_2 = xor i8 %tmp_57, 27

]]></node>
<StgValue><ssdm name="rv_7_0_2"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:159  %rv_8_0_2 = select i1 %tmp_58, i8 %rv_7_0_2, i8 %tmp_57

]]></node>
<StgValue><ssdm name="rv_8_0_2"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:160  %x_assign_3_0_2 = xor i8 %sboxes_7_load, %sboxes_8_load

]]></node>
<StgValue><ssdm name="x_assign_3_0_2"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:161  %tmp_59 = shl i8 %x_assign_3_0_2, 1

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:162  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_0_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:163  %rv_10_0_2 = xor i8 %tmp_59, 27

]]></node>
<StgValue><ssdm name="rv_10_0_2"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:164  %rv_11_0_2 = select i1 %tmp_60, i8 %rv_10_0_2, i8 %tmp_59

]]></node>
<StgValue><ssdm name="rv_11_0_2"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:165  %x_assign_0_3 = xor i8 %sboxes_1_load, %sboxes_12_load

]]></node>
<StgValue><ssdm name="x_assign_0_3"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:166  %tmp_43_0_3 = xor i8 %sboxes_6_load, %x_assign_0_3

]]></node>
<StgValue><ssdm name="tmp_43_0_3"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:167  %e_0_3 = xor i8 %sboxes_11_load, %tmp_43_0_3

]]></node>
<StgValue><ssdm name="e_0_3"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:168  %tmp_61 = shl i8 %x_assign_0_3, 1

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:169  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_0_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:170  %rv_1_0_3 = xor i8 %tmp_61, 27

]]></node>
<StgValue><ssdm name="rv_1_0_3"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:171  %rv_2_0_3 = select i1 %tmp_62, i8 %rv_1_0_3, i8 %tmp_61

]]></node>
<StgValue><ssdm name="rv_2_0_3"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:172  %x_assign_1_0_3 = xor i8 %sboxes_6_load, %sboxes_1_load

]]></node>
<StgValue><ssdm name="x_assign_1_0_3"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:173  %tmp_63 = shl i8 %x_assign_1_0_3, 1

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:174  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_0_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:175  %rv_4_0_3 = xor i8 %tmp_63, 27

]]></node>
<StgValue><ssdm name="rv_4_0_3"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:176  %rv_5_0_3 = select i1 %tmp_64, i8 %rv_4_0_3, i8 %tmp_63

]]></node>
<StgValue><ssdm name="rv_5_0_3"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:177  %x_assign_2_0_3 = xor i8 %sboxes_11_load, %sboxes_6_load

]]></node>
<StgValue><ssdm name="x_assign_2_0_3"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:178  %tmp_65 = shl i8 %x_assign_2_0_3, 1

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:179  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_0_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:180  %rv_7_0_3 = xor i8 %tmp_65, 27

]]></node>
<StgValue><ssdm name="rv_7_0_3"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:181  %rv_8_0_3 = select i1 %tmp_66, i8 %rv_7_0_3, i8 %tmp_65

]]></node>
<StgValue><ssdm name="rv_8_0_3"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:182  %x_assign_3_0_3 = xor i8 %sboxes_11_load, %sboxes_12_load

]]></node>
<StgValue><ssdm name="x_assign_3_0_3"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:183  %tmp_67 = shl i8 %x_assign_3_0_3, 1

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:184  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_0_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:185  %rv_10_0_3 = xor i8 %tmp_67, 27

]]></node>
<StgValue><ssdm name="rv_10_0_3"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:186  %rv_11_0_3 = select i1 %tmp_68, i8 %rv_10_0_3, i8 %tmp_67

]]></node>
<StgValue><ssdm name="rv_11_0_3"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:204  %tmp_24 = xor i8 %p_Result_6_4, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:205  %tmp_25 = xor i8 %p_Result_6_5, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:206  %tmp_26 = xor i8 %p_Result_6_6, %tmp_22

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:207  %tmp_27 = xor i8 %p_Result_6_7, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:208  %tmp_28 = xor i8 %p_Result_6_8, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:209  %tmp_29 = xor i8 %p_Result_6_9, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:210  %tmp_30 = xor i8 %p_Result_6_s, %tmp_26

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:211  %tmp_31 = xor i8 %p_Result_6_10, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:212  %tmp_32 = xor i8 %tmp_28, %p_Result_6_11

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:213  %tmp_33 = xor i8 %tmp_29, %p_Result_6_12

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:214  %tmp_34 = xor i8 %tmp_30, %p_Result_6_13

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:215  %tmp_35 = xor i8 %tmp_31, %tmp_13

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:216  %tmp1 = xor i8 %sboxes_0_load, %rv_2

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:217  %tmp2 = xor i8 %e, %tmp_20

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:218  %tmp_36 = xor i8 %tmp2, %tmp1

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:219  %tmp3 = xor i8 %sboxes_5_load, %e

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:220  %tmp4 = xor i8 %rv_5, %tmp_21

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:221  %tmp_81_0_1 = xor i8 %tmp4, %tmp3

]]></node>
<StgValue><ssdm name="tmp_81_0_1"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:222  %tmp5 = xor i8 %sboxes_15_load, %x_assign

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:223  %tmp6 = xor i8 %rv_8, %tmp_22

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:224  %tmp_81_0_2 = xor i8 %tmp6, %tmp5

]]></node>
<StgValue><ssdm name="tmp_81_0_2"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:225  %tmp7 = xor i8 %tmp_11, %tmp_23

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:226  %tmp_81_0_3 = xor i8 %tmp7, %rv_3

]]></node>
<StgValue><ssdm name="tmp_81_0_3"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:227  %tmp8 = xor i8 %sboxes_4_load, %rv_2_0_1

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:228  %tmp9 = xor i8 %e_0_1, %tmp_24

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:229  %tmp_81_0_4 = xor i8 %tmp9, %tmp8

]]></node>
<StgValue><ssdm name="tmp_81_0_4"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:230  %tmp10 = xor i8 %sboxes_9_load, %e_0_1

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:231  %tmp11 = xor i8 %rv_5_0_1, %tmp_25

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:232  %tmp_81_0_5 = xor i8 %tmp11, %tmp10

]]></node>
<StgValue><ssdm name="tmp_81_0_5"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:233  %tmp12 = xor i8 %sboxes_3_load, %x_assign_0_1

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:234  %tmp13 = xor i8 %rv_8_0_1, %tmp_26

]]></node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:235  %tmp_81_0_6 = xor i8 %tmp13, %tmp12

]]></node>
<StgValue><ssdm name="tmp_81_0_6"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:236  %tmp14 = xor i8 %tmp_43_0_1, %tmp_27

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:237  %tmp_81_0_7 = xor i8 %tmp14, %rv_11_0_1

]]></node>
<StgValue><ssdm name="tmp_81_0_7"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:238  %tmp15 = xor i8 %sboxes_8_load, %rv_2_0_2

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:239  %tmp16 = xor i8 %e_0_2, %tmp_28

]]></node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:240  %tmp_81_0_8 = xor i8 %tmp16, %tmp15

]]></node>
<StgValue><ssdm name="tmp_81_0_8"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:241  %tmp17 = xor i8 %sboxes_13_load, %e_0_2

]]></node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:242  %tmp18 = xor i8 %rv_5_0_2, %tmp_29

]]></node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:243  %tmp_81_0_9 = xor i8 %tmp18, %tmp17

]]></node>
<StgValue><ssdm name="tmp_81_0_9"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:244  %tmp19 = xor i8 %sboxes_7_load, %x_assign_0_2

]]></node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:245  %tmp20 = xor i8 %rv_8_0_2, %tmp_30

]]></node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:246  %tmp_81_0_s = xor i8 %tmp20, %tmp19

]]></node>
<StgValue><ssdm name="tmp_81_0_s"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:247  %tmp21 = xor i8 %tmp_43_0_2, %tmp_31

]]></node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:248  %tmp_81_0_10 = xor i8 %tmp21, %rv_11_0_2

]]></node>
<StgValue><ssdm name="tmp_81_0_10"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:249  %tmp22 = xor i8 %sboxes_12_load, %rv_2_0_3

]]></node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:250  %tmp23 = xor i8 %e_0_3, %tmp_32

]]></node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:251  %tmp_81_0_11 = xor i8 %tmp23, %tmp22

]]></node>
<StgValue><ssdm name="tmp_81_0_11"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:252  %tmp24 = xor i8 %sboxes_1_load, %e_0_3

]]></node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:253  %tmp25 = xor i8 %rv_5_0_3, %tmp_33

]]></node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:254  %tmp_81_0_12 = xor i8 %tmp25, %tmp24

]]></node>
<StgValue><ssdm name="tmp_81_0_12"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:255  %tmp26 = xor i8 %sboxes_11_load, %x_assign_0_3

]]></node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:256  %tmp27 = xor i8 %rv_8_0_3, %tmp_34

]]></node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:257  %tmp_81_0_13 = xor i8 %tmp27, %tmp26

]]></node>
<StgValue><ssdm name="tmp_81_0_13"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:258  %tmp28 = xor i8 %tmp_43_0_3, %tmp_35

]]></node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:259  %tmp_81_0_14 = xor i8 %tmp28, %rv_11_0_3

]]></node>
<StgValue><ssdm name="tmp_81_0_14"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:260  %tmp_31_1 = zext i8 %tmp_36 to i64

]]></node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:261  %sboxes_0_addr_1 = getelementptr [256 x i8]* @sboxes_0, i64 0, i64 %tmp_31_1

]]></node>
<StgValue><ssdm name="sboxes_0_addr_1"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:262  %sboxes_0_load_1 = load i8* %sboxes_0_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load_1"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:263  %tmp_31_1_1 = zext i8 %tmp_81_0_1 to i64

]]></node>
<StgValue><ssdm name="tmp_31_1_1"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:264  %sboxes_1_addr_1 = getelementptr [256 x i8]* @sboxes_1, i64 0, i64 %tmp_31_1_1

]]></node>
<StgValue><ssdm name="sboxes_1_addr_1"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:265  %sboxes_1_load_1 = load i8* %sboxes_1_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_1_load_1"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:266  %tmp_31_1_2 = zext i8 %tmp_81_0_2 to i64

]]></node>
<StgValue><ssdm name="tmp_31_1_2"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:267  %sboxes_2_addr_1 = getelementptr [256 x i8]* @sboxes_2, i64 0, i64 %tmp_31_1_2

]]></node>
<StgValue><ssdm name="sboxes_2_addr_1"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:268  %sboxes_2_load_1 = load i8* %sboxes_2_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load_1"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:272  %tmp_31_1_4 = zext i8 %tmp_81_0_4 to i64

]]></node>
<StgValue><ssdm name="tmp_31_1_4"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:273  %sboxes_4_addr_1 = getelementptr [256 x i8]* @sboxes_4, i64 0, i64 %tmp_31_1_4

]]></node>
<StgValue><ssdm name="sboxes_4_addr_1"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:274  %sboxes_4_load_1 = load i8* %sboxes_4_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load_1"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:275  %tmp_31_1_5 = zext i8 %tmp_81_0_5 to i64

]]></node>
<StgValue><ssdm name="tmp_31_1_5"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:276  %sboxes_5_addr_1 = getelementptr [256 x i8]* @sboxes_5, i64 0, i64 %tmp_31_1_5

]]></node>
<StgValue><ssdm name="sboxes_5_addr_1"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:277  %sboxes_5_load_1 = load i8* %sboxes_5_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load_1"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:278  %tmp_31_1_6 = zext i8 %tmp_81_0_6 to i64

]]></node>
<StgValue><ssdm name="tmp_31_1_6"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:279  %sboxes_6_addr_1 = getelementptr [256 x i8]* @sboxes_6, i64 0, i64 %tmp_31_1_6

]]></node>
<StgValue><ssdm name="sboxes_6_addr_1"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:280  %sboxes_6_load_1 = load i8* %sboxes_6_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load_1"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:281  %tmp_31_1_7 = zext i8 %tmp_81_0_7 to i64

]]></node>
<StgValue><ssdm name="tmp_31_1_7"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:282  %sboxes_7_addr_1 = getelementptr [256 x i8]* @sboxes_7, i64 0, i64 %tmp_31_1_7

]]></node>
<StgValue><ssdm name="sboxes_7_addr_1"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:283  %sboxes_7_load_1 = load i8* %sboxes_7_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load_1"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:284  %tmp_31_1_8 = zext i8 %tmp_81_0_8 to i64

]]></node>
<StgValue><ssdm name="tmp_31_1_8"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:285  %sboxes_8_addr_1 = getelementptr [256 x i8]* @sboxes_8, i64 0, i64 %tmp_31_1_8

]]></node>
<StgValue><ssdm name="sboxes_8_addr_1"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:286  %sboxes_8_load_1 = load i8* %sboxes_8_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load_1"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:287  %tmp_31_1_9 = zext i8 %tmp_81_0_9 to i64

]]></node>
<StgValue><ssdm name="tmp_31_1_9"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:288  %sboxes_9_addr_1 = getelementptr [256 x i8]* @sboxes_9, i64 0, i64 %tmp_31_1_9

]]></node>
<StgValue><ssdm name="sboxes_9_addr_1"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:289  %sboxes_9_load_1 = load i8* %sboxes_9_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load_1"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:290  %tmp_31_1_s = zext i8 %tmp_81_0_s to i64

]]></node>
<StgValue><ssdm name="tmp_31_1_s"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:291  %sboxes_10_addr_1 = getelementptr [256 x i8]* @sboxes_10, i64 0, i64 %tmp_31_1_s

]]></node>
<StgValue><ssdm name="sboxes_10_addr_1"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:292  %sboxes_10_load_1 = load i8* %sboxes_10_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_10_load_1"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:296  %tmp_31_1_11 = zext i8 %tmp_81_0_11 to i64

]]></node>
<StgValue><ssdm name="tmp_31_1_11"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:297  %sboxes_12_addr_1 = getelementptr [256 x i8]* @sboxes_12, i64 0, i64 %tmp_31_1_11

]]></node>
<StgValue><ssdm name="sboxes_12_addr_1"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:298  %sboxes_12_load_1 = load i8* %sboxes_12_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load_1"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:299  %tmp_31_1_12 = zext i8 %tmp_81_0_12 to i64

]]></node>
<StgValue><ssdm name="tmp_31_1_12"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:300  %sboxes_13_addr_1 = getelementptr [256 x i8]* @sboxes_13, i64 0, i64 %tmp_31_1_12

]]></node>
<StgValue><ssdm name="sboxes_13_addr_1"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:301  %sboxes_13_load_1 = load i8* %sboxes_13_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load_1"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:302  %tmp_31_1_13 = zext i8 %tmp_81_0_13 to i64

]]></node>
<StgValue><ssdm name="tmp_31_1_13"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:303  %sboxes_14_addr_1 = getelementptr [256 x i8]* @sboxes_14, i64 0, i64 %tmp_31_1_13

]]></node>
<StgValue><ssdm name="sboxes_14_addr_1"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:304  %sboxes_14_load_1 = load i8* %sboxes_14_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_14_load_1"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:396  %tmp_56_1 = zext i8 %tmp_33 to i64

]]></node>
<StgValue><ssdm name="tmp_56_1"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:397  %sboxes_16_addr_1 = getelementptr [256 x i8]* @sboxes_16, i64 0, i64 %tmp_56_1

]]></node>
<StgValue><ssdm name="sboxes_16_addr_1"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:398  %sboxes_16_load_1 = load i8* %sboxes_16_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_16_load_1"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:399  %tmp_57_1 = zext i8 %tmp_34 to i64

]]></node>
<StgValue><ssdm name="tmp_57_1"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:400  %sboxes_17_addr_1 = getelementptr [256 x i8]* @sboxes_17, i64 0, i64 %tmp_57_1

]]></node>
<StgValue><ssdm name="sboxes_17_addr_1"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:401  %sboxes_17_load_1 = load i8* %sboxes_17_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_17_load_1"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:402  %tmp_58_1 = zext i8 %tmp_35 to i64

]]></node>
<StgValue><ssdm name="tmp_58_1"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:403  %sboxes_18_addr_1 = getelementptr [256 x i8]* @sboxes_18, i64 0, i64 %tmp_58_1

]]></node>
<StgValue><ssdm name="sboxes_18_addr_1"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:404  %sboxes_18_load_1 = load i8* %sboxes_18_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_18_load_1"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:405  %tmp_59_1 = zext i8 %tmp_32 to i64

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:406  %sboxes_19_addr_1 = getelementptr [256 x i8]* @sboxes_19, i64 0, i64 %tmp_59_1

]]></node>
<StgValue><ssdm name="sboxes_19_addr_1"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:407  %sboxes_19_load_1 = load i8* %sboxes_19_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_19_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="351" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:262  %sboxes_0_load_1 = load i8* %sboxes_0_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load_1"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:265  %sboxes_1_load_1 = load i8* %sboxes_1_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_1_load_1"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:268  %sboxes_2_load_1 = load i8* %sboxes_2_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load_1"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:269  %tmp_31_1_3 = zext i8 %tmp_81_0_3 to i64

]]></node>
<StgValue><ssdm name="tmp_31_1_3"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:270  %sboxes_3_addr_1 = getelementptr [256 x i8]* @sboxes_3, i64 0, i64 %tmp_31_1_3

]]></node>
<StgValue><ssdm name="sboxes_3_addr_1"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:271  %sboxes_3_load_1 = load i8* %sboxes_3_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_3_load_1"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:274  %sboxes_4_load_1 = load i8* %sboxes_4_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load_1"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:277  %sboxes_5_load_1 = load i8* %sboxes_5_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load_1"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:280  %sboxes_6_load_1 = load i8* %sboxes_6_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load_1"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:283  %sboxes_7_load_1 = load i8* %sboxes_7_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load_1"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:286  %sboxes_8_load_1 = load i8* %sboxes_8_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load_1"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:289  %sboxes_9_load_1 = load i8* %sboxes_9_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load_1"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:292  %sboxes_10_load_1 = load i8* %sboxes_10_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_10_load_1"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:293  %tmp_31_1_10 = zext i8 %tmp_81_0_10 to i64

]]></node>
<StgValue><ssdm name="tmp_31_1_10"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:294  %sboxes_11_addr_1 = getelementptr [256 x i8]* @sboxes_11, i64 0, i64 %tmp_31_1_10

]]></node>
<StgValue><ssdm name="sboxes_11_addr_1"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:295  %sboxes_11_load_1 = load i8* %sboxes_11_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load_1"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:298  %sboxes_12_load_1 = load i8* %sboxes_12_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load_1"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:301  %sboxes_13_load_1 = load i8* %sboxes_13_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load_1"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:304  %sboxes_14_load_1 = load i8* %sboxes_14_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_14_load_1"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:305  %tmp_31_1_14 = zext i8 %tmp_81_0_14 to i64

]]></node>
<StgValue><ssdm name="tmp_31_1_14"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:306  %sboxes_15_addr_1 = getelementptr [256 x i8]* @sboxes_15, i64 0, i64 %tmp_31_1_14

]]></node>
<StgValue><ssdm name="sboxes_15_addr_1"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:307  %sboxes_15_load_1 = load i8* %sboxes_15_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load_1"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:398  %sboxes_16_load_1 = load i8* %sboxes_16_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_16_load_1"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:401  %sboxes_17_load_1 = load i8* %sboxes_17_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_17_load_1"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:404  %sboxes_18_load_1 = load i8* %sboxes_18_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_18_load_1"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:407  %sboxes_19_load_1 = load i8* %sboxes_19_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_19_load_1"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:408  %tmp_60_1 = xor i8 %sboxes_16_load_1, 2

]]></node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:409  %tmp_61_1 = xor i8 %tmp_60_1, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_61_1"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:410  %tmp_62_1 = xor i8 %sboxes_17_load_1, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_62_1"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:411  %tmp_63_1 = xor i8 %sboxes_18_load_1, %tmp_22

]]></node>
<StgValue><ssdm name="tmp_63_1"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:412  %tmp_64_1 = xor i8 %sboxes_19_load_1, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_64_1"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:413  %tmp_65_1 = xor i8 %p_Result_6_4, %tmp_60_1

]]></node>
<StgValue><ssdm name="tmp_65_1"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:414  %tmp_66_1 = xor i8 %sboxes_17_load_1, %p_Result_6_5

]]></node>
<StgValue><ssdm name="tmp_66_1"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:415  %tmp_67_1 = xor i8 %sboxes_18_load_1, %p_Result_6_6

]]></node>
<StgValue><ssdm name="tmp_67_1"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:416  %tmp_68_1 = xor i8 %sboxes_19_load_1, %p_Result_6_7

]]></node>
<StgValue><ssdm name="tmp_68_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="386" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:271  %sboxes_3_load_1 = load i8* %sboxes_3_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_3_load_1"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:295  %sboxes_11_load_1 = load i8* %sboxes_11_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load_1"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:307  %sboxes_15_load_1 = load i8* %sboxes_15_addr_1, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load_1"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:308  %x_assign_s = xor i8 %sboxes_5_load_1, %sboxes_0_load_1

]]></node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:309  %tmp_43_1 = xor i8 %sboxes_10_load_1, %x_assign_s

]]></node>
<StgValue><ssdm name="tmp_43_1"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:310  %e_1 = xor i8 %sboxes_15_load_1, %tmp_43_1

]]></node>
<StgValue><ssdm name="e_1"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:311  %tmp_69 = shl i8 %x_assign_s, 1

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:312  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_s, i32 7)

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:313  %rv_1_1 = xor i8 %tmp_69, 27

]]></node>
<StgValue><ssdm name="rv_1_1"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:314  %rv_2_1 = select i1 %tmp_70, i8 %rv_1_1, i8 %tmp_69

]]></node>
<StgValue><ssdm name="rv_2_1"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:315  %x_assign_1_1 = xor i8 %sboxes_10_load_1, %sboxes_5_load_1

]]></node>
<StgValue><ssdm name="x_assign_1_1"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:316  %tmp_71 = shl i8 %x_assign_1_1, 1

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:317  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:318  %rv_4_1 = xor i8 %tmp_71, 27

]]></node>
<StgValue><ssdm name="rv_4_1"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:319  %rv_5_1 = select i1 %tmp_72, i8 %rv_4_1, i8 %tmp_71

]]></node>
<StgValue><ssdm name="rv_5_1"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:320  %x_assign_2_1 = xor i8 %sboxes_15_load_1, %sboxes_10_load_1

]]></node>
<StgValue><ssdm name="x_assign_2_1"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:321  %tmp_73 = shl i8 %x_assign_2_1, 1

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:322  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:323  %rv_7_1 = xor i8 %tmp_73, 27

]]></node>
<StgValue><ssdm name="rv_7_1"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:324  %rv_8_1 = select i1 %tmp_74, i8 %rv_7_1, i8 %tmp_73

]]></node>
<StgValue><ssdm name="rv_8_1"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:325  %x_assign_3_1 = xor i8 %sboxes_15_load_1, %sboxes_0_load_1

]]></node>
<StgValue><ssdm name="x_assign_3_1"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:326  %tmp_75 = shl i8 %x_assign_3_1, 1

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:327  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:328  %rv_10_1 = xor i8 %tmp_75, 27

]]></node>
<StgValue><ssdm name="rv_10_1"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:329  %rv_11_1 = select i1 %tmp_76, i8 %rv_10_1, i8 %tmp_75

]]></node>
<StgValue><ssdm name="rv_11_1"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:330  %x_assign_175_1 = xor i8 %sboxes_9_load_1, %sboxes_4_load_1

]]></node>
<StgValue><ssdm name="x_assign_175_1"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:331  %tmp_43_1_1 = xor i8 %sboxes_14_load_1, %x_assign_175_1

]]></node>
<StgValue><ssdm name="tmp_43_1_1"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:332  %e_1_1 = xor i8 %sboxes_3_load_1, %tmp_43_1_1

]]></node>
<StgValue><ssdm name="e_1_1"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:333  %tmp_77 = shl i8 %x_assign_175_1, 1

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:334  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_175_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:335  %rv_1_1_1 = xor i8 %tmp_77, 27

]]></node>
<StgValue><ssdm name="rv_1_1_1"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:336  %rv_2_1_1 = select i1 %tmp_78, i8 %rv_1_1_1, i8 %tmp_77

]]></node>
<StgValue><ssdm name="rv_2_1_1"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:337  %x_assign_1_1_1 = xor i8 %sboxes_14_load_1, %sboxes_9_load_1

]]></node>
<StgValue><ssdm name="x_assign_1_1_1"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:338  %tmp_79 = shl i8 %x_assign_1_1_1, 1

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:339  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_1_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:340  %rv_4_1_1 = xor i8 %tmp_79, 27

]]></node>
<StgValue><ssdm name="rv_4_1_1"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:341  %rv_5_1_1 = select i1 %tmp_80, i8 %rv_4_1_1, i8 %tmp_79

]]></node>
<StgValue><ssdm name="rv_5_1_1"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:342  %x_assign_2_1_1 = xor i8 %sboxes_3_load_1, %sboxes_14_load_1

]]></node>
<StgValue><ssdm name="x_assign_2_1_1"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:343  %tmp_81 = shl i8 %x_assign_2_1_1, 1

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:344  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_1_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:345  %rv_7_1_1 = xor i8 %tmp_81, 27

]]></node>
<StgValue><ssdm name="rv_7_1_1"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:346  %rv_8_1_1 = select i1 %tmp_82, i8 %rv_7_1_1, i8 %tmp_81

]]></node>
<StgValue><ssdm name="rv_8_1_1"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:347  %x_assign_3_1_1 = xor i8 %sboxes_3_load_1, %sboxes_4_load_1

]]></node>
<StgValue><ssdm name="x_assign_3_1_1"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:348  %tmp_83 = shl i8 %x_assign_3_1_1, 1

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:349  %tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_1_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:350  %rv_10_1_1 = xor i8 %tmp_83, 27

]]></node>
<StgValue><ssdm name="rv_10_1_1"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:351  %rv_11_1_1 = select i1 %tmp_84, i8 %rv_10_1_1, i8 %tmp_83

]]></node>
<StgValue><ssdm name="rv_11_1_1"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:352  %x_assign_175_2 = xor i8 %sboxes_13_load_1, %sboxes_8_load_1

]]></node>
<StgValue><ssdm name="x_assign_175_2"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:353  %tmp_43_1_2 = xor i8 %sboxes_2_load_1, %x_assign_175_2

]]></node>
<StgValue><ssdm name="tmp_43_1_2"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:354  %e_1_2 = xor i8 %sboxes_7_load_1, %tmp_43_1_2

]]></node>
<StgValue><ssdm name="e_1_2"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:355  %tmp_85 = shl i8 %x_assign_175_2, 1

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:356  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_175_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:357  %rv_1_1_2 = xor i8 %tmp_85, 27

]]></node>
<StgValue><ssdm name="rv_1_1_2"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:358  %rv_2_1_2 = select i1 %tmp_86, i8 %rv_1_1_2, i8 %tmp_85

]]></node>
<StgValue><ssdm name="rv_2_1_2"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:359  %x_assign_1_1_2 = xor i8 %sboxes_2_load_1, %sboxes_13_load_1

]]></node>
<StgValue><ssdm name="x_assign_1_1_2"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:360  %tmp_87 = shl i8 %x_assign_1_1_2, 1

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:361  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_1_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:362  %rv_4_1_2 = xor i8 %tmp_87, 27

]]></node>
<StgValue><ssdm name="rv_4_1_2"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:363  %rv_5_1_2 = select i1 %tmp_88, i8 %rv_4_1_2, i8 %tmp_87

]]></node>
<StgValue><ssdm name="rv_5_1_2"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:364  %x_assign_2_1_2 = xor i8 %sboxes_7_load_1, %sboxes_2_load_1

]]></node>
<StgValue><ssdm name="x_assign_2_1_2"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:365  %tmp_89 = shl i8 %x_assign_2_1_2, 1

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:366  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_1_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:367  %rv_7_1_2 = xor i8 %tmp_89, 27

]]></node>
<StgValue><ssdm name="rv_7_1_2"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:368  %rv_8_1_2 = select i1 %tmp_90, i8 %rv_7_1_2, i8 %tmp_89

]]></node>
<StgValue><ssdm name="rv_8_1_2"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:369  %x_assign_3_1_2 = xor i8 %sboxes_7_load_1, %sboxes_8_load_1

]]></node>
<StgValue><ssdm name="x_assign_3_1_2"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:370  %tmp_91 = shl i8 %x_assign_3_1_2, 1

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:371  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_1_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:372  %rv_10_1_2 = xor i8 %tmp_91, 27

]]></node>
<StgValue><ssdm name="rv_10_1_2"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:373  %rv_11_1_2 = select i1 %tmp_92, i8 %rv_10_1_2, i8 %tmp_91

]]></node>
<StgValue><ssdm name="rv_11_1_2"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:374  %x_assign_175_3 = xor i8 %sboxes_1_load_1, %sboxes_12_load_1

]]></node>
<StgValue><ssdm name="x_assign_175_3"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:375  %tmp_43_1_3 = xor i8 %sboxes_6_load_1, %x_assign_175_3

]]></node>
<StgValue><ssdm name="tmp_43_1_3"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:376  %e_1_3 = xor i8 %sboxes_11_load_1, %tmp_43_1_3

]]></node>
<StgValue><ssdm name="e_1_3"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:377  %tmp_93 = shl i8 %x_assign_175_3, 1

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:378  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_175_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:379  %rv_1_1_3 = xor i8 %tmp_93, 27

]]></node>
<StgValue><ssdm name="rv_1_1_3"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:380  %rv_2_1_3 = select i1 %tmp_94, i8 %rv_1_1_3, i8 %tmp_93

]]></node>
<StgValue><ssdm name="rv_2_1_3"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:381  %x_assign_1_1_3 = xor i8 %sboxes_6_load_1, %sboxes_1_load_1

]]></node>
<StgValue><ssdm name="x_assign_1_1_3"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:382  %tmp_95 = shl i8 %x_assign_1_1_3, 1

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:383  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_1_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:384  %rv_4_1_3 = xor i8 %tmp_95, 27

]]></node>
<StgValue><ssdm name="rv_4_1_3"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:385  %rv_5_1_3 = select i1 %tmp_96, i8 %rv_4_1_3, i8 %tmp_95

]]></node>
<StgValue><ssdm name="rv_5_1_3"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:386  %x_assign_2_1_3 = xor i8 %sboxes_11_load_1, %sboxes_6_load_1

]]></node>
<StgValue><ssdm name="x_assign_2_1_3"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:387  %tmp_97 = shl i8 %x_assign_2_1_3, 1

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:388  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_1_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:389  %rv_7_1_3 = xor i8 %tmp_97, 27

]]></node>
<StgValue><ssdm name="rv_7_1_3"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:390  %rv_8_1_3 = select i1 %tmp_98, i8 %rv_7_1_3, i8 %tmp_97

]]></node>
<StgValue><ssdm name="rv_8_1_3"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:391  %x_assign_3_1_3 = xor i8 %sboxes_11_load_1, %sboxes_12_load_1

]]></node>
<StgValue><ssdm name="x_assign_3_1_3"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:392  %tmp_99 = shl i8 %x_assign_3_1_3, 1

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:393  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_1_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:394  %rv_10_1_3 = xor i8 %tmp_99, 27

]]></node>
<StgValue><ssdm name="rv_10_1_3"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:395  %rv_11_1_3 = select i1 %tmp_100, i8 %rv_10_1_3, i8 %tmp_99

]]></node>
<StgValue><ssdm name="rv_11_1_3"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:417  %tmp_73_1 = xor i8 %tmp_65_1, %p_Result_6_11

]]></node>
<StgValue><ssdm name="tmp_73_1"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:418  %tmp_74_1 = xor i8 %tmp_66_1, %p_Result_6_12

]]></node>
<StgValue><ssdm name="tmp_74_1"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:419  %tmp_75_1 = xor i8 %tmp_67_1, %p_Result_6_13

]]></node>
<StgValue><ssdm name="tmp_75_1"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:420  %tmp_76_1 = xor i8 %tmp_68_1, %tmp_13

]]></node>
<StgValue><ssdm name="tmp_76_1"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:421  %tmp29 = xor i8 %sboxes_0_load_1, %rv_2_1

]]></node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:422  %tmp30 = xor i8 %e_1, %tmp_61_1

]]></node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:423  %tmp_81_1 = xor i8 %tmp30, %tmp29

]]></node>
<StgValue><ssdm name="tmp_81_1"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:424  %tmp31 = xor i8 %sboxes_5_load_1, %e_1

]]></node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:425  %tmp32 = xor i8 %rv_5_1, %tmp_62_1

]]></node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:426  %tmp_81_1_1 = xor i8 %tmp32, %tmp31

]]></node>
<StgValue><ssdm name="tmp_81_1_1"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:427  %tmp33 = xor i8 %sboxes_15_load_1, %x_assign_s

]]></node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:428  %tmp34 = xor i8 %rv_8_1, %tmp_63_1

]]></node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:429  %tmp_81_1_2 = xor i8 %tmp34, %tmp33

]]></node>
<StgValue><ssdm name="tmp_81_1_2"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:430  %tmp35 = xor i8 %tmp_43_1, %tmp_64_1

]]></node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:431  %tmp_81_1_3 = xor i8 %tmp35, %rv_11_1

]]></node>
<StgValue><ssdm name="tmp_81_1_3"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:432  %tmp36 = xor i8 %sboxes_4_load_1, %rv_2_1_1

]]></node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:433  %tmp37 = xor i8 %e_1_1, %tmp_65_1

]]></node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:434  %tmp_81_1_4 = xor i8 %tmp37, %tmp36

]]></node>
<StgValue><ssdm name="tmp_81_1_4"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:435  %tmp38 = xor i8 %sboxes_9_load_1, %e_1_1

]]></node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:436  %tmp39 = xor i8 %rv_5_1_1, %tmp_66_1

]]></node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:437  %tmp_81_1_5 = xor i8 %tmp39, %tmp38

]]></node>
<StgValue><ssdm name="tmp_81_1_5"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:438  %tmp40 = xor i8 %sboxes_3_load_1, %x_assign_175_1

]]></node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:439  %tmp41 = xor i8 %rv_8_1_1, %tmp_67_1

]]></node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:440  %tmp_81_1_6 = xor i8 %tmp41, %tmp40

]]></node>
<StgValue><ssdm name="tmp_81_1_6"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:441  %tmp42 = xor i8 %tmp_43_1_1, %tmp_68_1

]]></node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:442  %tmp_81_1_7 = xor i8 %tmp42, %rv_11_1_1

]]></node>
<StgValue><ssdm name="tmp_81_1_7"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:443  %tmp43 = xor i8 %sboxes_8_load_1, %rv_2_1_2

]]></node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:444  %tmp45 = xor i8 %tmp_65_1, %tmp_28

]]></node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:445  %tmp44 = xor i8 %tmp45, %e_1_2

]]></node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:446  %tmp_81_1_8 = xor i8 %tmp44, %tmp43

]]></node>
<StgValue><ssdm name="tmp_81_1_8"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:447  %tmp46 = xor i8 %sboxes_13_load_1, %e_1_2

]]></node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:448  %tmp48 = xor i8 %tmp_66_1, %tmp_29

]]></node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:449  %tmp47 = xor i8 %tmp48, %rv_5_1_2

]]></node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:450  %tmp_81_1_9 = xor i8 %tmp47, %tmp46

]]></node>
<StgValue><ssdm name="tmp_81_1_9"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:451  %tmp49 = xor i8 %sboxes_7_load_1, %x_assign_175_2

]]></node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:452  %tmp51 = xor i8 %tmp_67_1, %tmp_30

]]></node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:453  %tmp50 = xor i8 %tmp51, %rv_8_1_2

]]></node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:454  %tmp_81_1_s = xor i8 %tmp50, %tmp49

]]></node>
<StgValue><ssdm name="tmp_81_1_s"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:455  %tmp52 = xor i8 %rv_11_1_2, %tmp_43_1_2

]]></node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:456  %tmp53 = xor i8 %tmp_68_1, %tmp_31

]]></node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:457  %tmp_81_1_10 = xor i8 %tmp53, %tmp52

]]></node>
<StgValue><ssdm name="tmp_81_1_10"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:458  %tmp54 = xor i8 %sboxes_12_load_1, %rv_2_1_3

]]></node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:459  %tmp55 = xor i8 %e_1_3, %tmp_73_1

]]></node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:460  %tmp_81_1_11 = xor i8 %tmp55, %tmp54

]]></node>
<StgValue><ssdm name="tmp_81_1_11"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:461  %tmp56 = xor i8 %sboxes_1_load_1, %e_1_3

]]></node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:462  %tmp57 = xor i8 %rv_5_1_3, %tmp_74_1

]]></node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:463  %tmp_81_1_12 = xor i8 %tmp57, %tmp56

]]></node>
<StgValue><ssdm name="tmp_81_1_12"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:464  %tmp58 = xor i8 %sboxes_11_load_1, %x_assign_175_3

]]></node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:465  %tmp59 = xor i8 %rv_8_1_3, %tmp_75_1

]]></node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="489" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:466  %tmp_81_1_13 = xor i8 %tmp59, %tmp58

]]></node>
<StgValue><ssdm name="tmp_81_1_13"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="490" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:467  %tmp60 = xor i8 %tmp_43_1_3, %tmp_76_1

]]></node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:468  %tmp_81_1_14 = xor i8 %tmp60, %rv_11_1_3

]]></node>
<StgValue><ssdm name="tmp_81_1_14"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:469  %tmp_31_2 = zext i8 %tmp_81_1 to i64

]]></node>
<StgValue><ssdm name="tmp_31_2"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:470  %sboxes_0_addr_2 = getelementptr [256 x i8]* @sboxes_0, i64 0, i64 %tmp_31_2

]]></node>
<StgValue><ssdm name="sboxes_0_addr_2"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:471  %sboxes_0_load_2 = load i8* %sboxes_0_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load_2"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:472  %tmp_31_2_1 = zext i8 %tmp_81_1_1 to i64

]]></node>
<StgValue><ssdm name="tmp_31_2_1"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="496" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:473  %sboxes_1_addr_2 = getelementptr [256 x i8]* @sboxes_1, i64 0, i64 %tmp_31_2_1

]]></node>
<StgValue><ssdm name="sboxes_1_addr_2"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:474  %sboxes_1_load_2 = load i8* %sboxes_1_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_1_load_2"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:475  %tmp_31_2_2 = zext i8 %tmp_81_1_2 to i64

]]></node>
<StgValue><ssdm name="tmp_31_2_2"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:476  %sboxes_2_addr_2 = getelementptr [256 x i8]* @sboxes_2, i64 0, i64 %tmp_31_2_2

]]></node>
<StgValue><ssdm name="sboxes_2_addr_2"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:477  %sboxes_2_load_2 = load i8* %sboxes_2_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load_2"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:478  %tmp_31_2_3 = zext i8 %tmp_81_1_3 to i64

]]></node>
<StgValue><ssdm name="tmp_31_2_3"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:479  %sboxes_3_addr_2 = getelementptr [256 x i8]* @sboxes_3, i64 0, i64 %tmp_31_2_3

]]></node>
<StgValue><ssdm name="sboxes_3_addr_2"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:480  %sboxes_3_load_2 = load i8* %sboxes_3_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_3_load_2"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:481  %tmp_31_2_4 = zext i8 %tmp_81_1_4 to i64

]]></node>
<StgValue><ssdm name="tmp_31_2_4"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:482  %sboxes_4_addr_2 = getelementptr [256 x i8]* @sboxes_4, i64 0, i64 %tmp_31_2_4

]]></node>
<StgValue><ssdm name="sboxes_4_addr_2"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:483  %sboxes_4_load_2 = load i8* %sboxes_4_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load_2"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:484  %tmp_31_2_5 = zext i8 %tmp_81_1_5 to i64

]]></node>
<StgValue><ssdm name="tmp_31_2_5"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:485  %sboxes_5_addr_2 = getelementptr [256 x i8]* @sboxes_5, i64 0, i64 %tmp_31_2_5

]]></node>
<StgValue><ssdm name="sboxes_5_addr_2"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:486  %sboxes_5_load_2 = load i8* %sboxes_5_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load_2"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:487  %tmp_31_2_6 = zext i8 %tmp_81_1_6 to i64

]]></node>
<StgValue><ssdm name="tmp_31_2_6"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:488  %sboxes_6_addr_2 = getelementptr [256 x i8]* @sboxes_6, i64 0, i64 %tmp_31_2_6

]]></node>
<StgValue><ssdm name="sboxes_6_addr_2"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:489  %sboxes_6_load_2 = load i8* %sboxes_6_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load_2"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:493  %tmp_31_2_8 = zext i8 %tmp_81_1_8 to i64

]]></node>
<StgValue><ssdm name="tmp_31_2_8"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:494  %sboxes_8_addr_2 = getelementptr [256 x i8]* @sboxes_8, i64 0, i64 %tmp_31_2_8

]]></node>
<StgValue><ssdm name="sboxes_8_addr_2"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:495  %sboxes_8_load_2 = load i8* %sboxes_8_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load_2"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:496  %tmp_31_2_9 = zext i8 %tmp_81_1_9 to i64

]]></node>
<StgValue><ssdm name="tmp_31_2_9"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="520" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:497  %sboxes_9_addr_2 = getelementptr [256 x i8]* @sboxes_9, i64 0, i64 %tmp_31_2_9

]]></node>
<StgValue><ssdm name="sboxes_9_addr_2"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:498  %sboxes_9_load_2 = load i8* %sboxes_9_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load_2"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:499  %tmp_31_2_s = zext i8 %tmp_81_1_s to i64

]]></node>
<StgValue><ssdm name="tmp_31_2_s"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:500  %sboxes_10_addr_2 = getelementptr [256 x i8]* @sboxes_10, i64 0, i64 %tmp_31_2_s

]]></node>
<StgValue><ssdm name="sboxes_10_addr_2"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:501  %sboxes_10_load_2 = load i8* %sboxes_10_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_10_load_2"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:505  %tmp_31_2_11 = zext i8 %tmp_81_1_11 to i64

]]></node>
<StgValue><ssdm name="tmp_31_2_11"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:506  %sboxes_12_addr_2 = getelementptr [256 x i8]* @sboxes_12, i64 0, i64 %tmp_31_2_11

]]></node>
<StgValue><ssdm name="sboxes_12_addr_2"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:507  %sboxes_12_load_2 = load i8* %sboxes_12_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load_2"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:508  %tmp_31_2_12 = zext i8 %tmp_81_1_12 to i64

]]></node>
<StgValue><ssdm name="tmp_31_2_12"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:509  %sboxes_13_addr_2 = getelementptr [256 x i8]* @sboxes_13, i64 0, i64 %tmp_31_2_12

]]></node>
<StgValue><ssdm name="sboxes_13_addr_2"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:510  %sboxes_13_load_2 = load i8* %sboxes_13_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load_2"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:511  %tmp_31_2_13 = zext i8 %tmp_81_1_13 to i64

]]></node>
<StgValue><ssdm name="tmp_31_2_13"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:512  %sboxes_14_addr_2 = getelementptr [256 x i8]* @sboxes_14, i64 0, i64 %tmp_31_2_13

]]></node>
<StgValue><ssdm name="sboxes_14_addr_2"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:513  %sboxes_14_load_2 = load i8* %sboxes_14_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_14_load_2"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="628" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:605  %tmp_56_2 = zext i8 %tmp_74_1 to i64

]]></node>
<StgValue><ssdm name="tmp_56_2"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="629" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:606  %sboxes_16_addr_2 = getelementptr [256 x i8]* @sboxes_16, i64 0, i64 %tmp_56_2

]]></node>
<StgValue><ssdm name="sboxes_16_addr_2"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="630" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:607  %sboxes_16_load_2 = load i8* %sboxes_16_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_16_load_2"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:608  %tmp_57_2 = zext i8 %tmp_75_1 to i64

]]></node>
<StgValue><ssdm name="tmp_57_2"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:609  %sboxes_17_addr_2 = getelementptr [256 x i8]* @sboxes_17, i64 0, i64 %tmp_57_2

]]></node>
<StgValue><ssdm name="sboxes_17_addr_2"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:610  %sboxes_17_load_2 = load i8* %sboxes_17_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_17_load_2"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="634" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:611  %tmp_58_2 = zext i8 %tmp_76_1 to i64

]]></node>
<StgValue><ssdm name="tmp_58_2"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="635" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:612  %sboxes_18_addr_2 = getelementptr [256 x i8]* @sboxes_18, i64 0, i64 %tmp_58_2

]]></node>
<StgValue><ssdm name="sboxes_18_addr_2"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="636" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:613  %sboxes_18_load_2 = load i8* %sboxes_18_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_18_load_2"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:614  %tmp_59_2 = zext i8 %tmp_73_1 to i64

]]></node>
<StgValue><ssdm name="tmp_59_2"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:615  %sboxes_19_addr_2 = getelementptr [256 x i8]* @sboxes_19, i64 0, i64 %tmp_59_2

]]></node>
<StgValue><ssdm name="sboxes_19_addr_2"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:616  %sboxes_19_load_2 = load i8* %sboxes_19_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_19_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="580" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:471  %sboxes_0_load_2 = load i8* %sboxes_0_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load_2"/></StgValue>
</operation>

<operation id="581" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:474  %sboxes_1_load_2 = load i8* %sboxes_1_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_1_load_2"/></StgValue>
</operation>

<operation id="582" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:477  %sboxes_2_load_2 = load i8* %sboxes_2_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load_2"/></StgValue>
</operation>

<operation id="583" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:480  %sboxes_3_load_2 = load i8* %sboxes_3_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_3_load_2"/></StgValue>
</operation>

<operation id="584" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:483  %sboxes_4_load_2 = load i8* %sboxes_4_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load_2"/></StgValue>
</operation>

<operation id="585" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:486  %sboxes_5_load_2 = load i8* %sboxes_5_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load_2"/></StgValue>
</operation>

<operation id="586" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:489  %sboxes_6_load_2 = load i8* %sboxes_6_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load_2"/></StgValue>
</operation>

<operation id="587" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:490  %tmp_31_2_7 = zext i8 %tmp_81_1_7 to i64

]]></node>
<StgValue><ssdm name="tmp_31_2_7"/></StgValue>
</operation>

<operation id="588" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:491  %sboxes_7_addr_2 = getelementptr [256 x i8]* @sboxes_7, i64 0, i64 %tmp_31_2_7

]]></node>
<StgValue><ssdm name="sboxes_7_addr_2"/></StgValue>
</operation>

<operation id="589" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:492  %sboxes_7_load_2 = load i8* %sboxes_7_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load_2"/></StgValue>
</operation>

<operation id="590" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:495  %sboxes_8_load_2 = load i8* %sboxes_8_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load_2"/></StgValue>
</operation>

<operation id="591" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:498  %sboxes_9_load_2 = load i8* %sboxes_9_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load_2"/></StgValue>
</operation>

<operation id="592" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:501  %sboxes_10_load_2 = load i8* %sboxes_10_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_10_load_2"/></StgValue>
</operation>

<operation id="593" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:502  %tmp_31_2_10 = zext i8 %tmp_81_1_10 to i64

]]></node>
<StgValue><ssdm name="tmp_31_2_10"/></StgValue>
</operation>

<operation id="594" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:503  %sboxes_11_addr_2 = getelementptr [256 x i8]* @sboxes_11, i64 0, i64 %tmp_31_2_10

]]></node>
<StgValue><ssdm name="sboxes_11_addr_2"/></StgValue>
</operation>

<operation id="595" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:504  %sboxes_11_load_2 = load i8* %sboxes_11_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load_2"/></StgValue>
</operation>

<operation id="596" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:507  %sboxes_12_load_2 = load i8* %sboxes_12_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load_2"/></StgValue>
</operation>

<operation id="597" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:510  %sboxes_13_load_2 = load i8* %sboxes_13_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load_2"/></StgValue>
</operation>

<operation id="598" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:513  %sboxes_14_load_2 = load i8* %sboxes_14_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_14_load_2"/></StgValue>
</operation>

<operation id="599" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:514  %tmp_31_2_14 = zext i8 %tmp_81_1_14 to i64

]]></node>
<StgValue><ssdm name="tmp_31_2_14"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:515  %sboxes_15_addr_2 = getelementptr [256 x i8]* @sboxes_15, i64 0, i64 %tmp_31_2_14

]]></node>
<StgValue><ssdm name="sboxes_15_addr_2"/></StgValue>
</operation>

<operation id="601" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:516  %sboxes_15_load_2 = load i8* %sboxes_15_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load_2"/></StgValue>
</operation>

<operation id="602" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="630" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:607  %sboxes_16_load_2 = load i8* %sboxes_16_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_16_load_2"/></StgValue>
</operation>

<operation id="603" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:610  %sboxes_17_load_2 = load i8* %sboxes_17_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_17_load_2"/></StgValue>
</operation>

<operation id="604" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="636" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:613  %sboxes_18_load_2 = load i8* %sboxes_18_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_18_load_2"/></StgValue>
</operation>

<operation id="605" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:616  %sboxes_19_load_2 = load i8* %sboxes_19_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_19_load_2"/></StgValue>
</operation>

<operation id="606" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:617  %tmp61 = xor i8 %tmp_61_1, 4

]]></node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="607" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:618  %tmp_61_2 = xor i8 %tmp61, %sboxes_16_load_2

]]></node>
<StgValue><ssdm name="tmp_61_2"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:619  %tmp_62_2 = xor i8 %sboxes_17_load_2, %tmp_62_1

]]></node>
<StgValue><ssdm name="tmp_62_2"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="643" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:620  %tmp_63_2 = xor i8 %sboxes_18_load_2, %tmp_63_1

]]></node>
<StgValue><ssdm name="tmp_63_2"/></StgValue>
</operation>

<operation id="610" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:621  %tmp_64_2 = xor i8 %sboxes_19_load_2, %tmp_64_1

]]></node>
<StgValue><ssdm name="tmp_64_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="611" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:492  %sboxes_7_load_2 = load i8* %sboxes_7_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load_2"/></StgValue>
</operation>

<operation id="612" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:504  %sboxes_11_load_2 = load i8* %sboxes_11_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load_2"/></StgValue>
</operation>

<operation id="613" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:516  %sboxes_15_load_2 = load i8* %sboxes_15_addr_2, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load_2"/></StgValue>
</operation>

<operation id="614" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="540" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:517  %x_assign_9 = xor i8 %sboxes_5_load_2, %sboxes_0_load_2

]]></node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>

<operation id="615" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:518  %tmp_43_2 = xor i8 %sboxes_10_load_2, %x_assign_9

]]></node>
<StgValue><ssdm name="tmp_43_2"/></StgValue>
</operation>

<operation id="616" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:519  %e_2 = xor i8 %sboxes_15_load_2, %tmp_43_2

]]></node>
<StgValue><ssdm name="e_2"/></StgValue>
</operation>

<operation id="617" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:520  %tmp_101 = shl i8 %x_assign_9, 1

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="618" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:521  %tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_9, i32 7)

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="619" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="545" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:522  %rv_1_2 = xor i8 %tmp_101, 27

]]></node>
<StgValue><ssdm name="rv_1_2"/></StgValue>
</operation>

<operation id="620" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="546" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:523  %rv_2_2 = select i1 %tmp_102, i8 %rv_1_2, i8 %tmp_101

]]></node>
<StgValue><ssdm name="rv_2_2"/></StgValue>
</operation>

<operation id="621" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:524  %x_assign_1_2 = xor i8 %sboxes_10_load_2, %sboxes_5_load_2

]]></node>
<StgValue><ssdm name="x_assign_1_2"/></StgValue>
</operation>

<operation id="622" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:525  %tmp_103 = shl i8 %x_assign_1_2, 1

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="623" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:526  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="624" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="550" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:527  %rv_4_2 = xor i8 %tmp_103, 27

]]></node>
<StgValue><ssdm name="rv_4_2"/></StgValue>
</operation>

<operation id="625" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:528  %rv_5_2 = select i1 %tmp_104, i8 %rv_4_2, i8 %tmp_103

]]></node>
<StgValue><ssdm name="rv_5_2"/></StgValue>
</operation>

<operation id="626" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:529  %x_assign_2_2 = xor i8 %sboxes_15_load_2, %sboxes_10_load_2

]]></node>
<StgValue><ssdm name="x_assign_2_2"/></StgValue>
</operation>

<operation id="627" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:530  %tmp_105 = shl i8 %x_assign_2_2, 1

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="628" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:531  %tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="629" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:532  %rv_7_2 = xor i8 %tmp_105, 27

]]></node>
<StgValue><ssdm name="rv_7_2"/></StgValue>
</operation>

<operation id="630" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="556" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:533  %rv_8_2 = select i1 %tmp_106, i8 %rv_7_2, i8 %tmp_105

]]></node>
<StgValue><ssdm name="rv_8_2"/></StgValue>
</operation>

<operation id="631" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:534  %x_assign_3_2 = xor i8 %sboxes_15_load_2, %sboxes_0_load_2

]]></node>
<StgValue><ssdm name="x_assign_3_2"/></StgValue>
</operation>

<operation id="632" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:535  %tmp_107 = shl i8 %x_assign_3_2, 1

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="633" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:536  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="634" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:537  %rv_10_2 = xor i8 %tmp_107, 27

]]></node>
<StgValue><ssdm name="rv_10_2"/></StgValue>
</operation>

<operation id="635" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="561" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:538  %rv_11_2 = select i1 %tmp_108, i8 %rv_10_2, i8 %tmp_107

]]></node>
<StgValue><ssdm name="rv_11_2"/></StgValue>
</operation>

<operation id="636" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:539  %x_assign_277_1 = xor i8 %sboxes_9_load_2, %sboxes_4_load_2

]]></node>
<StgValue><ssdm name="x_assign_277_1"/></StgValue>
</operation>

<operation id="637" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:540  %tmp_43_2_1 = xor i8 %sboxes_14_load_2, %x_assign_277_1

]]></node>
<StgValue><ssdm name="tmp_43_2_1"/></StgValue>
</operation>

<operation id="638" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="564" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:541  %e_2_1 = xor i8 %sboxes_3_load_2, %tmp_43_2_1

]]></node>
<StgValue><ssdm name="e_2_1"/></StgValue>
</operation>

<operation id="639" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:542  %tmp_109 = shl i8 %x_assign_277_1, 1

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="640" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="566" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:543  %tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_277_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="641" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="567" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:544  %rv_1_2_1 = xor i8 %tmp_109, 27

]]></node>
<StgValue><ssdm name="rv_1_2_1"/></StgValue>
</operation>

<operation id="642" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="568" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:545  %rv_2_2_1 = select i1 %tmp_110, i8 %rv_1_2_1, i8 %tmp_109

]]></node>
<StgValue><ssdm name="rv_2_2_1"/></StgValue>
</operation>

<operation id="643" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="569" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:546  %x_assign_1_2_1 = xor i8 %sboxes_14_load_2, %sboxes_9_load_2

]]></node>
<StgValue><ssdm name="x_assign_1_2_1"/></StgValue>
</operation>

<operation id="644" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="570" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:547  %tmp_111 = shl i8 %x_assign_1_2_1, 1

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="645" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:548  %tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_2_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="646" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="572" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:549  %rv_4_2_1 = xor i8 %tmp_111, 27

]]></node>
<StgValue><ssdm name="rv_4_2_1"/></StgValue>
</operation>

<operation id="647" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="573" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:550  %rv_5_2_1 = select i1 %tmp_112, i8 %rv_4_2_1, i8 %tmp_111

]]></node>
<StgValue><ssdm name="rv_5_2_1"/></StgValue>
</operation>

<operation id="648" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="574" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:551  %x_assign_2_2_1 = xor i8 %sboxes_3_load_2, %sboxes_14_load_2

]]></node>
<StgValue><ssdm name="x_assign_2_2_1"/></StgValue>
</operation>

<operation id="649" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="575" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:552  %tmp_113 = shl i8 %x_assign_2_2_1, 1

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="650" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="576" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:553  %tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_2_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="651" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:554  %rv_7_2_1 = xor i8 %tmp_113, 27

]]></node>
<StgValue><ssdm name="rv_7_2_1"/></StgValue>
</operation>

<operation id="652" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="578" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:555  %rv_8_2_1 = select i1 %tmp_114, i8 %rv_7_2_1, i8 %tmp_113

]]></node>
<StgValue><ssdm name="rv_8_2_1"/></StgValue>
</operation>

<operation id="653" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="579" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:556  %x_assign_3_2_1 = xor i8 %sboxes_3_load_2, %sboxes_4_load_2

]]></node>
<StgValue><ssdm name="x_assign_3_2_1"/></StgValue>
</operation>

<operation id="654" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="580" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:557  %tmp_115 = shl i8 %x_assign_3_2_1, 1

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="655" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:558  %tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_2_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="656" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="582" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:559  %rv_10_2_1 = xor i8 %tmp_115, 27

]]></node>
<StgValue><ssdm name="rv_10_2_1"/></StgValue>
</operation>

<operation id="657" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:560  %rv_11_2_1 = select i1 %tmp_116, i8 %rv_10_2_1, i8 %tmp_115

]]></node>
<StgValue><ssdm name="rv_11_2_1"/></StgValue>
</operation>

<operation id="658" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="584" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:561  %x_assign_277_2 = xor i8 %sboxes_13_load_2, %sboxes_8_load_2

]]></node>
<StgValue><ssdm name="x_assign_277_2"/></StgValue>
</operation>

<operation id="659" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="585" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:562  %tmp_43_2_2 = xor i8 %sboxes_2_load_2, %x_assign_277_2

]]></node>
<StgValue><ssdm name="tmp_43_2_2"/></StgValue>
</operation>

<operation id="660" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="586" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:563  %e_2_2 = xor i8 %sboxes_7_load_2, %tmp_43_2_2

]]></node>
<StgValue><ssdm name="e_2_2"/></StgValue>
</operation>

<operation id="661" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="587" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:564  %tmp_117 = shl i8 %x_assign_277_2, 1

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="662" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="588" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:565  %tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_277_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="663" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:566  %rv_1_2_2 = xor i8 %tmp_117, 27

]]></node>
<StgValue><ssdm name="rv_1_2_2"/></StgValue>
</operation>

<operation id="664" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="590" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:567  %rv_2_2_2 = select i1 %tmp_118, i8 %rv_1_2_2, i8 %tmp_117

]]></node>
<StgValue><ssdm name="rv_2_2_2"/></StgValue>
</operation>

<operation id="665" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="591" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:568  %x_assign_1_2_2 = xor i8 %sboxes_2_load_2, %sboxes_13_load_2

]]></node>
<StgValue><ssdm name="x_assign_1_2_2"/></StgValue>
</operation>

<operation id="666" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="592" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:569  %tmp_119 = shl i8 %x_assign_1_2_2, 1

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="667" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="593" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:570  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_2_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="668" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:571  %rv_4_2_2 = xor i8 %tmp_119, 27

]]></node>
<StgValue><ssdm name="rv_4_2_2"/></StgValue>
</operation>

<operation id="669" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:572  %rv_5_2_2 = select i1 %tmp_120, i8 %rv_4_2_2, i8 %tmp_119

]]></node>
<StgValue><ssdm name="rv_5_2_2"/></StgValue>
</operation>

<operation id="670" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="596" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:573  %x_assign_2_2_2 = xor i8 %sboxes_7_load_2, %sboxes_2_load_2

]]></node>
<StgValue><ssdm name="x_assign_2_2_2"/></StgValue>
</operation>

<operation id="671" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="597" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:574  %tmp_121 = shl i8 %x_assign_2_2_2, 1

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="672" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="598" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:575  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_2_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="673" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="599" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:576  %rv_7_2_2 = xor i8 %tmp_121, 27

]]></node>
<StgValue><ssdm name="rv_7_2_2"/></StgValue>
</operation>

<operation id="674" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="600" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:577  %rv_8_2_2 = select i1 %tmp_122, i8 %rv_7_2_2, i8 %tmp_121

]]></node>
<StgValue><ssdm name="rv_8_2_2"/></StgValue>
</operation>

<operation id="675" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:578  %x_assign_3_2_2 = xor i8 %sboxes_7_load_2, %sboxes_8_load_2

]]></node>
<StgValue><ssdm name="x_assign_3_2_2"/></StgValue>
</operation>

<operation id="676" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="602" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:579  %tmp_123 = shl i8 %x_assign_3_2_2, 1

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="677" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:580  %tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_2_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="678" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="604" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:581  %rv_10_2_2 = xor i8 %tmp_123, 27

]]></node>
<StgValue><ssdm name="rv_10_2_2"/></StgValue>
</operation>

<operation id="679" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="605" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:582  %rv_11_2_2 = select i1 %tmp_124, i8 %rv_10_2_2, i8 %tmp_123

]]></node>
<StgValue><ssdm name="rv_11_2_2"/></StgValue>
</operation>

<operation id="680" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="606" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:583  %x_assign_277_3 = xor i8 %sboxes_1_load_2, %sboxes_12_load_2

]]></node>
<StgValue><ssdm name="x_assign_277_3"/></StgValue>
</operation>

<operation id="681" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:584  %tmp_43_2_3 = xor i8 %sboxes_6_load_2, %x_assign_277_3

]]></node>
<StgValue><ssdm name="tmp_43_2_3"/></StgValue>
</operation>

<operation id="682" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="608" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:585  %e_2_3 = xor i8 %sboxes_11_load_2, %tmp_43_2_3

]]></node>
<StgValue><ssdm name="e_2_3"/></StgValue>
</operation>

<operation id="683" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:586  %tmp_125 = shl i8 %x_assign_277_3, 1

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="684" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:587  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_277_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="685" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:588  %rv_1_2_3 = xor i8 %tmp_125, 27

]]></node>
<StgValue><ssdm name="rv_1_2_3"/></StgValue>
</operation>

<operation id="686" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:589  %rv_2_2_3 = select i1 %tmp_126, i8 %rv_1_2_3, i8 %tmp_125

]]></node>
<StgValue><ssdm name="rv_2_2_3"/></StgValue>
</operation>

<operation id="687" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:590  %x_assign_1_2_3 = xor i8 %sboxes_6_load_2, %sboxes_1_load_2

]]></node>
<StgValue><ssdm name="x_assign_1_2_3"/></StgValue>
</operation>

<operation id="688" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="614" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:591  %tmp_127 = shl i8 %x_assign_1_2_3, 1

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="689" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:592  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_2_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="690" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:593  %rv_4_2_3 = xor i8 %tmp_127, 27

]]></node>
<StgValue><ssdm name="rv_4_2_3"/></StgValue>
</operation>

<operation id="691" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:594  %rv_5_2_3 = select i1 %tmp_128, i8 %rv_4_2_3, i8 %tmp_127

]]></node>
<StgValue><ssdm name="rv_5_2_3"/></StgValue>
</operation>

<operation id="692" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:595  %x_assign_2_2_3 = xor i8 %sboxes_11_load_2, %sboxes_6_load_2

]]></node>
<StgValue><ssdm name="x_assign_2_2_3"/></StgValue>
</operation>

<operation id="693" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:596  %tmp_129 = shl i8 %x_assign_2_2_3, 1

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="694" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:597  %tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_2_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="695" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:598  %rv_7_2_3 = xor i8 %tmp_129, 27

]]></node>
<StgValue><ssdm name="rv_7_2_3"/></StgValue>
</operation>

<operation id="696" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="622" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:599  %rv_8_2_3 = select i1 %tmp_130, i8 %rv_7_2_3, i8 %tmp_129

]]></node>
<StgValue><ssdm name="rv_8_2_3"/></StgValue>
</operation>

<operation id="697" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:600  %x_assign_3_2_3 = xor i8 %sboxes_11_load_2, %sboxes_12_load_2

]]></node>
<StgValue><ssdm name="x_assign_3_2_3"/></StgValue>
</operation>

<operation id="698" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:601  %tmp_131 = shl i8 %x_assign_3_2_3, 1

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="699" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:602  %tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_2_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="700" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:603  %rv_10_2_3 = xor i8 %tmp_131, 27

]]></node>
<StgValue><ssdm name="rv_10_2_3"/></StgValue>
</operation>

<operation id="701" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="627" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:604  %rv_11_2_3 = select i1 %tmp_132, i8 %rv_10_2_3, i8 %tmp_131

]]></node>
<StgValue><ssdm name="rv_11_2_3"/></StgValue>
</operation>

<operation id="702" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:622  %tmp_69_2 = xor i8 %tmp_28, %tmp_61_2

]]></node>
<StgValue><ssdm name="tmp_69_2"/></StgValue>
</operation>

<operation id="703" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:623  %tmp_70_2 = xor i8 %tmp_29, %tmp_62_2

]]></node>
<StgValue><ssdm name="tmp_70_2"/></StgValue>
</operation>

<operation id="704" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:624  %tmp_71_2 = xor i8 %tmp_30, %tmp_63_2

]]></node>
<StgValue><ssdm name="tmp_71_2"/></StgValue>
</operation>

<operation id="705" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="648" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:625  %tmp_72_2 = xor i8 %tmp_31, %tmp_64_2

]]></node>
<StgValue><ssdm name="tmp_72_2"/></StgValue>
</operation>

<operation id="706" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:626  %tmp_73_2 = xor i8 %tmp_69_2, %tmp_73_1

]]></node>
<StgValue><ssdm name="tmp_73_2"/></StgValue>
</operation>

<operation id="707" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:627  %tmp_74_2 = xor i8 %tmp_70_2, %tmp_74_1

]]></node>
<StgValue><ssdm name="tmp_74_2"/></StgValue>
</operation>

<operation id="708" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:628  %tmp_75_2 = xor i8 %tmp_71_2, %tmp_75_1

]]></node>
<StgValue><ssdm name="tmp_75_2"/></StgValue>
</operation>

<operation id="709" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:629  %tmp_76_2 = xor i8 %tmp_72_2, %tmp_76_1

]]></node>
<StgValue><ssdm name="tmp_76_2"/></StgValue>
</operation>

<operation id="710" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="653" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:630  %tmp62 = xor i8 %sboxes_0_load_2, %rv_2_2

]]></node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="711" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="654" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:631  %tmp63 = xor i8 %e_2, %tmp_61_2

]]></node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="712" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:632  %tmp_81_2 = xor i8 %tmp63, %tmp62

]]></node>
<StgValue><ssdm name="tmp_81_2"/></StgValue>
</operation>

<operation id="713" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:633  %tmp64 = xor i8 %sboxes_5_load_2, %e_2

]]></node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="714" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:634  %tmp65 = xor i8 %rv_5_2, %tmp_62_2

]]></node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="715" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="658" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:635  %tmp_81_2_1 = xor i8 %tmp65, %tmp64

]]></node>
<StgValue><ssdm name="tmp_81_2_1"/></StgValue>
</operation>

<operation id="716" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="659" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:636  %tmp66 = xor i8 %sboxes_15_load_2, %x_assign_9

]]></node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="717" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="660" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:637  %tmp67 = xor i8 %rv_8_2, %tmp_63_2

]]></node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="718" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="661" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:638  %tmp_81_2_2 = xor i8 %tmp67, %tmp66

]]></node>
<StgValue><ssdm name="tmp_81_2_2"/></StgValue>
</operation>

<operation id="719" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:639  %tmp68 = xor i8 %tmp_43_2, %tmp_64_2

]]></node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="720" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:640  %tmp_81_2_3 = xor i8 %tmp68, %rv_11_2

]]></node>
<StgValue><ssdm name="tmp_81_2_3"/></StgValue>
</operation>

<operation id="721" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="664" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:641  %tmp69 = xor i8 %sboxes_4_load_2, %rv_2_2_1

]]></node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="722" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="665" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:642  %tmp71 = xor i8 %tmp_61_2, %tmp_65_1

]]></node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="723" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="666" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:643  %tmp70 = xor i8 %tmp71, %e_2_1

]]></node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="724" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="667" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:644  %tmp_81_2_4 = xor i8 %tmp70, %tmp69

]]></node>
<StgValue><ssdm name="tmp_81_2_4"/></StgValue>
</operation>

<operation id="725" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:645  %tmp72 = xor i8 %sboxes_9_load_2, %e_2_1

]]></node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="726" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:646  %tmp74 = xor i8 %tmp_62_2, %tmp_66_1

]]></node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="727" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:647  %tmp73 = xor i8 %tmp74, %rv_5_2_1

]]></node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="728" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="671" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:648  %tmp_81_2_5 = xor i8 %tmp73, %tmp72

]]></node>
<StgValue><ssdm name="tmp_81_2_5"/></StgValue>
</operation>

<operation id="729" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="672" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:649  %tmp75 = xor i8 %sboxes_3_load_2, %x_assign_277_1

]]></node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="730" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="673" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:650  %tmp77 = xor i8 %tmp_63_2, %tmp_67_1

]]></node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="731" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="674" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:651  %tmp76 = xor i8 %tmp77, %rv_8_2_1

]]></node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="732" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="675" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:652  %tmp_81_2_6 = xor i8 %tmp76, %tmp75

]]></node>
<StgValue><ssdm name="tmp_81_2_6"/></StgValue>
</operation>

<operation id="733" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="676" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:653  %tmp78 = xor i8 %rv_11_2_1, %tmp_43_2_1

]]></node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="734" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="677" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:654  %tmp79 = xor i8 %tmp_64_2, %tmp_68_1

]]></node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="735" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="678" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:655  %tmp_81_2_7 = xor i8 %tmp79, %tmp78

]]></node>
<StgValue><ssdm name="tmp_81_2_7"/></StgValue>
</operation>

<operation id="736" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:656  %tmp80 = xor i8 %sboxes_8_load_2, %rv_2_2_2

]]></node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="737" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:657  %tmp81 = xor i8 %e_2_2, %tmp_69_2

]]></node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="738" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="681" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:658  %tmp_81_2_8 = xor i8 %tmp81, %tmp80

]]></node>
<StgValue><ssdm name="tmp_81_2_8"/></StgValue>
</operation>

<operation id="739" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="682" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:659  %tmp82 = xor i8 %sboxes_13_load_2, %e_2_2

]]></node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="740" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="683" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:660  %tmp83 = xor i8 %rv_5_2_2, %tmp_70_2

]]></node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="741" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="684" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:661  %tmp_81_2_9 = xor i8 %tmp83, %tmp82

]]></node>
<StgValue><ssdm name="tmp_81_2_9"/></StgValue>
</operation>

<operation id="742" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="685" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:662  %tmp84 = xor i8 %sboxes_7_load_2, %x_assign_277_2

]]></node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="743" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:663  %tmp85 = xor i8 %rv_8_2_2, %tmp_71_2

]]></node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="744" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="687" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:664  %tmp_81_2_s = xor i8 %tmp85, %tmp84

]]></node>
<StgValue><ssdm name="tmp_81_2_s"/></StgValue>
</operation>

<operation id="745" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:665  %tmp86 = xor i8 %tmp_43_2_2, %tmp_72_2

]]></node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="746" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="689" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:666  %tmp_81_2_10 = xor i8 %tmp86, %rv_11_2_2

]]></node>
<StgValue><ssdm name="tmp_81_2_10"/></StgValue>
</operation>

<operation id="747" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:667  %tmp87 = xor i8 %sboxes_12_load_2, %rv_2_2_3

]]></node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="748" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:668  %tmp88 = xor i8 %e_2_3, %tmp_73_2

]]></node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="749" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:669  %tmp_81_2_11 = xor i8 %tmp88, %tmp87

]]></node>
<StgValue><ssdm name="tmp_81_2_11"/></StgValue>
</operation>

<operation id="750" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:670  %tmp89 = xor i8 %sboxes_1_load_2, %e_2_3

]]></node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="751" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="694" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:671  %tmp90 = xor i8 %rv_5_2_3, %tmp_74_2

]]></node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="752" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="695" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:672  %tmp_81_2_12 = xor i8 %tmp90, %tmp89

]]></node>
<StgValue><ssdm name="tmp_81_2_12"/></StgValue>
</operation>

<operation id="753" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="696" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:673  %tmp91 = xor i8 %sboxes_11_load_2, %x_assign_277_3

]]></node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="754" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="697" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:674  %tmp92 = xor i8 %rv_8_2_3, %tmp_75_2

]]></node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="755" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="698" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:675  %tmp_81_2_13 = xor i8 %tmp92, %tmp91

]]></node>
<StgValue><ssdm name="tmp_81_2_13"/></StgValue>
</operation>

<operation id="756" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="699" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:676  %tmp93 = xor i8 %tmp_43_2_3, %tmp_76_2

]]></node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="757" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="700" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:677  %tmp_81_2_14 = xor i8 %tmp93, %rv_11_2_3

]]></node>
<StgValue><ssdm name="tmp_81_2_14"/></StgValue>
</operation>

<operation id="758" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="701" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:678  %tmp_31_3 = zext i8 %tmp_81_2 to i64

]]></node>
<StgValue><ssdm name="tmp_31_3"/></StgValue>
</operation>

<operation id="759" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="702" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:679  %sboxes_0_addr_3 = getelementptr [256 x i8]* @sboxes_0, i64 0, i64 %tmp_31_3

]]></node>
<StgValue><ssdm name="sboxes_0_addr_3"/></StgValue>
</operation>

<operation id="760" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:680  %sboxes_0_load_3 = load i8* %sboxes_0_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load_3"/></StgValue>
</operation>

<operation id="761" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:681  %tmp_31_3_1 = zext i8 %tmp_81_2_1 to i64

]]></node>
<StgValue><ssdm name="tmp_31_3_1"/></StgValue>
</operation>

<operation id="762" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:682  %sboxes_1_addr_3 = getelementptr [256 x i8]* @sboxes_1, i64 0, i64 %tmp_31_3_1

]]></node>
<StgValue><ssdm name="sboxes_1_addr_3"/></StgValue>
</operation>

<operation id="763" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:683  %sboxes_1_load_3 = load i8* %sboxes_1_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_1_load_3"/></StgValue>
</operation>

<operation id="764" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="707" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:684  %tmp_31_3_2 = zext i8 %tmp_81_2_2 to i64

]]></node>
<StgValue><ssdm name="tmp_31_3_2"/></StgValue>
</operation>

<operation id="765" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="708" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:685  %sboxes_2_addr_3 = getelementptr [256 x i8]* @sboxes_2, i64 0, i64 %tmp_31_3_2

]]></node>
<StgValue><ssdm name="sboxes_2_addr_3"/></StgValue>
</operation>

<operation id="766" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="709" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:686  %sboxes_2_load_3 = load i8* %sboxes_2_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load_3"/></StgValue>
</operation>

<operation id="767" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:690  %tmp_31_3_4 = zext i8 %tmp_81_2_4 to i64

]]></node>
<StgValue><ssdm name="tmp_31_3_4"/></StgValue>
</operation>

<operation id="768" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="714" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:691  %sboxes_4_addr_3 = getelementptr [256 x i8]* @sboxes_4, i64 0, i64 %tmp_31_3_4

]]></node>
<StgValue><ssdm name="sboxes_4_addr_3"/></StgValue>
</operation>

<operation id="769" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="715" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:692  %sboxes_4_load_3 = load i8* %sboxes_4_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load_3"/></StgValue>
</operation>

<operation id="770" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:693  %tmp_31_3_5 = zext i8 %tmp_81_2_5 to i64

]]></node>
<StgValue><ssdm name="tmp_31_3_5"/></StgValue>
</operation>

<operation id="771" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="717" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:694  %sboxes_5_addr_3 = getelementptr [256 x i8]* @sboxes_5, i64 0, i64 %tmp_31_3_5

]]></node>
<StgValue><ssdm name="sboxes_5_addr_3"/></StgValue>
</operation>

<operation id="772" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="718" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:695  %sboxes_5_load_3 = load i8* %sboxes_5_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load_3"/></StgValue>
</operation>

<operation id="773" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="719" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:696  %tmp_31_3_6 = zext i8 %tmp_81_2_6 to i64

]]></node>
<StgValue><ssdm name="tmp_31_3_6"/></StgValue>
</operation>

<operation id="774" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="720" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:697  %sboxes_6_addr_3 = getelementptr [256 x i8]* @sboxes_6, i64 0, i64 %tmp_31_3_6

]]></node>
<StgValue><ssdm name="sboxes_6_addr_3"/></StgValue>
</operation>

<operation id="775" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="721" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:698  %sboxes_6_load_3 = load i8* %sboxes_6_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load_3"/></StgValue>
</operation>

<operation id="776" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="722" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:699  %tmp_31_3_7 = zext i8 %tmp_81_2_7 to i64

]]></node>
<StgValue><ssdm name="tmp_31_3_7"/></StgValue>
</operation>

<operation id="777" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="723" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:700  %sboxes_7_addr_3 = getelementptr [256 x i8]* @sboxes_7, i64 0, i64 %tmp_31_3_7

]]></node>
<StgValue><ssdm name="sboxes_7_addr_3"/></StgValue>
</operation>

<operation id="778" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="724" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:701  %sboxes_7_load_3 = load i8* %sboxes_7_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load_3"/></StgValue>
</operation>

<operation id="779" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="725" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:702  %tmp_31_3_8 = zext i8 %tmp_81_2_8 to i64

]]></node>
<StgValue><ssdm name="tmp_31_3_8"/></StgValue>
</operation>

<operation id="780" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:703  %sboxes_8_addr_3 = getelementptr [256 x i8]* @sboxes_8, i64 0, i64 %tmp_31_3_8

]]></node>
<StgValue><ssdm name="sboxes_8_addr_3"/></StgValue>
</operation>

<operation id="781" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="727" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:704  %sboxes_8_load_3 = load i8* %sboxes_8_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load_3"/></StgValue>
</operation>

<operation id="782" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:705  %tmp_31_3_9 = zext i8 %tmp_81_2_9 to i64

]]></node>
<StgValue><ssdm name="tmp_31_3_9"/></StgValue>
</operation>

<operation id="783" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="729" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:706  %sboxes_9_addr_3 = getelementptr [256 x i8]* @sboxes_9, i64 0, i64 %tmp_31_3_9

]]></node>
<StgValue><ssdm name="sboxes_9_addr_3"/></StgValue>
</operation>

<operation id="784" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="730" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:707  %sboxes_9_load_3 = load i8* %sboxes_9_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load_3"/></StgValue>
</operation>

<operation id="785" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:708  %tmp_31_3_s = zext i8 %tmp_81_2_s to i64

]]></node>
<StgValue><ssdm name="tmp_31_3_s"/></StgValue>
</operation>

<operation id="786" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="732" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:709  %sboxes_10_addr_3 = getelementptr [256 x i8]* @sboxes_10, i64 0, i64 %tmp_31_3_s

]]></node>
<StgValue><ssdm name="sboxes_10_addr_3"/></StgValue>
</operation>

<operation id="787" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:710  %sboxes_10_load_3 = load i8* %sboxes_10_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_10_load_3"/></StgValue>
</operation>

<operation id="788" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="737" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:714  %tmp_31_3_11 = zext i8 %tmp_81_2_11 to i64

]]></node>
<StgValue><ssdm name="tmp_31_3_11"/></StgValue>
</operation>

<operation id="789" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="738" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:715  %sboxes_12_addr_3 = getelementptr [256 x i8]* @sboxes_12, i64 0, i64 %tmp_31_3_11

]]></node>
<StgValue><ssdm name="sboxes_12_addr_3"/></StgValue>
</operation>

<operation id="790" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:716  %sboxes_12_load_3 = load i8* %sboxes_12_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load_3"/></StgValue>
</operation>

<operation id="791" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:717  %tmp_31_3_12 = zext i8 %tmp_81_2_12 to i64

]]></node>
<StgValue><ssdm name="tmp_31_3_12"/></StgValue>
</operation>

<operation id="792" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:718  %sboxes_13_addr_3 = getelementptr [256 x i8]* @sboxes_13, i64 0, i64 %tmp_31_3_12

]]></node>
<StgValue><ssdm name="sboxes_13_addr_3"/></StgValue>
</operation>

<operation id="793" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="742" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:719  %sboxes_13_load_3 = load i8* %sboxes_13_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load_3"/></StgValue>
</operation>

<operation id="794" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="743" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:720  %tmp_31_3_13 = zext i8 %tmp_81_2_13 to i64

]]></node>
<StgValue><ssdm name="tmp_31_3_13"/></StgValue>
</operation>

<operation id="795" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="744" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:721  %sboxes_14_addr_3 = getelementptr [256 x i8]* @sboxes_14, i64 0, i64 %tmp_31_3_13

]]></node>
<StgValue><ssdm name="sboxes_14_addr_3"/></StgValue>
</operation>

<operation id="796" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:722  %sboxes_14_load_3 = load i8* %sboxes_14_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_14_load_3"/></StgValue>
</operation>

<operation id="797" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:814  %tmp_56_3 = zext i8 %tmp_74_2 to i64

]]></node>
<StgValue><ssdm name="tmp_56_3"/></StgValue>
</operation>

<operation id="798" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="838" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:815  %sboxes_16_addr_3 = getelementptr [256 x i8]* @sboxes_16, i64 0, i64 %tmp_56_3

]]></node>
<StgValue><ssdm name="sboxes_16_addr_3"/></StgValue>
</operation>

<operation id="799" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:816  %sboxes_16_load_3 = load i8* %sboxes_16_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_16_load_3"/></StgValue>
</operation>

<operation id="800" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="840" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:817  %tmp_57_3 = zext i8 %tmp_75_2 to i64

]]></node>
<StgValue><ssdm name="tmp_57_3"/></StgValue>
</operation>

<operation id="801" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="841" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:818  %sboxes_17_addr_3 = getelementptr [256 x i8]* @sboxes_17, i64 0, i64 %tmp_57_3

]]></node>
<StgValue><ssdm name="sboxes_17_addr_3"/></StgValue>
</operation>

<operation id="802" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="842" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:819  %sboxes_17_load_3 = load i8* %sboxes_17_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_17_load_3"/></StgValue>
</operation>

<operation id="803" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:820  %tmp_58_3 = zext i8 %tmp_76_2 to i64

]]></node>
<StgValue><ssdm name="tmp_58_3"/></StgValue>
</operation>

<operation id="804" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:821  %sboxes_18_addr_3 = getelementptr [256 x i8]* @sboxes_18, i64 0, i64 %tmp_58_3

]]></node>
<StgValue><ssdm name="sboxes_18_addr_3"/></StgValue>
</operation>

<operation id="805" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:822  %sboxes_18_load_3 = load i8* %sboxes_18_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_18_load_3"/></StgValue>
</operation>

<operation id="806" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="846" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:823  %tmp_59_3 = zext i8 %tmp_73_2 to i64

]]></node>
<StgValue><ssdm name="tmp_59_3"/></StgValue>
</operation>

<operation id="807" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="847" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:824  %sboxes_19_addr_3 = getelementptr [256 x i8]* @sboxes_19, i64 0, i64 %tmp_59_3

]]></node>
<StgValue><ssdm name="sboxes_19_addr_3"/></StgValue>
</operation>

<operation id="808" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="848" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:825  %sboxes_19_load_3 = load i8* %sboxes_19_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_19_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="809" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:680  %sboxes_0_load_3 = load i8* %sboxes_0_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load_3"/></StgValue>
</operation>

<operation id="810" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:683  %sboxes_1_load_3 = load i8* %sboxes_1_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_1_load_3"/></StgValue>
</operation>

<operation id="811" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="709" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:686  %sboxes_2_load_3 = load i8* %sboxes_2_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load_3"/></StgValue>
</operation>

<operation id="812" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:687  %tmp_31_3_3 = zext i8 %tmp_81_2_3 to i64

]]></node>
<StgValue><ssdm name="tmp_31_3_3"/></StgValue>
</operation>

<operation id="813" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:688  %sboxes_3_addr_3 = getelementptr [256 x i8]* @sboxes_3, i64 0, i64 %tmp_31_3_3

]]></node>
<StgValue><ssdm name="sboxes_3_addr_3"/></StgValue>
</operation>

<operation id="814" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="712" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:689  %sboxes_3_load_3 = load i8* %sboxes_3_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_3_load_3"/></StgValue>
</operation>

<operation id="815" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="715" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:692  %sboxes_4_load_3 = load i8* %sboxes_4_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load_3"/></StgValue>
</operation>

<operation id="816" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="718" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:695  %sboxes_5_load_3 = load i8* %sboxes_5_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load_3"/></StgValue>
</operation>

<operation id="817" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="721" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:698  %sboxes_6_load_3 = load i8* %sboxes_6_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load_3"/></StgValue>
</operation>

<operation id="818" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="724" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:701  %sboxes_7_load_3 = load i8* %sboxes_7_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load_3"/></StgValue>
</operation>

<operation id="819" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="727" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:704  %sboxes_8_load_3 = load i8* %sboxes_8_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load_3"/></StgValue>
</operation>

<operation id="820" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="730" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:707  %sboxes_9_load_3 = load i8* %sboxes_9_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load_3"/></StgValue>
</operation>

<operation id="821" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:710  %sboxes_10_load_3 = load i8* %sboxes_10_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_10_load_3"/></StgValue>
</operation>

<operation id="822" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:711  %tmp_31_3_10 = zext i8 %tmp_81_2_10 to i64

]]></node>
<StgValue><ssdm name="tmp_31_3_10"/></StgValue>
</operation>

<operation id="823" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:712  %sboxes_11_addr_3 = getelementptr [256 x i8]* @sboxes_11, i64 0, i64 %tmp_31_3_10

]]></node>
<StgValue><ssdm name="sboxes_11_addr_3"/></StgValue>
</operation>

<operation id="824" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="736" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:713  %sboxes_11_load_3 = load i8* %sboxes_11_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load_3"/></StgValue>
</operation>

<operation id="825" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:716  %sboxes_12_load_3 = load i8* %sboxes_12_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load_3"/></StgValue>
</operation>

<operation id="826" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="742" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:719  %sboxes_13_load_3 = load i8* %sboxes_13_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load_3"/></StgValue>
</operation>

<operation id="827" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:722  %sboxes_14_load_3 = load i8* %sboxes_14_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_14_load_3"/></StgValue>
</operation>

<operation id="828" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:723  %tmp_31_3_14 = zext i8 %tmp_81_2_14 to i64

]]></node>
<StgValue><ssdm name="tmp_31_3_14"/></StgValue>
</operation>

<operation id="829" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="747" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:724  %sboxes_15_addr_3 = getelementptr [256 x i8]* @sboxes_15, i64 0, i64 %tmp_31_3_14

]]></node>
<StgValue><ssdm name="sboxes_15_addr_3"/></StgValue>
</operation>

<operation id="830" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="748" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:725  %sboxes_15_load_3 = load i8* %sboxes_15_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load_3"/></StgValue>
</operation>

<operation id="831" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:816  %sboxes_16_load_3 = load i8* %sboxes_16_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_16_load_3"/></StgValue>
</operation>

<operation id="832" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="842" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:819  %sboxes_17_load_3 = load i8* %sboxes_17_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_17_load_3"/></StgValue>
</operation>

<operation id="833" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:822  %sboxes_18_load_3 = load i8* %sboxes_18_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_18_load_3"/></StgValue>
</operation>

<operation id="834" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="848" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:825  %sboxes_19_load_3 = load i8* %sboxes_19_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_19_load_3"/></StgValue>
</operation>

<operation id="835" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:826  %tmp_60_3 = xor i8 %sboxes_16_load_3, 8

]]></node>
<StgValue><ssdm name="tmp_60_3"/></StgValue>
</operation>

<operation id="836" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="850" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:827  %tmp_61_3 = xor i8 %tmp_60_3, %tmp_61_2

]]></node>
<StgValue><ssdm name="tmp_61_3"/></StgValue>
</operation>

<operation id="837" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="851" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:828  %tmp_62_3 = xor i8 %sboxes_17_load_3, %tmp_62_2

]]></node>
<StgValue><ssdm name="tmp_62_3"/></StgValue>
</operation>

<operation id="838" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="852" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:829  %tmp_63_3 = xor i8 %sboxes_18_load_3, %tmp_63_2

]]></node>
<StgValue><ssdm name="tmp_63_3"/></StgValue>
</operation>

<operation id="839" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="853" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:830  %tmp_64_3 = xor i8 %sboxes_19_load_3, %tmp_64_2

]]></node>
<StgValue><ssdm name="tmp_64_3"/></StgValue>
</operation>

<operation id="840" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:831  %tmp_65_3 = xor i8 %tmp_65_1, %tmp_60_3

]]></node>
<StgValue><ssdm name="tmp_65_3"/></StgValue>
</operation>

<operation id="841" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:832  %tmp_66_3 = xor i8 %sboxes_17_load_3, %tmp_66_1

]]></node>
<StgValue><ssdm name="tmp_66_3"/></StgValue>
</operation>

<operation id="842" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="856" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:833  %tmp_67_3 = xor i8 %sboxes_18_load_3, %tmp_67_1

]]></node>
<StgValue><ssdm name="tmp_67_3"/></StgValue>
</operation>

<operation id="843" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="857" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:834  %tmp_68_3 = xor i8 %sboxes_19_load_3, %tmp_68_1

]]></node>
<StgValue><ssdm name="tmp_68_3"/></StgValue>
</operation>

<operation id="844" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:835  %tmp_73_3 = xor i8 %tmp_60_3, %p_Result_6_11

]]></node>
<StgValue><ssdm name="tmp_73_3"/></StgValue>
</operation>

<operation id="845" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="859" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:836  %tmp_74_3 = xor i8 %sboxes_17_load_3, %p_Result_6_12

]]></node>
<StgValue><ssdm name="tmp_74_3"/></StgValue>
</operation>

<operation id="846" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:837  %tmp_75_3 = xor i8 %sboxes_18_load_3, %p_Result_6_13

]]></node>
<StgValue><ssdm name="tmp_75_3"/></StgValue>
</operation>

<operation id="847" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:838  %tmp_76_3 = xor i8 %sboxes_19_load_3, %tmp_13

]]></node>
<StgValue><ssdm name="tmp_76_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="848" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="712" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:689  %sboxes_3_load_3 = load i8* %sboxes_3_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_3_load_3"/></StgValue>
</operation>

<operation id="849" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="736" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:713  %sboxes_11_load_3 = load i8* %sboxes_11_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load_3"/></StgValue>
</operation>

<operation id="850" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="748" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:725  %sboxes_15_load_3 = load i8* %sboxes_15_addr_3, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load_3"/></StgValue>
</operation>

<operation id="851" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="749" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:726  %x_assign_10 = xor i8 %sboxes_5_load_3, %sboxes_0_load_3

]]></node>
<StgValue><ssdm name="x_assign_10"/></StgValue>
</operation>

<operation id="852" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="750" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:727  %tmp_43_3 = xor i8 %sboxes_10_load_3, %x_assign_10

]]></node>
<StgValue><ssdm name="tmp_43_3"/></StgValue>
</operation>

<operation id="853" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="751" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:728  %e_3 = xor i8 %sboxes_15_load_3, %tmp_43_3

]]></node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>

<operation id="854" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:729  %tmp_133 = shl i8 %x_assign_10, 1

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="855" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="753" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:730  %tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_10, i32 7)

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="856" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="754" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:731  %rv_1_3 = xor i8 %tmp_133, 27

]]></node>
<StgValue><ssdm name="rv_1_3"/></StgValue>
</operation>

<operation id="857" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:732  %rv_2_3 = select i1 %tmp_134, i8 %rv_1_3, i8 %tmp_133

]]></node>
<StgValue><ssdm name="rv_2_3"/></StgValue>
</operation>

<operation id="858" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="756" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:733  %x_assign_1_3 = xor i8 %sboxes_10_load_3, %sboxes_5_load_3

]]></node>
<StgValue><ssdm name="x_assign_1_3"/></StgValue>
</operation>

<operation id="859" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="757" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:734  %tmp_135 = shl i8 %x_assign_1_3, 1

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="860" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="758" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:735  %tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="861" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="759" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:736  %rv_4_3 = xor i8 %tmp_135, 27

]]></node>
<StgValue><ssdm name="rv_4_3"/></StgValue>
</operation>

<operation id="862" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="760" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:737  %rv_5_3 = select i1 %tmp_136, i8 %rv_4_3, i8 %tmp_135

]]></node>
<StgValue><ssdm name="rv_5_3"/></StgValue>
</operation>

<operation id="863" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="761" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:738  %x_assign_2_3 = xor i8 %sboxes_15_load_3, %sboxes_10_load_3

]]></node>
<StgValue><ssdm name="x_assign_2_3"/></StgValue>
</operation>

<operation id="864" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:739  %tmp_137 = shl i8 %x_assign_2_3, 1

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="865" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="763" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:740  %tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="866" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:741  %rv_7_3 = xor i8 %tmp_137, 27

]]></node>
<StgValue><ssdm name="rv_7_3"/></StgValue>
</operation>

<operation id="867" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="765" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:742  %rv_8_3 = select i1 %tmp_138, i8 %rv_7_3, i8 %tmp_137

]]></node>
<StgValue><ssdm name="rv_8_3"/></StgValue>
</operation>

<operation id="868" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="766" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:743  %x_assign_3_3 = xor i8 %sboxes_15_load_3, %sboxes_0_load_3

]]></node>
<StgValue><ssdm name="x_assign_3_3"/></StgValue>
</operation>

<operation id="869" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="767" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:744  %tmp_139 = shl i8 %x_assign_3_3, 1

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="870" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="768" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:745  %tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="871" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="769" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:746  %rv_10_3 = xor i8 %tmp_139, 27

]]></node>
<StgValue><ssdm name="rv_10_3"/></StgValue>
</operation>

<operation id="872" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:747  %rv_11_3 = select i1 %tmp_140, i8 %rv_10_3, i8 %tmp_139

]]></node>
<StgValue><ssdm name="rv_11_3"/></StgValue>
</operation>

<operation id="873" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="771" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:748  %x_assign_379_1 = xor i8 %sboxes_9_load_3, %sboxes_4_load_3

]]></node>
<StgValue><ssdm name="x_assign_379_1"/></StgValue>
</operation>

<operation id="874" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="772" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:749  %tmp_43_3_1 = xor i8 %sboxes_14_load_3, %x_assign_379_1

]]></node>
<StgValue><ssdm name="tmp_43_3_1"/></StgValue>
</operation>

<operation id="875" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="773" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:750  %e_3_1 = xor i8 %sboxes_3_load_3, %tmp_43_3_1

]]></node>
<StgValue><ssdm name="e_3_1"/></StgValue>
</operation>

<operation id="876" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="774" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:751  %tmp_141 = shl i8 %x_assign_379_1, 1

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="877" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="775" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:752  %tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_379_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="878" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:753  %rv_1_3_1 = xor i8 %tmp_141, 27

]]></node>
<StgValue><ssdm name="rv_1_3_1"/></StgValue>
</operation>

<operation id="879" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="777" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:754  %rv_2_3_1 = select i1 %tmp_142, i8 %rv_1_3_1, i8 %tmp_141

]]></node>
<StgValue><ssdm name="rv_2_3_1"/></StgValue>
</operation>

<operation id="880" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="778" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:755  %x_assign_1_3_1 = xor i8 %sboxes_14_load_3, %sboxes_9_load_3

]]></node>
<StgValue><ssdm name="x_assign_1_3_1"/></StgValue>
</operation>

<operation id="881" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="779" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:756  %tmp_143 = shl i8 %x_assign_1_3_1, 1

]]></node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="882" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="780" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:757  %tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_3_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="883" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="781" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:758  %rv_4_3_1 = xor i8 %tmp_143, 27

]]></node>
<StgValue><ssdm name="rv_4_3_1"/></StgValue>
</operation>

<operation id="884" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="782" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:759  %rv_5_3_1 = select i1 %tmp_144, i8 %rv_4_3_1, i8 %tmp_143

]]></node>
<StgValue><ssdm name="rv_5_3_1"/></StgValue>
</operation>

<operation id="885" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="783" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:760  %x_assign_2_3_1 = xor i8 %sboxes_3_load_3, %sboxes_14_load_3

]]></node>
<StgValue><ssdm name="x_assign_2_3_1"/></StgValue>
</operation>

<operation id="886" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="784" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:761  %tmp_145 = shl i8 %x_assign_2_3_1, 1

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="887" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="785" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:762  %tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_3_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="888" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="786" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:763  %rv_7_3_1 = xor i8 %tmp_145, 27

]]></node>
<StgValue><ssdm name="rv_7_3_1"/></StgValue>
</operation>

<operation id="889" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="787" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:764  %rv_8_3_1 = select i1 %tmp_146, i8 %rv_7_3_1, i8 %tmp_145

]]></node>
<StgValue><ssdm name="rv_8_3_1"/></StgValue>
</operation>

<operation id="890" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="788" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:765  %x_assign_3_3_1 = xor i8 %sboxes_3_load_3, %sboxes_4_load_3

]]></node>
<StgValue><ssdm name="x_assign_3_3_1"/></StgValue>
</operation>

<operation id="891" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="789" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:766  %tmp_147 = shl i8 %x_assign_3_3_1, 1

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="892" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="790" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:767  %tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_3_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="893" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="791" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:768  %rv_10_3_1 = xor i8 %tmp_147, 27

]]></node>
<StgValue><ssdm name="rv_10_3_1"/></StgValue>
</operation>

<operation id="894" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="792" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:769  %rv_11_3_1 = select i1 %tmp_148, i8 %rv_10_3_1, i8 %tmp_147

]]></node>
<StgValue><ssdm name="rv_11_3_1"/></StgValue>
</operation>

<operation id="895" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="793" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:770  %x_assign_379_2 = xor i8 %sboxes_13_load_3, %sboxes_8_load_3

]]></node>
<StgValue><ssdm name="x_assign_379_2"/></StgValue>
</operation>

<operation id="896" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:771  %tmp_43_3_2 = xor i8 %sboxes_2_load_3, %x_assign_379_2

]]></node>
<StgValue><ssdm name="tmp_43_3_2"/></StgValue>
</operation>

<operation id="897" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="795" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:772  %e_3_2 = xor i8 %sboxes_7_load_3, %tmp_43_3_2

]]></node>
<StgValue><ssdm name="e_3_2"/></StgValue>
</operation>

<operation id="898" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:773  %tmp_149 = shl i8 %x_assign_379_2, 1

]]></node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="899" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:774  %tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_379_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="900" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="798" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:775  %rv_1_3_2 = xor i8 %tmp_149, 27

]]></node>
<StgValue><ssdm name="rv_1_3_2"/></StgValue>
</operation>

<operation id="901" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="799" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:776  %rv_2_3_2 = select i1 %tmp_150, i8 %rv_1_3_2, i8 %tmp_149

]]></node>
<StgValue><ssdm name="rv_2_3_2"/></StgValue>
</operation>

<operation id="902" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:777  %x_assign_1_3_2 = xor i8 %sboxes_2_load_3, %sboxes_13_load_3

]]></node>
<StgValue><ssdm name="x_assign_1_3_2"/></StgValue>
</operation>

<operation id="903" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="801" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:778  %tmp_151 = shl i8 %x_assign_1_3_2, 1

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="904" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="802" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:779  %tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_3_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="905" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="803" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:780  %rv_4_3_2 = xor i8 %tmp_151, 27

]]></node>
<StgValue><ssdm name="rv_4_3_2"/></StgValue>
</operation>

<operation id="906" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="804" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:781  %rv_5_3_2 = select i1 %tmp_152, i8 %rv_4_3_2, i8 %tmp_151

]]></node>
<StgValue><ssdm name="rv_5_3_2"/></StgValue>
</operation>

<operation id="907" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:782  %x_assign_2_3_2 = xor i8 %sboxes_7_load_3, %sboxes_2_load_3

]]></node>
<StgValue><ssdm name="x_assign_2_3_2"/></StgValue>
</operation>

<operation id="908" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:783  %tmp_153 = shl i8 %x_assign_2_3_2, 1

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="909" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="807" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:784  %tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_3_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="910" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="808" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:785  %rv_7_3_2 = xor i8 %tmp_153, 27

]]></node>
<StgValue><ssdm name="rv_7_3_2"/></StgValue>
</operation>

<operation id="911" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="809" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:786  %rv_8_3_2 = select i1 %tmp_154, i8 %rv_7_3_2, i8 %tmp_153

]]></node>
<StgValue><ssdm name="rv_8_3_2"/></StgValue>
</operation>

<operation id="912" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="810" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:787  %x_assign_3_3_2 = xor i8 %sboxes_7_load_3, %sboxes_8_load_3

]]></node>
<StgValue><ssdm name="x_assign_3_3_2"/></StgValue>
</operation>

<operation id="913" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="811" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:788  %tmp_155 = shl i8 %x_assign_3_3_2, 1

]]></node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="914" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="812" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:789  %tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_3_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="915" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:790  %rv_10_3_2 = xor i8 %tmp_155, 27

]]></node>
<StgValue><ssdm name="rv_10_3_2"/></StgValue>
</operation>

<operation id="916" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="814" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:791  %rv_11_3_2 = select i1 %tmp_156, i8 %rv_10_3_2, i8 %tmp_155

]]></node>
<StgValue><ssdm name="rv_11_3_2"/></StgValue>
</operation>

<operation id="917" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="815" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:792  %x_assign_379_3 = xor i8 %sboxes_1_load_3, %sboxes_12_load_3

]]></node>
<StgValue><ssdm name="x_assign_379_3"/></StgValue>
</operation>

<operation id="918" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="816" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:793  %tmp_43_3_3 = xor i8 %sboxes_6_load_3, %x_assign_379_3

]]></node>
<StgValue><ssdm name="tmp_43_3_3"/></StgValue>
</operation>

<operation id="919" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="817" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:794  %e_3_3 = xor i8 %sboxes_11_load_3, %tmp_43_3_3

]]></node>
<StgValue><ssdm name="e_3_3"/></StgValue>
</operation>

<operation id="920" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:795  %tmp_157 = shl i8 %x_assign_379_3, 1

]]></node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="921" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:796  %tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_379_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="922" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="820" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:797  %rv_1_3_3 = xor i8 %tmp_157, 27

]]></node>
<StgValue><ssdm name="rv_1_3_3"/></StgValue>
</operation>

<operation id="923" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="821" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:798  %rv_2_3_3 = select i1 %tmp_158, i8 %rv_1_3_3, i8 %tmp_157

]]></node>
<StgValue><ssdm name="rv_2_3_3"/></StgValue>
</operation>

<operation id="924" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="822" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:799  %x_assign_1_3_3 = xor i8 %sboxes_6_load_3, %sboxes_1_load_3

]]></node>
<StgValue><ssdm name="x_assign_1_3_3"/></StgValue>
</operation>

<operation id="925" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="823" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:800  %tmp_159 = shl i8 %x_assign_1_3_3, 1

]]></node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="926" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="824" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:801  %tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_3_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="927" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:802  %rv_4_3_3 = xor i8 %tmp_159, 27

]]></node>
<StgValue><ssdm name="rv_4_3_3"/></StgValue>
</operation>

<operation id="928" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="826" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:803  %rv_5_3_3 = select i1 %tmp_160, i8 %rv_4_3_3, i8 %tmp_159

]]></node>
<StgValue><ssdm name="rv_5_3_3"/></StgValue>
</operation>

<operation id="929" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="827" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:804  %x_assign_2_3_3 = xor i8 %sboxes_11_load_3, %sboxes_6_load_3

]]></node>
<StgValue><ssdm name="x_assign_2_3_3"/></StgValue>
</operation>

<operation id="930" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="828" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:805  %tmp_161 = shl i8 %x_assign_2_3_3, 1

]]></node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="931" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="829" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:806  %tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_3_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="932" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="830" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:807  %rv_7_3_3 = xor i8 %tmp_161, 27

]]></node>
<StgValue><ssdm name="rv_7_3_3"/></StgValue>
</operation>

<operation id="933" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:808  %rv_8_3_3 = select i1 %tmp_162, i8 %rv_7_3_3, i8 %tmp_161

]]></node>
<StgValue><ssdm name="rv_8_3_3"/></StgValue>
</operation>

<operation id="934" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="832" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:809  %x_assign_3_3_3 = xor i8 %sboxes_11_load_3, %sboxes_12_load_3

]]></node>
<StgValue><ssdm name="x_assign_3_3_3"/></StgValue>
</operation>

<operation id="935" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="833" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:810  %tmp_163 = shl i8 %x_assign_3_3_3, 1

]]></node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="936" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:811  %tmp_164 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_3_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="937" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="835" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:812  %rv_10_3_3 = xor i8 %tmp_163, 27

]]></node>
<StgValue><ssdm name="rv_10_3_3"/></StgValue>
</operation>

<operation id="938" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="836" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:813  %rv_11_3_3 = select i1 %tmp_164, i8 %rv_10_3_3, i8 %tmp_163

]]></node>
<StgValue><ssdm name="rv_11_3_3"/></StgValue>
</operation>

<operation id="939" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="862" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:839  %tmp94 = xor i8 %sboxes_0_load_3, %rv_2_3

]]></node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="940" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="863" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:840  %tmp95 = xor i8 %e_3, %tmp_61_3

]]></node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="941" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="864" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:841  %tmp_81_3 = xor i8 %tmp95, %tmp94

]]></node>
<StgValue><ssdm name="tmp_81_3"/></StgValue>
</operation>

<operation id="942" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="865" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:842  %tmp96 = xor i8 %sboxes_5_load_3, %e_3

]]></node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="943" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="866" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:843  %tmp97 = xor i8 %rv_5_3, %tmp_62_3

]]></node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>

<operation id="944" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="867" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:844  %tmp_81_3_1 = xor i8 %tmp97, %tmp96

]]></node>
<StgValue><ssdm name="tmp_81_3_1"/></StgValue>
</operation>

<operation id="945" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="868" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:845  %tmp98 = xor i8 %sboxes_15_load_3, %x_assign_10

]]></node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>

<operation id="946" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="869" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:846  %tmp99 = xor i8 %rv_8_3, %tmp_63_3

]]></node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>

<operation id="947" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="870" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:847  %tmp_81_3_2 = xor i8 %tmp99, %tmp98

]]></node>
<StgValue><ssdm name="tmp_81_3_2"/></StgValue>
</operation>

<operation id="948" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="871" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:848  %tmp100 = xor i8 %tmp_43_3, %tmp_64_3

]]></node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>

<operation id="949" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="872" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:849  %tmp_81_3_3 = xor i8 %tmp100, %rv_11_3

]]></node>
<StgValue><ssdm name="tmp_81_3_3"/></StgValue>
</operation>

<operation id="950" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:850  %tmp101 = xor i8 %sboxes_4_load_3, %rv_2_3_1

]]></node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>

<operation id="951" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="874" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:851  %tmp102 = xor i8 %e_3_1, %tmp_65_3

]]></node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>

<operation id="952" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="875" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:852  %tmp_81_3_4 = xor i8 %tmp102, %tmp101

]]></node>
<StgValue><ssdm name="tmp_81_3_4"/></StgValue>
</operation>

<operation id="953" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="876" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:853  %tmp103 = xor i8 %sboxes_9_load_3, %e_3_1

]]></node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>

<operation id="954" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:854  %tmp104 = xor i8 %rv_5_3_1, %tmp_66_3

]]></node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>

<operation id="955" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="878" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:855  %tmp_81_3_5 = xor i8 %tmp104, %tmp103

]]></node>
<StgValue><ssdm name="tmp_81_3_5"/></StgValue>
</operation>

<operation id="956" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:856  %tmp105 = xor i8 %sboxes_3_load_3, %x_assign_379_1

]]></node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>

<operation id="957" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="880" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:857  %tmp106 = xor i8 %rv_8_3_1, %tmp_67_3

]]></node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>

<operation id="958" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="881" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:858  %tmp_81_3_6 = xor i8 %tmp106, %tmp105

]]></node>
<StgValue><ssdm name="tmp_81_3_6"/></StgValue>
</operation>

<operation id="959" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="882" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:859  %tmp107 = xor i8 %tmp_43_3_1, %tmp_68_3

]]></node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>

<operation id="960" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="883" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:860  %tmp_81_3_7 = xor i8 %tmp107, %rv_11_3_1

]]></node>
<StgValue><ssdm name="tmp_81_3_7"/></StgValue>
</operation>

<operation id="961" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:861  %tmp108 = xor i8 %sboxes_8_load_3, %rv_2_3_2

]]></node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>

<operation id="962" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:862  %tmp110 = xor i8 %tmp_65_3, %tmp_69_2

]]></node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>

<operation id="963" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="886" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:863  %tmp109 = xor i8 %tmp110, %e_3_2

]]></node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>

<operation id="964" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="887" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:864  %tmp_81_3_8 = xor i8 %tmp109, %tmp108

]]></node>
<StgValue><ssdm name="tmp_81_3_8"/></StgValue>
</operation>

<operation id="965" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="888" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:865  %tmp111 = xor i8 %sboxes_13_load_3, %e_3_2

]]></node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>

<operation id="966" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="889" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:866  %tmp113 = xor i8 %tmp_66_3, %tmp_70_2

]]></node>
<StgValue><ssdm name="tmp113"/></StgValue>
</operation>

<operation id="967" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="890" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:867  %tmp112 = xor i8 %tmp113, %rv_5_3_2

]]></node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>

<operation id="968" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:868  %tmp_81_3_9 = xor i8 %tmp112, %tmp111

]]></node>
<StgValue><ssdm name="tmp_81_3_9"/></StgValue>
</operation>

<operation id="969" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:869  %tmp114 = xor i8 %sboxes_7_load_3, %x_assign_379_2

]]></node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>

<operation id="970" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="893" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:870  %tmp116 = xor i8 %tmp_67_3, %tmp_71_2

]]></node>
<StgValue><ssdm name="tmp116"/></StgValue>
</operation>

<operation id="971" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="894" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:871  %tmp115 = xor i8 %tmp116, %rv_8_3_2

]]></node>
<StgValue><ssdm name="tmp115"/></StgValue>
</operation>

<operation id="972" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="895" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:872  %tmp_81_3_s = xor i8 %tmp115, %tmp114

]]></node>
<StgValue><ssdm name="tmp_81_3_s"/></StgValue>
</operation>

<operation id="973" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="896" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:873  %tmp117 = xor i8 %rv_11_3_2, %tmp_43_3_2

]]></node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>

<operation id="974" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:874  %tmp118 = xor i8 %tmp_68_3, %tmp_72_2

]]></node>
<StgValue><ssdm name="tmp118"/></StgValue>
</operation>

<operation id="975" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="898" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:875  %tmp_81_3_10 = xor i8 %tmp118, %tmp117

]]></node>
<StgValue><ssdm name="tmp_81_3_10"/></StgValue>
</operation>

<operation id="976" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="899" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:876  %tmp119 = xor i8 %sboxes_12_load_3, %rv_2_3_3

]]></node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>

<operation id="977" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:877  %tmp120 = xor i8 %e_3_3, %tmp_73_3

]]></node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>

<operation id="978" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:878  %tmp_81_3_11 = xor i8 %tmp120, %tmp119

]]></node>
<StgValue><ssdm name="tmp_81_3_11"/></StgValue>
</operation>

<operation id="979" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:879  %tmp121 = xor i8 %sboxes_1_load_3, %e_3_3

]]></node>
<StgValue><ssdm name="tmp121"/></StgValue>
</operation>

<operation id="980" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:880  %tmp122 = xor i8 %rv_5_3_3, %tmp_74_3

]]></node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>

<operation id="981" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="904" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:881  %tmp_81_3_12 = xor i8 %tmp122, %tmp121

]]></node>
<StgValue><ssdm name="tmp_81_3_12"/></StgValue>
</operation>

<operation id="982" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="905" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:882  %tmp123 = xor i8 %sboxes_11_load_3, %x_assign_379_3

]]></node>
<StgValue><ssdm name="tmp123"/></StgValue>
</operation>

<operation id="983" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:883  %tmp124 = xor i8 %rv_8_3_3, %tmp_75_3

]]></node>
<StgValue><ssdm name="tmp124"/></StgValue>
</operation>

<operation id="984" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="907" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:884  %tmp_81_3_13 = xor i8 %tmp124, %tmp123

]]></node>
<StgValue><ssdm name="tmp_81_3_13"/></StgValue>
</operation>

<operation id="985" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:885  %tmp125 = xor i8 %tmp_43_3_3, %tmp_76_3

]]></node>
<StgValue><ssdm name="tmp125"/></StgValue>
</operation>

<operation id="986" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:886  %tmp_81_3_14 = xor i8 %tmp125, %rv_11_3_3

]]></node>
<StgValue><ssdm name="tmp_81_3_14"/></StgValue>
</operation>

<operation id="987" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="910" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:887  %tmp_31_4 = zext i8 %tmp_81_3 to i64

]]></node>
<StgValue><ssdm name="tmp_31_4"/></StgValue>
</operation>

<operation id="988" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="911" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:888  %sboxes_0_addr_4 = getelementptr [256 x i8]* @sboxes_0, i64 0, i64 %tmp_31_4

]]></node>
<StgValue><ssdm name="sboxes_0_addr_4"/></StgValue>
</operation>

<operation id="989" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:889  %sboxes_0_load_4 = load i8* %sboxes_0_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load_4"/></StgValue>
</operation>

<operation id="990" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="913" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:890  %tmp_31_4_1 = zext i8 %tmp_81_3_1 to i64

]]></node>
<StgValue><ssdm name="tmp_31_4_1"/></StgValue>
</operation>

<operation id="991" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:891  %sboxes_1_addr_4 = getelementptr [256 x i8]* @sboxes_1, i64 0, i64 %tmp_31_4_1

]]></node>
<StgValue><ssdm name="sboxes_1_addr_4"/></StgValue>
</operation>

<operation id="992" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:892  %sboxes_1_load_4 = load i8* %sboxes_1_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_1_load_4"/></StgValue>
</operation>

<operation id="993" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:893  %tmp_31_4_2 = zext i8 %tmp_81_3_2 to i64

]]></node>
<StgValue><ssdm name="tmp_31_4_2"/></StgValue>
</operation>

<operation id="994" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:894  %sboxes_2_addr_4 = getelementptr [256 x i8]* @sboxes_2, i64 0, i64 %tmp_31_4_2

]]></node>
<StgValue><ssdm name="sboxes_2_addr_4"/></StgValue>
</operation>

<operation id="995" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:895  %sboxes_2_load_4 = load i8* %sboxes_2_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load_4"/></StgValue>
</operation>

<operation id="996" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="919" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:896  %tmp_31_4_3 = zext i8 %tmp_81_3_3 to i64

]]></node>
<StgValue><ssdm name="tmp_31_4_3"/></StgValue>
</operation>

<operation id="997" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="920" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:897  %sboxes_3_addr_4 = getelementptr [256 x i8]* @sboxes_3, i64 0, i64 %tmp_31_4_3

]]></node>
<StgValue><ssdm name="sboxes_3_addr_4"/></StgValue>
</operation>

<operation id="998" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:898  %sboxes_3_load_4 = load i8* %sboxes_3_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_3_load_4"/></StgValue>
</operation>

<operation id="999" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="922" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:899  %tmp_31_4_4 = zext i8 %tmp_81_3_4 to i64

]]></node>
<StgValue><ssdm name="tmp_31_4_4"/></StgValue>
</operation>

<operation id="1000" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:900  %sboxes_4_addr_4 = getelementptr [256 x i8]* @sboxes_4, i64 0, i64 %tmp_31_4_4

]]></node>
<StgValue><ssdm name="sboxes_4_addr_4"/></StgValue>
</operation>

<operation id="1001" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="924" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:901  %sboxes_4_load_4 = load i8* %sboxes_4_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load_4"/></StgValue>
</operation>

<operation id="1002" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="925" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:902  %tmp_31_4_5 = zext i8 %tmp_81_3_5 to i64

]]></node>
<StgValue><ssdm name="tmp_31_4_5"/></StgValue>
</operation>

<operation id="1003" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="926" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:903  %sboxes_5_addr_4 = getelementptr [256 x i8]* @sboxes_5, i64 0, i64 %tmp_31_4_5

]]></node>
<StgValue><ssdm name="sboxes_5_addr_4"/></StgValue>
</operation>

<operation id="1004" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:904  %sboxes_5_load_4 = load i8* %sboxes_5_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load_4"/></StgValue>
</operation>

<operation id="1005" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="928" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:905  %tmp_31_4_6 = zext i8 %tmp_81_3_6 to i64

]]></node>
<StgValue><ssdm name="tmp_31_4_6"/></StgValue>
</operation>

<operation id="1006" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="929" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:906  %sboxes_6_addr_4 = getelementptr [256 x i8]* @sboxes_6, i64 0, i64 %tmp_31_4_6

]]></node>
<StgValue><ssdm name="sboxes_6_addr_4"/></StgValue>
</operation>

<operation id="1007" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="930" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:907  %sboxes_6_load_4 = load i8* %sboxes_6_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load_4"/></StgValue>
</operation>

<operation id="1008" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="934" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:911  %tmp_31_4_8 = zext i8 %tmp_81_3_8 to i64

]]></node>
<StgValue><ssdm name="tmp_31_4_8"/></StgValue>
</operation>

<operation id="1009" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:912  %sboxes_8_addr_4 = getelementptr [256 x i8]* @sboxes_8, i64 0, i64 %tmp_31_4_8

]]></node>
<StgValue><ssdm name="sboxes_8_addr_4"/></StgValue>
</operation>

<operation id="1010" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="936" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:913  %sboxes_8_load_4 = load i8* %sboxes_8_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load_4"/></StgValue>
</operation>

<operation id="1011" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="937" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:914  %tmp_31_4_9 = zext i8 %tmp_81_3_9 to i64

]]></node>
<StgValue><ssdm name="tmp_31_4_9"/></StgValue>
</operation>

<operation id="1012" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="938" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:915  %sboxes_9_addr_4 = getelementptr [256 x i8]* @sboxes_9, i64 0, i64 %tmp_31_4_9

]]></node>
<StgValue><ssdm name="sboxes_9_addr_4"/></StgValue>
</operation>

<operation id="1013" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:916  %sboxes_9_load_4 = load i8* %sboxes_9_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load_4"/></StgValue>
</operation>

<operation id="1014" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="940" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:917  %tmp_31_4_s = zext i8 %tmp_81_3_s to i64

]]></node>
<StgValue><ssdm name="tmp_31_4_s"/></StgValue>
</operation>

<operation id="1015" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="941" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:918  %sboxes_10_addr_4 = getelementptr [256 x i8]* @sboxes_10, i64 0, i64 %tmp_31_4_s

]]></node>
<StgValue><ssdm name="sboxes_10_addr_4"/></StgValue>
</operation>

<operation id="1016" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="942" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:919  %sboxes_10_load_4 = load i8* %sboxes_10_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_10_load_4"/></StgValue>
</operation>

<operation id="1017" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:923  %tmp_31_4_11 = zext i8 %tmp_81_3_11 to i64

]]></node>
<StgValue><ssdm name="tmp_31_4_11"/></StgValue>
</operation>

<operation id="1018" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="947" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:924  %sboxes_12_addr_4 = getelementptr [256 x i8]* @sboxes_12, i64 0, i64 %tmp_31_4_11

]]></node>
<StgValue><ssdm name="sboxes_12_addr_4"/></StgValue>
</operation>

<operation id="1019" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="948" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:925  %sboxes_12_load_4 = load i8* %sboxes_12_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load_4"/></StgValue>
</operation>

<operation id="1020" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="949" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:926  %tmp_31_4_12 = zext i8 %tmp_81_3_12 to i64

]]></node>
<StgValue><ssdm name="tmp_31_4_12"/></StgValue>
</operation>

<operation id="1021" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="950" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:927  %sboxes_13_addr_4 = getelementptr [256 x i8]* @sboxes_13, i64 0, i64 %tmp_31_4_12

]]></node>
<StgValue><ssdm name="sboxes_13_addr_4"/></StgValue>
</operation>

<operation id="1022" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:928  %sboxes_13_load_4 = load i8* %sboxes_13_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load_4"/></StgValue>
</operation>

<operation id="1023" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="952" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:929  %tmp_31_4_13 = zext i8 %tmp_81_3_13 to i64

]]></node>
<StgValue><ssdm name="tmp_31_4_13"/></StgValue>
</operation>

<operation id="1024" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="953" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:930  %sboxes_14_addr_4 = getelementptr [256 x i8]* @sboxes_14, i64 0, i64 %tmp_31_4_13

]]></node>
<StgValue><ssdm name="sboxes_14_addr_4"/></StgValue>
</operation>

<operation id="1025" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="954" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:931  %sboxes_14_load_4 = load i8* %sboxes_14_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_14_load_4"/></StgValue>
</operation>

<operation id="1026" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1046" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1023  %tmp_56_4 = zext i8 %tmp_74_3 to i64

]]></node>
<StgValue><ssdm name="tmp_56_4"/></StgValue>
</operation>

<operation id="1027" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1024  %sboxes_16_addr_4 = getelementptr [256 x i8]* @sboxes_16, i64 0, i64 %tmp_56_4

]]></node>
<StgValue><ssdm name="sboxes_16_addr_4"/></StgValue>
</operation>

<operation id="1028" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1048" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1025  %sboxes_16_load_4 = load i8* %sboxes_16_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_16_load_4"/></StgValue>
</operation>

<operation id="1029" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1049" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1026  %tmp_57_4 = zext i8 %tmp_75_3 to i64

]]></node>
<StgValue><ssdm name="tmp_57_4"/></StgValue>
</operation>

<operation id="1030" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1050" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1027  %sboxes_17_addr_4 = getelementptr [256 x i8]* @sboxes_17, i64 0, i64 %tmp_57_4

]]></node>
<StgValue><ssdm name="sboxes_17_addr_4"/></StgValue>
</operation>

<operation id="1031" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1051" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1028  %sboxes_17_load_4 = load i8* %sboxes_17_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_17_load_4"/></StgValue>
</operation>

<operation id="1032" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1052" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1029  %tmp_58_4 = zext i8 %tmp_76_3 to i64

]]></node>
<StgValue><ssdm name="tmp_58_4"/></StgValue>
</operation>

<operation id="1033" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1030  %sboxes_18_addr_4 = getelementptr [256 x i8]* @sboxes_18, i64 0, i64 %tmp_58_4

]]></node>
<StgValue><ssdm name="sboxes_18_addr_4"/></StgValue>
</operation>

<operation id="1034" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1054" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1031  %sboxes_18_load_4 = load i8* %sboxes_18_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_18_load_4"/></StgValue>
</operation>

<operation id="1035" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1055" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1032  %tmp_59_4 = zext i8 %tmp_73_3 to i64

]]></node>
<StgValue><ssdm name="tmp_59_4"/></StgValue>
</operation>

<operation id="1036" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1056" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1033  %sboxes_19_addr_4 = getelementptr [256 x i8]* @sboxes_19, i64 0, i64 %tmp_59_4

]]></node>
<StgValue><ssdm name="sboxes_19_addr_4"/></StgValue>
</operation>

<operation id="1037" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1057" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1034  %sboxes_19_load_4 = load i8* %sboxes_19_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_19_load_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1038" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:889  %sboxes_0_load_4 = load i8* %sboxes_0_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load_4"/></StgValue>
</operation>

<operation id="1039" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:892  %sboxes_1_load_4 = load i8* %sboxes_1_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_1_load_4"/></StgValue>
</operation>

<operation id="1040" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:895  %sboxes_2_load_4 = load i8* %sboxes_2_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load_4"/></StgValue>
</operation>

<operation id="1041" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:898  %sboxes_3_load_4 = load i8* %sboxes_3_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_3_load_4"/></StgValue>
</operation>

<operation id="1042" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="924" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:901  %sboxes_4_load_4 = load i8* %sboxes_4_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load_4"/></StgValue>
</operation>

<operation id="1043" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:904  %sboxes_5_load_4 = load i8* %sboxes_5_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load_4"/></StgValue>
</operation>

<operation id="1044" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="930" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:907  %sboxes_6_load_4 = load i8* %sboxes_6_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load_4"/></StgValue>
</operation>

<operation id="1045" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:908  %tmp_31_4_7 = zext i8 %tmp_81_3_7 to i64

]]></node>
<StgValue><ssdm name="tmp_31_4_7"/></StgValue>
</operation>

<operation id="1046" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:909  %sboxes_7_addr_4 = getelementptr [256 x i8]* @sboxes_7, i64 0, i64 %tmp_31_4_7

]]></node>
<StgValue><ssdm name="sboxes_7_addr_4"/></StgValue>
</operation>

<operation id="1047" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:910  %sboxes_7_load_4 = load i8* %sboxes_7_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load_4"/></StgValue>
</operation>

<operation id="1048" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="936" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:913  %sboxes_8_load_4 = load i8* %sboxes_8_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load_4"/></StgValue>
</operation>

<operation id="1049" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:916  %sboxes_9_load_4 = load i8* %sboxes_9_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load_4"/></StgValue>
</operation>

<operation id="1050" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="942" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:919  %sboxes_10_load_4 = load i8* %sboxes_10_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_10_load_4"/></StgValue>
</operation>

<operation id="1051" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="943" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:920  %tmp_31_4_10 = zext i8 %tmp_81_3_10 to i64

]]></node>
<StgValue><ssdm name="tmp_31_4_10"/></StgValue>
</operation>

<operation id="1052" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:921  %sboxes_11_addr_4 = getelementptr [256 x i8]* @sboxes_11, i64 0, i64 %tmp_31_4_10

]]></node>
<StgValue><ssdm name="sboxes_11_addr_4"/></StgValue>
</operation>

<operation id="1053" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:922  %sboxes_11_load_4 = load i8* %sboxes_11_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load_4"/></StgValue>
</operation>

<operation id="1054" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="948" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:925  %sboxes_12_load_4 = load i8* %sboxes_12_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load_4"/></StgValue>
</operation>

<operation id="1055" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:928  %sboxes_13_load_4 = load i8* %sboxes_13_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load_4"/></StgValue>
</operation>

<operation id="1056" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="954" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:931  %sboxes_14_load_4 = load i8* %sboxes_14_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_14_load_4"/></StgValue>
</operation>

<operation id="1057" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="955" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:932  %tmp_31_4_14 = zext i8 %tmp_81_3_14 to i64

]]></node>
<StgValue><ssdm name="tmp_31_4_14"/></StgValue>
</operation>

<operation id="1058" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="956" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:933  %sboxes_15_addr_4 = getelementptr [256 x i8]* @sboxes_15, i64 0, i64 %tmp_31_4_14

]]></node>
<StgValue><ssdm name="sboxes_15_addr_4"/></StgValue>
</operation>

<operation id="1059" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:934  %sboxes_15_load_4 = load i8* %sboxes_15_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load_4"/></StgValue>
</operation>

<operation id="1060" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1048" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1025  %sboxes_16_load_4 = load i8* %sboxes_16_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_16_load_4"/></StgValue>
</operation>

<operation id="1061" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1051" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1028  %sboxes_17_load_4 = load i8* %sboxes_17_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_17_load_4"/></StgValue>
</operation>

<operation id="1062" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1054" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1031  %sboxes_18_load_4 = load i8* %sboxes_18_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_18_load_4"/></StgValue>
</operation>

<operation id="1063" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1057" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1034  %sboxes_19_load_4 = load i8* %sboxes_19_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_19_load_4"/></StgValue>
</operation>

<operation id="1064" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1058" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1035  %tmp126 = xor i8 %tmp_61_3, 16

]]></node>
<StgValue><ssdm name="tmp126"/></StgValue>
</operation>

<operation id="1065" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1036  %tmp_61_4 = xor i8 %tmp126, %sboxes_16_load_4

]]></node>
<StgValue><ssdm name="tmp_61_4"/></StgValue>
</operation>

<operation id="1066" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1060" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1037  %tmp_62_4 = xor i8 %sboxes_17_load_4, %tmp_62_3

]]></node>
<StgValue><ssdm name="tmp_62_4"/></StgValue>
</operation>

<operation id="1067" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1038  %tmp_63_4 = xor i8 %sboxes_18_load_4, %tmp_63_3

]]></node>
<StgValue><ssdm name="tmp_63_4"/></StgValue>
</operation>

<operation id="1068" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1062" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1039  %tmp_64_4 = xor i8 %sboxes_19_load_4, %tmp_64_3

]]></node>
<StgValue><ssdm name="tmp_64_4"/></StgValue>
</operation>

<operation id="1069" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1063" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1040  %tmp_69_4 = xor i8 %tmp_69_2, %tmp_61_4

]]></node>
<StgValue><ssdm name="tmp_69_4"/></StgValue>
</operation>

<operation id="1070" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1064" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1041  %tmp_70_4 = xor i8 %tmp_70_2, %tmp_62_4

]]></node>
<StgValue><ssdm name="tmp_70_4"/></StgValue>
</operation>

<operation id="1071" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1066" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1043  %tmp_72_4 = xor i8 %tmp_72_2, %tmp_64_4

]]></node>
<StgValue><ssdm name="tmp_72_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1072" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:910  %sboxes_7_load_4 = load i8* %sboxes_7_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load_4"/></StgValue>
</operation>

<operation id="1073" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:922  %sboxes_11_load_4 = load i8* %sboxes_11_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load_4"/></StgValue>
</operation>

<operation id="1074" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:934  %sboxes_15_load_4 = load i8* %sboxes_15_addr_4, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load_4"/></StgValue>
</operation>

<operation id="1075" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:935  %x_assign_4 = xor i8 %sboxes_5_load_4, %sboxes_0_load_4

]]></node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="1076" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="959" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:936  %tmp_43_4 = xor i8 %sboxes_10_load_4, %x_assign_4

]]></node>
<StgValue><ssdm name="tmp_43_4"/></StgValue>
</operation>

<operation id="1077" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:937  %e_4 = xor i8 %sboxes_15_load_4, %tmp_43_4

]]></node>
<StgValue><ssdm name="e_4"/></StgValue>
</operation>

<operation id="1078" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="961" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:938  %tmp_165 = shl i8 %x_assign_4, 1

]]></node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1079" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="962" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:939  %tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_4, i32 7)

]]></node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1080" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:940  %rv_1_4 = xor i8 %tmp_165, 27

]]></node>
<StgValue><ssdm name="rv_1_4"/></StgValue>
</operation>

<operation id="1081" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="964" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:941  %rv_2_4 = select i1 %tmp_166, i8 %rv_1_4, i8 %tmp_165

]]></node>
<StgValue><ssdm name="rv_2_4"/></StgValue>
</operation>

<operation id="1082" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:942  %x_assign_1_4 = xor i8 %sboxes_10_load_4, %sboxes_5_load_4

]]></node>
<StgValue><ssdm name="x_assign_1_4"/></StgValue>
</operation>

<operation id="1083" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="966" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:943  %tmp_167 = shl i8 %x_assign_1_4, 1

]]></node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1084" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="967" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:944  %tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_4, i32 7)

]]></node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1085" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="968" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:945  %rv_4_4 = xor i8 %tmp_167, 27

]]></node>
<StgValue><ssdm name="rv_4_4"/></StgValue>
</operation>

<operation id="1086" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:946  %rv_5_4 = select i1 %tmp_168, i8 %rv_4_4, i8 %tmp_167

]]></node>
<StgValue><ssdm name="rv_5_4"/></StgValue>
</operation>

<operation id="1087" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="970" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:947  %x_assign_2_4 = xor i8 %sboxes_15_load_4, %sboxes_10_load_4

]]></node>
<StgValue><ssdm name="x_assign_2_4"/></StgValue>
</operation>

<operation id="1088" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="971" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:948  %tmp_169 = shl i8 %x_assign_2_4, 1

]]></node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1089" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="972" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:949  %tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_4, i32 7)

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1090" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="973" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:950  %rv_7_4 = xor i8 %tmp_169, 27

]]></node>
<StgValue><ssdm name="rv_7_4"/></StgValue>
</operation>

<operation id="1091" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="974" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:951  %rv_8_4 = select i1 %tmp_170, i8 %rv_7_4, i8 %tmp_169

]]></node>
<StgValue><ssdm name="rv_8_4"/></StgValue>
</operation>

<operation id="1092" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:952  %x_assign_3_4 = xor i8 %sboxes_15_load_4, %sboxes_0_load_4

]]></node>
<StgValue><ssdm name="x_assign_3_4"/></StgValue>
</operation>

<operation id="1093" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="976" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:953  %tmp_171 = shl i8 %x_assign_3_4, 1

]]></node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1094" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="977" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:954  %tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_4, i32 7)

]]></node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1095" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="978" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:955  %rv_10_4 = xor i8 %tmp_171, 27

]]></node>
<StgValue><ssdm name="rv_10_4"/></StgValue>
</operation>

<operation id="1096" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="979" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:956  %rv_11_4 = select i1 %tmp_172, i8 %rv_10_4, i8 %tmp_171

]]></node>
<StgValue><ssdm name="rv_11_4"/></StgValue>
</operation>

<operation id="1097" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="980" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:957  %x_assign_4_1 = xor i8 %sboxes_9_load_4, %sboxes_4_load_4

]]></node>
<StgValue><ssdm name="x_assign_4_1"/></StgValue>
</operation>

<operation id="1098" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:958  %tmp_43_4_1 = xor i8 %sboxes_14_load_4, %x_assign_4_1

]]></node>
<StgValue><ssdm name="tmp_43_4_1"/></StgValue>
</operation>

<operation id="1099" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:959  %e_4_1 = xor i8 %sboxes_3_load_4, %tmp_43_4_1

]]></node>
<StgValue><ssdm name="e_4_1"/></StgValue>
</operation>

<operation id="1100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="983" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:960  %tmp_173 = shl i8 %x_assign_4_1, 1

]]></node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="984" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:961  %tmp_174 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_4_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1102" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="985" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:962  %rv_1_4_1 = xor i8 %tmp_173, 27

]]></node>
<StgValue><ssdm name="rv_1_4_1"/></StgValue>
</operation>

<operation id="1103" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:963  %rv_2_4_1 = select i1 %tmp_174, i8 %rv_1_4_1, i8 %tmp_173

]]></node>
<StgValue><ssdm name="rv_2_4_1"/></StgValue>
</operation>

<operation id="1104" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:964  %x_assign_1_4_1 = xor i8 %sboxes_14_load_4, %sboxes_9_load_4

]]></node>
<StgValue><ssdm name="x_assign_1_4_1"/></StgValue>
</operation>

<operation id="1105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:965  %tmp_175 = shl i8 %x_assign_1_4_1, 1

]]></node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="989" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:966  %tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_4_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1107" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="990" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:967  %rv_4_4_1 = xor i8 %tmp_175, 27

]]></node>
<StgValue><ssdm name="rv_4_4_1"/></StgValue>
</operation>

<operation id="1108" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="991" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:968  %rv_5_4_1 = select i1 %tmp_176, i8 %rv_4_4_1, i8 %tmp_175

]]></node>
<StgValue><ssdm name="rv_5_4_1"/></StgValue>
</operation>

<operation id="1109" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:969  %x_assign_2_4_1 = xor i8 %sboxes_3_load_4, %sboxes_14_load_4

]]></node>
<StgValue><ssdm name="x_assign_2_4_1"/></StgValue>
</operation>

<operation id="1110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:970  %tmp_177 = shl i8 %x_assign_2_4_1, 1

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="994" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:971  %tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_4_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1112" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="995" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:972  %rv_7_4_1 = xor i8 %tmp_177, 27

]]></node>
<StgValue><ssdm name="rv_7_4_1"/></StgValue>
</operation>

<operation id="1113" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="996" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:973  %rv_8_4_1 = select i1 %tmp_178, i8 %rv_7_4_1, i8 %tmp_177

]]></node>
<StgValue><ssdm name="rv_8_4_1"/></StgValue>
</operation>

<operation id="1114" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="997" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:974  %x_assign_3_4_1 = xor i8 %sboxes_3_load_4, %sboxes_4_load_4

]]></node>
<StgValue><ssdm name="x_assign_3_4_1"/></StgValue>
</operation>

<operation id="1115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="998" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:975  %tmp_179 = shl i8 %x_assign_3_4_1, 1

]]></node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:976  %tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_4_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1117" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1000" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:977  %rv_10_4_1 = xor i8 %tmp_179, 27

]]></node>
<StgValue><ssdm name="rv_10_4_1"/></StgValue>
</operation>

<operation id="1118" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1001" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:978  %rv_11_4_1 = select i1 %tmp_180, i8 %rv_10_4_1, i8 %tmp_179

]]></node>
<StgValue><ssdm name="rv_11_4_1"/></StgValue>
</operation>

<operation id="1119" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1002" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:979  %x_assign_4_2 = xor i8 %sboxes_13_load_4, %sboxes_8_load_4

]]></node>
<StgValue><ssdm name="x_assign_4_2"/></StgValue>
</operation>

<operation id="1120" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1003" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:980  %tmp_43_4_2 = xor i8 %sboxes_2_load_4, %x_assign_4_2

]]></node>
<StgValue><ssdm name="tmp_43_4_2"/></StgValue>
</operation>

<operation id="1121" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1004" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:981  %e_4_2 = xor i8 %sboxes_7_load_4, %tmp_43_4_2

]]></node>
<StgValue><ssdm name="e_4_2"/></StgValue>
</operation>

<operation id="1122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:982  %tmp_181 = shl i8 %x_assign_4_2, 1

]]></node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1006" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:983  %tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_4_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1124" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:984  %rv_1_4_2 = xor i8 %tmp_181, 27

]]></node>
<StgValue><ssdm name="rv_1_4_2"/></StgValue>
</operation>

<operation id="1125" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1008" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:985  %rv_2_4_2 = select i1 %tmp_182, i8 %rv_1_4_2, i8 %tmp_181

]]></node>
<StgValue><ssdm name="rv_2_4_2"/></StgValue>
</operation>

<operation id="1126" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1009" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:986  %x_assign_1_4_2 = xor i8 %sboxes_2_load_4, %sboxes_13_load_4

]]></node>
<StgValue><ssdm name="x_assign_1_4_2"/></StgValue>
</operation>

<operation id="1127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1010" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:987  %tmp_183 = shl i8 %x_assign_1_4_2, 1

]]></node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:988  %tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_4_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1129" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1012" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:989  %rv_4_4_2 = xor i8 %tmp_183, 27

]]></node>
<StgValue><ssdm name="rv_4_4_2"/></StgValue>
</operation>

<operation id="1130" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1013" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:990  %rv_5_4_2 = select i1 %tmp_184, i8 %rv_4_4_2, i8 %tmp_183

]]></node>
<StgValue><ssdm name="rv_5_4_2"/></StgValue>
</operation>

<operation id="1131" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1014" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:991  %x_assign_2_4_2 = xor i8 %sboxes_7_load_4, %sboxes_2_load_4

]]></node>
<StgValue><ssdm name="x_assign_2_4_2"/></StgValue>
</operation>

<operation id="1132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:992  %tmp_185 = shl i8 %x_assign_2_4_2, 1

]]></node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1016" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:993  %tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_4_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1134" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:994  %rv_7_4_2 = xor i8 %tmp_185, 27

]]></node>
<StgValue><ssdm name="rv_7_4_2"/></StgValue>
</operation>

<operation id="1135" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1018" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:995  %rv_8_4_2 = select i1 %tmp_186, i8 %rv_7_4_2, i8 %tmp_185

]]></node>
<StgValue><ssdm name="rv_8_4_2"/></StgValue>
</operation>

<operation id="1136" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1019" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:996  %x_assign_3_4_2 = xor i8 %sboxes_7_load_4, %sboxes_8_load_4

]]></node>
<StgValue><ssdm name="x_assign_3_4_2"/></StgValue>
</operation>

<operation id="1137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1020" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:997  %tmp_187 = shl i8 %x_assign_3_4_2, 1

]]></node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1021" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:998  %tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_4_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1139" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:999  %rv_10_4_2 = xor i8 %tmp_187, 27

]]></node>
<StgValue><ssdm name="rv_10_4_2"/></StgValue>
</operation>

<operation id="1140" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1000  %rv_11_4_2 = select i1 %tmp_188, i8 %rv_10_4_2, i8 %tmp_187

]]></node>
<StgValue><ssdm name="rv_11_4_2"/></StgValue>
</operation>

<operation id="1141" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1024" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1001  %x_assign_4_3 = xor i8 %sboxes_1_load_4, %sboxes_12_load_4

]]></node>
<StgValue><ssdm name="x_assign_4_3"/></StgValue>
</operation>

<operation id="1142" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1025" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1002  %tmp_43_4_3 = xor i8 %sboxes_6_load_4, %x_assign_4_3

]]></node>
<StgValue><ssdm name="tmp_43_4_3"/></StgValue>
</operation>

<operation id="1143" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1026" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1003  %e_4_3 = xor i8 %sboxes_11_load_4, %tmp_43_4_3

]]></node>
<StgValue><ssdm name="e_4_3"/></StgValue>
</operation>

<operation id="1144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1027" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1004  %tmp_189 = shl i8 %x_assign_4_3, 1

]]></node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1005  %tmp_190 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_4_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1146" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1006  %rv_1_4_3 = xor i8 %tmp_189, 27

]]></node>
<StgValue><ssdm name="rv_1_4_3"/></StgValue>
</operation>

<operation id="1147" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1030" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1007  %rv_2_4_3 = select i1 %tmp_190, i8 %rv_1_4_3, i8 %tmp_189

]]></node>
<StgValue><ssdm name="rv_2_4_3"/></StgValue>
</operation>

<operation id="1148" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1031" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1008  %x_assign_1_4_3 = xor i8 %sboxes_6_load_4, %sboxes_1_load_4

]]></node>
<StgValue><ssdm name="x_assign_1_4_3"/></StgValue>
</operation>

<operation id="1149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1009  %tmp_191 = shl i8 %x_assign_1_4_3, 1

]]></node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1033" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1010  %tmp_192 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_4_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1151" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1034" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1011  %rv_4_4_3 = xor i8 %tmp_191, 27

]]></node>
<StgValue><ssdm name="rv_4_4_3"/></StgValue>
</operation>

<operation id="1152" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1012  %rv_5_4_3 = select i1 %tmp_192, i8 %rv_4_4_3, i8 %tmp_191

]]></node>
<StgValue><ssdm name="rv_5_4_3"/></StgValue>
</operation>

<operation id="1153" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1036" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1013  %x_assign_2_4_3 = xor i8 %sboxes_11_load_4, %sboxes_6_load_4

]]></node>
<StgValue><ssdm name="x_assign_2_4_3"/></StgValue>
</operation>

<operation id="1154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1037" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1014  %tmp_193 = shl i8 %x_assign_2_4_3, 1

]]></node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1015  %tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_4_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1156" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1039" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1016  %rv_7_4_3 = xor i8 %tmp_193, 27

]]></node>
<StgValue><ssdm name="rv_7_4_3"/></StgValue>
</operation>

<operation id="1157" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1040" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1017  %rv_8_4_3 = select i1 %tmp_194, i8 %rv_7_4_3, i8 %tmp_193

]]></node>
<StgValue><ssdm name="rv_8_4_3"/></StgValue>
</operation>

<operation id="1158" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1018  %x_assign_3_4_3 = xor i8 %sboxes_11_load_4, %sboxes_12_load_4

]]></node>
<StgValue><ssdm name="x_assign_3_4_3"/></StgValue>
</operation>

<operation id="1159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1042" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1019  %tmp_195 = shl i8 %x_assign_3_4_3, 1

]]></node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1043" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1020  %tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_4_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1161" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1044" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1021  %rv_10_4_3 = xor i8 %tmp_195, 27

]]></node>
<StgValue><ssdm name="rv_10_4_3"/></StgValue>
</operation>

<operation id="1162" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1045" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1022  %rv_11_4_3 = select i1 %tmp_196, i8 %rv_10_4_3, i8 %tmp_195

]]></node>
<StgValue><ssdm name="rv_11_4_3"/></StgValue>
</operation>

<operation id="1163" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1042  %tmp_71_4 = xor i8 %tmp_71_2, %tmp_63_4

]]></node>
<StgValue><ssdm name="tmp_71_4"/></StgValue>
</operation>

<operation id="1164" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1067" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1044  %tmp_73_4 = xor i8 %tmp_69_4, %tmp_73_3

]]></node>
<StgValue><ssdm name="tmp_73_4"/></StgValue>
</operation>

<operation id="1165" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1068" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1045  %tmp_74_4 = xor i8 %tmp_70_4, %tmp_74_3

]]></node>
<StgValue><ssdm name="tmp_74_4"/></StgValue>
</operation>

<operation id="1166" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1069" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1046  %tmp_75_4 = xor i8 %tmp_71_4, %tmp_75_3

]]></node>
<StgValue><ssdm name="tmp_75_4"/></StgValue>
</operation>

<operation id="1167" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1047  %tmp_76_4 = xor i8 %tmp_72_4, %tmp_76_3

]]></node>
<StgValue><ssdm name="tmp_76_4"/></StgValue>
</operation>

<operation id="1168" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1048  %tmp127 = xor i8 %sboxes_0_load_4, %rv_2_4

]]></node>
<StgValue><ssdm name="tmp127"/></StgValue>
</operation>

<operation id="1169" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1072" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1049  %tmp128 = xor i8 %e_4, %tmp_61_4

]]></node>
<StgValue><ssdm name="tmp128"/></StgValue>
</operation>

<operation id="1170" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1073" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1050  %tmp_81_4 = xor i8 %tmp128, %tmp127

]]></node>
<StgValue><ssdm name="tmp_81_4"/></StgValue>
</operation>

<operation id="1171" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1074" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1051  %tmp129 = xor i8 %sboxes_5_load_4, %e_4

]]></node>
<StgValue><ssdm name="tmp129"/></StgValue>
</operation>

<operation id="1172" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1052  %tmp130 = xor i8 %rv_5_4, %tmp_62_4

]]></node>
<StgValue><ssdm name="tmp130"/></StgValue>
</operation>

<operation id="1173" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1076" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1053  %tmp_81_4_1 = xor i8 %tmp130, %tmp129

]]></node>
<StgValue><ssdm name="tmp_81_4_1"/></StgValue>
</operation>

<operation id="1174" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1054  %tmp131 = xor i8 %sboxes_15_load_4, %x_assign_4

]]></node>
<StgValue><ssdm name="tmp131"/></StgValue>
</operation>

<operation id="1175" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1078" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1055  %tmp132 = xor i8 %rv_8_4, %tmp_63_4

]]></node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>

<operation id="1176" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1079" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1056  %tmp_81_4_2 = xor i8 %tmp132, %tmp131

]]></node>
<StgValue><ssdm name="tmp_81_4_2"/></StgValue>
</operation>

<operation id="1177" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1057  %tmp133 = xor i8 %tmp_43_4, %tmp_64_4

]]></node>
<StgValue><ssdm name="tmp133"/></StgValue>
</operation>

<operation id="1178" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1081" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1058  %tmp_81_4_3 = xor i8 %tmp133, %rv_11_4

]]></node>
<StgValue><ssdm name="tmp_81_4_3"/></StgValue>
</operation>

<operation id="1179" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1082" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1059  %tmp134 = xor i8 %sboxes_4_load_4, %rv_2_4_1

]]></node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>

<operation id="1180" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1060  %tmp136 = xor i8 %tmp_61_4, %tmp_65_3

]]></node>
<StgValue><ssdm name="tmp136"/></StgValue>
</operation>

<operation id="1181" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1084" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1061  %tmp135 = xor i8 %tmp136, %e_4_1

]]></node>
<StgValue><ssdm name="tmp135"/></StgValue>
</operation>

<operation id="1182" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1085" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1062  %tmp_81_4_4 = xor i8 %tmp135, %tmp134

]]></node>
<StgValue><ssdm name="tmp_81_4_4"/></StgValue>
</operation>

<operation id="1183" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1086" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1063  %tmp137 = xor i8 %sboxes_9_load_4, %e_4_1

]]></node>
<StgValue><ssdm name="tmp137"/></StgValue>
</operation>

<operation id="1184" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1087" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1064  %tmp139 = xor i8 %tmp_62_4, %tmp_66_3

]]></node>
<StgValue><ssdm name="tmp139"/></StgValue>
</operation>

<operation id="1185" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1088" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1065  %tmp138 = xor i8 %tmp139, %rv_5_4_1

]]></node>
<StgValue><ssdm name="tmp138"/></StgValue>
</operation>

<operation id="1186" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1066  %tmp_81_4_5 = xor i8 %tmp138, %tmp137

]]></node>
<StgValue><ssdm name="tmp_81_4_5"/></StgValue>
</operation>

<operation id="1187" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1090" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1067  %tmp140 = xor i8 %sboxes_3_load_4, %x_assign_4_1

]]></node>
<StgValue><ssdm name="tmp140"/></StgValue>
</operation>

<operation id="1188" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1091" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1068  %tmp142 = xor i8 %tmp_63_4, %tmp_67_3

]]></node>
<StgValue><ssdm name="tmp142"/></StgValue>
</operation>

<operation id="1189" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1092" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1069  %tmp141 = xor i8 %tmp142, %rv_8_4_1

]]></node>
<StgValue><ssdm name="tmp141"/></StgValue>
</operation>

<operation id="1190" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1093" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1070  %tmp_81_4_6 = xor i8 %tmp141, %tmp140

]]></node>
<StgValue><ssdm name="tmp_81_4_6"/></StgValue>
</operation>

<operation id="1191" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1094" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1071  %tmp143 = xor i8 %rv_11_4_1, %tmp_43_4_1

]]></node>
<StgValue><ssdm name="tmp143"/></StgValue>
</operation>

<operation id="1192" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1072  %tmp144 = xor i8 %tmp_64_4, %tmp_68_3

]]></node>
<StgValue><ssdm name="tmp144"/></StgValue>
</operation>

<operation id="1193" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1096" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1073  %tmp_81_4_7 = xor i8 %tmp144, %tmp143

]]></node>
<StgValue><ssdm name="tmp_81_4_7"/></StgValue>
</operation>

<operation id="1194" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1097" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1074  %tmp145 = xor i8 %sboxes_8_load_4, %rv_2_4_2

]]></node>
<StgValue><ssdm name="tmp145"/></StgValue>
</operation>

<operation id="1195" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1098" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1075  %tmp146 = xor i8 %e_4_2, %tmp_69_4

]]></node>
<StgValue><ssdm name="tmp146"/></StgValue>
</operation>

<operation id="1196" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1099" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1076  %tmp_81_4_8 = xor i8 %tmp146, %tmp145

]]></node>
<StgValue><ssdm name="tmp_81_4_8"/></StgValue>
</operation>

<operation id="1197" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1077  %tmp147 = xor i8 %sboxes_13_load_4, %e_4_2

]]></node>
<StgValue><ssdm name="tmp147"/></StgValue>
</operation>

<operation id="1198" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1078  %tmp148 = xor i8 %rv_5_4_2, %tmp_70_4

]]></node>
<StgValue><ssdm name="tmp148"/></StgValue>
</operation>

<operation id="1199" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1079  %tmp_81_4_9 = xor i8 %tmp148, %tmp147

]]></node>
<StgValue><ssdm name="tmp_81_4_9"/></StgValue>
</operation>

<operation id="1200" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1080  %tmp149 = xor i8 %sboxes_7_load_4, %x_assign_4_2

]]></node>
<StgValue><ssdm name="tmp149"/></StgValue>
</operation>

<operation id="1201" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1081  %tmp150 = xor i8 %rv_8_4_2, %tmp_71_4

]]></node>
<StgValue><ssdm name="tmp150"/></StgValue>
</operation>

<operation id="1202" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1082  %tmp_81_4_s = xor i8 %tmp150, %tmp149

]]></node>
<StgValue><ssdm name="tmp_81_4_s"/></StgValue>
</operation>

<operation id="1203" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1083  %tmp151 = xor i8 %tmp_43_4_2, %tmp_72_4

]]></node>
<StgValue><ssdm name="tmp151"/></StgValue>
</operation>

<operation id="1204" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1084  %tmp_81_4_10 = xor i8 %tmp151, %rv_11_4_2

]]></node>
<StgValue><ssdm name="tmp_81_4_10"/></StgValue>
</operation>

<operation id="1205" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1085  %tmp152 = xor i8 %sboxes_12_load_4, %rv_2_4_3

]]></node>
<StgValue><ssdm name="tmp152"/></StgValue>
</operation>

<operation id="1206" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1086  %tmp153 = xor i8 %e_4_3, %tmp_73_4

]]></node>
<StgValue><ssdm name="tmp153"/></StgValue>
</operation>

<operation id="1207" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1087  %tmp_81_4_11 = xor i8 %tmp153, %tmp152

]]></node>
<StgValue><ssdm name="tmp_81_4_11"/></StgValue>
</operation>

<operation id="1208" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1088  %tmp154 = xor i8 %sboxes_1_load_4, %e_4_3

]]></node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="1209" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1089  %tmp155 = xor i8 %rv_5_4_3, %tmp_74_4

]]></node>
<StgValue><ssdm name="tmp155"/></StgValue>
</operation>

<operation id="1210" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1090  %tmp_81_4_12 = xor i8 %tmp155, %tmp154

]]></node>
<StgValue><ssdm name="tmp_81_4_12"/></StgValue>
</operation>

<operation id="1211" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1091  %tmp156 = xor i8 %sboxes_11_load_4, %x_assign_4_3

]]></node>
<StgValue><ssdm name="tmp156"/></StgValue>
</operation>

<operation id="1212" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1092  %tmp157 = xor i8 %rv_8_4_3, %tmp_75_4

]]></node>
<StgValue><ssdm name="tmp157"/></StgValue>
</operation>

<operation id="1213" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1093  %tmp_81_4_13 = xor i8 %tmp157, %tmp156

]]></node>
<StgValue><ssdm name="tmp_81_4_13"/></StgValue>
</operation>

<operation id="1214" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1094  %tmp158 = xor i8 %tmp_43_4_3, %tmp_76_4

]]></node>
<StgValue><ssdm name="tmp158"/></StgValue>
</operation>

<operation id="1215" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1095  %tmp_81_4_14 = xor i8 %tmp158, %rv_11_4_3

]]></node>
<StgValue><ssdm name="tmp_81_4_14"/></StgValue>
</operation>

<operation id="1216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1119" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1096  %tmp_31_5 = zext i8 %tmp_81_4 to i64

]]></node>
<StgValue><ssdm name="tmp_31_5"/></StgValue>
</operation>

<operation id="1217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1120" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1097  %sboxes_0_addr_5 = getelementptr [256 x i8]* @sboxes_0, i64 0, i64 %tmp_31_5

]]></node>
<StgValue><ssdm name="sboxes_0_addr_5"/></StgValue>
</operation>

<operation id="1218" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1121" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1098  %sboxes_0_load_5 = load i8* %sboxes_0_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load_5"/></StgValue>
</operation>

<operation id="1219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1122" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1099  %tmp_31_5_1 = zext i8 %tmp_81_4_1 to i64

]]></node>
<StgValue><ssdm name="tmp_31_5_1"/></StgValue>
</operation>

<operation id="1220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1123" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1100  %sboxes_1_addr_5 = getelementptr [256 x i8]* @sboxes_1, i64 0, i64 %tmp_31_5_1

]]></node>
<StgValue><ssdm name="sboxes_1_addr_5"/></StgValue>
</operation>

<operation id="1221" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1124" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1101  %sboxes_1_load_5 = load i8* %sboxes_1_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_1_load_5"/></StgValue>
</operation>

<operation id="1222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1125" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1102  %tmp_31_5_2 = zext i8 %tmp_81_4_2 to i64

]]></node>
<StgValue><ssdm name="tmp_31_5_2"/></StgValue>
</operation>

<operation id="1223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1126" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1103  %sboxes_2_addr_5 = getelementptr [256 x i8]* @sboxes_2, i64 0, i64 %tmp_31_5_2

]]></node>
<StgValue><ssdm name="sboxes_2_addr_5"/></StgValue>
</operation>

<operation id="1224" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1127" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1104  %sboxes_2_load_5 = load i8* %sboxes_2_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load_5"/></StgValue>
</operation>

<operation id="1225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1131" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1108  %tmp_31_5_4 = zext i8 %tmp_81_4_4 to i64

]]></node>
<StgValue><ssdm name="tmp_31_5_4"/></StgValue>
</operation>

<operation id="1226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1132" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1109  %sboxes_4_addr_5 = getelementptr [256 x i8]* @sboxes_4, i64 0, i64 %tmp_31_5_4

]]></node>
<StgValue><ssdm name="sboxes_4_addr_5"/></StgValue>
</operation>

<operation id="1227" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1110  %sboxes_4_load_5 = load i8* %sboxes_4_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load_5"/></StgValue>
</operation>

<operation id="1228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1134" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1111  %tmp_31_5_5 = zext i8 %tmp_81_4_5 to i64

]]></node>
<StgValue><ssdm name="tmp_31_5_5"/></StgValue>
</operation>

<operation id="1229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1135" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1112  %sboxes_5_addr_5 = getelementptr [256 x i8]* @sboxes_5, i64 0, i64 %tmp_31_5_5

]]></node>
<StgValue><ssdm name="sboxes_5_addr_5"/></StgValue>
</operation>

<operation id="1230" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1136" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1113  %sboxes_5_load_5 = load i8* %sboxes_5_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load_5"/></StgValue>
</operation>

<operation id="1231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1137" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1114  %tmp_31_5_6 = zext i8 %tmp_81_4_6 to i64

]]></node>
<StgValue><ssdm name="tmp_31_5_6"/></StgValue>
</operation>

<operation id="1232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1138" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1115  %sboxes_6_addr_5 = getelementptr [256 x i8]* @sboxes_6, i64 0, i64 %tmp_31_5_6

]]></node>
<StgValue><ssdm name="sboxes_6_addr_5"/></StgValue>
</operation>

<operation id="1233" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1139" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1116  %sboxes_6_load_5 = load i8* %sboxes_6_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load_5"/></StgValue>
</operation>

<operation id="1234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1140" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1117  %tmp_31_5_7 = zext i8 %tmp_81_4_7 to i64

]]></node>
<StgValue><ssdm name="tmp_31_5_7"/></StgValue>
</operation>

<operation id="1235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1141" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1118  %sboxes_7_addr_5 = getelementptr [256 x i8]* @sboxes_7, i64 0, i64 %tmp_31_5_7

]]></node>
<StgValue><ssdm name="sboxes_7_addr_5"/></StgValue>
</operation>

<operation id="1236" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1142" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1119  %sboxes_7_load_5 = load i8* %sboxes_7_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load_5"/></StgValue>
</operation>

<operation id="1237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1143" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1120  %tmp_31_5_8 = zext i8 %tmp_81_4_8 to i64

]]></node>
<StgValue><ssdm name="tmp_31_5_8"/></StgValue>
</operation>

<operation id="1238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1144" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1121  %sboxes_8_addr_5 = getelementptr [256 x i8]* @sboxes_8, i64 0, i64 %tmp_31_5_8

]]></node>
<StgValue><ssdm name="sboxes_8_addr_5"/></StgValue>
</operation>

<operation id="1239" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1145" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1122  %sboxes_8_load_5 = load i8* %sboxes_8_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load_5"/></StgValue>
</operation>

<operation id="1240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1146" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1123  %tmp_31_5_9 = zext i8 %tmp_81_4_9 to i64

]]></node>
<StgValue><ssdm name="tmp_31_5_9"/></StgValue>
</operation>

<operation id="1241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1147" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1124  %sboxes_9_addr_5 = getelementptr [256 x i8]* @sboxes_9, i64 0, i64 %tmp_31_5_9

]]></node>
<StgValue><ssdm name="sboxes_9_addr_5"/></StgValue>
</operation>

<operation id="1242" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1148" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1125  %sboxes_9_load_5 = load i8* %sboxes_9_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load_5"/></StgValue>
</operation>

<operation id="1243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1149" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1126  %tmp_31_5_s = zext i8 %tmp_81_4_s to i64

]]></node>
<StgValue><ssdm name="tmp_31_5_s"/></StgValue>
</operation>

<operation id="1244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1150" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1127  %sboxes_10_addr_5 = getelementptr [256 x i8]* @sboxes_10, i64 0, i64 %tmp_31_5_s

]]></node>
<StgValue><ssdm name="sboxes_10_addr_5"/></StgValue>
</operation>

<operation id="1245" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1151" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1128  %sboxes_10_load_5 = load i8* %sboxes_10_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_10_load_5"/></StgValue>
</operation>

<operation id="1246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1155" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1132  %tmp_31_5_11 = zext i8 %tmp_81_4_11 to i64

]]></node>
<StgValue><ssdm name="tmp_31_5_11"/></StgValue>
</operation>

<operation id="1247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1156" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1133  %sboxes_12_addr_5 = getelementptr [256 x i8]* @sboxes_12, i64 0, i64 %tmp_31_5_11

]]></node>
<StgValue><ssdm name="sboxes_12_addr_5"/></StgValue>
</operation>

<operation id="1248" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1157" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1134  %sboxes_12_load_5 = load i8* %sboxes_12_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load_5"/></StgValue>
</operation>

<operation id="1249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1158" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1135  %tmp_31_5_12 = zext i8 %tmp_81_4_12 to i64

]]></node>
<StgValue><ssdm name="tmp_31_5_12"/></StgValue>
</operation>

<operation id="1250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1159" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1136  %sboxes_13_addr_5 = getelementptr [256 x i8]* @sboxes_13, i64 0, i64 %tmp_31_5_12

]]></node>
<StgValue><ssdm name="sboxes_13_addr_5"/></StgValue>
</operation>

<operation id="1251" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1160" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1137  %sboxes_13_load_5 = load i8* %sboxes_13_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load_5"/></StgValue>
</operation>

<operation id="1252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1138  %tmp_31_5_13 = zext i8 %tmp_81_4_13 to i64

]]></node>
<StgValue><ssdm name="tmp_31_5_13"/></StgValue>
</operation>

<operation id="1253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1162" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1139  %sboxes_14_addr_5 = getelementptr [256 x i8]* @sboxes_14, i64 0, i64 %tmp_31_5_13

]]></node>
<StgValue><ssdm name="sboxes_14_addr_5"/></StgValue>
</operation>

<operation id="1254" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1163" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1140  %sboxes_14_load_5 = load i8* %sboxes_14_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_14_load_5"/></StgValue>
</operation>

<operation id="1255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1255" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1232  %tmp_56_5 = zext i8 %tmp_74_4 to i64

]]></node>
<StgValue><ssdm name="tmp_56_5"/></StgValue>
</operation>

<operation id="1256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1256" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1233  %sboxes_16_addr_5 = getelementptr [256 x i8]* @sboxes_16, i64 0, i64 %tmp_56_5

]]></node>
<StgValue><ssdm name="sboxes_16_addr_5"/></StgValue>
</operation>

<operation id="1257" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1257" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1234  %sboxes_16_load_5 = load i8* %sboxes_16_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_16_load_5"/></StgValue>
</operation>

<operation id="1258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1258" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1235  %tmp_57_5 = zext i8 %tmp_75_4 to i64

]]></node>
<StgValue><ssdm name="tmp_57_5"/></StgValue>
</operation>

<operation id="1259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1259" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1236  %sboxes_17_addr_5 = getelementptr [256 x i8]* @sboxes_17, i64 0, i64 %tmp_57_5

]]></node>
<StgValue><ssdm name="sboxes_17_addr_5"/></StgValue>
</operation>

<operation id="1260" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1260" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1237  %sboxes_17_load_5 = load i8* %sboxes_17_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_17_load_5"/></StgValue>
</operation>

<operation id="1261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1261" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1238  %tmp_58_5 = zext i8 %tmp_76_4 to i64

]]></node>
<StgValue><ssdm name="tmp_58_5"/></StgValue>
</operation>

<operation id="1262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1262" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1239  %sboxes_18_addr_5 = getelementptr [256 x i8]* @sboxes_18, i64 0, i64 %tmp_58_5

]]></node>
<StgValue><ssdm name="sboxes_18_addr_5"/></StgValue>
</operation>

<operation id="1263" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1263" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1240  %sboxes_18_load_5 = load i8* %sboxes_18_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_18_load_5"/></StgValue>
</operation>

<operation id="1264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1264" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1241  %tmp_59_5 = zext i8 %tmp_73_4 to i64

]]></node>
<StgValue><ssdm name="tmp_59_5"/></StgValue>
</operation>

<operation id="1265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1265" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1242  %sboxes_19_addr_5 = getelementptr [256 x i8]* @sboxes_19, i64 0, i64 %tmp_59_5

]]></node>
<StgValue><ssdm name="sboxes_19_addr_5"/></StgValue>
</operation>

<operation id="1266" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1266" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1243  %sboxes_19_load_5 = load i8* %sboxes_19_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_19_load_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1267" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1121" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1098  %sboxes_0_load_5 = load i8* %sboxes_0_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load_5"/></StgValue>
</operation>

<operation id="1268" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1124" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1101  %sboxes_1_load_5 = load i8* %sboxes_1_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_1_load_5"/></StgValue>
</operation>

<operation id="1269" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1127" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1104  %sboxes_2_load_5 = load i8* %sboxes_2_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load_5"/></StgValue>
</operation>

<operation id="1270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1128" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1105  %tmp_31_5_3 = zext i8 %tmp_81_4_3 to i64

]]></node>
<StgValue><ssdm name="tmp_31_5_3"/></StgValue>
</operation>

<operation id="1271" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1129" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1106  %sboxes_3_addr_5 = getelementptr [256 x i8]* @sboxes_3, i64 0, i64 %tmp_31_5_3

]]></node>
<StgValue><ssdm name="sboxes_3_addr_5"/></StgValue>
</operation>

<operation id="1272" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1130" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1107  %sboxes_3_load_5 = load i8* %sboxes_3_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_3_load_5"/></StgValue>
</operation>

<operation id="1273" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1110  %sboxes_4_load_5 = load i8* %sboxes_4_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load_5"/></StgValue>
</operation>

<operation id="1274" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1136" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1113  %sboxes_5_load_5 = load i8* %sboxes_5_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load_5"/></StgValue>
</operation>

<operation id="1275" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1139" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1116  %sboxes_6_load_5 = load i8* %sboxes_6_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load_5"/></StgValue>
</operation>

<operation id="1276" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1142" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1119  %sboxes_7_load_5 = load i8* %sboxes_7_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load_5"/></StgValue>
</operation>

<operation id="1277" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1145" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1122  %sboxes_8_load_5 = load i8* %sboxes_8_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load_5"/></StgValue>
</operation>

<operation id="1278" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1148" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1125  %sboxes_9_load_5 = load i8* %sboxes_9_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load_5"/></StgValue>
</operation>

<operation id="1279" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1151" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1128  %sboxes_10_load_5 = load i8* %sboxes_10_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_10_load_5"/></StgValue>
</operation>

<operation id="1280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1152" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1129  %tmp_31_5_10 = zext i8 %tmp_81_4_10 to i64

]]></node>
<StgValue><ssdm name="tmp_31_5_10"/></StgValue>
</operation>

<operation id="1281" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1153" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1130  %sboxes_11_addr_5 = getelementptr [256 x i8]* @sboxes_11, i64 0, i64 %tmp_31_5_10

]]></node>
<StgValue><ssdm name="sboxes_11_addr_5"/></StgValue>
</operation>

<operation id="1282" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1154" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1131  %sboxes_11_load_5 = load i8* %sboxes_11_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load_5"/></StgValue>
</operation>

<operation id="1283" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1157" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1134  %sboxes_12_load_5 = load i8* %sboxes_12_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load_5"/></StgValue>
</operation>

<operation id="1284" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1160" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1137  %sboxes_13_load_5 = load i8* %sboxes_13_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load_5"/></StgValue>
</operation>

<operation id="1285" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1163" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1140  %sboxes_14_load_5 = load i8* %sboxes_14_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_14_load_5"/></StgValue>
</operation>

<operation id="1286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1164" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1141  %tmp_31_5_14 = zext i8 %tmp_81_4_14 to i64

]]></node>
<StgValue><ssdm name="tmp_31_5_14"/></StgValue>
</operation>

<operation id="1287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1165" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1142  %sboxes_15_addr_5 = getelementptr [256 x i8]* @sboxes_15, i64 0, i64 %tmp_31_5_14

]]></node>
<StgValue><ssdm name="sboxes_15_addr_5"/></StgValue>
</operation>

<operation id="1288" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1166" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1143  %sboxes_15_load_5 = load i8* %sboxes_15_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load_5"/></StgValue>
</operation>

<operation id="1289" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1257" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1234  %sboxes_16_load_5 = load i8* %sboxes_16_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_16_load_5"/></StgValue>
</operation>

<operation id="1290" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1260" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1237  %sboxes_17_load_5 = load i8* %sboxes_17_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_17_load_5"/></StgValue>
</operation>

<operation id="1291" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1263" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1240  %sboxes_18_load_5 = load i8* %sboxes_18_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_18_load_5"/></StgValue>
</operation>

<operation id="1292" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1266" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1243  %sboxes_19_load_5 = load i8* %sboxes_19_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_19_load_5"/></StgValue>
</operation>

<operation id="1293" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1244  %tmp_60_5 = xor i8 %sboxes_16_load_5, 32

]]></node>
<StgValue><ssdm name="tmp_60_5"/></StgValue>
</operation>

<operation id="1294" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1245  %tmp_61_5 = xor i8 %tmp_60_5, %tmp_61_4

]]></node>
<StgValue><ssdm name="tmp_61_5"/></StgValue>
</operation>

<operation id="1295" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1246  %tmp_62_5 = xor i8 %sboxes_17_load_5, %tmp_62_4

]]></node>
<StgValue><ssdm name="tmp_62_5"/></StgValue>
</operation>

<operation id="1296" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1247  %tmp_63_5 = xor i8 %sboxes_18_load_5, %tmp_63_4

]]></node>
<StgValue><ssdm name="tmp_63_5"/></StgValue>
</operation>

<operation id="1297" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1248  %tmp_64_5 = xor i8 %sboxes_19_load_5, %tmp_64_4

]]></node>
<StgValue><ssdm name="tmp_64_5"/></StgValue>
</operation>

<operation id="1298" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1272" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1249  %tmp_65_5 = xor i8 %tmp_65_3, %tmp_60_5

]]></node>
<StgValue><ssdm name="tmp_65_5"/></StgValue>
</operation>

<operation id="1299" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1250  %tmp_66_5 = xor i8 %sboxes_17_load_5, %tmp_66_3

]]></node>
<StgValue><ssdm name="tmp_66_5"/></StgValue>
</operation>

<operation id="1300" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1274" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1251  %tmp_67_5 = xor i8 %sboxes_18_load_5, %tmp_67_3

]]></node>
<StgValue><ssdm name="tmp_67_5"/></StgValue>
</operation>

<operation id="1301" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1275" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1252  %tmp_68_5 = xor i8 %sboxes_19_load_5, %tmp_68_3

]]></node>
<StgValue><ssdm name="tmp_68_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1302" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1130" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1107  %sboxes_3_load_5 = load i8* %sboxes_3_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_3_load_5"/></StgValue>
</operation>

<operation id="1303" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1154" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1131  %sboxes_11_load_5 = load i8* %sboxes_11_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load_5"/></StgValue>
</operation>

<operation id="1304" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1166" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1143  %sboxes_15_load_5 = load i8* %sboxes_15_addr_5, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load_5"/></StgValue>
</operation>

<operation id="1305" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1144  %x_assign_5 = xor i8 %sboxes_5_load_5, %sboxes_0_load_5

]]></node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="1306" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1145  %tmp_43_5 = xor i8 %sboxes_10_load_5, %x_assign_5

]]></node>
<StgValue><ssdm name="tmp_43_5"/></StgValue>
</operation>

<operation id="1307" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1146  %e_5 = xor i8 %sboxes_15_load_5, %tmp_43_5

]]></node>
<StgValue><ssdm name="e_5"/></StgValue>
</operation>

<operation id="1308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1147  %tmp_197 = shl i8 %x_assign_5, 1

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1171" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1148  %tmp_198 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1310" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1149  %rv_1_5 = xor i8 %tmp_197, 27

]]></node>
<StgValue><ssdm name="rv_1_5"/></StgValue>
</operation>

<operation id="1311" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1173" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1150  %rv_2_5 = select i1 %tmp_198, i8 %rv_1_5, i8 %tmp_197

]]></node>
<StgValue><ssdm name="rv_2_5"/></StgValue>
</operation>

<operation id="1312" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1151  %x_assign_1_5 = xor i8 %sboxes_10_load_5, %sboxes_5_load_5

]]></node>
<StgValue><ssdm name="x_assign_1_5"/></StgValue>
</operation>

<operation id="1313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1152  %tmp_199 = shl i8 %x_assign_1_5, 1

]]></node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1153  %tmp_200 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1315" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1154  %rv_4_5 = xor i8 %tmp_199, 27

]]></node>
<StgValue><ssdm name="rv_4_5"/></StgValue>
</operation>

<operation id="1316" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1178" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1155  %rv_5_5 = select i1 %tmp_200, i8 %rv_4_5, i8 %tmp_199

]]></node>
<StgValue><ssdm name="rv_5_5"/></StgValue>
</operation>

<operation id="1317" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1156  %x_assign_2_5 = xor i8 %sboxes_15_load_5, %sboxes_10_load_5

]]></node>
<StgValue><ssdm name="x_assign_2_5"/></StgValue>
</operation>

<operation id="1318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1157  %tmp_201 = shl i8 %x_assign_2_5, 1

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1181" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1158  %tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1320" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1159  %rv_7_5 = xor i8 %tmp_201, 27

]]></node>
<StgValue><ssdm name="rv_7_5"/></StgValue>
</operation>

<operation id="1321" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1183" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1160  %rv_8_5 = select i1 %tmp_202, i8 %rv_7_5, i8 %tmp_201

]]></node>
<StgValue><ssdm name="rv_8_5"/></StgValue>
</operation>

<operation id="1322" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1161  %x_assign_3_5 = xor i8 %sboxes_15_load_5, %sboxes_0_load_5

]]></node>
<StgValue><ssdm name="x_assign_3_5"/></StgValue>
</operation>

<operation id="1323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1162  %tmp_203 = shl i8 %x_assign_3_5, 1

]]></node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1186" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1163  %tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1325" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1164  %rv_10_5 = xor i8 %tmp_203, 27

]]></node>
<StgValue><ssdm name="rv_10_5"/></StgValue>
</operation>

<operation id="1326" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1188" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1165  %rv_11_5 = select i1 %tmp_204, i8 %rv_10_5, i8 %tmp_203

]]></node>
<StgValue><ssdm name="rv_11_5"/></StgValue>
</operation>

<operation id="1327" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1166  %x_assign_5_1 = xor i8 %sboxes_9_load_5, %sboxes_4_load_5

]]></node>
<StgValue><ssdm name="x_assign_5_1"/></StgValue>
</operation>

<operation id="1328" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1167  %tmp_43_5_1 = xor i8 %sboxes_14_load_5, %x_assign_5_1

]]></node>
<StgValue><ssdm name="tmp_43_5_1"/></StgValue>
</operation>

<operation id="1329" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1168  %e_5_1 = xor i8 %sboxes_3_load_5, %tmp_43_5_1

]]></node>
<StgValue><ssdm name="e_5_1"/></StgValue>
</operation>

<operation id="1330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1169  %tmp_205 = shl i8 %x_assign_5_1, 1

]]></node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1193" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1170  %tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_5_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1332" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1171  %rv_1_5_1 = xor i8 %tmp_205, 27

]]></node>
<StgValue><ssdm name="rv_1_5_1"/></StgValue>
</operation>

<operation id="1333" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1195" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1172  %rv_2_5_1 = select i1 %tmp_206, i8 %rv_1_5_1, i8 %tmp_205

]]></node>
<StgValue><ssdm name="rv_2_5_1"/></StgValue>
</operation>

<operation id="1334" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1173  %x_assign_1_5_1 = xor i8 %sboxes_14_load_5, %sboxes_9_load_5

]]></node>
<StgValue><ssdm name="x_assign_1_5_1"/></StgValue>
</operation>

<operation id="1335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1174  %tmp_207 = shl i8 %x_assign_1_5_1, 1

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1198" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1175  %tmp_208 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_5_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1337" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1176  %rv_4_5_1 = xor i8 %tmp_207, 27

]]></node>
<StgValue><ssdm name="rv_4_5_1"/></StgValue>
</operation>

<operation id="1338" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1200" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1177  %rv_5_5_1 = select i1 %tmp_208, i8 %rv_4_5_1, i8 %tmp_207

]]></node>
<StgValue><ssdm name="rv_5_5_1"/></StgValue>
</operation>

<operation id="1339" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1178  %x_assign_2_5_1 = xor i8 %sboxes_3_load_5, %sboxes_14_load_5

]]></node>
<StgValue><ssdm name="x_assign_2_5_1"/></StgValue>
</operation>

<operation id="1340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1202" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1179  %tmp_209 = shl i8 %x_assign_2_5_1, 1

]]></node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1203" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1180  %tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_5_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1342" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1181  %rv_7_5_1 = xor i8 %tmp_209, 27

]]></node>
<StgValue><ssdm name="rv_7_5_1"/></StgValue>
</operation>

<operation id="1343" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1205" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1182  %rv_8_5_1 = select i1 %tmp_210, i8 %rv_7_5_1, i8 %tmp_209

]]></node>
<StgValue><ssdm name="rv_8_5_1"/></StgValue>
</operation>

<operation id="1344" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1183  %x_assign_3_5_1 = xor i8 %sboxes_3_load_5, %sboxes_4_load_5

]]></node>
<StgValue><ssdm name="x_assign_3_5_1"/></StgValue>
</operation>

<operation id="1345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1184  %tmp_211 = shl i8 %x_assign_3_5_1, 1

]]></node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1208" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1185  %tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_5_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1347" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1186  %rv_10_5_1 = xor i8 %tmp_211, 27

]]></node>
<StgValue><ssdm name="rv_10_5_1"/></StgValue>
</operation>

<operation id="1348" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1210" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1187  %rv_11_5_1 = select i1 %tmp_212, i8 %rv_10_5_1, i8 %tmp_211

]]></node>
<StgValue><ssdm name="rv_11_5_1"/></StgValue>
</operation>

<operation id="1349" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1188  %x_assign_5_2 = xor i8 %sboxes_13_load_5, %sboxes_8_load_5

]]></node>
<StgValue><ssdm name="x_assign_5_2"/></StgValue>
</operation>

<operation id="1350" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1189  %tmp_43_5_2 = xor i8 %sboxes_2_load_5, %x_assign_5_2

]]></node>
<StgValue><ssdm name="tmp_43_5_2"/></StgValue>
</operation>

<operation id="1351" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1190  %e_5_2 = xor i8 %sboxes_7_load_5, %tmp_43_5_2

]]></node>
<StgValue><ssdm name="e_5_2"/></StgValue>
</operation>

<operation id="1352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1191  %tmp_213 = shl i8 %x_assign_5_2, 1

]]></node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1353" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1215" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1192  %tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_5_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1354" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1193  %rv_1_5_2 = xor i8 %tmp_213, 27

]]></node>
<StgValue><ssdm name="rv_1_5_2"/></StgValue>
</operation>

<operation id="1355" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1217" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1194  %rv_2_5_2 = select i1 %tmp_214, i8 %rv_1_5_2, i8 %tmp_213

]]></node>
<StgValue><ssdm name="rv_2_5_2"/></StgValue>
</operation>

<operation id="1356" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1195  %x_assign_1_5_2 = xor i8 %sboxes_2_load_5, %sboxes_13_load_5

]]></node>
<StgValue><ssdm name="x_assign_1_5_2"/></StgValue>
</operation>

<operation id="1357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1196  %tmp_215 = shl i8 %x_assign_1_5_2, 1

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1220" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1197  %tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_5_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1359" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1198  %rv_4_5_2 = xor i8 %tmp_215, 27

]]></node>
<StgValue><ssdm name="rv_4_5_2"/></StgValue>
</operation>

<operation id="1360" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1222" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1199  %rv_5_5_2 = select i1 %tmp_216, i8 %rv_4_5_2, i8 %tmp_215

]]></node>
<StgValue><ssdm name="rv_5_5_2"/></StgValue>
</operation>

<operation id="1361" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1200  %x_assign_2_5_2 = xor i8 %sboxes_7_load_5, %sboxes_2_load_5

]]></node>
<StgValue><ssdm name="x_assign_2_5_2"/></StgValue>
</operation>

<operation id="1362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1201  %tmp_217 = shl i8 %x_assign_2_5_2, 1

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1225" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1202  %tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_5_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1364" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1203  %rv_7_5_2 = xor i8 %tmp_217, 27

]]></node>
<StgValue><ssdm name="rv_7_5_2"/></StgValue>
</operation>

<operation id="1365" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1227" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1204  %rv_8_5_2 = select i1 %tmp_218, i8 %rv_7_5_2, i8 %tmp_217

]]></node>
<StgValue><ssdm name="rv_8_5_2"/></StgValue>
</operation>

<operation id="1366" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1205  %x_assign_3_5_2 = xor i8 %sboxes_7_load_5, %sboxes_8_load_5

]]></node>
<StgValue><ssdm name="x_assign_3_5_2"/></StgValue>
</operation>

<operation id="1367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1229" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1206  %tmp_219 = shl i8 %x_assign_3_5_2, 1

]]></node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1230" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1207  %tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_5_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1369" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1208  %rv_10_5_2 = xor i8 %tmp_219, 27

]]></node>
<StgValue><ssdm name="rv_10_5_2"/></StgValue>
</operation>

<operation id="1370" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1232" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1209  %rv_11_5_2 = select i1 %tmp_220, i8 %rv_10_5_2, i8 %tmp_219

]]></node>
<StgValue><ssdm name="rv_11_5_2"/></StgValue>
</operation>

<operation id="1371" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1210  %x_assign_5_3 = xor i8 %sboxes_1_load_5, %sboxes_12_load_5

]]></node>
<StgValue><ssdm name="x_assign_5_3"/></StgValue>
</operation>

<operation id="1372" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1211  %tmp_43_5_3 = xor i8 %sboxes_6_load_5, %x_assign_5_3

]]></node>
<StgValue><ssdm name="tmp_43_5_3"/></StgValue>
</operation>

<operation id="1373" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1212  %e_5_3 = xor i8 %sboxes_11_load_5, %tmp_43_5_3

]]></node>
<StgValue><ssdm name="e_5_3"/></StgValue>
</operation>

<operation id="1374" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1213  %tmp_221 = shl i8 %x_assign_5_3, 1

]]></node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1375" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1237" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1214  %tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_5_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1376" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1238" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1215  %rv_1_5_3 = xor i8 %tmp_221, 27

]]></node>
<StgValue><ssdm name="rv_1_5_3"/></StgValue>
</operation>

<operation id="1377" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1239" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1216  %rv_2_5_3 = select i1 %tmp_222, i8 %rv_1_5_3, i8 %tmp_221

]]></node>
<StgValue><ssdm name="rv_2_5_3"/></StgValue>
</operation>

<operation id="1378" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1217  %x_assign_1_5_3 = xor i8 %sboxes_6_load_5, %sboxes_1_load_5

]]></node>
<StgValue><ssdm name="x_assign_1_5_3"/></StgValue>
</operation>

<operation id="1379" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1218  %tmp_223 = shl i8 %x_assign_1_5_3, 1

]]></node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1380" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1242" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1219  %tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_5_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1381" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1220  %rv_4_5_3 = xor i8 %tmp_223, 27

]]></node>
<StgValue><ssdm name="rv_4_5_3"/></StgValue>
</operation>

<operation id="1382" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1244" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1221  %rv_5_5_3 = select i1 %tmp_224, i8 %rv_4_5_3, i8 %tmp_223

]]></node>
<StgValue><ssdm name="rv_5_5_3"/></StgValue>
</operation>

<operation id="1383" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1222  %x_assign_2_5_3 = xor i8 %sboxes_11_load_5, %sboxes_6_load_5

]]></node>
<StgValue><ssdm name="x_assign_2_5_3"/></StgValue>
</operation>

<operation id="1384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1223  %tmp_225 = shl i8 %x_assign_2_5_3, 1

]]></node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1385" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1247" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1224  %tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_5_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1386" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1225  %rv_7_5_3 = xor i8 %tmp_225, 27

]]></node>
<StgValue><ssdm name="rv_7_5_3"/></StgValue>
</operation>

<operation id="1387" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1249" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1226  %rv_8_5_3 = select i1 %tmp_226, i8 %rv_7_5_3, i8 %tmp_225

]]></node>
<StgValue><ssdm name="rv_8_5_3"/></StgValue>
</operation>

<operation id="1388" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1227  %x_assign_3_5_3 = xor i8 %sboxes_11_load_5, %sboxes_12_load_5

]]></node>
<StgValue><ssdm name="x_assign_3_5_3"/></StgValue>
</operation>

<operation id="1389" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1228  %tmp_227 = shl i8 %x_assign_3_5_3, 1

]]></node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1390" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1252" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1229  %tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_5_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1391" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1230  %rv_10_5_3 = xor i8 %tmp_227, 27

]]></node>
<StgValue><ssdm name="rv_10_5_3"/></StgValue>
</operation>

<operation id="1392" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1254" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1231  %rv_11_5_3 = select i1 %tmp_228, i8 %rv_10_5_3, i8 %tmp_227

]]></node>
<StgValue><ssdm name="rv_11_5_3"/></StgValue>
</operation>

<operation id="1393" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1253  %tmp_73_5 = xor i8 %tmp_65_5, %tmp_73_3

]]></node>
<StgValue><ssdm name="tmp_73_5"/></StgValue>
</operation>

<operation id="1394" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1254  %tmp_74_5 = xor i8 %tmp_66_5, %tmp_74_3

]]></node>
<StgValue><ssdm name="tmp_74_5"/></StgValue>
</operation>

<operation id="1395" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1255  %tmp_75_5 = xor i8 %tmp_67_5, %tmp_75_3

]]></node>
<StgValue><ssdm name="tmp_75_5"/></StgValue>
</operation>

<operation id="1396" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1256  %tmp_76_5 = xor i8 %tmp_68_5, %tmp_76_3

]]></node>
<StgValue><ssdm name="tmp_76_5"/></StgValue>
</operation>

<operation id="1397" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1257  %tmp159 = xor i8 %sboxes_0_load_5, %rv_2_5

]]></node>
<StgValue><ssdm name="tmp159"/></StgValue>
</operation>

<operation id="1398" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1281" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1258  %tmp160 = xor i8 %e_5, %tmp_61_5

]]></node>
<StgValue><ssdm name="tmp160"/></StgValue>
</operation>

<operation id="1399" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1259  %tmp_81_5 = xor i8 %tmp160, %tmp159

]]></node>
<StgValue><ssdm name="tmp_81_5"/></StgValue>
</operation>

<operation id="1400" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1260  %tmp161 = xor i8 %sboxes_5_load_5, %e_5

]]></node>
<StgValue><ssdm name="tmp161"/></StgValue>
</operation>

<operation id="1401" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1261  %tmp162 = xor i8 %rv_5_5, %tmp_62_5

]]></node>
<StgValue><ssdm name="tmp162"/></StgValue>
</operation>

<operation id="1402" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1262  %tmp_81_5_1 = xor i8 %tmp162, %tmp161

]]></node>
<StgValue><ssdm name="tmp_81_5_1"/></StgValue>
</operation>

<operation id="1403" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1286" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1263  %tmp163 = xor i8 %sboxes_15_load_5, %x_assign_5

]]></node>
<StgValue><ssdm name="tmp163"/></StgValue>
</operation>

<operation id="1404" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1264  %tmp164 = xor i8 %rv_8_5, %tmp_63_5

]]></node>
<StgValue><ssdm name="tmp164"/></StgValue>
</operation>

<operation id="1405" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1288" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1265  %tmp_81_5_2 = xor i8 %tmp164, %tmp163

]]></node>
<StgValue><ssdm name="tmp_81_5_2"/></StgValue>
</operation>

<operation id="1406" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1266  %tmp165 = xor i8 %tmp_43_5, %tmp_64_5

]]></node>
<StgValue><ssdm name="tmp165"/></StgValue>
</operation>

<operation id="1407" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1267  %tmp_81_5_3 = xor i8 %tmp165, %rv_11_5

]]></node>
<StgValue><ssdm name="tmp_81_5_3"/></StgValue>
</operation>

<operation id="1408" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1291" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1268  %tmp166 = xor i8 %sboxes_4_load_5, %rv_2_5_1

]]></node>
<StgValue><ssdm name="tmp166"/></StgValue>
</operation>

<operation id="1409" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1292" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1269  %tmp167 = xor i8 %e_5_1, %tmp_65_5

]]></node>
<StgValue><ssdm name="tmp167"/></StgValue>
</operation>

<operation id="1410" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1270  %tmp_81_5_4 = xor i8 %tmp167, %tmp166

]]></node>
<StgValue><ssdm name="tmp_81_5_4"/></StgValue>
</operation>

<operation id="1411" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1294" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1271  %tmp168 = xor i8 %sboxes_9_load_5, %e_5_1

]]></node>
<StgValue><ssdm name="tmp168"/></StgValue>
</operation>

<operation id="1412" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1272  %tmp169 = xor i8 %rv_5_5_1, %tmp_66_5

]]></node>
<StgValue><ssdm name="tmp169"/></StgValue>
</operation>

<operation id="1413" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1296" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1273  %tmp_81_5_5 = xor i8 %tmp169, %tmp168

]]></node>
<StgValue><ssdm name="tmp_81_5_5"/></StgValue>
</operation>

<operation id="1414" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1274  %tmp170 = xor i8 %sboxes_3_load_5, %x_assign_5_1

]]></node>
<StgValue><ssdm name="tmp170"/></StgValue>
</operation>

<operation id="1415" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1275  %tmp171 = xor i8 %rv_8_5_1, %tmp_67_5

]]></node>
<StgValue><ssdm name="tmp171"/></StgValue>
</operation>

<operation id="1416" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1299" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1276  %tmp_81_5_6 = xor i8 %tmp171, %tmp170

]]></node>
<StgValue><ssdm name="tmp_81_5_6"/></StgValue>
</operation>

<operation id="1417" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1277  %tmp172 = xor i8 %tmp_43_5_1, %tmp_68_5

]]></node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="1418" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1278  %tmp_81_5_7 = xor i8 %tmp172, %rv_11_5_1

]]></node>
<StgValue><ssdm name="tmp_81_5_7"/></StgValue>
</operation>

<operation id="1419" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1302" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1279  %tmp173 = xor i8 %sboxes_8_load_5, %rv_2_5_2

]]></node>
<StgValue><ssdm name="tmp173"/></StgValue>
</operation>

<operation id="1420" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1280  %tmp175 = xor i8 %tmp_65_5, %tmp_69_4

]]></node>
<StgValue><ssdm name="tmp175"/></StgValue>
</operation>

<operation id="1421" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1304" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1281  %tmp174 = xor i8 %tmp175, %e_5_2

]]></node>
<StgValue><ssdm name="tmp174"/></StgValue>
</operation>

<operation id="1422" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1282  %tmp_81_5_8 = xor i8 %tmp174, %tmp173

]]></node>
<StgValue><ssdm name="tmp_81_5_8"/></StgValue>
</operation>

<operation id="1423" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1306" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1283  %tmp176 = xor i8 %sboxes_13_load_5, %e_5_2

]]></node>
<StgValue><ssdm name="tmp176"/></StgValue>
</operation>

<operation id="1424" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1284  %tmp178 = xor i8 %tmp_66_5, %tmp_70_4

]]></node>
<StgValue><ssdm name="tmp178"/></StgValue>
</operation>

<operation id="1425" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1308" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1285  %tmp177 = xor i8 %tmp178, %rv_5_5_2

]]></node>
<StgValue><ssdm name="tmp177"/></StgValue>
</operation>

<operation id="1426" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1286  %tmp_81_5_9 = xor i8 %tmp177, %tmp176

]]></node>
<StgValue><ssdm name="tmp_81_5_9"/></StgValue>
</operation>

<operation id="1427" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1310" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1287  %tmp179 = xor i8 %sboxes_7_load_5, %x_assign_5_2

]]></node>
<StgValue><ssdm name="tmp179"/></StgValue>
</operation>

<operation id="1428" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1288  %tmp181 = xor i8 %tmp_67_5, %tmp_71_4

]]></node>
<StgValue><ssdm name="tmp181"/></StgValue>
</operation>

<operation id="1429" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1312" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1289  %tmp180 = xor i8 %tmp181, %rv_8_5_2

]]></node>
<StgValue><ssdm name="tmp180"/></StgValue>
</operation>

<operation id="1430" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1313" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1290  %tmp_81_5_s = xor i8 %tmp180, %tmp179

]]></node>
<StgValue><ssdm name="tmp_81_5_s"/></StgValue>
</operation>

<operation id="1431" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1291  %tmp182 = xor i8 %rv_11_5_2, %tmp_43_5_2

]]></node>
<StgValue><ssdm name="tmp182"/></StgValue>
</operation>

<operation id="1432" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1292  %tmp183 = xor i8 %tmp_68_5, %tmp_72_4

]]></node>
<StgValue><ssdm name="tmp183"/></StgValue>
</operation>

<operation id="1433" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1293  %tmp_81_5_10 = xor i8 %tmp183, %tmp182

]]></node>
<StgValue><ssdm name="tmp_81_5_10"/></StgValue>
</operation>

<operation id="1434" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1317" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1294  %tmp184 = xor i8 %sboxes_12_load_5, %rv_2_5_3

]]></node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="1435" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1318" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1295  %tmp185 = xor i8 %e_5_3, %tmp_73_5

]]></node>
<StgValue><ssdm name="tmp185"/></StgValue>
</operation>

<operation id="1436" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1296  %tmp_81_5_11 = xor i8 %tmp185, %tmp184

]]></node>
<StgValue><ssdm name="tmp_81_5_11"/></StgValue>
</operation>

<operation id="1437" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1320" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1297  %tmp186 = xor i8 %sboxes_1_load_5, %e_5_3

]]></node>
<StgValue><ssdm name="tmp186"/></StgValue>
</operation>

<operation id="1438" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1321" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1298  %tmp187 = xor i8 %rv_5_5_3, %tmp_74_5

]]></node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>

<operation id="1439" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1299  %tmp_81_5_12 = xor i8 %tmp187, %tmp186

]]></node>
<StgValue><ssdm name="tmp_81_5_12"/></StgValue>
</operation>

<operation id="1440" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1300  %tmp188 = xor i8 %sboxes_11_load_5, %x_assign_5_3

]]></node>
<StgValue><ssdm name="tmp188"/></StgValue>
</operation>

<operation id="1441" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1301  %tmp189 = xor i8 %rv_8_5_3, %tmp_75_5

]]></node>
<StgValue><ssdm name="tmp189"/></StgValue>
</operation>

<operation id="1442" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1325" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1302  %tmp_81_5_13 = xor i8 %tmp189, %tmp188

]]></node>
<StgValue><ssdm name="tmp_81_5_13"/></StgValue>
</operation>

<operation id="1443" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1326" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1303  %tmp190 = xor i8 %tmp_43_5_3, %tmp_76_5

]]></node>
<StgValue><ssdm name="tmp190"/></StgValue>
</operation>

<operation id="1444" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1327" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1304  %tmp_81_5_14 = xor i8 %tmp190, %rv_11_5_3

]]></node>
<StgValue><ssdm name="tmp_81_5_14"/></StgValue>
</operation>

<operation id="1445" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1328" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1305  %tmp_31_6 = zext i8 %tmp_81_5 to i64

]]></node>
<StgValue><ssdm name="tmp_31_6"/></StgValue>
</operation>

<operation id="1446" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1329" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1306  %sboxes_0_addr_6 = getelementptr [256 x i8]* @sboxes_0, i64 0, i64 %tmp_31_6

]]></node>
<StgValue><ssdm name="sboxes_0_addr_6"/></StgValue>
</operation>

<operation id="1447" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1330" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1307  %sboxes_0_load_6 = load i8* %sboxes_0_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load_6"/></StgValue>
</operation>

<operation id="1448" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1331" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1308  %tmp_31_6_1 = zext i8 %tmp_81_5_1 to i64

]]></node>
<StgValue><ssdm name="tmp_31_6_1"/></StgValue>
</operation>

<operation id="1449" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1332" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1309  %sboxes_1_addr_6 = getelementptr [256 x i8]* @sboxes_1, i64 0, i64 %tmp_31_6_1

]]></node>
<StgValue><ssdm name="sboxes_1_addr_6"/></StgValue>
</operation>

<operation id="1450" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1333" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1310  %sboxes_1_load_6 = load i8* %sboxes_1_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_1_load_6"/></StgValue>
</operation>

<operation id="1451" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1334" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1311  %tmp_31_6_2 = zext i8 %tmp_81_5_2 to i64

]]></node>
<StgValue><ssdm name="tmp_31_6_2"/></StgValue>
</operation>

<operation id="1452" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1335" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1312  %sboxes_2_addr_6 = getelementptr [256 x i8]* @sboxes_2, i64 0, i64 %tmp_31_6_2

]]></node>
<StgValue><ssdm name="sboxes_2_addr_6"/></StgValue>
</operation>

<operation id="1453" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1336" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1313  %sboxes_2_load_6 = load i8* %sboxes_2_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load_6"/></StgValue>
</operation>

<operation id="1454" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1337" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1314  %tmp_31_6_3 = zext i8 %tmp_81_5_3 to i64

]]></node>
<StgValue><ssdm name="tmp_31_6_3"/></StgValue>
</operation>

<operation id="1455" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1338" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1315  %sboxes_3_addr_6 = getelementptr [256 x i8]* @sboxes_3, i64 0, i64 %tmp_31_6_3

]]></node>
<StgValue><ssdm name="sboxes_3_addr_6"/></StgValue>
</operation>

<operation id="1456" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1339" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1316  %sboxes_3_load_6 = load i8* %sboxes_3_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_3_load_6"/></StgValue>
</operation>

<operation id="1457" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1340" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1317  %tmp_31_6_4 = zext i8 %tmp_81_5_4 to i64

]]></node>
<StgValue><ssdm name="tmp_31_6_4"/></StgValue>
</operation>

<operation id="1458" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1341" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1318  %sboxes_4_addr_6 = getelementptr [256 x i8]* @sboxes_4, i64 0, i64 %tmp_31_6_4

]]></node>
<StgValue><ssdm name="sboxes_4_addr_6"/></StgValue>
</operation>

<operation id="1459" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1342" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1319  %sboxes_4_load_6 = load i8* %sboxes_4_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load_6"/></StgValue>
</operation>

<operation id="1460" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1343" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1320  %tmp_31_6_5 = zext i8 %tmp_81_5_5 to i64

]]></node>
<StgValue><ssdm name="tmp_31_6_5"/></StgValue>
</operation>

<operation id="1461" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1344" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1321  %sboxes_5_addr_6 = getelementptr [256 x i8]* @sboxes_5, i64 0, i64 %tmp_31_6_5

]]></node>
<StgValue><ssdm name="sboxes_5_addr_6"/></StgValue>
</operation>

<operation id="1462" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1345" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1322  %sboxes_5_load_6 = load i8* %sboxes_5_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load_6"/></StgValue>
</operation>

<operation id="1463" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1346" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1323  %tmp_31_6_6 = zext i8 %tmp_81_5_6 to i64

]]></node>
<StgValue><ssdm name="tmp_31_6_6"/></StgValue>
</operation>

<operation id="1464" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1347" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1324  %sboxes_6_addr_6 = getelementptr [256 x i8]* @sboxes_6, i64 0, i64 %tmp_31_6_6

]]></node>
<StgValue><ssdm name="sboxes_6_addr_6"/></StgValue>
</operation>

<operation id="1465" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1348" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1325  %sboxes_6_load_6 = load i8* %sboxes_6_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load_6"/></StgValue>
</operation>

<operation id="1466" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1352" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1329  %tmp_31_6_8 = zext i8 %tmp_81_5_8 to i64

]]></node>
<StgValue><ssdm name="tmp_31_6_8"/></StgValue>
</operation>

<operation id="1467" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1353" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1330  %sboxes_8_addr_6 = getelementptr [256 x i8]* @sboxes_8, i64 0, i64 %tmp_31_6_8

]]></node>
<StgValue><ssdm name="sboxes_8_addr_6"/></StgValue>
</operation>

<operation id="1468" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1354" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1331  %sboxes_8_load_6 = load i8* %sboxes_8_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load_6"/></StgValue>
</operation>

<operation id="1469" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1355" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1332  %tmp_31_6_9 = zext i8 %tmp_81_5_9 to i64

]]></node>
<StgValue><ssdm name="tmp_31_6_9"/></StgValue>
</operation>

<operation id="1470" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1356" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1333  %sboxes_9_addr_6 = getelementptr [256 x i8]* @sboxes_9, i64 0, i64 %tmp_31_6_9

]]></node>
<StgValue><ssdm name="sboxes_9_addr_6"/></StgValue>
</operation>

<operation id="1471" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1357" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1334  %sboxes_9_load_6 = load i8* %sboxes_9_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load_6"/></StgValue>
</operation>

<operation id="1472" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1358" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1335  %tmp_31_6_s = zext i8 %tmp_81_5_s to i64

]]></node>
<StgValue><ssdm name="tmp_31_6_s"/></StgValue>
</operation>

<operation id="1473" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1359" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1336  %sboxes_10_addr_6 = getelementptr [256 x i8]* @sboxes_10, i64 0, i64 %tmp_31_6_s

]]></node>
<StgValue><ssdm name="sboxes_10_addr_6"/></StgValue>
</operation>

<operation id="1474" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1360" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1337  %sboxes_10_load_6 = load i8* %sboxes_10_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_10_load_6"/></StgValue>
</operation>

<operation id="1475" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1364" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1341  %tmp_31_6_11 = zext i8 %tmp_81_5_11 to i64

]]></node>
<StgValue><ssdm name="tmp_31_6_11"/></StgValue>
</operation>

<operation id="1476" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1365" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1342  %sboxes_12_addr_6 = getelementptr [256 x i8]* @sboxes_12, i64 0, i64 %tmp_31_6_11

]]></node>
<StgValue><ssdm name="sboxes_12_addr_6"/></StgValue>
</operation>

<operation id="1477" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1366" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1343  %sboxes_12_load_6 = load i8* %sboxes_12_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load_6"/></StgValue>
</operation>

<operation id="1478" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1367" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1344  %tmp_31_6_12 = zext i8 %tmp_81_5_12 to i64

]]></node>
<StgValue><ssdm name="tmp_31_6_12"/></StgValue>
</operation>

<operation id="1479" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1368" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1345  %sboxes_13_addr_6 = getelementptr [256 x i8]* @sboxes_13, i64 0, i64 %tmp_31_6_12

]]></node>
<StgValue><ssdm name="sboxes_13_addr_6"/></StgValue>
</operation>

<operation id="1480" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1369" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1346  %sboxes_13_load_6 = load i8* %sboxes_13_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load_6"/></StgValue>
</operation>

<operation id="1481" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1370" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1347  %tmp_31_6_13 = zext i8 %tmp_81_5_13 to i64

]]></node>
<StgValue><ssdm name="tmp_31_6_13"/></StgValue>
</operation>

<operation id="1482" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1371" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1348  %sboxes_14_addr_6 = getelementptr [256 x i8]* @sboxes_14, i64 0, i64 %tmp_31_6_13

]]></node>
<StgValue><ssdm name="sboxes_14_addr_6"/></StgValue>
</operation>

<operation id="1483" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1372" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1349  %sboxes_14_load_6 = load i8* %sboxes_14_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_14_load_6"/></StgValue>
</operation>

<operation id="1484" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1464" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1441  %tmp_56_6 = zext i8 %tmp_74_5 to i64

]]></node>
<StgValue><ssdm name="tmp_56_6"/></StgValue>
</operation>

<operation id="1485" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1465" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1442  %sboxes_16_addr_6 = getelementptr [256 x i8]* @sboxes_16, i64 0, i64 %tmp_56_6

]]></node>
<StgValue><ssdm name="sboxes_16_addr_6"/></StgValue>
</operation>

<operation id="1486" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1466" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1443  %sboxes_16_load_6 = load i8* %sboxes_16_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_16_load_6"/></StgValue>
</operation>

<operation id="1487" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1467" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1444  %tmp_57_6 = zext i8 %tmp_75_5 to i64

]]></node>
<StgValue><ssdm name="tmp_57_6"/></StgValue>
</operation>

<operation id="1488" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1468" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1445  %sboxes_17_addr_6 = getelementptr [256 x i8]* @sboxes_17, i64 0, i64 %tmp_57_6

]]></node>
<StgValue><ssdm name="sboxes_17_addr_6"/></StgValue>
</operation>

<operation id="1489" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1469" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1446  %sboxes_17_load_6 = load i8* %sboxes_17_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_17_load_6"/></StgValue>
</operation>

<operation id="1490" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1470" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1447  %tmp_58_6 = zext i8 %tmp_76_5 to i64

]]></node>
<StgValue><ssdm name="tmp_58_6"/></StgValue>
</operation>

<operation id="1491" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1471" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1448  %sboxes_18_addr_6 = getelementptr [256 x i8]* @sboxes_18, i64 0, i64 %tmp_58_6

]]></node>
<StgValue><ssdm name="sboxes_18_addr_6"/></StgValue>
</operation>

<operation id="1492" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1472" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1449  %sboxes_18_load_6 = load i8* %sboxes_18_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_18_load_6"/></StgValue>
</operation>

<operation id="1493" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1473" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1450  %tmp_59_6 = zext i8 %tmp_73_5 to i64

]]></node>
<StgValue><ssdm name="tmp_59_6"/></StgValue>
</operation>

<operation id="1494" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1474" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1451  %sboxes_19_addr_6 = getelementptr [256 x i8]* @sboxes_19, i64 0, i64 %tmp_59_6

]]></node>
<StgValue><ssdm name="sboxes_19_addr_6"/></StgValue>
</operation>

<operation id="1495" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1475" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1452  %sboxes_19_load_6 = load i8* %sboxes_19_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_19_load_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1496" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1330" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1307  %sboxes_0_load_6 = load i8* %sboxes_0_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load_6"/></StgValue>
</operation>

<operation id="1497" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1333" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1310  %sboxes_1_load_6 = load i8* %sboxes_1_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_1_load_6"/></StgValue>
</operation>

<operation id="1498" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1336" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1313  %sboxes_2_load_6 = load i8* %sboxes_2_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load_6"/></StgValue>
</operation>

<operation id="1499" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1339" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1316  %sboxes_3_load_6 = load i8* %sboxes_3_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_3_load_6"/></StgValue>
</operation>

<operation id="1500" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1342" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1319  %sboxes_4_load_6 = load i8* %sboxes_4_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load_6"/></StgValue>
</operation>

<operation id="1501" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1345" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1322  %sboxes_5_load_6 = load i8* %sboxes_5_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load_6"/></StgValue>
</operation>

<operation id="1502" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1348" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1325  %sboxes_6_load_6 = load i8* %sboxes_6_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load_6"/></StgValue>
</operation>

<operation id="1503" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1349" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1326  %tmp_31_6_7 = zext i8 %tmp_81_5_7 to i64

]]></node>
<StgValue><ssdm name="tmp_31_6_7"/></StgValue>
</operation>

<operation id="1504" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1350" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1327  %sboxes_7_addr_6 = getelementptr [256 x i8]* @sboxes_7, i64 0, i64 %tmp_31_6_7

]]></node>
<StgValue><ssdm name="sboxes_7_addr_6"/></StgValue>
</operation>

<operation id="1505" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1351" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1328  %sboxes_7_load_6 = load i8* %sboxes_7_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load_6"/></StgValue>
</operation>

<operation id="1506" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1354" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1331  %sboxes_8_load_6 = load i8* %sboxes_8_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load_6"/></StgValue>
</operation>

<operation id="1507" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1357" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1334  %sboxes_9_load_6 = load i8* %sboxes_9_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load_6"/></StgValue>
</operation>

<operation id="1508" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1360" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1337  %sboxes_10_load_6 = load i8* %sboxes_10_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_10_load_6"/></StgValue>
</operation>

<operation id="1509" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1361" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1338  %tmp_31_6_10 = zext i8 %tmp_81_5_10 to i64

]]></node>
<StgValue><ssdm name="tmp_31_6_10"/></StgValue>
</operation>

<operation id="1510" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1362" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1339  %sboxes_11_addr_6 = getelementptr [256 x i8]* @sboxes_11, i64 0, i64 %tmp_31_6_10

]]></node>
<StgValue><ssdm name="sboxes_11_addr_6"/></StgValue>
</operation>

<operation id="1511" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1363" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1340  %sboxes_11_load_6 = load i8* %sboxes_11_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load_6"/></StgValue>
</operation>

<operation id="1512" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1366" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1343  %sboxes_12_load_6 = load i8* %sboxes_12_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load_6"/></StgValue>
</operation>

<operation id="1513" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1369" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1346  %sboxes_13_load_6 = load i8* %sboxes_13_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load_6"/></StgValue>
</operation>

<operation id="1514" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1372" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1349  %sboxes_14_load_6 = load i8* %sboxes_14_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_14_load_6"/></StgValue>
</operation>

<operation id="1515" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1373" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1350  %tmp_31_6_14 = zext i8 %tmp_81_5_14 to i64

]]></node>
<StgValue><ssdm name="tmp_31_6_14"/></StgValue>
</operation>

<operation id="1516" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1374" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1351  %sboxes_15_addr_6 = getelementptr [256 x i8]* @sboxes_15, i64 0, i64 %tmp_31_6_14

]]></node>
<StgValue><ssdm name="sboxes_15_addr_6"/></StgValue>
</operation>

<operation id="1517" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1375" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1352  %sboxes_15_load_6 = load i8* %sboxes_15_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load_6"/></StgValue>
</operation>

<operation id="1518" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1466" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1443  %sboxes_16_load_6 = load i8* %sboxes_16_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_16_load_6"/></StgValue>
</operation>

<operation id="1519" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1469" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1446  %sboxes_17_load_6 = load i8* %sboxes_17_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_17_load_6"/></StgValue>
</operation>

<operation id="1520" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1472" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1449  %sboxes_18_load_6 = load i8* %sboxes_18_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_18_load_6"/></StgValue>
</operation>

<operation id="1521" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1475" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1452  %sboxes_19_load_6 = load i8* %sboxes_19_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_19_load_6"/></StgValue>
</operation>

<operation id="1522" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1476" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1453  %tmp191 = xor i8 %tmp_61_5, 64

]]></node>
<StgValue><ssdm name="tmp191"/></StgValue>
</operation>

<operation id="1523" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1477" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1454  %tmp_61_6 = xor i8 %tmp191, %sboxes_16_load_6

]]></node>
<StgValue><ssdm name="tmp_61_6"/></StgValue>
</operation>

<operation id="1524" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1478" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1455  %tmp_62_6 = xor i8 %sboxes_17_load_6, %tmp_62_5

]]></node>
<StgValue><ssdm name="tmp_62_6"/></StgValue>
</operation>

<operation id="1525" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1456  %tmp_63_6 = xor i8 %sboxes_18_load_6, %tmp_63_5

]]></node>
<StgValue><ssdm name="tmp_63_6"/></StgValue>
</operation>

<operation id="1526" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1480" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1457  %tmp_64_6 = xor i8 %sboxes_19_load_6, %tmp_64_5

]]></node>
<StgValue><ssdm name="tmp_64_6"/></StgValue>
</operation>

<operation id="1527" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1481" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1458  %tmp_69_6 = xor i8 %tmp_69_4, %tmp_61_6

]]></node>
<StgValue><ssdm name="tmp_69_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1528" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1351" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1328  %sboxes_7_load_6 = load i8* %sboxes_7_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load_6"/></StgValue>
</operation>

<operation id="1529" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1363" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1340  %sboxes_11_load_6 = load i8* %sboxes_11_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load_6"/></StgValue>
</operation>

<operation id="1530" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1375" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1352  %sboxes_15_load_6 = load i8* %sboxes_15_addr_6, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load_6"/></StgValue>
</operation>

<operation id="1531" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1376" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1353  %x_assign_6 = xor i8 %sboxes_5_load_6, %sboxes_0_load_6

]]></node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="1532" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1377" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1354  %tmp_43_6 = xor i8 %sboxes_10_load_6, %x_assign_6

]]></node>
<StgValue><ssdm name="tmp_43_6"/></StgValue>
</operation>

<operation id="1533" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1378" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1355  %e_6 = xor i8 %sboxes_15_load_6, %tmp_43_6

]]></node>
<StgValue><ssdm name="e_6"/></StgValue>
</operation>

<operation id="1534" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1379" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1356  %tmp_229 = shl i8 %x_assign_6, 1

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1535" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1380" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1357  %tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_6, i32 7)

]]></node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1536" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1358  %rv_1_6 = xor i8 %tmp_229, 27

]]></node>
<StgValue><ssdm name="rv_1_6"/></StgValue>
</operation>

<operation id="1537" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1382" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1359  %rv_2_6 = select i1 %tmp_230, i8 %rv_1_6, i8 %tmp_229

]]></node>
<StgValue><ssdm name="rv_2_6"/></StgValue>
</operation>

<operation id="1538" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1383" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1360  %x_assign_1_6 = xor i8 %sboxes_10_load_6, %sboxes_5_load_6

]]></node>
<StgValue><ssdm name="x_assign_1_6"/></StgValue>
</operation>

<operation id="1539" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1384" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1361  %tmp_231 = shl i8 %x_assign_1_6, 1

]]></node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1540" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1385" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1362  %tmp_232 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_6, i32 7)

]]></node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1541" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1386" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1363  %rv_4_6 = xor i8 %tmp_231, 27

]]></node>
<StgValue><ssdm name="rv_4_6"/></StgValue>
</operation>

<operation id="1542" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1387" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1364  %rv_5_6 = select i1 %tmp_232, i8 %rv_4_6, i8 %tmp_231

]]></node>
<StgValue><ssdm name="rv_5_6"/></StgValue>
</operation>

<operation id="1543" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1365  %x_assign_2_6 = xor i8 %sboxes_15_load_6, %sboxes_10_load_6

]]></node>
<StgValue><ssdm name="x_assign_2_6"/></StgValue>
</operation>

<operation id="1544" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1366  %tmp_233 = shl i8 %x_assign_2_6, 1

]]></node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1545" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1390" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1367  %tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_6, i32 7)

]]></node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="1546" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1391" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1368  %rv_7_6 = xor i8 %tmp_233, 27

]]></node>
<StgValue><ssdm name="rv_7_6"/></StgValue>
</operation>

<operation id="1547" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1392" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1369  %rv_8_6 = select i1 %tmp_234, i8 %rv_7_6, i8 %tmp_233

]]></node>
<StgValue><ssdm name="rv_8_6"/></StgValue>
</operation>

<operation id="1548" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1393" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1370  %x_assign_3_6 = xor i8 %sboxes_15_load_6, %sboxes_0_load_6

]]></node>
<StgValue><ssdm name="x_assign_3_6"/></StgValue>
</operation>

<operation id="1549" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1394" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1371  %tmp_235 = shl i8 %x_assign_3_6, 1

]]></node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1550" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1395" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1372  %tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_6, i32 7)

]]></node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1551" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1373  %rv_10_6 = xor i8 %tmp_235, 27

]]></node>
<StgValue><ssdm name="rv_10_6"/></StgValue>
</operation>

<operation id="1552" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1397" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1374  %rv_11_6 = select i1 %tmp_236, i8 %rv_10_6, i8 %tmp_235

]]></node>
<StgValue><ssdm name="rv_11_6"/></StgValue>
</operation>

<operation id="1553" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1375  %x_assign_6_1 = xor i8 %sboxes_9_load_6, %sboxes_4_load_6

]]></node>
<StgValue><ssdm name="x_assign_6_1"/></StgValue>
</operation>

<operation id="1554" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1376  %tmp_43_6_1 = xor i8 %sboxes_14_load_6, %x_assign_6_1

]]></node>
<StgValue><ssdm name="tmp_43_6_1"/></StgValue>
</operation>

<operation id="1555" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1400" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1377  %e_6_1 = xor i8 %sboxes_3_load_6, %tmp_43_6_1

]]></node>
<StgValue><ssdm name="e_6_1"/></StgValue>
</operation>

<operation id="1556" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1401" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1378  %tmp_237 = shl i8 %x_assign_6_1, 1

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1557" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1402" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1379  %tmp_238 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_6_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1558" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1380  %rv_1_6_1 = xor i8 %tmp_237, 27

]]></node>
<StgValue><ssdm name="rv_1_6_1"/></StgValue>
</operation>

<operation id="1559" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1404" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1381  %rv_2_6_1 = select i1 %tmp_238, i8 %rv_1_6_1, i8 %tmp_237

]]></node>
<StgValue><ssdm name="rv_2_6_1"/></StgValue>
</operation>

<operation id="1560" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1405" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1382  %x_assign_1_6_1 = xor i8 %sboxes_14_load_6, %sboxes_9_load_6

]]></node>
<StgValue><ssdm name="x_assign_1_6_1"/></StgValue>
</operation>

<operation id="1561" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1406" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1383  %tmp_239 = shl i8 %x_assign_1_6_1, 1

]]></node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="1562" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1407" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1384  %tmp_240 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_6_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1563" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1408" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1385  %rv_4_6_1 = xor i8 %tmp_239, 27

]]></node>
<StgValue><ssdm name="rv_4_6_1"/></StgValue>
</operation>

<operation id="1564" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1409" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1386  %rv_5_6_1 = select i1 %tmp_240, i8 %rv_4_6_1, i8 %tmp_239

]]></node>
<StgValue><ssdm name="rv_5_6_1"/></StgValue>
</operation>

<operation id="1565" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1410" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1387  %x_assign_2_6_1 = xor i8 %sboxes_3_load_6, %sboxes_14_load_6

]]></node>
<StgValue><ssdm name="x_assign_2_6_1"/></StgValue>
</operation>

<operation id="1566" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1388  %tmp_241 = shl i8 %x_assign_2_6_1, 1

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1567" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1412" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1389  %tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_6_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1568" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1390  %rv_7_6_1 = xor i8 %tmp_241, 27

]]></node>
<StgValue><ssdm name="rv_7_6_1"/></StgValue>
</operation>

<operation id="1569" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1414" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1391  %rv_8_6_1 = select i1 %tmp_242, i8 %rv_7_6_1, i8 %tmp_241

]]></node>
<StgValue><ssdm name="rv_8_6_1"/></StgValue>
</operation>

<operation id="1570" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1415" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1392  %x_assign_3_6_1 = xor i8 %sboxes_3_load_6, %sboxes_4_load_6

]]></node>
<StgValue><ssdm name="x_assign_3_6_1"/></StgValue>
</operation>

<operation id="1571" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1416" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1393  %tmp_243 = shl i8 %x_assign_3_6_1, 1

]]></node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="1572" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1417" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1394  %tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_6_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1573" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1418" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1395  %rv_10_6_1 = xor i8 %tmp_243, 27

]]></node>
<StgValue><ssdm name="rv_10_6_1"/></StgValue>
</operation>

<operation id="1574" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1419" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1396  %rv_11_6_1 = select i1 %tmp_244, i8 %rv_10_6_1, i8 %tmp_243

]]></node>
<StgValue><ssdm name="rv_11_6_1"/></StgValue>
</operation>

<operation id="1575" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1397  %x_assign_6_2 = xor i8 %sboxes_13_load_6, %sboxes_8_load_6

]]></node>
<StgValue><ssdm name="x_assign_6_2"/></StgValue>
</operation>

<operation id="1576" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1421" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1398  %tmp_43_6_2 = xor i8 %sboxes_2_load_6, %x_assign_6_2

]]></node>
<StgValue><ssdm name="tmp_43_6_2"/></StgValue>
</operation>

<operation id="1577" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1399  %e_6_2 = xor i8 %sboxes_7_load_6, %tmp_43_6_2

]]></node>
<StgValue><ssdm name="e_6_2"/></StgValue>
</operation>

<operation id="1578" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1423" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1400  %tmp_245 = shl i8 %x_assign_6_2, 1

]]></node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1579" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1424" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1401  %tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_6_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1580" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1425" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1402  %rv_1_6_2 = xor i8 %tmp_245, 27

]]></node>
<StgValue><ssdm name="rv_1_6_2"/></StgValue>
</operation>

<operation id="1581" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1426" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1403  %rv_2_6_2 = select i1 %tmp_246, i8 %rv_1_6_2, i8 %tmp_245

]]></node>
<StgValue><ssdm name="rv_2_6_2"/></StgValue>
</operation>

<operation id="1582" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1427" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1404  %x_assign_1_6_2 = xor i8 %sboxes_2_load_6, %sboxes_13_load_6

]]></node>
<StgValue><ssdm name="x_assign_1_6_2"/></StgValue>
</operation>

<operation id="1583" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1428" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1405  %tmp_247 = shl i8 %x_assign_1_6_2, 1

]]></node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1584" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1429" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1406  %tmp_248 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_6_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1585" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1430" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1407  %rv_4_6_2 = xor i8 %tmp_247, 27

]]></node>
<StgValue><ssdm name="rv_4_6_2"/></StgValue>
</operation>

<operation id="1586" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1431" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1408  %rv_5_6_2 = select i1 %tmp_248, i8 %rv_4_6_2, i8 %tmp_247

]]></node>
<StgValue><ssdm name="rv_5_6_2"/></StgValue>
</operation>

<operation id="1587" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1432" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1409  %x_assign_2_6_2 = xor i8 %sboxes_7_load_6, %sboxes_2_load_6

]]></node>
<StgValue><ssdm name="x_assign_2_6_2"/></StgValue>
</operation>

<operation id="1588" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1433" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1410  %tmp_249 = shl i8 %x_assign_2_6_2, 1

]]></node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1589" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1434" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1411  %tmp_250 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_6_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1590" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1435" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1412  %rv_7_6_2 = xor i8 %tmp_249, 27

]]></node>
<StgValue><ssdm name="rv_7_6_2"/></StgValue>
</operation>

<operation id="1591" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1436" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1413  %rv_8_6_2 = select i1 %tmp_250, i8 %rv_7_6_2, i8 %tmp_249

]]></node>
<StgValue><ssdm name="rv_8_6_2"/></StgValue>
</operation>

<operation id="1592" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1437" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1414  %x_assign_3_6_2 = xor i8 %sboxes_7_load_6, %sboxes_8_load_6

]]></node>
<StgValue><ssdm name="x_assign_3_6_2"/></StgValue>
</operation>

<operation id="1593" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1438" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1415  %tmp_251 = shl i8 %x_assign_3_6_2, 1

]]></node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="1594" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1439" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1416  %tmp_252 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_6_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="1595" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1440" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1417  %rv_10_6_2 = xor i8 %tmp_251, 27

]]></node>
<StgValue><ssdm name="rv_10_6_2"/></StgValue>
</operation>

<operation id="1596" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1441" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1418  %rv_11_6_2 = select i1 %tmp_252, i8 %rv_10_6_2, i8 %tmp_251

]]></node>
<StgValue><ssdm name="rv_11_6_2"/></StgValue>
</operation>

<operation id="1597" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1442" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1419  %x_assign_6_3 = xor i8 %sboxes_1_load_6, %sboxes_12_load_6

]]></node>
<StgValue><ssdm name="x_assign_6_3"/></StgValue>
</operation>

<operation id="1598" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1443" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1420  %tmp_43_6_3 = xor i8 %sboxes_6_load_6, %x_assign_6_3

]]></node>
<StgValue><ssdm name="tmp_43_6_3"/></StgValue>
</operation>

<operation id="1599" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1444" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1421  %e_6_3 = xor i8 %sboxes_11_load_6, %tmp_43_6_3

]]></node>
<StgValue><ssdm name="e_6_3"/></StgValue>
</operation>

<operation id="1600" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1422  %tmp_253 = shl i8 %x_assign_6_3, 1

]]></node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="1601" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1446" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1423  %tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_6_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="1602" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1447" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1424  %rv_1_6_3 = xor i8 %tmp_253, 27

]]></node>
<StgValue><ssdm name="rv_1_6_3"/></StgValue>
</operation>

<operation id="1603" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1448" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1425  %rv_2_6_3 = select i1 %tmp_254, i8 %rv_1_6_3, i8 %tmp_253

]]></node>
<StgValue><ssdm name="rv_2_6_3"/></StgValue>
</operation>

<operation id="1604" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1449" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1426  %x_assign_1_6_3 = xor i8 %sboxes_6_load_6, %sboxes_1_load_6

]]></node>
<StgValue><ssdm name="x_assign_1_6_3"/></StgValue>
</operation>

<operation id="1605" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1450" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1427  %tmp_255 = shl i8 %x_assign_1_6_3, 1

]]></node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="1606" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1451" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1428  %tmp_256 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_6_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="1607" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1429  %rv_4_6_3 = xor i8 %tmp_255, 27

]]></node>
<StgValue><ssdm name="rv_4_6_3"/></StgValue>
</operation>

<operation id="1608" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1453" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1430  %rv_5_6_3 = select i1 %tmp_256, i8 %rv_4_6_3, i8 %tmp_255

]]></node>
<StgValue><ssdm name="rv_5_6_3"/></StgValue>
</operation>

<operation id="1609" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1454" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1431  %x_assign_2_6_3 = xor i8 %sboxes_11_load_6, %sboxes_6_load_6

]]></node>
<StgValue><ssdm name="x_assign_2_6_3"/></StgValue>
</operation>

<operation id="1610" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1455" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1432  %tmp_257 = shl i8 %x_assign_2_6_3, 1

]]></node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="1611" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1456" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1433  %tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_6_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="1612" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1457" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1434  %rv_7_6_3 = xor i8 %tmp_257, 27

]]></node>
<StgValue><ssdm name="rv_7_6_3"/></StgValue>
</operation>

<operation id="1613" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1458" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1435  %rv_8_6_3 = select i1 %tmp_258, i8 %rv_7_6_3, i8 %tmp_257

]]></node>
<StgValue><ssdm name="rv_8_6_3"/></StgValue>
</operation>

<operation id="1614" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1459" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1436  %x_assign_3_6_3 = xor i8 %sboxes_11_load_6, %sboxes_12_load_6

]]></node>
<StgValue><ssdm name="x_assign_3_6_3"/></StgValue>
</operation>

<operation id="1615" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1460" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1437  %tmp_259 = shl i8 %x_assign_3_6_3, 1

]]></node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="1616" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1461" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1438  %tmp_260 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_6_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="1617" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1462" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1439  %rv_10_6_3 = xor i8 %tmp_259, 27

]]></node>
<StgValue><ssdm name="rv_10_6_3"/></StgValue>
</operation>

<operation id="1618" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1463" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1440  %rv_11_6_3 = select i1 %tmp_260, i8 %rv_10_6_3, i8 %tmp_259

]]></node>
<StgValue><ssdm name="rv_11_6_3"/></StgValue>
</operation>

<operation id="1619" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1482" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1459  %tmp_70_6 = xor i8 %tmp_70_4, %tmp_62_6

]]></node>
<StgValue><ssdm name="tmp_70_6"/></StgValue>
</operation>

<operation id="1620" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1483" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1460  %tmp_71_6 = xor i8 %tmp_71_4, %tmp_63_6

]]></node>
<StgValue><ssdm name="tmp_71_6"/></StgValue>
</operation>

<operation id="1621" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1484" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1461  %tmp_72_6 = xor i8 %tmp_72_4, %tmp_64_6

]]></node>
<StgValue><ssdm name="tmp_72_6"/></StgValue>
</operation>

<operation id="1622" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1485" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1462  %tmp_73_6 = xor i8 %tmp_69_6, %tmp_73_5

]]></node>
<StgValue><ssdm name="tmp_73_6"/></StgValue>
</operation>

<operation id="1623" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1486" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1463  %tmp_74_6 = xor i8 %tmp_70_6, %tmp_74_5

]]></node>
<StgValue><ssdm name="tmp_74_6"/></StgValue>
</operation>

<operation id="1624" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1487" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1464  %tmp_75_6 = xor i8 %tmp_71_6, %tmp_75_5

]]></node>
<StgValue><ssdm name="tmp_75_6"/></StgValue>
</operation>

<operation id="1625" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1465  %tmp_76_6 = xor i8 %tmp_72_6, %tmp_76_5

]]></node>
<StgValue><ssdm name="tmp_76_6"/></StgValue>
</operation>

<operation id="1626" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1489" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1466  %tmp192 = xor i8 %sboxes_0_load_6, %rv_2_6

]]></node>
<StgValue><ssdm name="tmp192"/></StgValue>
</operation>

<operation id="1627" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1490" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1467  %tmp193 = xor i8 %e_6, %tmp_61_6

]]></node>
<StgValue><ssdm name="tmp193"/></StgValue>
</operation>

<operation id="1628" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1491" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1468  %tmp_81_6 = xor i8 %tmp193, %tmp192

]]></node>
<StgValue><ssdm name="tmp_81_6"/></StgValue>
</operation>

<operation id="1629" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1492" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1469  %tmp194 = xor i8 %sboxes_5_load_6, %e_6

]]></node>
<StgValue><ssdm name="tmp194"/></StgValue>
</operation>

<operation id="1630" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1493" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1470  %tmp195 = xor i8 %rv_5_6, %tmp_62_6

]]></node>
<StgValue><ssdm name="tmp195"/></StgValue>
</operation>

<operation id="1631" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1494" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1471  %tmp_81_6_1 = xor i8 %tmp195, %tmp194

]]></node>
<StgValue><ssdm name="tmp_81_6_1"/></StgValue>
</operation>

<operation id="1632" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1495" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1472  %tmp196 = xor i8 %sboxes_15_load_6, %x_assign_6

]]></node>
<StgValue><ssdm name="tmp196"/></StgValue>
</operation>

<operation id="1633" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1496" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1473  %tmp197 = xor i8 %rv_8_6, %tmp_63_6

]]></node>
<StgValue><ssdm name="tmp197"/></StgValue>
</operation>

<operation id="1634" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1497" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1474  %tmp_81_6_2 = xor i8 %tmp197, %tmp196

]]></node>
<StgValue><ssdm name="tmp_81_6_2"/></StgValue>
</operation>

<operation id="1635" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1498" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1475  %tmp198 = xor i8 %tmp_43_6, %tmp_64_6

]]></node>
<StgValue><ssdm name="tmp198"/></StgValue>
</operation>

<operation id="1636" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1499" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1476  %tmp_81_6_3 = xor i8 %tmp198, %rv_11_6

]]></node>
<StgValue><ssdm name="tmp_81_6_3"/></StgValue>
</operation>

<operation id="1637" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1500" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1477  %tmp199 = xor i8 %sboxes_4_load_6, %rv_2_6_1

]]></node>
<StgValue><ssdm name="tmp199"/></StgValue>
</operation>

<operation id="1638" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1501" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1478  %tmp201 = xor i8 %tmp_61_6, %tmp_65_5

]]></node>
<StgValue><ssdm name="tmp201"/></StgValue>
</operation>

<operation id="1639" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1502" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1479  %tmp200 = xor i8 %tmp201, %e_6_1

]]></node>
<StgValue><ssdm name="tmp200"/></StgValue>
</operation>

<operation id="1640" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1503" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1480  %tmp_81_6_4 = xor i8 %tmp200, %tmp199

]]></node>
<StgValue><ssdm name="tmp_81_6_4"/></StgValue>
</operation>

<operation id="1641" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1504" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1481  %tmp202 = xor i8 %sboxes_9_load_6, %e_6_1

]]></node>
<StgValue><ssdm name="tmp202"/></StgValue>
</operation>

<operation id="1642" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1505" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1482  %tmp204 = xor i8 %tmp_62_6, %tmp_66_5

]]></node>
<StgValue><ssdm name="tmp204"/></StgValue>
</operation>

<operation id="1643" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1506" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1483  %tmp203 = xor i8 %tmp204, %rv_5_6_1

]]></node>
<StgValue><ssdm name="tmp203"/></StgValue>
</operation>

<operation id="1644" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1507" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1484  %tmp_81_6_5 = xor i8 %tmp203, %tmp202

]]></node>
<StgValue><ssdm name="tmp_81_6_5"/></StgValue>
</operation>

<operation id="1645" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1508" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1485  %tmp205 = xor i8 %sboxes_3_load_6, %x_assign_6_1

]]></node>
<StgValue><ssdm name="tmp205"/></StgValue>
</operation>

<operation id="1646" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1509" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1486  %tmp207 = xor i8 %tmp_63_6, %tmp_67_5

]]></node>
<StgValue><ssdm name="tmp207"/></StgValue>
</operation>

<operation id="1647" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1510" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1487  %tmp206 = xor i8 %tmp207, %rv_8_6_1

]]></node>
<StgValue><ssdm name="tmp206"/></StgValue>
</operation>

<operation id="1648" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1511" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1488  %tmp_81_6_6 = xor i8 %tmp206, %tmp205

]]></node>
<StgValue><ssdm name="tmp_81_6_6"/></StgValue>
</operation>

<operation id="1649" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1512" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1489  %tmp208 = xor i8 %rv_11_6_1, %tmp_43_6_1

]]></node>
<StgValue><ssdm name="tmp208"/></StgValue>
</operation>

<operation id="1650" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1513" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1490  %tmp209 = xor i8 %tmp_64_6, %tmp_68_5

]]></node>
<StgValue><ssdm name="tmp209"/></StgValue>
</operation>

<operation id="1651" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1514" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1491  %tmp_81_6_7 = xor i8 %tmp209, %tmp208

]]></node>
<StgValue><ssdm name="tmp_81_6_7"/></StgValue>
</operation>

<operation id="1652" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1515" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1492  %tmp210 = xor i8 %sboxes_8_load_6, %rv_2_6_2

]]></node>
<StgValue><ssdm name="tmp210"/></StgValue>
</operation>

<operation id="1653" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1516" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1493  %tmp211 = xor i8 %e_6_2, %tmp_69_6

]]></node>
<StgValue><ssdm name="tmp211"/></StgValue>
</operation>

<operation id="1654" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1517" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1494  %tmp_81_6_8 = xor i8 %tmp211, %tmp210

]]></node>
<StgValue><ssdm name="tmp_81_6_8"/></StgValue>
</operation>

<operation id="1655" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1495  %tmp212 = xor i8 %sboxes_13_load_6, %e_6_2

]]></node>
<StgValue><ssdm name="tmp212"/></StgValue>
</operation>

<operation id="1656" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1519" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1496  %tmp213 = xor i8 %rv_5_6_2, %tmp_70_6

]]></node>
<StgValue><ssdm name="tmp213"/></StgValue>
</operation>

<operation id="1657" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1520" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1497  %tmp_81_6_9 = xor i8 %tmp213, %tmp212

]]></node>
<StgValue><ssdm name="tmp_81_6_9"/></StgValue>
</operation>

<operation id="1658" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1521" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1498  %tmp214 = xor i8 %sboxes_7_load_6, %x_assign_6_2

]]></node>
<StgValue><ssdm name="tmp214"/></StgValue>
</operation>

<operation id="1659" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1522" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1499  %tmp215 = xor i8 %rv_8_6_2, %tmp_71_6

]]></node>
<StgValue><ssdm name="tmp215"/></StgValue>
</operation>

<operation id="1660" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1523" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1500  %tmp_81_6_s = xor i8 %tmp215, %tmp214

]]></node>
<StgValue><ssdm name="tmp_81_6_s"/></StgValue>
</operation>

<operation id="1661" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1524" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1501  %tmp216 = xor i8 %tmp_43_6_2, %tmp_72_6

]]></node>
<StgValue><ssdm name="tmp216"/></StgValue>
</operation>

<operation id="1662" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1525" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1502  %tmp_81_6_10 = xor i8 %tmp216, %rv_11_6_2

]]></node>
<StgValue><ssdm name="tmp_81_6_10"/></StgValue>
</operation>

<operation id="1663" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1526" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1503  %tmp217 = xor i8 %sboxes_12_load_6, %rv_2_6_3

]]></node>
<StgValue><ssdm name="tmp217"/></StgValue>
</operation>

<operation id="1664" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1527" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1504  %tmp218 = xor i8 %e_6_3, %tmp_73_6

]]></node>
<StgValue><ssdm name="tmp218"/></StgValue>
</operation>

<operation id="1665" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1528" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1505  %tmp_81_6_11 = xor i8 %tmp218, %tmp217

]]></node>
<StgValue><ssdm name="tmp_81_6_11"/></StgValue>
</operation>

<operation id="1666" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1529" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1506  %tmp219 = xor i8 %sboxes_1_load_6, %e_6_3

]]></node>
<StgValue><ssdm name="tmp219"/></StgValue>
</operation>

<operation id="1667" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1530" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1507  %tmp220 = xor i8 %rv_5_6_3, %tmp_74_6

]]></node>
<StgValue><ssdm name="tmp220"/></StgValue>
</operation>

<operation id="1668" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1531" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1508  %tmp_81_6_12 = xor i8 %tmp220, %tmp219

]]></node>
<StgValue><ssdm name="tmp_81_6_12"/></StgValue>
</operation>

<operation id="1669" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1532" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1509  %tmp221 = xor i8 %sboxes_11_load_6, %x_assign_6_3

]]></node>
<StgValue><ssdm name="tmp221"/></StgValue>
</operation>

<operation id="1670" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1533" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1510  %tmp222 = xor i8 %rv_8_6_3, %tmp_75_6

]]></node>
<StgValue><ssdm name="tmp222"/></StgValue>
</operation>

<operation id="1671" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1534" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1511  %tmp_81_6_13 = xor i8 %tmp222, %tmp221

]]></node>
<StgValue><ssdm name="tmp_81_6_13"/></StgValue>
</operation>

<operation id="1672" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1535" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1512  %tmp223 = xor i8 %tmp_43_6_3, %tmp_76_6

]]></node>
<StgValue><ssdm name="tmp223"/></StgValue>
</operation>

<operation id="1673" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1536" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1513  %tmp_81_6_14 = xor i8 %tmp223, %rv_11_6_3

]]></node>
<StgValue><ssdm name="tmp_81_6_14"/></StgValue>
</operation>

<operation id="1674" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1537" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1514  %tmp_31_7 = zext i8 %tmp_81_6 to i64

]]></node>
<StgValue><ssdm name="tmp_31_7"/></StgValue>
</operation>

<operation id="1675" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1538" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1515  %sboxes_0_addr_7 = getelementptr [256 x i8]* @sboxes_0, i64 0, i64 %tmp_31_7

]]></node>
<StgValue><ssdm name="sboxes_0_addr_7"/></StgValue>
</operation>

<operation id="1676" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1539" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1516  %sboxes_0_load_7 = load i8* %sboxes_0_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load_7"/></StgValue>
</operation>

<operation id="1677" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1540" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1517  %tmp_31_7_1 = zext i8 %tmp_81_6_1 to i64

]]></node>
<StgValue><ssdm name="tmp_31_7_1"/></StgValue>
</operation>

<operation id="1678" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1541" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1518  %sboxes_1_addr_7 = getelementptr [256 x i8]* @sboxes_1, i64 0, i64 %tmp_31_7_1

]]></node>
<StgValue><ssdm name="sboxes_1_addr_7"/></StgValue>
</operation>

<operation id="1679" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1542" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1519  %sboxes_1_load_7 = load i8* %sboxes_1_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_1_load_7"/></StgValue>
</operation>

<operation id="1680" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1543" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1520  %tmp_31_7_2 = zext i8 %tmp_81_6_2 to i64

]]></node>
<StgValue><ssdm name="tmp_31_7_2"/></StgValue>
</operation>

<operation id="1681" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1544" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1521  %sboxes_2_addr_7 = getelementptr [256 x i8]* @sboxes_2, i64 0, i64 %tmp_31_7_2

]]></node>
<StgValue><ssdm name="sboxes_2_addr_7"/></StgValue>
</operation>

<operation id="1682" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1545" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1522  %sboxes_2_load_7 = load i8* %sboxes_2_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load_7"/></StgValue>
</operation>

<operation id="1683" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1549" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1526  %tmp_31_7_4 = zext i8 %tmp_81_6_4 to i64

]]></node>
<StgValue><ssdm name="tmp_31_7_4"/></StgValue>
</operation>

<operation id="1684" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1550" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1527  %sboxes_4_addr_7 = getelementptr [256 x i8]* @sboxes_4, i64 0, i64 %tmp_31_7_4

]]></node>
<StgValue><ssdm name="sboxes_4_addr_7"/></StgValue>
</operation>

<operation id="1685" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1551" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1528  %sboxes_4_load_7 = load i8* %sboxes_4_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load_7"/></StgValue>
</operation>

<operation id="1686" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1552" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1529  %tmp_31_7_5 = zext i8 %tmp_81_6_5 to i64

]]></node>
<StgValue><ssdm name="tmp_31_7_5"/></StgValue>
</operation>

<operation id="1687" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1553" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1530  %sboxes_5_addr_7 = getelementptr [256 x i8]* @sboxes_5, i64 0, i64 %tmp_31_7_5

]]></node>
<StgValue><ssdm name="sboxes_5_addr_7"/></StgValue>
</operation>

<operation id="1688" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1554" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1531  %sboxes_5_load_7 = load i8* %sboxes_5_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load_7"/></StgValue>
</operation>

<operation id="1689" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1555" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1532  %tmp_31_7_6 = zext i8 %tmp_81_6_6 to i64

]]></node>
<StgValue><ssdm name="tmp_31_7_6"/></StgValue>
</operation>

<operation id="1690" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1556" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1533  %sboxes_6_addr_7 = getelementptr [256 x i8]* @sboxes_6, i64 0, i64 %tmp_31_7_6

]]></node>
<StgValue><ssdm name="sboxes_6_addr_7"/></StgValue>
</operation>

<operation id="1691" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1557" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1534  %sboxes_6_load_7 = load i8* %sboxes_6_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load_7"/></StgValue>
</operation>

<operation id="1692" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1558" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1535  %tmp_31_7_7 = zext i8 %tmp_81_6_7 to i64

]]></node>
<StgValue><ssdm name="tmp_31_7_7"/></StgValue>
</operation>

<operation id="1693" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1559" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1536  %sboxes_7_addr_7 = getelementptr [256 x i8]* @sboxes_7, i64 0, i64 %tmp_31_7_7

]]></node>
<StgValue><ssdm name="sboxes_7_addr_7"/></StgValue>
</operation>

<operation id="1694" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1560" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1537  %sboxes_7_load_7 = load i8* %sboxes_7_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load_7"/></StgValue>
</operation>

<operation id="1695" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1561" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1538  %tmp_31_7_8 = zext i8 %tmp_81_6_8 to i64

]]></node>
<StgValue><ssdm name="tmp_31_7_8"/></StgValue>
</operation>

<operation id="1696" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1562" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1539  %sboxes_8_addr_7 = getelementptr [256 x i8]* @sboxes_8, i64 0, i64 %tmp_31_7_8

]]></node>
<StgValue><ssdm name="sboxes_8_addr_7"/></StgValue>
</operation>

<operation id="1697" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1563" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1540  %sboxes_8_load_7 = load i8* %sboxes_8_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load_7"/></StgValue>
</operation>

<operation id="1698" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1564" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1541  %tmp_31_7_9 = zext i8 %tmp_81_6_9 to i64

]]></node>
<StgValue><ssdm name="tmp_31_7_9"/></StgValue>
</operation>

<operation id="1699" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1565" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1542  %sboxes_9_addr_7 = getelementptr [256 x i8]* @sboxes_9, i64 0, i64 %tmp_31_7_9

]]></node>
<StgValue><ssdm name="sboxes_9_addr_7"/></StgValue>
</operation>

<operation id="1700" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1566" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1543  %sboxes_9_load_7 = load i8* %sboxes_9_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load_7"/></StgValue>
</operation>

<operation id="1701" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1567" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1544  %tmp_31_7_s = zext i8 %tmp_81_6_s to i64

]]></node>
<StgValue><ssdm name="tmp_31_7_s"/></StgValue>
</operation>

<operation id="1702" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1568" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1545  %sboxes_10_addr_7 = getelementptr [256 x i8]* @sboxes_10, i64 0, i64 %tmp_31_7_s

]]></node>
<StgValue><ssdm name="sboxes_10_addr_7"/></StgValue>
</operation>

<operation id="1703" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1569" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1546  %sboxes_10_load_7 = load i8* %sboxes_10_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_10_load_7"/></StgValue>
</operation>

<operation id="1704" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1573" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1550  %tmp_31_7_11 = zext i8 %tmp_81_6_11 to i64

]]></node>
<StgValue><ssdm name="tmp_31_7_11"/></StgValue>
</operation>

<operation id="1705" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1574" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1551  %sboxes_12_addr_7 = getelementptr [256 x i8]* @sboxes_12, i64 0, i64 %tmp_31_7_11

]]></node>
<StgValue><ssdm name="sboxes_12_addr_7"/></StgValue>
</operation>

<operation id="1706" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1575" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1552  %sboxes_12_load_7 = load i8* %sboxes_12_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load_7"/></StgValue>
</operation>

<operation id="1707" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1576" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1553  %tmp_31_7_12 = zext i8 %tmp_81_6_12 to i64

]]></node>
<StgValue><ssdm name="tmp_31_7_12"/></StgValue>
</operation>

<operation id="1708" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1577" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1554  %sboxes_13_addr_7 = getelementptr [256 x i8]* @sboxes_13, i64 0, i64 %tmp_31_7_12

]]></node>
<StgValue><ssdm name="sboxes_13_addr_7"/></StgValue>
</operation>

<operation id="1709" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1578" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1555  %sboxes_13_load_7 = load i8* %sboxes_13_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load_7"/></StgValue>
</operation>

<operation id="1710" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1579" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1556  %tmp_31_7_13 = zext i8 %tmp_81_6_13 to i64

]]></node>
<StgValue><ssdm name="tmp_31_7_13"/></StgValue>
</operation>

<operation id="1711" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1580" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1557  %sboxes_14_addr_7 = getelementptr [256 x i8]* @sboxes_14, i64 0, i64 %tmp_31_7_13

]]></node>
<StgValue><ssdm name="sboxes_14_addr_7"/></StgValue>
</operation>

<operation id="1712" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1581" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1558  %sboxes_14_load_7 = load i8* %sboxes_14_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_14_load_7"/></StgValue>
</operation>

<operation id="1713" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1673" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1650  %tmp_56_7 = zext i8 %tmp_74_6 to i64

]]></node>
<StgValue><ssdm name="tmp_56_7"/></StgValue>
</operation>

<operation id="1714" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1674" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1651  %sboxes_16_addr_7 = getelementptr [256 x i8]* @sboxes_16, i64 0, i64 %tmp_56_7

]]></node>
<StgValue><ssdm name="sboxes_16_addr_7"/></StgValue>
</operation>

<operation id="1715" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1675" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1652  %sboxes_16_load_7 = load i8* %sboxes_16_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_16_load_7"/></StgValue>
</operation>

<operation id="1716" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1676" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1653  %tmp_57_7 = zext i8 %tmp_75_6 to i64

]]></node>
<StgValue><ssdm name="tmp_57_7"/></StgValue>
</operation>

<operation id="1717" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1677" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1654  %sboxes_17_addr_7 = getelementptr [256 x i8]* @sboxes_17, i64 0, i64 %tmp_57_7

]]></node>
<StgValue><ssdm name="sboxes_17_addr_7"/></StgValue>
</operation>

<operation id="1718" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1678" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1655  %sboxes_17_load_7 = load i8* %sboxes_17_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_17_load_7"/></StgValue>
</operation>

<operation id="1719" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1679" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1656  %tmp_58_7 = zext i8 %tmp_76_6 to i64

]]></node>
<StgValue><ssdm name="tmp_58_7"/></StgValue>
</operation>

<operation id="1720" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1680" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1657  %sboxes_18_addr_7 = getelementptr [256 x i8]* @sboxes_18, i64 0, i64 %tmp_58_7

]]></node>
<StgValue><ssdm name="sboxes_18_addr_7"/></StgValue>
</operation>

<operation id="1721" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1681" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1658  %sboxes_18_load_7 = load i8* %sboxes_18_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_18_load_7"/></StgValue>
</operation>

<operation id="1722" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1682" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1659  %tmp_59_7 = zext i8 %tmp_73_6 to i64

]]></node>
<StgValue><ssdm name="tmp_59_7"/></StgValue>
</operation>

<operation id="1723" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1683" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1660  %sboxes_19_addr_7 = getelementptr [256 x i8]* @sboxes_19, i64 0, i64 %tmp_59_7

]]></node>
<StgValue><ssdm name="sboxes_19_addr_7"/></StgValue>
</operation>

<operation id="1724" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1684" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1661  %sboxes_19_load_7 = load i8* %sboxes_19_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_19_load_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1725" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1539" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1516  %sboxes_0_load_7 = load i8* %sboxes_0_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load_7"/></StgValue>
</operation>

<operation id="1726" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1542" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1519  %sboxes_1_load_7 = load i8* %sboxes_1_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_1_load_7"/></StgValue>
</operation>

<operation id="1727" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1545" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1522  %sboxes_2_load_7 = load i8* %sboxes_2_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load_7"/></StgValue>
</operation>

<operation id="1728" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1546" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1523  %tmp_31_7_3 = zext i8 %tmp_81_6_3 to i64

]]></node>
<StgValue><ssdm name="tmp_31_7_3"/></StgValue>
</operation>

<operation id="1729" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1547" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1524  %sboxes_3_addr_7 = getelementptr [256 x i8]* @sboxes_3, i64 0, i64 %tmp_31_7_3

]]></node>
<StgValue><ssdm name="sboxes_3_addr_7"/></StgValue>
</operation>

<operation id="1730" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1548" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1525  %sboxes_3_load_7 = load i8* %sboxes_3_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_3_load_7"/></StgValue>
</operation>

<operation id="1731" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1551" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1528  %sboxes_4_load_7 = load i8* %sboxes_4_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load_7"/></StgValue>
</operation>

<operation id="1732" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1554" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1531  %sboxes_5_load_7 = load i8* %sboxes_5_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load_7"/></StgValue>
</operation>

<operation id="1733" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1557" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1534  %sboxes_6_load_7 = load i8* %sboxes_6_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load_7"/></StgValue>
</operation>

<operation id="1734" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1560" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1537  %sboxes_7_load_7 = load i8* %sboxes_7_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load_7"/></StgValue>
</operation>

<operation id="1735" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1563" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1540  %sboxes_8_load_7 = load i8* %sboxes_8_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load_7"/></StgValue>
</operation>

<operation id="1736" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1566" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1543  %sboxes_9_load_7 = load i8* %sboxes_9_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load_7"/></StgValue>
</operation>

<operation id="1737" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1569" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1546  %sboxes_10_load_7 = load i8* %sboxes_10_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_10_load_7"/></StgValue>
</operation>

<operation id="1738" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1570" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1547  %tmp_31_7_10 = zext i8 %tmp_81_6_10 to i64

]]></node>
<StgValue><ssdm name="tmp_31_7_10"/></StgValue>
</operation>

<operation id="1739" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1571" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1548  %sboxes_11_addr_7 = getelementptr [256 x i8]* @sboxes_11, i64 0, i64 %tmp_31_7_10

]]></node>
<StgValue><ssdm name="sboxes_11_addr_7"/></StgValue>
</operation>

<operation id="1740" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1572" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1549  %sboxes_11_load_7 = load i8* %sboxes_11_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load_7"/></StgValue>
</operation>

<operation id="1741" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1575" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1552  %sboxes_12_load_7 = load i8* %sboxes_12_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load_7"/></StgValue>
</operation>

<operation id="1742" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1578" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1555  %sboxes_13_load_7 = load i8* %sboxes_13_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load_7"/></StgValue>
</operation>

<operation id="1743" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1581" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1558  %sboxes_14_load_7 = load i8* %sboxes_14_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_14_load_7"/></StgValue>
</operation>

<operation id="1744" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1582" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1559  %tmp_31_7_14 = zext i8 %tmp_81_6_14 to i64

]]></node>
<StgValue><ssdm name="tmp_31_7_14"/></StgValue>
</operation>

<operation id="1745" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1583" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1560  %sboxes_15_addr_7 = getelementptr [256 x i8]* @sboxes_15, i64 0, i64 %tmp_31_7_14

]]></node>
<StgValue><ssdm name="sboxes_15_addr_7"/></StgValue>
</operation>

<operation id="1746" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1584" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1561  %sboxes_15_load_7 = load i8* %sboxes_15_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load_7"/></StgValue>
</operation>

<operation id="1747" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1675" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1652  %sboxes_16_load_7 = load i8* %sboxes_16_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_16_load_7"/></StgValue>
</operation>

<operation id="1748" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1678" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1655  %sboxes_17_load_7 = load i8* %sboxes_17_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_17_load_7"/></StgValue>
</operation>

<operation id="1749" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1681" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1658  %sboxes_18_load_7 = load i8* %sboxes_18_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_18_load_7"/></StgValue>
</operation>

<operation id="1750" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1684" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1661  %sboxes_19_load_7 = load i8* %sboxes_19_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_19_load_7"/></StgValue>
</operation>

<operation id="1751" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1685" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1662  %tmp_60_7 = xor i8 %sboxes_16_load_7, -128

]]></node>
<StgValue><ssdm name="tmp_60_7"/></StgValue>
</operation>

<operation id="1752" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1686" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1663  %tmp_61_7 = xor i8 %tmp_60_7, %tmp_61_6

]]></node>
<StgValue><ssdm name="tmp_61_7"/></StgValue>
</operation>

<operation id="1753" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1687" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1664  %tmp_62_7 = xor i8 %sboxes_17_load_7, %tmp_62_6

]]></node>
<StgValue><ssdm name="tmp_62_7"/></StgValue>
</operation>

<operation id="1754" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1688" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1665  %tmp_63_7 = xor i8 %sboxes_18_load_7, %tmp_63_6

]]></node>
<StgValue><ssdm name="tmp_63_7"/></StgValue>
</operation>

<operation id="1755" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1689" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1666  %tmp_64_7 = xor i8 %sboxes_19_load_7, %tmp_64_6

]]></node>
<StgValue><ssdm name="tmp_64_7"/></StgValue>
</operation>

<operation id="1756" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1690" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1667  %tmp_65_7 = xor i8 %tmp_65_5, %tmp_60_7

]]></node>
<StgValue><ssdm name="tmp_65_7"/></StgValue>
</operation>

<operation id="1757" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1691" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1668  %tmp_66_7 = xor i8 %sboxes_17_load_7, %tmp_66_5

]]></node>
<StgValue><ssdm name="tmp_66_7"/></StgValue>
</operation>

<operation id="1758" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1692" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1669  %tmp_67_7 = xor i8 %sboxes_18_load_7, %tmp_67_5

]]></node>
<StgValue><ssdm name="tmp_67_7"/></StgValue>
</operation>

<operation id="1759" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1693" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1670  %tmp_68_7 = xor i8 %sboxes_19_load_7, %tmp_68_5

]]></node>
<StgValue><ssdm name="tmp_68_7"/></StgValue>
</operation>

<operation id="1760" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1694" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1671  %tmp_73_7 = xor i8 %tmp_60_7, %tmp_73_3

]]></node>
<StgValue><ssdm name="tmp_73_7"/></StgValue>
</operation>

<operation id="1761" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1695" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1672  %tmp_74_7 = xor i8 %sboxes_17_load_7, %tmp_74_3

]]></node>
<StgValue><ssdm name="tmp_74_7"/></StgValue>
</operation>

<operation id="1762" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1696" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1673  %tmp_75_7 = xor i8 %sboxes_18_load_7, %tmp_75_3

]]></node>
<StgValue><ssdm name="tmp_75_7"/></StgValue>
</operation>

<operation id="1763" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1697" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1674  %tmp_76_7 = xor i8 %sboxes_19_load_7, %tmp_76_3

]]></node>
<StgValue><ssdm name="tmp_76_7"/></StgValue>
</operation>

<operation id="1764" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1888" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1865  %tmp_58_8 = zext i8 %tmp_76_7 to i64

]]></node>
<StgValue><ssdm name="tmp_58_8"/></StgValue>
</operation>

<operation id="1765" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1889" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1866  %sboxes_18_addr_8 = getelementptr [256 x i8]* @sboxes_18, i64 0, i64 %tmp_58_8

]]></node>
<StgValue><ssdm name="sboxes_18_addr_8"/></StgValue>
</operation>

<operation id="1766" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1890" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1867  %sboxes_18_load_8 = load i8* %sboxes_18_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_18_load_8"/></StgValue>
</operation>

<operation id="1767" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1891" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1868  %tmp_59_8 = zext i8 %tmp_73_7 to i64

]]></node>
<StgValue><ssdm name="tmp_59_8"/></StgValue>
</operation>

<operation id="1768" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1892" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1869  %sboxes_19_addr_8 = getelementptr [256 x i8]* @sboxes_19, i64 0, i64 %tmp_59_8

]]></node>
<StgValue><ssdm name="sboxes_19_addr_8"/></StgValue>
</operation>

<operation id="1769" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1893" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1870  %sboxes_19_load_8 = load i8* %sboxes_19_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_19_load_8"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1770" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1548" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1525  %sboxes_3_load_7 = load i8* %sboxes_3_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_3_load_7"/></StgValue>
</operation>

<operation id="1771" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1572" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1549  %sboxes_11_load_7 = load i8* %sboxes_11_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load_7"/></StgValue>
</operation>

<operation id="1772" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1584" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1561  %sboxes_15_load_7 = load i8* %sboxes_15_addr_7, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load_7"/></StgValue>
</operation>

<operation id="1773" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1585" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1562  %x_assign_7 = xor i8 %sboxes_5_load_7, %sboxes_0_load_7

]]></node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="1774" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1586" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1563  %tmp_43_7 = xor i8 %sboxes_10_load_7, %x_assign_7

]]></node>
<StgValue><ssdm name="tmp_43_7"/></StgValue>
</operation>

<operation id="1775" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1587" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1564  %e_7 = xor i8 %sboxes_15_load_7, %tmp_43_7

]]></node>
<StgValue><ssdm name="e_7"/></StgValue>
</operation>

<operation id="1776" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1588" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1565  %tmp_261 = shl i8 %x_assign_7, 1

]]></node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="1777" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1589" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1566  %tmp_262 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_7, i32 7)

]]></node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="1778" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1590" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1567  %rv_1_7 = xor i8 %tmp_261, 27

]]></node>
<StgValue><ssdm name="rv_1_7"/></StgValue>
</operation>

<operation id="1779" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1591" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1568  %rv_2_7 = select i1 %tmp_262, i8 %rv_1_7, i8 %tmp_261

]]></node>
<StgValue><ssdm name="rv_2_7"/></StgValue>
</operation>

<operation id="1780" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1592" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1569  %x_assign_1_7 = xor i8 %sboxes_10_load_7, %sboxes_5_load_7

]]></node>
<StgValue><ssdm name="x_assign_1_7"/></StgValue>
</operation>

<operation id="1781" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1593" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1570  %tmp_263 = shl i8 %x_assign_1_7, 1

]]></node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="1782" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1594" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1571  %tmp_264 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_7, i32 7)

]]></node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="1783" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1595" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1572  %rv_4_7 = xor i8 %tmp_263, 27

]]></node>
<StgValue><ssdm name="rv_4_7"/></StgValue>
</operation>

<operation id="1784" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1596" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1573  %rv_5_7 = select i1 %tmp_264, i8 %rv_4_7, i8 %tmp_263

]]></node>
<StgValue><ssdm name="rv_5_7"/></StgValue>
</operation>

<operation id="1785" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1597" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1574  %x_assign_2_7 = xor i8 %sboxes_15_load_7, %sboxes_10_load_7

]]></node>
<StgValue><ssdm name="x_assign_2_7"/></StgValue>
</operation>

<operation id="1786" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1598" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1575  %tmp_265 = shl i8 %x_assign_2_7, 1

]]></node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="1787" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1599" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1576  %tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_7, i32 7)

]]></node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="1788" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1600" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1577  %rv_7_7 = xor i8 %tmp_265, 27

]]></node>
<StgValue><ssdm name="rv_7_7"/></StgValue>
</operation>

<operation id="1789" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1601" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1578  %rv_8_7 = select i1 %tmp_266, i8 %rv_7_7, i8 %tmp_265

]]></node>
<StgValue><ssdm name="rv_8_7"/></StgValue>
</operation>

<operation id="1790" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1602" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1579  %x_assign_3_7 = xor i8 %sboxes_15_load_7, %sboxes_0_load_7

]]></node>
<StgValue><ssdm name="x_assign_3_7"/></StgValue>
</operation>

<operation id="1791" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1603" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1580  %tmp_267 = shl i8 %x_assign_3_7, 1

]]></node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="1792" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1581  %tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_7, i32 7)

]]></node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="1793" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1605" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1582  %rv_10_7 = xor i8 %tmp_267, 27

]]></node>
<StgValue><ssdm name="rv_10_7"/></StgValue>
</operation>

<operation id="1794" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1606" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1583  %rv_11_7 = select i1 %tmp_268, i8 %rv_10_7, i8 %tmp_267

]]></node>
<StgValue><ssdm name="rv_11_7"/></StgValue>
</operation>

<operation id="1795" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1607" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1584  %x_assign_7_1 = xor i8 %sboxes_9_load_7, %sboxes_4_load_7

]]></node>
<StgValue><ssdm name="x_assign_7_1"/></StgValue>
</operation>

<operation id="1796" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1608" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1585  %tmp_43_7_1 = xor i8 %sboxes_14_load_7, %x_assign_7_1

]]></node>
<StgValue><ssdm name="tmp_43_7_1"/></StgValue>
</operation>

<operation id="1797" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1609" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1586  %e_7_1 = xor i8 %sboxes_3_load_7, %tmp_43_7_1

]]></node>
<StgValue><ssdm name="e_7_1"/></StgValue>
</operation>

<operation id="1798" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1610" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1587  %tmp_269 = shl i8 %x_assign_7_1, 1

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1799" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1611" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1588  %tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_7_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1800" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1612" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1589  %rv_1_7_1 = xor i8 %tmp_269, 27

]]></node>
<StgValue><ssdm name="rv_1_7_1"/></StgValue>
</operation>

<operation id="1801" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1613" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1590  %rv_2_7_1 = select i1 %tmp_270, i8 %rv_1_7_1, i8 %tmp_269

]]></node>
<StgValue><ssdm name="rv_2_7_1"/></StgValue>
</operation>

<operation id="1802" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1614" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1591  %x_assign_1_7_1 = xor i8 %sboxes_14_load_7, %sboxes_9_load_7

]]></node>
<StgValue><ssdm name="x_assign_1_7_1"/></StgValue>
</operation>

<operation id="1803" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1615" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1592  %tmp_271 = shl i8 %x_assign_1_7_1, 1

]]></node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1804" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1616" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1593  %tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_7_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1805" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1617" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1594  %rv_4_7_1 = xor i8 %tmp_271, 27

]]></node>
<StgValue><ssdm name="rv_4_7_1"/></StgValue>
</operation>

<operation id="1806" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1618" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1595  %rv_5_7_1 = select i1 %tmp_272, i8 %rv_4_7_1, i8 %tmp_271

]]></node>
<StgValue><ssdm name="rv_5_7_1"/></StgValue>
</operation>

<operation id="1807" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1619" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1596  %x_assign_2_7_1 = xor i8 %sboxes_3_load_7, %sboxes_14_load_7

]]></node>
<StgValue><ssdm name="x_assign_2_7_1"/></StgValue>
</operation>

<operation id="1808" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1620" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1597  %tmp_273 = shl i8 %x_assign_2_7_1, 1

]]></node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="1809" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1621" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1598  %tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_7_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="1810" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1622" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1599  %rv_7_7_1 = xor i8 %tmp_273, 27

]]></node>
<StgValue><ssdm name="rv_7_7_1"/></StgValue>
</operation>

<operation id="1811" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1623" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1600  %rv_8_7_1 = select i1 %tmp_274, i8 %rv_7_7_1, i8 %tmp_273

]]></node>
<StgValue><ssdm name="rv_8_7_1"/></StgValue>
</operation>

<operation id="1812" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1624" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1601  %x_assign_3_7_1 = xor i8 %sboxes_3_load_7, %sboxes_4_load_7

]]></node>
<StgValue><ssdm name="x_assign_3_7_1"/></StgValue>
</operation>

<operation id="1813" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1625" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1602  %tmp_275 = shl i8 %x_assign_3_7_1, 1

]]></node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="1814" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1626" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1603  %tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_7_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="1815" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1627" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1604  %rv_10_7_1 = xor i8 %tmp_275, 27

]]></node>
<StgValue><ssdm name="rv_10_7_1"/></StgValue>
</operation>

<operation id="1816" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1628" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1605  %rv_11_7_1 = select i1 %tmp_276, i8 %rv_10_7_1, i8 %tmp_275

]]></node>
<StgValue><ssdm name="rv_11_7_1"/></StgValue>
</operation>

<operation id="1817" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1629" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1606  %x_assign_7_2 = xor i8 %sboxes_13_load_7, %sboxes_8_load_7

]]></node>
<StgValue><ssdm name="x_assign_7_2"/></StgValue>
</operation>

<operation id="1818" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1630" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1607  %tmp_43_7_2 = xor i8 %sboxes_2_load_7, %x_assign_7_2

]]></node>
<StgValue><ssdm name="tmp_43_7_2"/></StgValue>
</operation>

<operation id="1819" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1631" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1608  %e_7_2 = xor i8 %sboxes_7_load_7, %tmp_43_7_2

]]></node>
<StgValue><ssdm name="e_7_2"/></StgValue>
</operation>

<operation id="1820" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1632" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1609  %tmp_277 = shl i8 %x_assign_7_2, 1

]]></node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="1821" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1633" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1610  %tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_7_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="1822" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1634" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1611  %rv_1_7_2 = xor i8 %tmp_277, 27

]]></node>
<StgValue><ssdm name="rv_1_7_2"/></StgValue>
</operation>

<operation id="1823" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1635" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1612  %rv_2_7_2 = select i1 %tmp_278, i8 %rv_1_7_2, i8 %tmp_277

]]></node>
<StgValue><ssdm name="rv_2_7_2"/></StgValue>
</operation>

<operation id="1824" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1636" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1613  %x_assign_1_7_2 = xor i8 %sboxes_2_load_7, %sboxes_13_load_7

]]></node>
<StgValue><ssdm name="x_assign_1_7_2"/></StgValue>
</operation>

<operation id="1825" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1637" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1614  %tmp_279 = shl i8 %x_assign_1_7_2, 1

]]></node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="1826" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1638" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1615  %tmp_280 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_7_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="1827" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1639" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1616  %rv_4_7_2 = xor i8 %tmp_279, 27

]]></node>
<StgValue><ssdm name="rv_4_7_2"/></StgValue>
</operation>

<operation id="1828" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1640" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1617  %rv_5_7_2 = select i1 %tmp_280, i8 %rv_4_7_2, i8 %tmp_279

]]></node>
<StgValue><ssdm name="rv_5_7_2"/></StgValue>
</operation>

<operation id="1829" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1641" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1618  %x_assign_2_7_2 = xor i8 %sboxes_7_load_7, %sboxes_2_load_7

]]></node>
<StgValue><ssdm name="x_assign_2_7_2"/></StgValue>
</operation>

<operation id="1830" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1642" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1619  %tmp_281 = shl i8 %x_assign_2_7_2, 1

]]></node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="1831" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1643" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1620  %tmp_282 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_7_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="1832" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1644" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1621  %rv_7_7_2 = xor i8 %tmp_281, 27

]]></node>
<StgValue><ssdm name="rv_7_7_2"/></StgValue>
</operation>

<operation id="1833" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1645" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1622  %rv_8_7_2 = select i1 %tmp_282, i8 %rv_7_7_2, i8 %tmp_281

]]></node>
<StgValue><ssdm name="rv_8_7_2"/></StgValue>
</operation>

<operation id="1834" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1646" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1623  %x_assign_3_7_2 = xor i8 %sboxes_7_load_7, %sboxes_8_load_7

]]></node>
<StgValue><ssdm name="x_assign_3_7_2"/></StgValue>
</operation>

<operation id="1835" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1647" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1624  %tmp_283 = shl i8 %x_assign_3_7_2, 1

]]></node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="1836" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1648" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1625  %tmp_284 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_7_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="1837" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1649" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1626  %rv_10_7_2 = xor i8 %tmp_283, 27

]]></node>
<StgValue><ssdm name="rv_10_7_2"/></StgValue>
</operation>

<operation id="1838" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1650" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1627  %rv_11_7_2 = select i1 %tmp_284, i8 %rv_10_7_2, i8 %tmp_283

]]></node>
<StgValue><ssdm name="rv_11_7_2"/></StgValue>
</operation>

<operation id="1839" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1651" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1628  %x_assign_7_3 = xor i8 %sboxes_1_load_7, %sboxes_12_load_7

]]></node>
<StgValue><ssdm name="x_assign_7_3"/></StgValue>
</operation>

<operation id="1840" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1652" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1629  %tmp_43_7_3 = xor i8 %sboxes_6_load_7, %x_assign_7_3

]]></node>
<StgValue><ssdm name="tmp_43_7_3"/></StgValue>
</operation>

<operation id="1841" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1653" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1630  %e_7_3 = xor i8 %sboxes_11_load_7, %tmp_43_7_3

]]></node>
<StgValue><ssdm name="e_7_3"/></StgValue>
</operation>

<operation id="1842" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1654" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1631  %tmp_285 = shl i8 %x_assign_7_3, 1

]]></node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="1843" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1655" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1632  %tmp_286 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_7_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="1844" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1656" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1633  %rv_1_7_3 = xor i8 %tmp_285, 27

]]></node>
<StgValue><ssdm name="rv_1_7_3"/></StgValue>
</operation>

<operation id="1845" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1657" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1634  %rv_2_7_3 = select i1 %tmp_286, i8 %rv_1_7_3, i8 %tmp_285

]]></node>
<StgValue><ssdm name="rv_2_7_3"/></StgValue>
</operation>

<operation id="1846" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1658" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1635  %x_assign_1_7_3 = xor i8 %sboxes_6_load_7, %sboxes_1_load_7

]]></node>
<StgValue><ssdm name="x_assign_1_7_3"/></StgValue>
</operation>

<operation id="1847" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1659" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1636  %tmp_287 = shl i8 %x_assign_1_7_3, 1

]]></node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="1848" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1660" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1637  %tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_7_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="1849" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1661" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1638  %rv_4_7_3 = xor i8 %tmp_287, 27

]]></node>
<StgValue><ssdm name="rv_4_7_3"/></StgValue>
</operation>

<operation id="1850" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1662" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1639  %rv_5_7_3 = select i1 %tmp_288, i8 %rv_4_7_3, i8 %tmp_287

]]></node>
<StgValue><ssdm name="rv_5_7_3"/></StgValue>
</operation>

<operation id="1851" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1640  %x_assign_2_7_3 = xor i8 %sboxes_11_load_7, %sboxes_6_load_7

]]></node>
<StgValue><ssdm name="x_assign_2_7_3"/></StgValue>
</operation>

<operation id="1852" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1664" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1641  %tmp_289 = shl i8 %x_assign_2_7_3, 1

]]></node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="1853" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1665" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1642  %tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_7_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="1854" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1666" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1643  %rv_7_7_3 = xor i8 %tmp_289, 27

]]></node>
<StgValue><ssdm name="rv_7_7_3"/></StgValue>
</operation>

<operation id="1855" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1667" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1644  %rv_8_7_3 = select i1 %tmp_290, i8 %rv_7_7_3, i8 %tmp_289

]]></node>
<StgValue><ssdm name="rv_8_7_3"/></StgValue>
</operation>

<operation id="1856" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1668" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1645  %x_assign_3_7_3 = xor i8 %sboxes_11_load_7, %sboxes_12_load_7

]]></node>
<StgValue><ssdm name="x_assign_3_7_3"/></StgValue>
</operation>

<operation id="1857" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1669" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1646  %tmp_291 = shl i8 %x_assign_3_7_3, 1

]]></node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="1858" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1670" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1647  %tmp_292 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_7_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1859" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1671" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1648  %rv_10_7_3 = xor i8 %tmp_291, 27

]]></node>
<StgValue><ssdm name="rv_10_7_3"/></StgValue>
</operation>

<operation id="1860" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1672" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1649  %rv_11_7_3 = select i1 %tmp_292, i8 %rv_10_7_3, i8 %tmp_291

]]></node>
<StgValue><ssdm name="rv_11_7_3"/></StgValue>
</operation>

<operation id="1861" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1698" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1675  %tmp224 = xor i8 %sboxes_0_load_7, %rv_2_7

]]></node>
<StgValue><ssdm name="tmp224"/></StgValue>
</operation>

<operation id="1862" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1699" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1676  %tmp225 = xor i8 %e_7, %tmp_61_7

]]></node>
<StgValue><ssdm name="tmp225"/></StgValue>
</operation>

<operation id="1863" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1700" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1677  %tmp_81_7 = xor i8 %tmp225, %tmp224

]]></node>
<StgValue><ssdm name="tmp_81_7"/></StgValue>
</operation>

<operation id="1864" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1701" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1678  %tmp226 = xor i8 %sboxes_5_load_7, %e_7

]]></node>
<StgValue><ssdm name="tmp226"/></StgValue>
</operation>

<operation id="1865" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1702" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1679  %tmp227 = xor i8 %rv_5_7, %tmp_62_7

]]></node>
<StgValue><ssdm name="tmp227"/></StgValue>
</operation>

<operation id="1866" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1703" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1680  %tmp_81_7_1 = xor i8 %tmp227, %tmp226

]]></node>
<StgValue><ssdm name="tmp_81_7_1"/></StgValue>
</operation>

<operation id="1867" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1704" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1681  %tmp228 = xor i8 %sboxes_15_load_7, %x_assign_7

]]></node>
<StgValue><ssdm name="tmp228"/></StgValue>
</operation>

<operation id="1868" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1705" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1682  %tmp229 = xor i8 %rv_8_7, %tmp_63_7

]]></node>
<StgValue><ssdm name="tmp229"/></StgValue>
</operation>

<operation id="1869" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1706" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1683  %tmp_81_7_2 = xor i8 %tmp229, %tmp228

]]></node>
<StgValue><ssdm name="tmp_81_7_2"/></StgValue>
</operation>

<operation id="1870" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1707" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1684  %tmp230 = xor i8 %tmp_43_7, %tmp_64_7

]]></node>
<StgValue><ssdm name="tmp230"/></StgValue>
</operation>

<operation id="1871" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1708" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1685  %tmp_81_7_3 = xor i8 %tmp230, %rv_11_7

]]></node>
<StgValue><ssdm name="tmp_81_7_3"/></StgValue>
</operation>

<operation id="1872" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1709" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1686  %tmp231 = xor i8 %sboxes_4_load_7, %rv_2_7_1

]]></node>
<StgValue><ssdm name="tmp231"/></StgValue>
</operation>

<operation id="1873" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1710" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1687  %tmp232 = xor i8 %e_7_1, %tmp_65_7

]]></node>
<StgValue><ssdm name="tmp232"/></StgValue>
</operation>

<operation id="1874" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1711" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1688  %tmp_81_7_4 = xor i8 %tmp232, %tmp231

]]></node>
<StgValue><ssdm name="tmp_81_7_4"/></StgValue>
</operation>

<operation id="1875" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1712" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1689  %tmp233 = xor i8 %sboxes_9_load_7, %e_7_1

]]></node>
<StgValue><ssdm name="tmp233"/></StgValue>
</operation>

<operation id="1876" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1713" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1690  %tmp234 = xor i8 %rv_5_7_1, %tmp_66_7

]]></node>
<StgValue><ssdm name="tmp234"/></StgValue>
</operation>

<operation id="1877" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1714" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1691  %tmp_81_7_5 = xor i8 %tmp234, %tmp233

]]></node>
<StgValue><ssdm name="tmp_81_7_5"/></StgValue>
</operation>

<operation id="1878" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1715" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1692  %tmp235 = xor i8 %sboxes_3_load_7, %x_assign_7_1

]]></node>
<StgValue><ssdm name="tmp235"/></StgValue>
</operation>

<operation id="1879" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1716" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1693  %tmp236 = xor i8 %rv_8_7_1, %tmp_67_7

]]></node>
<StgValue><ssdm name="tmp236"/></StgValue>
</operation>

<operation id="1880" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1717" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1694  %tmp_81_7_6 = xor i8 %tmp236, %tmp235

]]></node>
<StgValue><ssdm name="tmp_81_7_6"/></StgValue>
</operation>

<operation id="1881" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1718" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1695  %tmp237 = xor i8 %tmp_43_7_1, %tmp_68_7

]]></node>
<StgValue><ssdm name="tmp237"/></StgValue>
</operation>

<operation id="1882" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1719" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1696  %tmp_81_7_7 = xor i8 %tmp237, %rv_11_7_1

]]></node>
<StgValue><ssdm name="tmp_81_7_7"/></StgValue>
</operation>

<operation id="1883" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1720" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1697  %tmp238 = xor i8 %sboxes_8_load_7, %rv_2_7_2

]]></node>
<StgValue><ssdm name="tmp238"/></StgValue>
</operation>

<operation id="1884" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1721" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1698  %tmp240 = xor i8 %tmp_65_7, %tmp_69_6

]]></node>
<StgValue><ssdm name="tmp240"/></StgValue>
</operation>

<operation id="1885" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1722" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1699  %tmp239 = xor i8 %tmp240, %e_7_2

]]></node>
<StgValue><ssdm name="tmp239"/></StgValue>
</operation>

<operation id="1886" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1723" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1700  %tmp_81_7_8 = xor i8 %tmp239, %tmp238

]]></node>
<StgValue><ssdm name="tmp_81_7_8"/></StgValue>
</operation>

<operation id="1887" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1724" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1701  %tmp241 = xor i8 %sboxes_13_load_7, %e_7_2

]]></node>
<StgValue><ssdm name="tmp241"/></StgValue>
</operation>

<operation id="1888" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1725" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1702  %tmp243 = xor i8 %tmp_66_7, %tmp_70_6

]]></node>
<StgValue><ssdm name="tmp243"/></StgValue>
</operation>

<operation id="1889" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1726" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1703  %tmp242 = xor i8 %tmp243, %rv_5_7_2

]]></node>
<StgValue><ssdm name="tmp242"/></StgValue>
</operation>

<operation id="1890" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1727" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1704  %tmp_81_7_9 = xor i8 %tmp242, %tmp241

]]></node>
<StgValue><ssdm name="tmp_81_7_9"/></StgValue>
</operation>

<operation id="1891" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1728" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1705  %tmp244 = xor i8 %sboxes_7_load_7, %x_assign_7_2

]]></node>
<StgValue><ssdm name="tmp244"/></StgValue>
</operation>

<operation id="1892" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1729" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1706  %tmp246 = xor i8 %tmp_67_7, %tmp_71_6

]]></node>
<StgValue><ssdm name="tmp246"/></StgValue>
</operation>

<operation id="1893" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1730" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1707  %tmp245 = xor i8 %tmp246, %rv_8_7_2

]]></node>
<StgValue><ssdm name="tmp245"/></StgValue>
</operation>

<operation id="1894" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1731" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1708  %tmp_81_7_s = xor i8 %tmp245, %tmp244

]]></node>
<StgValue><ssdm name="tmp_81_7_s"/></StgValue>
</operation>

<operation id="1895" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1732" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1709  %tmp247 = xor i8 %rv_11_7_2, %tmp_43_7_2

]]></node>
<StgValue><ssdm name="tmp247"/></StgValue>
</operation>

<operation id="1896" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1733" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1710  %tmp248 = xor i8 %tmp_68_7, %tmp_72_6

]]></node>
<StgValue><ssdm name="tmp248"/></StgValue>
</operation>

<operation id="1897" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1734" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1711  %tmp_81_7_10 = xor i8 %tmp248, %tmp247

]]></node>
<StgValue><ssdm name="tmp_81_7_10"/></StgValue>
</operation>

<operation id="1898" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1735" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1712  %tmp249 = xor i8 %sboxes_12_load_7, %rv_2_7_3

]]></node>
<StgValue><ssdm name="tmp249"/></StgValue>
</operation>

<operation id="1899" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1736" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1713  %tmp250 = xor i8 %e_7_3, %tmp_73_7

]]></node>
<StgValue><ssdm name="tmp250"/></StgValue>
</operation>

<operation id="1900" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1737" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1714  %tmp_81_7_11 = xor i8 %tmp250, %tmp249

]]></node>
<StgValue><ssdm name="tmp_81_7_11"/></StgValue>
</operation>

<operation id="1901" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1738" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1715  %tmp251 = xor i8 %sboxes_1_load_7, %e_7_3

]]></node>
<StgValue><ssdm name="tmp251"/></StgValue>
</operation>

<operation id="1902" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1739" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1716  %tmp252 = xor i8 %rv_5_7_3, %tmp_74_7

]]></node>
<StgValue><ssdm name="tmp252"/></StgValue>
</operation>

<operation id="1903" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1740" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1717  %tmp_81_7_12 = xor i8 %tmp252, %tmp251

]]></node>
<StgValue><ssdm name="tmp_81_7_12"/></StgValue>
</operation>

<operation id="1904" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1741" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1718  %tmp253 = xor i8 %sboxes_11_load_7, %x_assign_7_3

]]></node>
<StgValue><ssdm name="tmp253"/></StgValue>
</operation>

<operation id="1905" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1742" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1719  %tmp254 = xor i8 %rv_8_7_3, %tmp_75_7

]]></node>
<StgValue><ssdm name="tmp254"/></StgValue>
</operation>

<operation id="1906" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1743" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1720  %tmp_81_7_13 = xor i8 %tmp254, %tmp253

]]></node>
<StgValue><ssdm name="tmp_81_7_13"/></StgValue>
</operation>

<operation id="1907" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1744" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1721  %tmp255 = xor i8 %tmp_43_7_3, %tmp_76_7

]]></node>
<StgValue><ssdm name="tmp255"/></StgValue>
</operation>

<operation id="1908" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1745" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1722  %tmp_81_7_14 = xor i8 %tmp255, %rv_11_7_3

]]></node>
<StgValue><ssdm name="tmp_81_7_14"/></StgValue>
</operation>

<operation id="1909" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1746" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1723  %tmp_31_8 = zext i8 %tmp_81_7 to i64

]]></node>
<StgValue><ssdm name="tmp_31_8"/></StgValue>
</operation>

<operation id="1910" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1747" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1724  %sboxes_0_addr_8 = getelementptr [256 x i8]* @sboxes_0, i64 0, i64 %tmp_31_8

]]></node>
<StgValue><ssdm name="sboxes_0_addr_8"/></StgValue>
</operation>

<operation id="1911" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1748" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1725  %sboxes_0_load_8 = load i8* %sboxes_0_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load_8"/></StgValue>
</operation>

<operation id="1912" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1749" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1726  %tmp_31_8_1 = zext i8 %tmp_81_7_1 to i64

]]></node>
<StgValue><ssdm name="tmp_31_8_1"/></StgValue>
</operation>

<operation id="1913" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1750" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1727  %sboxes_1_addr_8 = getelementptr [256 x i8]* @sboxes_1, i64 0, i64 %tmp_31_8_1

]]></node>
<StgValue><ssdm name="sboxes_1_addr_8"/></StgValue>
</operation>

<operation id="1914" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1751" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1728  %sboxes_1_load_8 = load i8* %sboxes_1_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_1_load_8"/></StgValue>
</operation>

<operation id="1915" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1752" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1729  %tmp_31_8_2 = zext i8 %tmp_81_7_2 to i64

]]></node>
<StgValue><ssdm name="tmp_31_8_2"/></StgValue>
</operation>

<operation id="1916" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1753" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1730  %sboxes_2_addr_8 = getelementptr [256 x i8]* @sboxes_2, i64 0, i64 %tmp_31_8_2

]]></node>
<StgValue><ssdm name="sboxes_2_addr_8"/></StgValue>
</operation>

<operation id="1917" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1754" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1731  %sboxes_2_load_8 = load i8* %sboxes_2_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load_8"/></StgValue>
</operation>

<operation id="1918" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1755" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1732  %tmp_31_8_3 = zext i8 %tmp_81_7_3 to i64

]]></node>
<StgValue><ssdm name="tmp_31_8_3"/></StgValue>
</operation>

<operation id="1919" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1756" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1733  %sboxes_3_addr_8 = getelementptr [256 x i8]* @sboxes_3, i64 0, i64 %tmp_31_8_3

]]></node>
<StgValue><ssdm name="sboxes_3_addr_8"/></StgValue>
</operation>

<operation id="1920" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1757" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1734  %sboxes_3_load_8 = load i8* %sboxes_3_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_3_load_8"/></StgValue>
</operation>

<operation id="1921" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1758" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1735  %tmp_31_8_4 = zext i8 %tmp_81_7_4 to i64

]]></node>
<StgValue><ssdm name="tmp_31_8_4"/></StgValue>
</operation>

<operation id="1922" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1759" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1736  %sboxes_4_addr_8 = getelementptr [256 x i8]* @sboxes_4, i64 0, i64 %tmp_31_8_4

]]></node>
<StgValue><ssdm name="sboxes_4_addr_8"/></StgValue>
</operation>

<operation id="1923" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1760" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1737  %sboxes_4_load_8 = load i8* %sboxes_4_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load_8"/></StgValue>
</operation>

<operation id="1924" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1761" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1738  %tmp_31_8_5 = zext i8 %tmp_81_7_5 to i64

]]></node>
<StgValue><ssdm name="tmp_31_8_5"/></StgValue>
</operation>

<operation id="1925" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1762" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1739  %sboxes_5_addr_8 = getelementptr [256 x i8]* @sboxes_5, i64 0, i64 %tmp_31_8_5

]]></node>
<StgValue><ssdm name="sboxes_5_addr_8"/></StgValue>
</operation>

<operation id="1926" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1763" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1740  %sboxes_5_load_8 = load i8* %sboxes_5_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load_8"/></StgValue>
</operation>

<operation id="1927" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1764" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1741  %tmp_31_8_6 = zext i8 %tmp_81_7_6 to i64

]]></node>
<StgValue><ssdm name="tmp_31_8_6"/></StgValue>
</operation>

<operation id="1928" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1765" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1742  %sboxes_6_addr_8 = getelementptr [256 x i8]* @sboxes_6, i64 0, i64 %tmp_31_8_6

]]></node>
<StgValue><ssdm name="sboxes_6_addr_8"/></StgValue>
</operation>

<operation id="1929" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1766" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1743  %sboxes_6_load_8 = load i8* %sboxes_6_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load_8"/></StgValue>
</operation>

<operation id="1930" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1767" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1744  %tmp_31_8_7 = zext i8 %tmp_81_7_7 to i64

]]></node>
<StgValue><ssdm name="tmp_31_8_7"/></StgValue>
</operation>

<operation id="1931" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1768" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1745  %sboxes_7_addr_8 = getelementptr [256 x i8]* @sboxes_7, i64 0, i64 %tmp_31_8_7

]]></node>
<StgValue><ssdm name="sboxes_7_addr_8"/></StgValue>
</operation>

<operation id="1932" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1769" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1746  %sboxes_7_load_8 = load i8* %sboxes_7_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load_8"/></StgValue>
</operation>

<operation id="1933" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1770" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1747  %tmp_31_8_8 = zext i8 %tmp_81_7_8 to i64

]]></node>
<StgValue><ssdm name="tmp_31_8_8"/></StgValue>
</operation>

<operation id="1934" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1771" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1748  %sboxes_8_addr_8 = getelementptr [256 x i8]* @sboxes_8, i64 0, i64 %tmp_31_8_8

]]></node>
<StgValue><ssdm name="sboxes_8_addr_8"/></StgValue>
</operation>

<operation id="1935" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1772" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1749  %sboxes_8_load_8 = load i8* %sboxes_8_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load_8"/></StgValue>
</operation>

<operation id="1936" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1773" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1750  %tmp_31_8_9 = zext i8 %tmp_81_7_9 to i64

]]></node>
<StgValue><ssdm name="tmp_31_8_9"/></StgValue>
</operation>

<operation id="1937" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1774" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1751  %sboxes_9_addr_8 = getelementptr [256 x i8]* @sboxes_9, i64 0, i64 %tmp_31_8_9

]]></node>
<StgValue><ssdm name="sboxes_9_addr_8"/></StgValue>
</operation>

<operation id="1938" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1775" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1752  %sboxes_9_load_8 = load i8* %sboxes_9_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load_8"/></StgValue>
</operation>

<operation id="1939" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1776" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1753  %tmp_31_8_s = zext i8 %tmp_81_7_s to i64

]]></node>
<StgValue><ssdm name="tmp_31_8_s"/></StgValue>
</operation>

<operation id="1940" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1777" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1754  %sboxes_10_addr_8 = getelementptr [256 x i8]* @sboxes_10, i64 0, i64 %tmp_31_8_s

]]></node>
<StgValue><ssdm name="sboxes_10_addr_8"/></StgValue>
</operation>

<operation id="1941" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1778" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1755  %sboxes_10_load_8 = load i8* %sboxes_10_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_10_load_8"/></StgValue>
</operation>

<operation id="1942" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1782" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1759  %tmp_31_8_11 = zext i8 %tmp_81_7_11 to i64

]]></node>
<StgValue><ssdm name="tmp_31_8_11"/></StgValue>
</operation>

<operation id="1943" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1783" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1760  %sboxes_12_addr_8 = getelementptr [256 x i8]* @sboxes_12, i64 0, i64 %tmp_31_8_11

]]></node>
<StgValue><ssdm name="sboxes_12_addr_8"/></StgValue>
</operation>

<operation id="1944" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1784" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1761  %sboxes_12_load_8 = load i8* %sboxes_12_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load_8"/></StgValue>
</operation>

<operation id="1945" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1785" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1762  %tmp_31_8_12 = zext i8 %tmp_81_7_12 to i64

]]></node>
<StgValue><ssdm name="tmp_31_8_12"/></StgValue>
</operation>

<operation id="1946" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1786" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1763  %sboxes_13_addr_8 = getelementptr [256 x i8]* @sboxes_13, i64 0, i64 %tmp_31_8_12

]]></node>
<StgValue><ssdm name="sboxes_13_addr_8"/></StgValue>
</operation>

<operation id="1947" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1787" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1764  %sboxes_13_load_8 = load i8* %sboxes_13_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load_8"/></StgValue>
</operation>

<operation id="1948" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1788" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1765  %tmp_31_8_13 = zext i8 %tmp_81_7_13 to i64

]]></node>
<StgValue><ssdm name="tmp_31_8_13"/></StgValue>
</operation>

<operation id="1949" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1789" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1766  %sboxes_14_addr_8 = getelementptr [256 x i8]* @sboxes_14, i64 0, i64 %tmp_31_8_13

]]></node>
<StgValue><ssdm name="sboxes_14_addr_8"/></StgValue>
</operation>

<operation id="1950" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1790" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1767  %sboxes_14_load_8 = load i8* %sboxes_14_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_14_load_8"/></StgValue>
</operation>

<operation id="1951" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1791" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1768  %tmp_31_8_14 = zext i8 %tmp_81_7_14 to i64

]]></node>
<StgValue><ssdm name="tmp_31_8_14"/></StgValue>
</operation>

<operation id="1952" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1792" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1769  %sboxes_15_addr_8 = getelementptr [256 x i8]* @sboxes_15, i64 0, i64 %tmp_31_8_14

]]></node>
<StgValue><ssdm name="sboxes_15_addr_8"/></StgValue>
</operation>

<operation id="1953" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1793" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1770  %sboxes_15_load_8 = load i8* %sboxes_15_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load_8"/></StgValue>
</operation>

<operation id="1954" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1882" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1859  %tmp_56_8 = zext i8 %tmp_74_7 to i64

]]></node>
<StgValue><ssdm name="tmp_56_8"/></StgValue>
</operation>

<operation id="1955" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1883" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1860  %sboxes_16_addr_8 = getelementptr [256 x i8]* @sboxes_16, i64 0, i64 %tmp_56_8

]]></node>
<StgValue><ssdm name="sboxes_16_addr_8"/></StgValue>
</operation>

<operation id="1956" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1884" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1861  %sboxes_16_load_8 = load i8* %sboxes_16_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_16_load_8"/></StgValue>
</operation>

<operation id="1957" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1885" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1862  %tmp_57_8 = zext i8 %tmp_75_7 to i64

]]></node>
<StgValue><ssdm name="tmp_57_8"/></StgValue>
</operation>

<operation id="1958" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1886" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1863  %sboxes_17_addr_8 = getelementptr [256 x i8]* @sboxes_17, i64 0, i64 %tmp_57_8

]]></node>
<StgValue><ssdm name="sboxes_17_addr_8"/></StgValue>
</operation>

<operation id="1959" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1887" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1864  %sboxes_17_load_8 = load i8* %sboxes_17_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_17_load_8"/></StgValue>
</operation>

<operation id="1960" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1890" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1867  %sboxes_18_load_8 = load i8* %sboxes_18_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_18_load_8"/></StgValue>
</operation>

<operation id="1961" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1893" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1870  %sboxes_19_load_8 = load i8* %sboxes_19_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_19_load_8"/></StgValue>
</operation>

<operation id="1962" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1897" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1874  %tmp_63_8 = xor i8 %sboxes_18_load_8, %tmp_63_7

]]></node>
<StgValue><ssdm name="tmp_63_8"/></StgValue>
</operation>

<operation id="1963" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1898" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1875  %tmp_64_8 = xor i8 %sboxes_19_load_8, %tmp_64_7

]]></node>
<StgValue><ssdm name="tmp_64_8"/></StgValue>
</operation>

<operation id="1964" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1901" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1878  %tmp_71_8 = xor i8 %tmp_71_6, %tmp_63_8

]]></node>
<StgValue><ssdm name="tmp_71_8"/></StgValue>
</operation>

<operation id="1965" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1902" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1879  %tmp_72_8 = xor i8 %tmp_72_6, %tmp_64_8

]]></node>
<StgValue><ssdm name="tmp_72_8"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1966" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1748" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1725  %sboxes_0_load_8 = load i8* %sboxes_0_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load_8"/></StgValue>
</operation>

<operation id="1967" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1751" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1728  %sboxes_1_load_8 = load i8* %sboxes_1_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_1_load_8"/></StgValue>
</operation>

<operation id="1968" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1754" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1731  %sboxes_2_load_8 = load i8* %sboxes_2_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load_8"/></StgValue>
</operation>

<operation id="1969" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1757" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1734  %sboxes_3_load_8 = load i8* %sboxes_3_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_3_load_8"/></StgValue>
</operation>

<operation id="1970" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1760" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1737  %sboxes_4_load_8 = load i8* %sboxes_4_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load_8"/></StgValue>
</operation>

<operation id="1971" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1763" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1740  %sboxes_5_load_8 = load i8* %sboxes_5_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load_8"/></StgValue>
</operation>

<operation id="1972" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1766" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1743  %sboxes_6_load_8 = load i8* %sboxes_6_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load_8"/></StgValue>
</operation>

<operation id="1973" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1769" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1746  %sboxes_7_load_8 = load i8* %sboxes_7_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load_8"/></StgValue>
</operation>

<operation id="1974" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1772" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1749  %sboxes_8_load_8 = load i8* %sboxes_8_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load_8"/></StgValue>
</operation>

<operation id="1975" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1775" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1752  %sboxes_9_load_8 = load i8* %sboxes_9_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load_8"/></StgValue>
</operation>

<operation id="1976" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1778" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1755  %sboxes_10_load_8 = load i8* %sboxes_10_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_10_load_8"/></StgValue>
</operation>

<operation id="1977" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1779" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1756  %tmp_31_8_10 = zext i8 %tmp_81_7_10 to i64

]]></node>
<StgValue><ssdm name="tmp_31_8_10"/></StgValue>
</operation>

<operation id="1978" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1757  %sboxes_11_addr_8 = getelementptr [256 x i8]* @sboxes_11, i64 0, i64 %tmp_31_8_10

]]></node>
<StgValue><ssdm name="sboxes_11_addr_8"/></StgValue>
</operation>

<operation id="1979" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1781" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1758  %sboxes_11_load_8 = load i8* %sboxes_11_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load_8"/></StgValue>
</operation>

<operation id="1980" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1784" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1761  %sboxes_12_load_8 = load i8* %sboxes_12_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load_8"/></StgValue>
</operation>

<operation id="1981" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1787" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1764  %sboxes_13_load_8 = load i8* %sboxes_13_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load_8"/></StgValue>
</operation>

<operation id="1982" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1790" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1767  %sboxes_14_load_8 = load i8* %sboxes_14_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_14_load_8"/></StgValue>
</operation>

<operation id="1983" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1793" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1770  %sboxes_15_load_8 = load i8* %sboxes_15_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load_8"/></StgValue>
</operation>

<operation id="1984" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1794" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1771  %x_assign_8 = xor i8 %sboxes_5_load_8, %sboxes_0_load_8

]]></node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="1985" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1795" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1772  %tmp_43_8 = xor i8 %sboxes_10_load_8, %x_assign_8

]]></node>
<StgValue><ssdm name="tmp_43_8"/></StgValue>
</operation>

<operation id="1986" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1796" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1773  %e_8 = xor i8 %sboxes_15_load_8, %tmp_43_8

]]></node>
<StgValue><ssdm name="e_8"/></StgValue>
</operation>

<operation id="1987" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1797" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1774  %tmp_293 = shl i8 %x_assign_8, 1

]]></node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="1988" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1798" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1775  %tmp_294 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_8, i32 7)

]]></node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1989" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1799" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1776  %rv_1_8 = xor i8 %tmp_293, 27

]]></node>
<StgValue><ssdm name="rv_1_8"/></StgValue>
</operation>

<operation id="1990" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1800" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1777  %rv_2_8 = select i1 %tmp_294, i8 %rv_1_8, i8 %tmp_293

]]></node>
<StgValue><ssdm name="rv_2_8"/></StgValue>
</operation>

<operation id="1991" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1801" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1778  %x_assign_1_8 = xor i8 %sboxes_10_load_8, %sboxes_5_load_8

]]></node>
<StgValue><ssdm name="x_assign_1_8"/></StgValue>
</operation>

<operation id="1992" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1802" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1779  %tmp_295 = shl i8 %x_assign_1_8, 1

]]></node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1993" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1803" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1780  %tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_8, i32 7)

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="1994" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1804" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1781  %rv_4_8 = xor i8 %tmp_295, 27

]]></node>
<StgValue><ssdm name="rv_4_8"/></StgValue>
</operation>

<operation id="1995" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1805" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1782  %rv_5_8 = select i1 %tmp_296, i8 %rv_4_8, i8 %tmp_295

]]></node>
<StgValue><ssdm name="rv_5_8"/></StgValue>
</operation>

<operation id="1996" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1806" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1783  %x_assign_2_8 = xor i8 %sboxes_15_load_8, %sboxes_10_load_8

]]></node>
<StgValue><ssdm name="x_assign_2_8"/></StgValue>
</operation>

<operation id="1997" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1807" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1784  %tmp_297 = shl i8 %x_assign_2_8, 1

]]></node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="1998" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1808" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1785  %tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_8, i32 7)

]]></node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="1999" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1809" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1786  %rv_7_8 = xor i8 %tmp_297, 27

]]></node>
<StgValue><ssdm name="rv_7_8"/></StgValue>
</operation>

<operation id="2000" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1810" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1787  %rv_8_8 = select i1 %tmp_298, i8 %rv_7_8, i8 %tmp_297

]]></node>
<StgValue><ssdm name="rv_8_8"/></StgValue>
</operation>

<operation id="2001" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1811" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1788  %x_assign_3_8 = xor i8 %sboxes_15_load_8, %sboxes_0_load_8

]]></node>
<StgValue><ssdm name="x_assign_3_8"/></StgValue>
</operation>

<operation id="2002" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1812" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1789  %tmp_299 = shl i8 %x_assign_3_8, 1

]]></node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="2003" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1813" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1790  %tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_8, i32 7)

]]></node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="2004" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1814" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1791  %rv_10_8 = xor i8 %tmp_299, 27

]]></node>
<StgValue><ssdm name="rv_10_8"/></StgValue>
</operation>

<operation id="2005" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1815" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1792  %rv_11_8 = select i1 %tmp_300, i8 %rv_10_8, i8 %tmp_299

]]></node>
<StgValue><ssdm name="rv_11_8"/></StgValue>
</operation>

<operation id="2006" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1838" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1815  %x_assign_8_2 = xor i8 %sboxes_13_load_8, %sboxes_8_load_8

]]></node>
<StgValue><ssdm name="x_assign_8_2"/></StgValue>
</operation>

<operation id="2007" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1839" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1816  %tmp_43_8_2 = xor i8 %sboxes_2_load_8, %x_assign_8_2

]]></node>
<StgValue><ssdm name="tmp_43_8_2"/></StgValue>
</operation>

<operation id="2008" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1840" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1817  %e_8_2 = xor i8 %sboxes_7_load_8, %tmp_43_8_2

]]></node>
<StgValue><ssdm name="e_8_2"/></StgValue>
</operation>

<operation id="2009" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1841" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1818  %tmp_309 = shl i8 %x_assign_8_2, 1

]]></node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="2010" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1842" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1819  %tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_8_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="2011" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1843" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1820  %rv_1_8_2 = xor i8 %tmp_309, 27

]]></node>
<StgValue><ssdm name="rv_1_8_2"/></StgValue>
</operation>

<operation id="2012" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1844" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1821  %rv_2_8_2 = select i1 %tmp_310, i8 %rv_1_8_2, i8 %tmp_309

]]></node>
<StgValue><ssdm name="rv_2_8_2"/></StgValue>
</operation>

<operation id="2013" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1845" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1822  %x_assign_1_8_2 = xor i8 %sboxes_2_load_8, %sboxes_13_load_8

]]></node>
<StgValue><ssdm name="x_assign_1_8_2"/></StgValue>
</operation>

<operation id="2014" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1846" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1823  %tmp_311 = shl i8 %x_assign_1_8_2, 1

]]></node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="2015" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1847" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1824  %tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_8_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="2016" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1848" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1825  %rv_4_8_2 = xor i8 %tmp_311, 27

]]></node>
<StgValue><ssdm name="rv_4_8_2"/></StgValue>
</operation>

<operation id="2017" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1849" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1826  %rv_5_8_2 = select i1 %tmp_312, i8 %rv_4_8_2, i8 %tmp_311

]]></node>
<StgValue><ssdm name="rv_5_8_2"/></StgValue>
</operation>

<operation id="2018" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1850" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1827  %x_assign_2_8_2 = xor i8 %sboxes_7_load_8, %sboxes_2_load_8

]]></node>
<StgValue><ssdm name="x_assign_2_8_2"/></StgValue>
</operation>

<operation id="2019" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1851" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1828  %tmp_313 = shl i8 %x_assign_2_8_2, 1

]]></node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="2020" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1852" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1829  %tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_8_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="2021" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1853" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1830  %rv_7_8_2 = xor i8 %tmp_313, 27

]]></node>
<StgValue><ssdm name="rv_7_8_2"/></StgValue>
</operation>

<operation id="2022" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1854" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1831  %rv_8_8_2 = select i1 %tmp_314, i8 %rv_7_8_2, i8 %tmp_313

]]></node>
<StgValue><ssdm name="rv_8_8_2"/></StgValue>
</operation>

<operation id="2023" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1855" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1832  %x_assign_3_8_2 = xor i8 %sboxes_7_load_8, %sboxes_8_load_8

]]></node>
<StgValue><ssdm name="x_assign_3_8_2"/></StgValue>
</operation>

<operation id="2024" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1856" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1833  %tmp_315 = shl i8 %x_assign_3_8_2, 1

]]></node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="2025" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1857" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1834  %tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_8_2, i32 7)

]]></node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="2026" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1858" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1835  %rv_10_8_2 = xor i8 %tmp_315, 27

]]></node>
<StgValue><ssdm name="rv_10_8_2"/></StgValue>
</operation>

<operation id="2027" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1859" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1836  %rv_11_8_2 = select i1 %tmp_316, i8 %rv_10_8_2, i8 %tmp_315

]]></node>
<StgValue><ssdm name="rv_11_8_2"/></StgValue>
</operation>

<operation id="2028" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1884" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1861  %sboxes_16_load_8 = load i8* %sboxes_16_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_16_load_8"/></StgValue>
</operation>

<operation id="2029" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1887" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1864  %sboxes_17_load_8 = load i8* %sboxes_17_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_17_load_8"/></StgValue>
</operation>

<operation id="2030" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1894" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1871  %tmp256 = xor i8 %tmp_61_7, 27

]]></node>
<StgValue><ssdm name="tmp256"/></StgValue>
</operation>

<operation id="2031" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1895" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1872  %tmp_61_8 = xor i8 %tmp256, %sboxes_16_load_8

]]></node>
<StgValue><ssdm name="tmp_61_8"/></StgValue>
</operation>

<operation id="2032" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1896" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1873  %tmp_62_8 = xor i8 %sboxes_17_load_8, %tmp_62_7

]]></node>
<StgValue><ssdm name="tmp_62_8"/></StgValue>
</operation>

<operation id="2033" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1899" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1876  %tmp_69_8 = xor i8 %tmp_69_6, %tmp_61_8

]]></node>
<StgValue><ssdm name="tmp_69_8"/></StgValue>
</operation>

<operation id="2034" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1900" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1877  %tmp_70_8 = xor i8 %tmp_70_6, %tmp_62_8

]]></node>
<StgValue><ssdm name="tmp_70_8"/></StgValue>
</operation>

<operation id="2035" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1906" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1883  %tmp_76_8 = xor i8 %tmp_72_8, %tmp_76_7

]]></node>
<StgValue><ssdm name="tmp_76_8"/></StgValue>
</operation>

<operation id="2036" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1907" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1884  %tmp257 = xor i8 %sboxes_0_load_8, %rv_2_8

]]></node>
<StgValue><ssdm name="tmp257"/></StgValue>
</operation>

<operation id="2037" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1908" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1885  %tmp258 = xor i8 %e_8, %tmp_61_8

]]></node>
<StgValue><ssdm name="tmp258"/></StgValue>
</operation>

<operation id="2038" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1909" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1886  %tmp_81_8 = xor i8 %tmp258, %tmp257

]]></node>
<StgValue><ssdm name="tmp_81_8"/></StgValue>
</operation>

<operation id="2039" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1910" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1887  %tmp259 = xor i8 %sboxes_5_load_8, %e_8

]]></node>
<StgValue><ssdm name="tmp259"/></StgValue>
</operation>

<operation id="2040" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1911" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1888  %tmp260 = xor i8 %rv_5_8, %tmp_62_8

]]></node>
<StgValue><ssdm name="tmp260"/></StgValue>
</operation>

<operation id="2041" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1912" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1889  %tmp_81_8_1 = xor i8 %tmp260, %tmp259

]]></node>
<StgValue><ssdm name="tmp_81_8_1"/></StgValue>
</operation>

<operation id="2042" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1913" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1890  %tmp261 = xor i8 %sboxes_15_load_8, %x_assign_8

]]></node>
<StgValue><ssdm name="tmp261"/></StgValue>
</operation>

<operation id="2043" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1914" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1891  %tmp262 = xor i8 %rv_8_8, %tmp_63_8

]]></node>
<StgValue><ssdm name="tmp262"/></StgValue>
</operation>

<operation id="2044" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1915" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1892  %tmp_81_8_2 = xor i8 %tmp262, %tmp261

]]></node>
<StgValue><ssdm name="tmp_81_8_2"/></StgValue>
</operation>

<operation id="2045" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1916" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1893  %tmp263 = xor i8 %tmp_43_8, %tmp_64_8

]]></node>
<StgValue><ssdm name="tmp263"/></StgValue>
</operation>

<operation id="2046" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1917" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1894  %tmp_81_8_3 = xor i8 %tmp263, %rv_11_8

]]></node>
<StgValue><ssdm name="tmp_81_8_3"/></StgValue>
</operation>

<operation id="2047" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1933" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1910  %tmp275 = xor i8 %sboxes_8_load_8, %rv_2_8_2

]]></node>
<StgValue><ssdm name="tmp275"/></StgValue>
</operation>

<operation id="2048" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1934" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1911  %tmp276 = xor i8 %e_8_2, %tmp_69_8

]]></node>
<StgValue><ssdm name="tmp276"/></StgValue>
</operation>

<operation id="2049" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1935" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1912  %tmp_81_8_8 = xor i8 %tmp276, %tmp275

]]></node>
<StgValue><ssdm name="tmp_81_8_8"/></StgValue>
</operation>

<operation id="2050" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1936" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1913  %tmp277 = xor i8 %sboxes_13_load_8, %e_8_2

]]></node>
<StgValue><ssdm name="tmp277"/></StgValue>
</operation>

<operation id="2051" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1937" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1914  %tmp278 = xor i8 %rv_5_8_2, %tmp_70_8

]]></node>
<StgValue><ssdm name="tmp278"/></StgValue>
</operation>

<operation id="2052" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1938" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1915  %tmp_81_8_9 = xor i8 %tmp278, %tmp277

]]></node>
<StgValue><ssdm name="tmp_81_8_9"/></StgValue>
</operation>

<operation id="2053" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1939" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1916  %tmp279 = xor i8 %sboxes_7_load_8, %x_assign_8_2

]]></node>
<StgValue><ssdm name="tmp279"/></StgValue>
</operation>

<operation id="2054" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1940" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1917  %tmp280 = xor i8 %rv_8_8_2, %tmp_71_8

]]></node>
<StgValue><ssdm name="tmp280"/></StgValue>
</operation>

<operation id="2055" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1941" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1918  %tmp_81_8_s = xor i8 %tmp280, %tmp279

]]></node>
<StgValue><ssdm name="tmp_81_8_s"/></StgValue>
</operation>

<operation id="2056" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1942" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1919  %tmp281 = xor i8 %tmp_43_8_2, %tmp_72_8

]]></node>
<StgValue><ssdm name="tmp281"/></StgValue>
</operation>

<operation id="2057" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1943" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1920  %tmp_81_8_10 = xor i8 %tmp281, %rv_11_8_2

]]></node>
<StgValue><ssdm name="tmp_81_8_10"/></StgValue>
</operation>

<operation id="2058" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1961" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1938  %tmp_29_2 = zext i8 %tmp_81_8_2 to i64

]]></node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="2059" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1962" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1939  %sboxes_2_addr_9 = getelementptr [256 x i8]* @sboxes_2, i64 0, i64 %tmp_29_2

]]></node>
<StgValue><ssdm name="sboxes_2_addr_9"/></StgValue>
</operation>

<operation id="2060" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1963" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1940  %sboxes_2_load_9 = load i8* %sboxes_2_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load_9"/></StgValue>
</operation>

<operation id="2061" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1985" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1962  %tmp_29_s = zext i8 %tmp_81_8_s to i64

]]></node>
<StgValue><ssdm name="tmp_29_s"/></StgValue>
</operation>

<operation id="2062" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1986" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1963  %sboxes_10_addr_9 = getelementptr [256 x i8]* @sboxes_10, i64 0, i64 %tmp_29_s

]]></node>
<StgValue><ssdm name="sboxes_10_addr_9"/></StgValue>
</operation>

<operation id="2063" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1987" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1964  %temp_1 = load i8* %sboxes_10_addr_9, align 1

]]></node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="2064" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2009" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1986  %tmp_9 = zext i8 %tmp_76_8 to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2065" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2010" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1987  %sboxes_18_addr_9 = getelementptr [256 x i8]* @sboxes_18, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="sboxes_18_addr_9"/></StgValue>
</operation>

<operation id="2066" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2011" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1988  %buf2 = load i8* %sboxes_18_addr_9, align 1

]]></node>
<StgValue><ssdm name="buf2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="2067" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1781" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1758  %sboxes_11_load_8 = load i8* %sboxes_11_addr_8, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load_8"/></StgValue>
</operation>

<operation id="2068" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1816" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1793  %x_assign_8_1 = xor i8 %sboxes_9_load_8, %sboxes_4_load_8

]]></node>
<StgValue><ssdm name="x_assign_8_1"/></StgValue>
</operation>

<operation id="2069" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1817" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1794  %tmp_43_8_1 = xor i8 %sboxes_14_load_8, %x_assign_8_1

]]></node>
<StgValue><ssdm name="tmp_43_8_1"/></StgValue>
</operation>

<operation id="2070" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1818" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1795  %e_8_1 = xor i8 %sboxes_3_load_8, %tmp_43_8_1

]]></node>
<StgValue><ssdm name="e_8_1"/></StgValue>
</operation>

<operation id="2071" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1819" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1796  %tmp_301 = shl i8 %x_assign_8_1, 1

]]></node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="2072" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1797  %tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_8_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="2073" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1821" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1798  %rv_1_8_1 = xor i8 %tmp_301, 27

]]></node>
<StgValue><ssdm name="rv_1_8_1"/></StgValue>
</operation>

<operation id="2074" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1822" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1799  %rv_2_8_1 = select i1 %tmp_302, i8 %rv_1_8_1, i8 %tmp_301

]]></node>
<StgValue><ssdm name="rv_2_8_1"/></StgValue>
</operation>

<operation id="2075" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1800  %x_assign_1_8_1 = xor i8 %sboxes_14_load_8, %sboxes_9_load_8

]]></node>
<StgValue><ssdm name="x_assign_1_8_1"/></StgValue>
</operation>

<operation id="2076" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1824" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1801  %tmp_303 = shl i8 %x_assign_1_8_1, 1

]]></node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="2077" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1825" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1802  %tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_8_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="2078" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1826" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1803  %rv_4_8_1 = xor i8 %tmp_303, 27

]]></node>
<StgValue><ssdm name="rv_4_8_1"/></StgValue>
</operation>

<operation id="2079" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1827" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1804  %rv_5_8_1 = select i1 %tmp_304, i8 %rv_4_8_1, i8 %tmp_303

]]></node>
<StgValue><ssdm name="rv_5_8_1"/></StgValue>
</operation>

<operation id="2080" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1828" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1805  %x_assign_2_8_1 = xor i8 %sboxes_3_load_8, %sboxes_14_load_8

]]></node>
<StgValue><ssdm name="x_assign_2_8_1"/></StgValue>
</operation>

<operation id="2081" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1829" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1806  %tmp_305 = shl i8 %x_assign_2_8_1, 1

]]></node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="2082" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1830" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1807  %tmp_306 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_8_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="2083" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1831" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1808  %rv_7_8_1 = xor i8 %tmp_305, 27

]]></node>
<StgValue><ssdm name="rv_7_8_1"/></StgValue>
</operation>

<operation id="2084" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1832" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1809  %rv_8_8_1 = select i1 %tmp_306, i8 %rv_7_8_1, i8 %tmp_305

]]></node>
<StgValue><ssdm name="rv_8_8_1"/></StgValue>
</operation>

<operation id="2085" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1833" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1810  %x_assign_3_8_1 = xor i8 %sboxes_3_load_8, %sboxes_4_load_8

]]></node>
<StgValue><ssdm name="x_assign_3_8_1"/></StgValue>
</operation>

<operation id="2086" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1834" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1811  %tmp_307 = shl i8 %x_assign_3_8_1, 1

]]></node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="2087" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1835" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1812  %tmp_308 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_8_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="2088" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1836" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1813  %rv_10_8_1 = xor i8 %tmp_307, 27

]]></node>
<StgValue><ssdm name="rv_10_8_1"/></StgValue>
</operation>

<operation id="2089" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1837" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1814  %rv_11_8_1 = select i1 %tmp_308, i8 %rv_10_8_1, i8 %tmp_307

]]></node>
<StgValue><ssdm name="rv_11_8_1"/></StgValue>
</operation>

<operation id="2090" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1860" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1837  %x_assign_8_3 = xor i8 %sboxes_1_load_8, %sboxes_12_load_8

]]></node>
<StgValue><ssdm name="x_assign_8_3"/></StgValue>
</operation>

<operation id="2091" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1861" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1838  %tmp_43_8_3 = xor i8 %sboxes_6_load_8, %x_assign_8_3

]]></node>
<StgValue><ssdm name="tmp_43_8_3"/></StgValue>
</operation>

<operation id="2092" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1862" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1839  %e_8_3 = xor i8 %sboxes_11_load_8, %tmp_43_8_3

]]></node>
<StgValue><ssdm name="e_8_3"/></StgValue>
</operation>

<operation id="2093" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1863" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1840  %tmp_317 = shl i8 %x_assign_8_3, 1

]]></node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="2094" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1864" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1841  %tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_8_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="2095" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1865" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1842  %rv_1_8_3 = xor i8 %tmp_317, 27

]]></node>
<StgValue><ssdm name="rv_1_8_3"/></StgValue>
</operation>

<operation id="2096" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1866" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1843  %rv_2_8_3 = select i1 %tmp_318, i8 %rv_1_8_3, i8 %tmp_317

]]></node>
<StgValue><ssdm name="rv_2_8_3"/></StgValue>
</operation>

<operation id="2097" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1867" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1844  %x_assign_1_8_3 = xor i8 %sboxes_6_load_8, %sboxes_1_load_8

]]></node>
<StgValue><ssdm name="x_assign_1_8_3"/></StgValue>
</operation>

<operation id="2098" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1868" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1845  %tmp_319 = shl i8 %x_assign_1_8_3, 1

]]></node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="2099" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1869" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1846  %tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1_8_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="2100" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1870" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1847  %rv_4_8_3 = xor i8 %tmp_319, 27

]]></node>
<StgValue><ssdm name="rv_4_8_3"/></StgValue>
</operation>

<operation id="2101" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1871" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1848  %rv_5_8_3 = select i1 %tmp_320, i8 %rv_4_8_3, i8 %tmp_319

]]></node>
<StgValue><ssdm name="rv_5_8_3"/></StgValue>
</operation>

<operation id="2102" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1872" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1849  %x_assign_2_8_3 = xor i8 %sboxes_11_load_8, %sboxes_6_load_8

]]></node>
<StgValue><ssdm name="x_assign_2_8_3"/></StgValue>
</operation>

<operation id="2103" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1873" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1850  %tmp_321 = shl i8 %x_assign_2_8_3, 1

]]></node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="2104" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1874" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1851  %tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2_8_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="2105" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1875" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1852  %rv_7_8_3 = xor i8 %tmp_321, 27

]]></node>
<StgValue><ssdm name="rv_7_8_3"/></StgValue>
</operation>

<operation id="2106" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1876" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1853  %rv_8_8_3 = select i1 %tmp_322, i8 %rv_7_8_3, i8 %tmp_321

]]></node>
<StgValue><ssdm name="rv_8_8_3"/></StgValue>
</operation>

<operation id="2107" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1877" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1854  %x_assign_3_8_3 = xor i8 %sboxes_11_load_8, %sboxes_12_load_8

]]></node>
<StgValue><ssdm name="x_assign_3_8_3"/></StgValue>
</operation>

<operation id="2108" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1878" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1855  %tmp_323 = shl i8 %x_assign_3_8_3, 1

]]></node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="2109" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1879" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader86.preheader:1856  %tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3_8_3, i32 7)

]]></node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="2110" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1880" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1857  %rv_10_8_3 = xor i8 %tmp_323, 27

]]></node>
<StgValue><ssdm name="rv_10_8_3"/></StgValue>
</operation>

<operation id="2111" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1881" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader86.preheader:1858  %rv_11_8_3 = select i1 %tmp_324, i8 %rv_10_8_3, i8 %tmp_323

]]></node>
<StgValue><ssdm name="rv_11_8_3"/></StgValue>
</operation>

<operation id="2112" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1903" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1880  %tmp_73_8 = xor i8 %tmp_69_8, %tmp_73_7

]]></node>
<StgValue><ssdm name="tmp_73_8"/></StgValue>
</operation>

<operation id="2113" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1904" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1881  %tmp_74_8 = xor i8 %tmp_70_8, %tmp_74_7

]]></node>
<StgValue><ssdm name="tmp_74_8"/></StgValue>
</operation>

<operation id="2114" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1905" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1882  %tmp_75_8 = xor i8 %tmp_71_8, %tmp_75_7

]]></node>
<StgValue><ssdm name="tmp_75_8"/></StgValue>
</operation>

<operation id="2115" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1918" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1895  %tmp264 = xor i8 %sboxes_4_load_8, %rv_2_8_1

]]></node>
<StgValue><ssdm name="tmp264"/></StgValue>
</operation>

<operation id="2116" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1919" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1896  %tmp266 = xor i8 %tmp_61_8, %tmp_65_7

]]></node>
<StgValue><ssdm name="tmp266"/></StgValue>
</operation>

<operation id="2117" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1920" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1897  %tmp265 = xor i8 %tmp266, %e_8_1

]]></node>
<StgValue><ssdm name="tmp265"/></StgValue>
</operation>

<operation id="2118" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1921" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1898  %tmp_81_8_4 = xor i8 %tmp265, %tmp264

]]></node>
<StgValue><ssdm name="tmp_81_8_4"/></StgValue>
</operation>

<operation id="2119" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1922" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1899  %tmp267 = xor i8 %sboxes_9_load_8, %e_8_1

]]></node>
<StgValue><ssdm name="tmp267"/></StgValue>
</operation>

<operation id="2120" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1923" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1900  %tmp269 = xor i8 %tmp_62_8, %tmp_66_7

]]></node>
<StgValue><ssdm name="tmp269"/></StgValue>
</operation>

<operation id="2121" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1924" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1901  %tmp268 = xor i8 %tmp269, %rv_5_8_1

]]></node>
<StgValue><ssdm name="tmp268"/></StgValue>
</operation>

<operation id="2122" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1925" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1902  %tmp_81_8_5 = xor i8 %tmp268, %tmp267

]]></node>
<StgValue><ssdm name="tmp_81_8_5"/></StgValue>
</operation>

<operation id="2123" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1926" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1903  %tmp270 = xor i8 %sboxes_3_load_8, %x_assign_8_1

]]></node>
<StgValue><ssdm name="tmp270"/></StgValue>
</operation>

<operation id="2124" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1927" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1904  %tmp272 = xor i8 %tmp_63_8, %tmp_67_7

]]></node>
<StgValue><ssdm name="tmp272"/></StgValue>
</operation>

<operation id="2125" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1928" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1905  %tmp271 = xor i8 %tmp272, %rv_8_8_1

]]></node>
<StgValue><ssdm name="tmp271"/></StgValue>
</operation>

<operation id="2126" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1929" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1906  %tmp_81_8_6 = xor i8 %tmp271, %tmp270

]]></node>
<StgValue><ssdm name="tmp_81_8_6"/></StgValue>
</operation>

<operation id="2127" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1930" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1907  %tmp273 = xor i8 %rv_11_8_1, %tmp_43_8_1

]]></node>
<StgValue><ssdm name="tmp273"/></StgValue>
</operation>

<operation id="2128" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1931" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1908  %tmp274 = xor i8 %tmp_64_8, %tmp_68_7

]]></node>
<StgValue><ssdm name="tmp274"/></StgValue>
</operation>

<operation id="2129" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1932" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1909  %tmp_81_8_7 = xor i8 %tmp274, %tmp273

]]></node>
<StgValue><ssdm name="tmp_81_8_7"/></StgValue>
</operation>

<operation id="2130" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1944" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1921  %tmp282 = xor i8 %sboxes_12_load_8, %rv_2_8_3

]]></node>
<StgValue><ssdm name="tmp282"/></StgValue>
</operation>

<operation id="2131" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1945" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1922  %tmp283 = xor i8 %e_8_3, %tmp_73_8

]]></node>
<StgValue><ssdm name="tmp283"/></StgValue>
</operation>

<operation id="2132" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1946" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1923  %tmp_81_8_11 = xor i8 %tmp283, %tmp282

]]></node>
<StgValue><ssdm name="tmp_81_8_11"/></StgValue>
</operation>

<operation id="2133" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1947" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1924  %tmp284 = xor i8 %sboxes_1_load_8, %e_8_3

]]></node>
<StgValue><ssdm name="tmp284"/></StgValue>
</operation>

<operation id="2134" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1948" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1925  %tmp285 = xor i8 %rv_5_8_3, %tmp_74_8

]]></node>
<StgValue><ssdm name="tmp285"/></StgValue>
</operation>

<operation id="2135" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1949" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1926  %tmp_81_8_12 = xor i8 %tmp285, %tmp284

]]></node>
<StgValue><ssdm name="tmp_81_8_12"/></StgValue>
</operation>

<operation id="2136" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1927  %tmp286 = xor i8 %sboxes_11_load_8, %x_assign_8_3

]]></node>
<StgValue><ssdm name="tmp286"/></StgValue>
</operation>

<operation id="2137" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1951" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1928  %tmp287 = xor i8 %rv_8_8_3, %tmp_75_8

]]></node>
<StgValue><ssdm name="tmp287"/></StgValue>
</operation>

<operation id="2138" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1952" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1929  %tmp_81_8_13 = xor i8 %tmp287, %tmp286

]]></node>
<StgValue><ssdm name="tmp_81_8_13"/></StgValue>
</operation>

<operation id="2139" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1953" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1930  %tmp288 = xor i8 %tmp_43_8_3, %tmp_76_8

]]></node>
<StgValue><ssdm name="tmp288"/></StgValue>
</operation>

<operation id="2140" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1954" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1931  %tmp_81_8_14 = xor i8 %tmp288, %rv_11_8_3

]]></node>
<StgValue><ssdm name="tmp_81_8_14"/></StgValue>
</operation>

<operation id="2141" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1955" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1932  %tmp_37 = zext i8 %tmp_81_8 to i64

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2142" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1956" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1933  %sboxes_0_addr_9 = getelementptr [256 x i8]* @sboxes_0, i64 0, i64 %tmp_37

]]></node>
<StgValue><ssdm name="sboxes_0_addr_9"/></StgValue>
</operation>

<operation id="2143" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1957" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1934  %sboxes_0_load_9 = load i8* %sboxes_0_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load_9"/></StgValue>
</operation>

<operation id="2144" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1958" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1935  %tmp_29_1 = zext i8 %tmp_81_8_1 to i64

]]></node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="2145" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1959" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1936  %sboxes_1_addr_9 = getelementptr [256 x i8]* @sboxes_1, i64 0, i64 %tmp_29_1

]]></node>
<StgValue><ssdm name="sboxes_1_addr_9"/></StgValue>
</operation>

<operation id="2146" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1960" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1937  %temp = load i8* %sboxes_1_addr_9, align 1

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="2147" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1963" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1940  %sboxes_2_load_9 = load i8* %sboxes_2_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_2_load_9"/></StgValue>
</operation>

<operation id="2148" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1964" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1941  %tmp_29_3 = zext i8 %tmp_81_8_3 to i64

]]></node>
<StgValue><ssdm name="tmp_29_3"/></StgValue>
</operation>

<operation id="2149" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1965" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1942  %sboxes_3_addr_9 = getelementptr [256 x i8]* @sboxes_3, i64 0, i64 %tmp_29_3

]]></node>
<StgValue><ssdm name="sboxes_3_addr_9"/></StgValue>
</operation>

<operation id="2150" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1966" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1943  %temp_3 = load i8* %sboxes_3_addr_9, align 1

]]></node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="2151" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1967" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1944  %tmp_29_4 = zext i8 %tmp_81_8_4 to i64

]]></node>
<StgValue><ssdm name="tmp_29_4"/></StgValue>
</operation>

<operation id="2152" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1968" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1945  %sboxes_4_addr_9 = getelementptr [256 x i8]* @sboxes_4, i64 0, i64 %tmp_29_4

]]></node>
<StgValue><ssdm name="sboxes_4_addr_9"/></StgValue>
</operation>

<operation id="2153" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1969" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1946  %sboxes_4_load_9 = load i8* %sboxes_4_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load_9"/></StgValue>
</operation>

<operation id="2154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1970" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1947  %tmp_29_5 = zext i8 %tmp_81_8_5 to i64

]]></node>
<StgValue><ssdm name="tmp_29_5"/></StgValue>
</operation>

<operation id="2155" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1971" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1948  %sboxes_5_addr_9 = getelementptr [256 x i8]* @sboxes_5, i64 0, i64 %tmp_29_5

]]></node>
<StgValue><ssdm name="sboxes_5_addr_9"/></StgValue>
</operation>

<operation id="2156" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1972" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1949  %sboxes_5_load_9 = load i8* %sboxes_5_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load_9"/></StgValue>
</operation>

<operation id="2157" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1973" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1950  %tmp_29_6 = zext i8 %tmp_81_8_6 to i64

]]></node>
<StgValue><ssdm name="tmp_29_6"/></StgValue>
</operation>

<operation id="2158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1974" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1951  %sboxes_6_addr_9 = getelementptr [256 x i8]* @sboxes_6, i64 0, i64 %tmp_29_6

]]></node>
<StgValue><ssdm name="sboxes_6_addr_9"/></StgValue>
</operation>

<operation id="2159" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1975" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1952  %sboxes_6_load_9 = load i8* %sboxes_6_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load_9"/></StgValue>
</operation>

<operation id="2160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1976" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1953  %tmp_29_7 = zext i8 %tmp_81_8_7 to i64

]]></node>
<StgValue><ssdm name="tmp_29_7"/></StgValue>
</operation>

<operation id="2161" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1977" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1954  %sboxes_7_addr_9 = getelementptr [256 x i8]* @sboxes_7, i64 0, i64 %tmp_29_7

]]></node>
<StgValue><ssdm name="sboxes_7_addr_9"/></StgValue>
</operation>

<operation id="2162" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1978" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1955  %sboxes_7_load_9 = load i8* %sboxes_7_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load_9"/></StgValue>
</operation>

<operation id="2163" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1979" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1956  %tmp_29_8 = zext i8 %tmp_81_8_8 to i64

]]></node>
<StgValue><ssdm name="tmp_29_8"/></StgValue>
</operation>

<operation id="2164" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1980" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1957  %sboxes_8_addr_9 = getelementptr [256 x i8]* @sboxes_8, i64 0, i64 %tmp_29_8

]]></node>
<StgValue><ssdm name="sboxes_8_addr_9"/></StgValue>
</operation>

<operation id="2165" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1981" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1958  %sboxes_8_load_9 = load i8* %sboxes_8_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load_9"/></StgValue>
</operation>

<operation id="2166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1982" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1959  %tmp_29_9 = zext i8 %tmp_81_8_9 to i64

]]></node>
<StgValue><ssdm name="tmp_29_9"/></StgValue>
</operation>

<operation id="2167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1983" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1960  %sboxes_9_addr_9 = getelementptr [256 x i8]* @sboxes_9, i64 0, i64 %tmp_29_9

]]></node>
<StgValue><ssdm name="sboxes_9_addr_9"/></StgValue>
</operation>

<operation id="2168" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1984" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1961  %sboxes_9_load_9 = load i8* %sboxes_9_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load_9"/></StgValue>
</operation>

<operation id="2169" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1987" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1964  %temp_1 = load i8* %sboxes_10_addr_9, align 1

]]></node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="2170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1988" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1965  %tmp_29_10 = zext i8 %tmp_81_8_10 to i64

]]></node>
<StgValue><ssdm name="tmp_29_10"/></StgValue>
</operation>

<operation id="2171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1989" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1966  %sboxes_11_addr_9 = getelementptr [256 x i8]* @sboxes_11, i64 0, i64 %tmp_29_10

]]></node>
<StgValue><ssdm name="sboxes_11_addr_9"/></StgValue>
</operation>

<operation id="2172" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1990" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1967  %sboxes_11_load_9 = load i8* %sboxes_11_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load_9"/></StgValue>
</operation>

<operation id="2173" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1991" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1968  %tmp_29_11 = zext i8 %tmp_81_8_11 to i64

]]></node>
<StgValue><ssdm name="tmp_29_11"/></StgValue>
</operation>

<operation id="2174" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1992" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1969  %sboxes_12_addr_9 = getelementptr [256 x i8]* @sboxes_12, i64 0, i64 %tmp_29_11

]]></node>
<StgValue><ssdm name="sboxes_12_addr_9"/></StgValue>
</operation>

<operation id="2175" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1993" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1970  %sboxes_12_load_9 = load i8* %sboxes_12_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load_9"/></StgValue>
</operation>

<operation id="2176" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1994" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1971  %tmp_29_12 = zext i8 %tmp_81_8_12 to i64

]]></node>
<StgValue><ssdm name="tmp_29_12"/></StgValue>
</operation>

<operation id="2177" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1995" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1972  %sboxes_13_addr_9 = getelementptr [256 x i8]* @sboxes_13, i64 0, i64 %tmp_29_12

]]></node>
<StgValue><ssdm name="sboxes_13_addr_9"/></StgValue>
</operation>

<operation id="2178" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1996" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1973  %sboxes_13_load_9 = load i8* %sboxes_13_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load_9"/></StgValue>
</operation>

<operation id="2179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1997" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1974  %tmp_29_13 = zext i8 %tmp_81_8_13 to i64

]]></node>
<StgValue><ssdm name="tmp_29_13"/></StgValue>
</operation>

<operation id="2180" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1998" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1975  %sboxes_14_addr_9 = getelementptr [256 x i8]* @sboxes_14, i64 0, i64 %tmp_29_13

]]></node>
<StgValue><ssdm name="sboxes_14_addr_9"/></StgValue>
</operation>

<operation id="2181" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1999" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1976  %temp_2 = load i8* %sboxes_14_addr_9, align 1

]]></node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="2182" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2000" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1977  %tmp_29_14 = zext i8 %tmp_81_8_14 to i64

]]></node>
<StgValue><ssdm name="tmp_29_14"/></StgValue>
</operation>

<operation id="2183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2001" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1978  %sboxes_15_addr_9 = getelementptr [256 x i8]* @sboxes_15, i64 0, i64 %tmp_29_14

]]></node>
<StgValue><ssdm name="sboxes_15_addr_9"/></StgValue>
</operation>

<operation id="2184" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2002" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1979  %sboxes_15_load_9 = load i8* %sboxes_15_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load_9"/></StgValue>
</operation>

<operation id="2185" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2003" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1980  %tmp_7 = zext i8 %tmp_74_8 to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2004" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1981  %sboxes_16_addr_9 = getelementptr [256 x i8]* @sboxes_16, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="sboxes_16_addr_9"/></StgValue>
</operation>

<operation id="2187" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2005" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1982  %buf0 = load i8* %sboxes_16_addr_9, align 1

]]></node>
<StgValue><ssdm name="buf0"/></StgValue>
</operation>

<operation id="2188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2006" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1983  %tmp_8 = zext i8 %tmp_75_8 to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2189" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2007" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1984  %sboxes_17_addr_9 = getelementptr [256 x i8]* @sboxes_17, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="sboxes_17_addr_9"/></StgValue>
</operation>

<operation id="2190" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2008" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1985  %buf1 = load i8* %sboxes_17_addr_9, align 1

]]></node>
<StgValue><ssdm name="buf1"/></StgValue>
</operation>

<operation id="2191" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2011" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1988  %buf2 = load i8* %sboxes_18_addr_9, align 1

]]></node>
<StgValue><ssdm name="buf2"/></StgValue>
</operation>

<operation id="2192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2012" bw="64" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1989  %tmp_s = zext i8 %tmp_73_8 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2193" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2013" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader86.preheader:1990  %sboxes_19_addr_9 = getelementptr [256 x i8]* @sboxes_19, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="sboxes_19_addr_9"/></StgValue>
</operation>

<operation id="2194" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2014" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1991  %buf3 = load i8* %sboxes_19_addr_9, align 1

]]></node>
<StgValue><ssdm name="buf3"/></StgValue>
</operation>

<operation id="2195" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2018" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1995  %tmp_17 = xor i8 %buf2, %tmp_67_7

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="2196" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2024" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2001  %tmp291 = xor i8 %temp_1, %tmp_63_8

]]></node>
<StgValue><ssdm name="tmp291"/></StgValue>
</operation>

<operation id="2197" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2025" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2002  %tmp_34_2 = xor i8 %tmp291, %buf2

]]></node>
<StgValue><ssdm name="tmp_34_2"/></StgValue>
</operation>

<operation id="2198" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2036" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2013  %tmp295 = xor i8 %tmp_71_8, %tmp_17

]]></node>
<StgValue><ssdm name="tmp295"/></StgValue>
</operation>

<operation id="2199" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2037" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2014  %tmp_34_s = xor i8 %tmp295, %sboxes_2_load_9

]]></node>
<StgValue><ssdm name="tmp_34_s"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="2200" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader86.preheader:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2201" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1957" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1934  %sboxes_0_load_9 = load i8* %sboxes_0_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_0_load_9"/></StgValue>
</operation>

<operation id="2202" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1960" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1937  %temp = load i8* %sboxes_1_addr_9, align 1

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="2203" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1966" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1943  %temp_3 = load i8* %sboxes_3_addr_9, align 1

]]></node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="2204" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1969" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1946  %sboxes_4_load_9 = load i8* %sboxes_4_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_4_load_9"/></StgValue>
</operation>

<operation id="2205" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1972" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1949  %sboxes_5_load_9 = load i8* %sboxes_5_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_5_load_9"/></StgValue>
</operation>

<operation id="2206" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1975" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1952  %sboxes_6_load_9 = load i8* %sboxes_6_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_6_load_9"/></StgValue>
</operation>

<operation id="2207" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1978" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1955  %sboxes_7_load_9 = load i8* %sboxes_7_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_7_load_9"/></StgValue>
</operation>

<operation id="2208" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1981" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1958  %sboxes_8_load_9 = load i8* %sboxes_8_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_8_load_9"/></StgValue>
</operation>

<operation id="2209" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1984" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1961  %sboxes_9_load_9 = load i8* %sboxes_9_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_9_load_9"/></StgValue>
</operation>

<operation id="2210" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1990" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1967  %sboxes_11_load_9 = load i8* %sboxes_11_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_11_load_9"/></StgValue>
</operation>

<operation id="2211" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1993" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1970  %sboxes_12_load_9 = load i8* %sboxes_12_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_12_load_9"/></StgValue>
</operation>

<operation id="2212" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1996" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1973  %sboxes_13_load_9 = load i8* %sboxes_13_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_13_load_9"/></StgValue>
</operation>

<operation id="2213" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1999" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1976  %temp_2 = load i8* %sboxes_14_addr_9, align 1

]]></node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="2214" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2002" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1979  %sboxes_15_load_9 = load i8* %sboxes_15_addr_9, align 1

]]></node>
<StgValue><ssdm name="sboxes_15_load_9"/></StgValue>
</operation>

<operation id="2215" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2005" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1982  %buf0 = load i8* %sboxes_16_addr_9, align 1

]]></node>
<StgValue><ssdm name="buf0"/></StgValue>
</operation>

<operation id="2216" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2008" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1985  %buf1 = load i8* %sboxes_17_addr_9, align 1

]]></node>
<StgValue><ssdm name="buf1"/></StgValue>
</operation>

<operation id="2217" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2014" bw="8" op_0_bw="8">
<![CDATA[
.preheader86.preheader:1991  %buf3 = load i8* %sboxes_19_addr_9, align 1

]]></node>
<StgValue><ssdm name="buf3"/></StgValue>
</operation>

<operation id="2218" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2015" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1992  %tmp_10 = xor i8 %buf0, 54

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2219" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2016" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1993  %tmp_15 = xor i8 %tmp_65_7, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="2220" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2017" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1994  %tmp_16 = xor i8 %buf1, %tmp_66_7

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="2221" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2019" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1996  %tmp_18 = xor i8 %buf3, %tmp_68_7

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="2222" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2020" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1997  %tmp289 = xor i8 %tmp_10, %tmp_61_8

]]></node>
<StgValue><ssdm name="tmp289"/></StgValue>
</operation>

<operation id="2223" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2021" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1998  %tmp_38 = xor i8 %tmp289, %sboxes_0_load_9

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2224" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2022" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:1999  %tmp290 = xor i8 %sboxes_5_load_9, %tmp_62_8

]]></node>
<StgValue><ssdm name="tmp290"/></StgValue>
</operation>

<operation id="2225" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2023" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2000  %tmp_34_1 = xor i8 %tmp290, %buf1

]]></node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>

<operation id="2226" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2026" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2003  %tmp292 = xor i8 %sboxes_15_load_9, %tmp_64_8

]]></node>
<StgValue><ssdm name="tmp292"/></StgValue>
</operation>

<operation id="2227" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2027" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2004  %tmp_34_3 = xor i8 %tmp292, %buf3

]]></node>
<StgValue><ssdm name="tmp_34_3"/></StgValue>
</operation>

<operation id="2228" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2028" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2005  %tmp_34_4 = xor i8 %sboxes_4_load_9, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_34_4"/></StgValue>
</operation>

<operation id="2229" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2029" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2006  %tmp_34_5 = xor i8 %sboxes_9_load_9, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_34_5"/></StgValue>
</operation>

<operation id="2230" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2030" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2007  %tmp_34_6 = xor i8 %temp_2, %tmp_17

]]></node>
<StgValue><ssdm name="tmp_34_6"/></StgValue>
</operation>

<operation id="2231" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2031" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2008  %tmp_34_7 = xor i8 %temp_3, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_34_7"/></StgValue>
</operation>

<operation id="2232" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2032" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2009  %tmp293 = xor i8 %tmp_69_8, %tmp_15

]]></node>
<StgValue><ssdm name="tmp293"/></StgValue>
</operation>

<operation id="2233" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2033" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2010  %tmp_34_8 = xor i8 %tmp293, %sboxes_8_load_9

]]></node>
<StgValue><ssdm name="tmp_34_8"/></StgValue>
</operation>

<operation id="2234" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2034" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2011  %tmp294 = xor i8 %tmp_70_8, %tmp_16

]]></node>
<StgValue><ssdm name="tmp294"/></StgValue>
</operation>

<operation id="2235" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2035" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2012  %tmp_34_9 = xor i8 %tmp294, %sboxes_13_load_9

]]></node>
<StgValue><ssdm name="tmp_34_9"/></StgValue>
</operation>

<operation id="2236" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2038" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2015  %tmp296 = xor i8 %tmp_72_8, %tmp_18

]]></node>
<StgValue><ssdm name="tmp296"/></StgValue>
</operation>

<operation id="2237" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2039" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2016  %tmp_34_10 = xor i8 %tmp296, %sboxes_7_load_9

]]></node>
<StgValue><ssdm name="tmp_34_10"/></StgValue>
</operation>

<operation id="2238" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2040" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2017  %tmp297 = xor i8 %tmp_15, %tmp_73_7

]]></node>
<StgValue><ssdm name="tmp297"/></StgValue>
</operation>

<operation id="2239" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2041" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2018  %tmp_34_11 = xor i8 %tmp297, %sboxes_12_load_9

]]></node>
<StgValue><ssdm name="tmp_34_11"/></StgValue>
</operation>

<operation id="2240" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2042" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2019  %tmp298 = xor i8 %tmp_16, %tmp_74_7

]]></node>
<StgValue><ssdm name="tmp298"/></StgValue>
</operation>

<operation id="2241" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2043" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2020  %tmp_34_12 = xor i8 %tmp298, %temp

]]></node>
<StgValue><ssdm name="tmp_34_12"/></StgValue>
</operation>

<operation id="2242" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2044" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2021  %tmp299 = xor i8 %tmp_17, %tmp_75_7

]]></node>
<StgValue><ssdm name="tmp299"/></StgValue>
</operation>

<operation id="2243" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2045" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2022  %tmp_34_13 = xor i8 %tmp299, %sboxes_6_load_9

]]></node>
<StgValue><ssdm name="tmp_34_13"/></StgValue>
</operation>

<operation id="2244" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2046" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2023  %tmp300 = xor i8 %tmp_18, %tmp_76_7

]]></node>
<StgValue><ssdm name="tmp300"/></StgValue>
</operation>

<operation id="2245" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2047" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader86.preheader:2024  %tmp_34_14 = xor i8 %tmp300, %sboxes_11_load_9

]]></node>
<StgValue><ssdm name="tmp_34_14"/></StgValue>
</operation>

<operation id="2246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2048" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
.preheader86.preheader:2025  %p_Result_8_s = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %tmp_38, i8 %tmp_34_1, i8 %tmp_34_2, i8 %tmp_34_3, i8 %tmp_34_4, i8 %tmp_34_5, i8 %tmp_34_6, i8 %tmp_34_7, i8 %tmp_34_8, i8 %tmp_34_9, i8 %tmp_34_s, i8 %tmp_34_10, i8 %tmp_34_11, i8 %tmp_34_12, i8 %tmp_34_13, i8 %tmp_34_14)

]]></node>
<StgValue><ssdm name="p_Result_8_s"/></StgValue>
</operation>

<operation id="2247" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2049" bw="0" op_0_bw="128">
<![CDATA[
.preheader86.preheader:2026  ret i128 %p_Result_8_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
