
AVRASM ver. 2.1.30  C:\cvavreval\bin\List\ahda.asm Wed Jan 17 12:25:10 2018

C:\cvavreval\bin\List\ahda.asm(1059): warning: Register r5 already defined by the .DEF directive
C:\cvavreval\bin\List\ahda.asm(1060): warning: Register r4 already defined by the .DEF directive
C:\cvavreval\bin\List\ahda.asm(1061): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.0 Evaluation
                 ;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega32
                 ;Program type             : Application
                 ;Clock frequency          : 16.000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 512 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2143
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0037 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _0x0:
00002a 6f59
00002b 2075
00002c 7241
00002d 2065      	.DB  0x59,0x6F,0x75,0x20,0x41,0x72,0x65,0x20
00002e 6557
00002f 636c
000030 6d6f
000031 0065      	.DB  0x57,0x65,0x6C,0x63,0x6F,0x6D,0x65,0x0
                 _0x2000003:
000032 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000033 0002      	.DW  0x02
000034 0260      	.DW  __base_y_G100
000035 0064      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
000036 0000      	.DW  0
                 
                 __RESET:
000037 94f8      	CLI
000038 27ee      	CLR  R30
000039 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00003a e0f1      	LDI  R31,1
00003b bffb      	OUT  GICR,R31
00003c bfeb      	OUT  GICR,R30
00003d bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00003e e1f8      	LDI  R31,0x18
00003f bdf1      	OUT  WDTCR,R31
000040 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000041 e08d      	LDI  R24,(14-2)+1
000042 e0a2      	LDI  R26,2
000043 27bb      	CLR  R27
                 __CLEAR_REG:
000044 93ed      	ST   X+,R30
000045 958a      	DEC  R24
000046 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000047 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000048 e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000049 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00004a 93ed      	ST   X+,R30
00004b 9701      	SBIW R24,1
00004c f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00004d e6e6      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00004e e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00004f 9185      	LPM  R24,Z+
000050 9195      	LPM  R25,Z+
000051 9700      	SBIW R24,0
000052 f061      	BREQ __GLOBAL_INI_END
000053 91a5      	LPM  R26,Z+
000054 91b5      	LPM  R27,Z+
000055 9005      	LPM  R0,Z+
000056 9015      	LPM  R1,Z+
000057 01bf      	MOVW R22,R30
000058 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000059 9005      	LPM  R0,Z+
00005a 920d      	ST   X+,R0
00005b 9701      	SBIW R24,1
00005c f7e1      	BRNE __GLOBAL_INI_LOOP
00005d 01fb      	MOVW R30,R22
00005e cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00005f e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000060 bfed      	OUT  SPL,R30
000061 e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000062 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000063 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000064 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000065 940c 0067 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.0 Evaluation
                 ;Automatic Program Generator
                 ;© Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 1/17/2018
                 ;Author  : Freeware, for evaluation and non-commercial use only
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 16.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*****************************************************/
                 ;
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;// Alphanumeric LCD Module functions
                 ;#include <alcd.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 0020 {
                 
                 	.CSEG
                 _main:
                 ; 0000 0021 // Declare your local variables here
                 ; 0000 0022 
                 ; 0000 0023 // Input/Output Ports initialization
                 ; 0000 0024 // Port A initialization
                 ; 0000 0025 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0026 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0027 PORTA=0x00;
000067 e0e0      	LDI  R30,LOW(0)
000068 bbeb      	OUT  0x1B,R30
                 ; 0000 0028 DDRA=0x00;
000069 bbea      	OUT  0x1A,R30
                 ; 0000 0029 
                 ; 0000 002A // Port B initialization
                 ; 0000 002B // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 002C // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 002D PORTB=0x00;
00006a bbe8      	OUT  0x18,R30
                 ; 0000 002E DDRB=0x00;
00006b bbe7      	OUT  0x17,R30
                 ; 0000 002F 
                 ; 0000 0030 // Port C initialization
                 ; 0000 0031 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0032 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0033 PORTC=0x00;
00006c bbe5      	OUT  0x15,R30
                 ; 0000 0034 DDRC=0x00;
00006d bbe4      	OUT  0x14,R30
                 ; 0000 0035 
                 ; 0000 0036 // Port D initialization
                 ; 0000 0037 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0038 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0039 PORTD=0x00;
00006e bbe2      	OUT  0x12,R30
                 ; 0000 003A DDRD=0x00;
00006f bbe1      	OUT  0x11,R30
                 ; 0000 003B 
                 ; 0000 003C // Timer/Counter 0 initialization
                 ; 0000 003D // Clock source: System Clock
                 ; 0000 003E // Clock value: Timer 0 Stopped
                 ; 0000 003F // Mode: Normal top=0xFF
                 ; 0000 0040 // OC0 output: Disconnected
                 ; 0000 0041 TCCR0=0x00;
000070 bfe3      	OUT  0x33,R30
                 ; 0000 0042 TCNT0=0x00;
000071 bfe2      	OUT  0x32,R30
                 ; 0000 0043 OCR0=0x00;
000072 bfec      	OUT  0x3C,R30
                 ; 0000 0044 
                 ; 0000 0045 // Timer/Counter 1 initialization
                 ; 0000 0046 // Clock source: System Clock
                 ; 0000 0047 // Clock value: Timer1 Stopped
                 ; 0000 0048 // Mode: Normal top=0xFFFF
                 ; 0000 0049 // OC1A output: Discon.
                 ; 0000 004A // OC1B output: Discon.
                 ; 0000 004B // Noise Canceler: Off
                 ; 0000 004C // Input Capture on Falling Edge
                 ; 0000 004D // Timer1 Overflow Interrupt: Off
                 ; 0000 004E // Input Capture Interrupt: Off
                 ; 0000 004F // Compare A Match Interrupt: Off
                 ; 0000 0050 // Compare B Match Interrupt: Off
                 ; 0000 0051 TCCR1A=0x00;
000073 bdef      	OUT  0x2F,R30
                 ; 0000 0052 TCCR1B=0x00;
000074 bdee      	OUT  0x2E,R30
                 ; 0000 0053 TCNT1H=0x00;
000075 bded      	OUT  0x2D,R30
                 ; 0000 0054 TCNT1L=0x00;
000076 bdec      	OUT  0x2C,R30
                 ; 0000 0055 ICR1H=0x00;
000077 bde7      	OUT  0x27,R30
                 ; 0000 0056 ICR1L=0x00;
000078 bde6      	OUT  0x26,R30
                 ; 0000 0057 OCR1AH=0x00;
000079 bdeb      	OUT  0x2B,R30
                 ; 0000 0058 OCR1AL=0x00;
00007a bdea      	OUT  0x2A,R30
                 ; 0000 0059 OCR1BH=0x00;
00007b bde9      	OUT  0x29,R30
                 ; 0000 005A OCR1BL=0x00;
00007c bde8      	OUT  0x28,R30
                 ; 0000 005B 
                 ; 0000 005C // Timer/Counter 2 initialization
                 ; 0000 005D // Clock source: System Clock
                 ; 0000 005E // Clock value: Timer2 Stopped
                 ; 0000 005F // Mode: Normal top=0xFF
                 ; 0000 0060 // OC2 output: Disconnected
                 ; 0000 0061 ASSR=0x00;
00007d bde2      	OUT  0x22,R30
                 ; 0000 0062 TCCR2=0x00;
00007e bde5      	OUT  0x25,R30
                 ; 0000 0063 TCNT2=0x00;
00007f bde4      	OUT  0x24,R30
                 ; 0000 0064 OCR2=0x00;
000080 bde3      	OUT  0x23,R30
                 ; 0000 0065 
                 ; 0000 0066 // External Interrupt(s) initialization
                 ; 0000 0067 // INT0: Off
                 ; 0000 0068 // INT1: Off
                 ; 0000 0069 // INT2: Off
                 ; 0000 006A MCUCR=0x00;
000081 bfe5      	OUT  0x35,R30
                 ; 0000 006B MCUCSR=0x00;
000082 bfe4      	OUT  0x34,R30
                 ; 0000 006C 
                 ; 0000 006D // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 006E TIMSK=0x00;
000083 bfe9      	OUT  0x39,R30
                 ; 0000 006F 
                 ; 0000 0070 // USART initialization
                 ; 0000 0071 // USART disabled
                 ; 0000 0072 UCSRB=0x00;
000084 b9ea      	OUT  0xA,R30
                 ; 0000 0073 
                 ; 0000 0074 // Analog Comparator initialization
                 ; 0000 0075 // Analog Comparator: Off
                 ; 0000 0076 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 0077 ACSR=0x80;
000085 e8e0      	LDI  R30,LOW(128)
000086 b9e8      	OUT  0x8,R30
                 ; 0000 0078 SFIOR=0x00;
000087 e0e0      	LDI  R30,LOW(0)
000088 bfe0      	OUT  0x30,R30
                 ; 0000 0079 
                 ; 0000 007A // ADC initialization
                 ; 0000 007B // ADC disabled
                 ; 0000 007C ADCSRA=0x00;
000089 b9e6      	OUT  0x6,R30
                 ; 0000 007D 
                 ; 0000 007E // SPI initialization
                 ; 0000 007F // SPI disabled
                 ; 0000 0080 SPCR=0x00;
00008a b9ed      	OUT  0xD,R30
                 ; 0000 0081 
                 ; 0000 0082 // TWI initialization
                 ; 0000 0083 // TWI disabled
                 ; 0000 0084 TWCR=0x00;
00008b bfe6      	OUT  0x36,R30
                 ; 0000 0085 
                 ; 0000 0086 // Alphanumeric LCD initialization
                 ; 0000 0087 // Connections specified in the
                 ; 0000 0088 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 0089 // RS - PORTA Bit 0
                 ; 0000 008A // RD - PORTA Bit 1
                 ; 0000 008B // EN - PORTA Bit 2
                 ; 0000 008C // D4 - PORTA Bit 4
                 ; 0000 008D // D5 - PORTA Bit 5
                 ; 0000 008E // D6 - PORTA Bit 6
                 ; 0000 008F // D7 - PORTA Bit 7
                 ; 0000 0090 // Characters/line: 16
                 ; 0000 0091 lcd_init(16);
00008c e1e0      	LDI  R30,LOW(16)
00008d 93ea      	ST   -Y,R30
00008e d07b      	RCALL _lcd_init
                 ; 0000 0092 
                 ; 0000 0093 while (1)
                 _0x3:
                 ; 0000 0094       {
                 ; 0000 0095       // Place your code here
                 ; 0000 0096        lcd_gotoxy(0,0);
00008f e0e0      	LDI  R30,LOW(0)
000090 93ea      	ST   -Y,R30
000091 93ea      	ST   -Y,R30
000092 d039      	RCALL _lcd_gotoxy
                 ; 0000 0097        lcd_putsf("You Are Welcome");
                +
000093 e5e4     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
000094 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
000095 93fa      	ST   -Y,R31
000096 93ea      	ST   -Y,R30
000097 d061      	RCALL _lcd_putsf
                 ; 0000 0098       }
000098 cff6      	RJMP _0x3
                 ; 0000 0099 }
                 _0x6:
000099 cfff      	RJMP _0x6
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
00009a 81e8      	LD   R30,Y
00009b 71e0      	ANDI R30,LOW(0x10)
00009c f011      	BREQ _0x2000004
00009d 9adc      	SBI  0x1B,4
00009e c001      	RJMP _0x2000005
                 _0x2000004:
00009f 98dc      	CBI  0x1B,4
                 _0x2000005:
0000a0 81e8      	LD   R30,Y
0000a1 72e0      	ANDI R30,LOW(0x20)
0000a2 f011      	BREQ _0x2000006
0000a3 9add      	SBI  0x1B,5
0000a4 c001      	RJMP _0x2000007
                 _0x2000006:
0000a5 98dd      	CBI  0x1B,5
                 _0x2000007:
0000a6 81e8      	LD   R30,Y
0000a7 74e0      	ANDI R30,LOW(0x40)
0000a8 f011      	BREQ _0x2000008
0000a9 9ade      	SBI  0x1B,6
0000aa c001      	RJMP _0x2000009
                 _0x2000008:
0000ab 98de      	CBI  0x1B,6
                 _0x2000009:
0000ac 81e8      	LD   R30,Y
0000ad 78e0      	ANDI R30,LOW(0x80)
0000ae f011      	BREQ _0x200000A
0000af 9adf      	SBI  0x1B,7
0000b0 c001      	RJMP _0x200000B
                 _0x200000A:
0000b1 98df      	CBI  0x1B,7
                 _0x200000B:
                +
0000b2 e08b     +LDI R24 , LOW ( 11 )
                +__DELAY_USB_LOOP :
0000b3 958a     +DEC R24
0000b4 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 11
0000b5 9ada      	SBI  0x1B,2
                +
0000b6 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
0000b7 958a     +DEC R24
0000b8 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
0000b9 98da      	CBI  0x1B,2
                +
0000ba e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
0000bb 958a     +DEC R24
0000bc f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
0000bd c07c      	RJMP _0x2020001
                 __lcd_write_data:
0000be 81e8      	LD   R30,Y
0000bf 93ea      	ST   -Y,R30
0000c0 dfd9      	RCALL __lcd_write_nibble_G100
0000c1 81e8          ld    r30,y
0000c2 95e2          swap  r30
0000c3 83e8          st    y,r30
0000c4 81e8      	LD   R30,Y
0000c5 93ea      	ST   -Y,R30
0000c6 dfd3      	RCALL __lcd_write_nibble_G100
                +
0000c7 ec88     +LDI R24 , LOW ( 200 )
0000c8 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
0000c9 9701     +SBIW R24 , 1
0000ca f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
0000cb c06e      	RJMP _0x2020001
                 _lcd_gotoxy:
0000cc 81e8      	LD   R30,Y
0000cd e0f0      	LDI  R31,0
0000ce 5ae0      	SUBI R30,LOW(-__base_y_G100)
0000cf 4ffd      	SBCI R31,HIGH(-__base_y_G100)
0000d0 81e0      	LD   R30,Z
0000d1 81a9      	LDD  R26,Y+1
0000d2 0fea      	ADD  R30,R26
0000d3 93ea      	ST   -Y,R30
0000d4 dfe9      	RCALL __lcd_write_data
0000d5 8059      	LDD  R5,Y+1
0000d6 8048      	LDD  R4,Y+0
0000d7 9622      	ADIW R28,2
0000d8 9508      	RET
                 _lcd_clear:
0000d9 e0e2      	LDI  R30,LOW(2)
0000da d061      	RCALL SUBOPT_0x0
0000db e0ec      	LDI  R30,LOW(12)
0000dc 93ea      	ST   -Y,R30
0000dd dfe0      	RCALL __lcd_write_data
0000de e0e1      	LDI  R30,LOW(1)
0000df d05c      	RCALL SUBOPT_0x0
0000e0 e0e0      	LDI  R30,LOW(0)
0000e1 2e4e      	MOV  R4,R30
0000e2 2e5e      	MOV  R5,R30
0000e3 9508      	RET
                 _lcd_putchar:
0000e4 81a8      	LD   R26,Y
0000e5 30aa      	CPI  R26,LOW(0xA)
0000e6 f011      	BREQ _0x2000011
0000e7 1457      	CP   R5,R7
0000e8 f048      	BRLO _0x2000010
                 _0x2000011:
0000e9 e0e0      	LDI  R30,LOW(0)
0000ea 93ea      	ST   -Y,R30
0000eb 9443      	INC  R4
0000ec 924a      	ST   -Y,R4
0000ed dfde      	RCALL _lcd_gotoxy
0000ee 81a8      	LD   R26,Y
0000ef 30aa      	CPI  R26,LOW(0xA)
0000f0 f409      	BRNE _0x2000013
0000f1 c048      	RJMP _0x2020001
                 _0x2000013:
                 _0x2000010:
0000f2 9453      	INC  R5
0000f3 9ad8      	SBI  0x1B,0
0000f4 81e8      	LD   R30,Y
0000f5 93ea      	ST   -Y,R30
0000f6 dfc7      	RCALL __lcd_write_data
0000f7 98d8      	CBI  0x1B,0
0000f8 c041      	RJMP _0x2020001
                 _lcd_putsf:
0000f9 931a      	ST   -Y,R17
                 _0x2000017:
0000fa 81e9      	LDD  R30,Y+1
0000fb 81fa      	LDD  R31,Y+1+1
0000fc 9631      	ADIW R30,1
0000fd 83e9      	STD  Y+1,R30
0000fe 83fa      	STD  Y+1+1,R31
0000ff 9731      	SBIW R30,1
000100 91e4      	LPM  R30,Z
000101 2f1e      	MOV  R17,R30
000102 30e0      	CPI  R30,0
000103 f019      	BREQ _0x2000019
000104 931a      	ST   -Y,R17
000105 dfde      	RCALL _lcd_putchar
000106 cff3      	RJMP _0x2000017
                 _0x2000019:
000107 8118      	LDD  R17,Y+0
000108 9623      	ADIW R28,3
000109 9508      	RET
                 _lcd_init:
00010a 9ad4      	SBI  0x1A,4
00010b 9ad5      	SBI  0x1A,5
00010c 9ad6      	SBI  0x1A,6
00010d 9ad7      	SBI  0x1A,7
00010e 9ad2      	SBI  0x1A,2
00010f 9ad0      	SBI  0x1A,0
000110 9ad1      	SBI  0x1A,1
000111 98da      	CBI  0x1B,2
000112 98d8      	CBI  0x1B,0
000113 98d9      	CBI  0x1B,1
000114 8078      	LDD  R7,Y+0
000115 81e8      	LD   R30,Y
000116 58e0      	SUBI R30,-LOW(128)
                +
000117 93e0 0262+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
000119 81e8      	LD   R30,Y
00011a 54e0      	SUBI R30,-LOW(192)
                +
00011b 93e0 0263+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
00011d e1e4      	LDI  R30,LOW(20)
00011e e0f0      	LDI  R31,HIGH(20)
00011f 93fa      	ST   -Y,R31
000120 93ea      	ST   -Y,R30
000121 940e 014c 	CALL _delay_ms
000123 d020      	RCALL SUBOPT_0x1
000124 d01f      	RCALL SUBOPT_0x1
000125 d01e      	RCALL SUBOPT_0x1
000126 e2e0      	LDI  R30,LOW(32)
000127 93ea      	ST   -Y,R30
000128 df71      	RCALL __lcd_write_nibble_G100
                +
000129 e980     +LDI R24 , LOW ( 400 )
00012a e091     +LDI R25 , HIGH ( 400 )
                +__DELAY_USW_LOOP :
00012b 9701     +SBIW R24 , 1
00012c f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 400
00012d e2e8      	LDI  R30,LOW(40)
00012e 93ea      	ST   -Y,R30
00012f df8e      	RCALL __lcd_write_data
000130 e0e4      	LDI  R30,LOW(4)
000131 93ea      	ST   -Y,R30
000132 df8b      	RCALL __lcd_write_data
000133 e8e5      	LDI  R30,LOW(133)
000134 93ea      	ST   -Y,R30
000135 df88      	RCALL __lcd_write_data
000136 e0e6      	LDI  R30,LOW(6)
000137 93ea      	ST   -Y,R30
000138 df85      	RCALL __lcd_write_data
000139 df9f      	RCALL _lcd_clear
                 _0x2020001:
00013a 9621      	ADIW R28,1
00013b 9508      	RET
                 
                 	.DSEG
                 __base_y_G100:
000260           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x0:
00013c 93ea      	ST   -Y,R30
00013d df80      	RCALL __lcd_write_data
00013e e0e3      	LDI  R30,LOW(3)
00013f e0f0      	LDI  R31,HIGH(3)
000140 93fa      	ST   -Y,R31
000141 93ea      	ST   -Y,R30
000142 940c 014c 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x1:
000144 e3e0      	LDI  R30,LOW(48)
000145 93ea      	ST   -Y,R30
000146 df53      	RCALL __lcd_write_nibble_G100
                +
000147 e980     +LDI R24 , LOW ( 400 )
000148 e091     +LDI R25 , HIGH ( 400 )
                +__DELAY_USW_LOOP :
000149 9701     +SBIW R24 , 1
00014a f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 400
00014b 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
00014c 91e9      	ld   r30,y+
00014d 91f9      	ld   r31,y+
00014e 9630      	adiw r30,0
00014f f039      	breq __delay_ms1
                 __delay_ms0:
                +
000150 ea80     +LDI R24 , LOW ( 0xFA0 )
000151 e09f     +LDI R25 , HIGH ( 0xFA0 )
                +__DELAY_USW_LOOP :
000152 9701     +SBIW R24 , 1
000153 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA0
000154 95a8      	wdr
000155 9731      	sbiw r30,1
000156 f7c9      	brne __delay_ms0
                 __delay_ms1:
000157 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :   4 r1 :   1 r2 :   0 r3 :   0 r4 :   4 r5 :   4 r6 :   0 r7 :   2 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   4 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:  21 r25:   6 r26:   9 r27:   2 r28:   4 r29:   1 r30: 123 r31:  16 
x  :   3 y  :  50 z  :   9 
Registers used: 18 out of 35 (51.4%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   1 
adiw  :   5 and   :   0 andi  :   4 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   8 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 
brlt  :   0 brmi  :   0 brne  :  12 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   1 
cbi   :   9 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   2 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   1 cpc   :   0 cpi   :   3 cpse  :   0 dec   :   4 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   0 inc   :   2 jmp   :  23 ld    :  16 ldd   :   7 ldi   :  47 
lds   :   0 lpm   :   9 lsl   :   0 lsr   :   0 mov   :   3 movw  :   3 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 
ori   :   0 out   :  42 pop   :   0 push  :   0 rcall :  23 ret   :   6 
reti  :   0 rjmp  :  12 rol   :   0 ror   :   0 sbc   :   0 sbci  :   1 
sbi   :  13 sbic  :   0 sbis  :   0 sbiw  :   9 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  29 std   :   2 sts   :   2 sub   :   0 subi  :   3 swap  :   1 
tst   :   0 wdr   :   1 
Instructions used: 34 out of 116 (29.3%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0002b0    662     26    688   32768   2.1%
[.dseg] 0x000060 0x000264      0      4      4    2143   0.2%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 3 warnings
