0.7
2020.2
Feb 21 2023
20:06:57
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1685013492,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.srcs/sim_1/new/wav_tb.v,,design_1_wrapper,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/0473/hdl/verilog/cyclicPrefixRemoval_hls_deadlock_kernel_monitor_top.vh,1685011769,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/3045/hdl/verilog/cyclicPrefixRemoval_flow_control_loop_pipe.v,1684996726,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/3045/hdl/verilog/cyclicPrefixRemoval_hls_deadlock_idx0_monitor.v,,cyclicPrefixRemoval_flow_control_loop_pipe,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/3045/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/3045/hdl/verilog/cyclicPrefixRemoval_hls_deadlock_kernel_monitor_top.vh,1684996726,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/36f6/hdl/verilog/cyclicPrefixRemoval_hls_deadlock_kernel_monitor_top.vh,1685010359,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval.v,1685012159,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.ip_user_files/bd/design_1/ip/design_1_cyclicPrefixRemoval_0_0/sim/design_1_cyclicPrefixRemoval_0_0.v,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_hls_deadlock_kernel_monitor_top.vh,cyclicPrefixRemoval,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_12_1.v,1685012159,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2.v,,cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_12_1,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2.v,1685012159,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_flow_control_loop_pipe_sequential_init.v,,cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_flow_control_loop_pipe_sequential_init.v,1685012159,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_hls_deadlock_idx0_monitor.v,,cyclicPrefixRemoval_flow_control_loop_pipe_sequential_init,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_hls_deadlock_idx0_monitor.v,1685012159,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_regslice_both.v,,cyclicPrefixRemoval_hls_deadlock_idx0_monitor,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_hls_deadlock_kernel_monitor_top.vh,1685012159,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_regslice_both.v,1685012159,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_x_real_RAM_AUTO_1R1W.v,,cyclicPrefixRemoval_regslice_both;cyclicPrefixRemoval_regslice_both_w1,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_x_real_RAM_AUTO_1R1W.v,1685012159,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval.v,,cyclicPrefixRemoval_x_real_RAM_AUTO_1R1W,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen.v,1684996726,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.ip_user_files/bd/design_1/ip/design_1_gen_0_0/sim/design_1_gen_0_0.v,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_hls_deadlock_kernel_monitor_top.vh,gen,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_flow_control_loop_pipe.v,1699963929,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_hls_deadlock_idx0_monitor.v,,gen_flow_control_loop_pipe,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_hls_deadlock_idx0_monitor.v,1699963929,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_regslice_both.v,,gen_hls_deadlock_idx0_monitor,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_hls_deadlock_kernel_monitor_top.vh,1684996726,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_regslice_both.v,1699963929,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_z_imag_ROM_AUTO_1R.v,,gen_regslice_both;gen_regslice_both_w1,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_z_imag_ROM_AUTO_1R.v,1699963929,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_z_real_ROM_AUTO_1R.v,,gen_z_imag_ROM_AUTO_1R,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen_z_real_ROM_AUTO_1R.v,1684996726,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog/gen.v,,gen_z_real_ROM_AUTO_1R,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/848f/hdl/verilog/cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_10_1.v,1685007596,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/848f/hdl/verilog/cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_16_2.v,,cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_10_1,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/848f/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/848f/hdl/verilog/cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_16_2.v,1685007596,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/848f/hdl/verilog/cyclicPrefixRemoval_flow_control_loop_pipe_sequential_init.v,,cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_16_2,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/848f/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/848f/hdl/verilog/cyclicPrefixRemoval_hls_deadlock_kernel_monitor_top.vh,1685007596,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/8c89/hdl/verilog/cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_9_1.v,1684999583,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/8c89/hdl/verilog/cyclicPrefixRemoval_flow_control_loop_pipe_sequential_init.v,,cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_9_1,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/8c89/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/8c89/hdl/verilog/cyclicPrefixRemoval_hls_deadlock_idx1_monitor.v,1684999583,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/8c89/hdl/verilog/cyclicPrefixRemoval_regslice_both.v,,cyclicPrefixRemoval_hls_deadlock_idx1_monitor,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/8c89/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/8c89/hdl/verilog/cyclicPrefixRemoval_hls_deadlock_kernel_monitor_top.vh,1684999583,verilog,,,,,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.ip_user_files/bd/design_1/ip/design_1_cyclicPrefixRemoval_0_0/sim/design_1_cyclicPrefixRemoval_0_0.v,1685012159,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.ip_user_files/bd/design_1/sim/design_1.v,,design_1_cyclicPrefixRemoval_0_0,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.ip_user_files/bd/design_1/ip/design_1_gen_0_0/sim/design_1_gen_0_0.v,1684996726,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,,design_1_gen_0_0,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.ip_user_files/bd/design_1/ip/design_1_xfft_0_0/sim/design_1_xfft_0_0.vhd,1699963929,vhdl,,,,design_1_xfft_0_0,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,1684996726,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,,design_1_xlconstant_0_0,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,1684996727,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog/cyclicPrefixRemoval_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_12_1.v,,design_1_xlconstant_1_0,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.ip_user_files/bd/design_1/sim/design_1.v,1685013492,verilog,,/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.sim/sim_1/behav/xsim/glbl.v,1699963929,verilog,,,,glbl,,,,,,,,
/home/sam-admin/git/Training/HLS_Vivado/A8/vivado/meth2/project_82/project_82.srcs/sim_1/new/wav_tb.v,1685084788,verilog,,,,wav_tb,,,../../../../project_82.gen/sources_1/bd/design_1/ipshared/48e5/hdl/verilog;../../../../project_82.gen/sources_1/bd/design_1/ipshared/5c47/hdl/verilog,,,,,
