
---  

# u96v1_base  
![Alt text](./u96v1_base.jpg?raw=true "u96v1_base")  
FPGA design cloned from sensors96b design.  
  
1. Source vivado tools  
2. cd into u96v1_base directory.  
3. Run: **vivado -mode batch -source u96v1_base_vivado_project.tcl**  
4. To open the project in Vivado GUI run: **vivado project/u96v1_base.xpr**  

---

# u96v1_aidpu  
![Alt text](./u96v1_aidpu.jpg?raw=true "u96v1_aidpu")  
FPGA design with Xilinx AI DPU IP core (2 DPU core design).  
  
1. Source vivado tools  
2. cd into u96v1_aidpu directory.  
3. Run: **vivado -mode batch -source u96v1_aidpu_vivado_project.tcl**  
4. To open the project in Vivado GUI run: **vivado project/u96v1_aidpu.xpr**  

---

