library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity FD is
	port(
	clk: in std_logic;
	cld_fd: out std_logic
	);
end FD;
1001100010010110100000
architecture arch_FD of FD is
	signal cnt: std_logic_vector