module module_0 (
    input [id_1 : id_1[id_1]] id_2,
    output logic id_3,
    input logic [id_3 : id_2] id_4,
    output [id_3 : id_1] id_5,
    input logic [1 : id_4] id_6,
    input id_7
);
  id_8 id_9 (
      .id_4(id_7),
      .id_3(id_6)
  );
endmodule
