
*** Running vivado
    with args -log seven_seg_random_prime_generator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source seven_seg_random_prime_generator.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source seven_seg_random_prime_generator.tcl -notrace
Command: synth_design -top seven_seg_random_prime_generator -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16032
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:86]
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:90]
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:93]
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:97]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1035.457 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seven_seg_random_prime_generator' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:289]
INFO: [Synth 8-6157] synthesizing module 'memory_based_prime_generator' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:194]
INFO: [Synth 8-6157] synthesizing module 'prbs_16bit' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:60]
WARNING: [Synth 8-151] case item 3'b000 is unreachable [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:65]
WARNING: [Synth 8-151] case item 3'b001 is unreachable [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:65]
WARNING: [Synth 8-151] case item 3'b010 is unreachable [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:65]
WARNING: [Synth 8-151] case item 3'b011 is unreachable [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:65]
WARNING: [Synth 8-567] referenced signal 'sel' should be on the sensitivity list [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:64]
WARNING: [Synth 8-567] referenced signal 'out' should be on the sensitivity list [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:64]
INFO: [Synth 8-6155] done synthesizing module 'prbs_16bit' (1#1) [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:60]
INFO: [Synth 8-6157] synthesizing module 'prime_number_checker' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:109]
INFO: [Synth 8-6155] done synthesizing module 'prime_number_checker' (2#1) [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:109]
INFO: [Synth 8-6157] synthesizing module 'prbs_8bit' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:160]
INFO: [Synth 8-6157] synthesizing module 'hundred_mhz_clock_divider' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:42]
INFO: [Synth 8-6155] done synthesizing module 'hundred_mhz_clock_divider' (3#1) [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:42]
INFO: [Synth 8-6155] done synthesizing module 'prbs_8bit' (4#1) [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:160]
WARNING: [Synth 8-567] referenced signal 'i' should be on the sensitivity list [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:225]
INFO: [Synth 8-6155] done synthesizing module 'memory_based_prime_generator' (5#1) [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:194]
INFO: [Synth 8-6157] synthesizing module 'seg7decimal' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:235]
INFO: [Synth 8-226] default block is never used [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:257]
INFO: [Synth 8-6155] done synthesizing module 'seg7decimal' (6#1) [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:235]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_random_prime_generator' (7#1) [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:289]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1068.770 ; gain = 33.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1068.770 ; gain = 33.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1068.770 ; gain = 33.312
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1068.770 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/constrs_1/new/memory_based_random_prime_generator_autofeed.xdc]
Finished Parsing XDC File [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/constrs_1/new/memory_based_random_prime_generator_autofeed.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/constrs_1/new/memory_based_random_prime_generator_autofeed.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/seven_seg_random_prime_generator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/seven_seg_random_prime_generator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1183.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1183.266 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.266 ; gain = 147.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.266 ; gain = 147.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.266 ; gain = 147.809
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[255]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[254]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[253]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[252]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[251]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[250]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[249]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[248]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[247]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[246]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[245]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[244]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[243]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[242]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[241]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[240]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[239]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[238]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[237]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[236]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[235]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[234]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[233]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[232]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[231]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[230]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[229]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[228]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[227]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[226]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[225]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[224]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[223]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[222]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[221]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[220]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[219]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[218]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[217]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[216]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[215]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[214]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[213]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[212]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[211]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[210]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[209]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[208]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[207]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[206]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[205]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[204]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[203]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[202]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[201]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[200]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[199]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[198]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[197]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[196]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[195]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[194]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[193]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[192]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[191]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[190]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[189]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[188]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[187]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[186]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[185]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[184]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[183]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[182]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[181]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[180]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[179]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[178]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[177]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[176]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[175]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[174]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[173]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[172]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[171]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[170]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[169]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[168]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[167]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[166]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[165]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[164]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[163]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[162]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[161]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[160]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[159]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[158]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[157]' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:214]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1183.266 ; gain = 147.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.factor_reg[15]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.factor_reg[14]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.factor_reg[13]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.factor_reg[12]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.factor_reg[11]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.factor_reg[10]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.factor_reg[9]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.factor_reg[8]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.factor_reg[7]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.factor_reg[6]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.factor_reg[5]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.factor_reg[4]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.factor_reg[3]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.factor_reg[2]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.factor_reg[1]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.factor_reg[0]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.counter_reg[15]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.counter_reg[14]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.counter_reg[13]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.counter_reg[12]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.counter_reg[11]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.counter_reg[10]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.counter_reg[9]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.counter_reg[8]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.counter_reg[7]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.counter_reg[6]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.counter_reg[5]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.counter_reg[4]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.counter_reg[3]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.counter_reg[2]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.counter_reg[1]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line302/nolabel_line210/genblk1.counter_reg[0]/Q' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.srcs/sources_1/new/memory_based_prime_generator.v:135]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1183.266 ; gain = 147.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1183.266 ; gain = 147.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1183.266 ; gain = 147.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1183.266 ; gain = 147.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1183.266 ; gain = 147.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1183.266 ; gain = 147.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1183.266 ; gain = 147.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1183.266 ; gain = 147.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1183.266 ; gain = 147.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1183.266 ; gain = 147.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |     2|
|4     |LUT2   |    18|
|5     |LUT6   |     6|
|6     |FDRE   |    20|
|7     |LD     |    33|
|8     |IBUF   |     1|
|9     |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1183.266 ; gain = 147.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 96 critical warnings and 259 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1183.266 ; gain = 33.312
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1183.266 ; gain = 147.809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1193.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1197.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LD => LDCE: 33 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 111 Warnings, 96 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1197.691 ; gain = 162.234
INFO: [Common 17-1381] The checkpoint 'C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/VERILOG/vivado_2020 project/memory_based_random_prime_generator_autofeed/memory_based_random_prime_generator_autofeed.runs/synth_1/seven_seg_random_prime_generator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file seven_seg_random_prime_generator_utilization_synth.rpt -pb seven_seg_random_prime_generator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 16 10:06:02 2024...
