library IEEE;
use IEEE.std_logic_1164.all;
use ieee.numeric_std.all;

entity testbench is
end testbench;

architecture testbench of testbench is
    constant p_TAMANHO : natural := 8;
 
    signal w_DATA, w_KERNEL : signed(0 to p_TAMANHO-1);
    signal w_RST, w_ENA: std_logic := '0';
    
    signal w_RESULT, w_VALUE : integer;

begin
    uut : entity work.top 
        generic map (p_TAMANHO)
        port map (
            i_DATA   => w_DATA,
            i_KERNEL => w_KERNEL,
            i_ENA => w_ENA,
            o_VALUE  => w_RESULT
        );

    p_INPUTS: process
    begin
  

        
        w_ENA <= '0';        

        w_DATA <= "00000011";
        w_KERNEL <= "00000011";        
        
        wait for 1 ns;
        
        w_ENA <= '1';
        
        wait for 1 ns;

        assert w_RESULT = 9 report "Fail @ 1" severity error;
        
		w_ENA <= '0';        

        w_DATA <= "00000001";
        w_KERNEL <= "00000001";        
        
        wait for 1 ns;
        
        w_ENA <= '1';
        
        wait for 1 ns;

        assert w_RESULT = 1 report "Fail @ 2" severity error;
        
        w_DATA <= "00000011";
        w_KERNEL <= "00000101";  
        
        wait for 1 ns;
        
        assert w_RESULT = 15 report "Fail @ 3" severity error;

    

        wait;
    end process;

end testbench;
