# Synopsys Constraint Checker, version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sun May 13 07:21:20 2018


##### DESIGN INFO #######################################################

Top View:                "MATTY_MAIN_VHDL"
Constraint File(s):      "C:\Users\david\Desktop\MATTY serie\timing_const_matty.sdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 1 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                    Ending                                      |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pll128M2|PLLOUTCOREA_derived_clock          pll128M2|PLLOUTCOREA_derived_clock          |     7.842            |     No paths         |     No paths         |     No paths                         
pll128M2|PLLOUTCOREA_derived_clock          pll128M2|PLLOUTCOREB_derived_clock          |     7.842            |     No paths         |     No paths         |     No paths                         
pll128M2|PLLOUTCOREA_derived_clock          MATTY_MAIN_VHDL|spi_sclk_inferred_clock     |     Diff grp         |     No paths         |     Diff grp         |     No paths                         
pll128M2|PLLOUTCOREB_derived_clock          pll128M2|PLLOUTCOREA_derived_clock          |     7.842            |     No paths         |     No paths         |     No paths                         
pll128M2|PLLOUTCOREB_derived_clock          pll128M2|PLLOUTCOREB_derived_clock          |     15.683           |     No paths         |     No paths         |     No paths                         
pll128M2|PLLOUTCOREB_derived_clock          sclk_gen|o_sclk_derived_clock               |     15.683           |     No paths         |     7.702            |     No paths                         
sclk_gen|o_sclk_derived_clock               pll128M2|PLLOUTCOREB_derived_clock          |     No paths         |     No paths         |     No paths         |     7.982                            
sclk_gen|o_sclk_derived_clock               sclk_gen|o_sclk_derived_clock               |     15.683           |     15.683           |     No paths         |     No paths                         
MATTY_MAIN_VHDL|spi_sclk_inferred_clock     pll128M2|PLLOUTCOREA_derived_clock          |     Diff grp         |     No paths         |     No paths         |     Diff grp                         
MATTY_MAIN_VHDL|spi_sclk_inferred_clock     MATTY_MAIN_VHDL|spi_sclk_inferred_clock     |     1000.000         |     1000.000         |     No paths         |     No paths                         
===================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:ADC0
p:ADC1
p:ADC2
p:ADC3
p:ADC4
p:ADC5
p:ADC6
p:ADC7
p:ADC8
p:ADC9
p:ADC_clk
p:DAC_cs
p:DAC_mosi
p:LED3
p:LED_ACQ
p:LED_MODE
p:RAM_ADD[0]
p:RAM_ADD[1]
p:RAM_ADD[2]
p:RAM_ADD[3]
p:RAM_ADD[4]
p:RAM_ADD[5]
p:RAM_ADD[6]
p:RAM_ADD[7]
p:RAM_ADD[8]
p:RAM_ADD[9]
p:RAM_ADD[10]
p:RAM_ADD[11]
p:RAM_ADD[12]
p:RAM_ADD[13]
p:RAM_ADD[14]
p:RAM_ADD[15]
p:RAM_ADD[16]
p:RAM_ADD[17]
p:RAM_ADD[18]
p:RAM_DATA[0] (bidir end point)
p:RAM_DATA[0] (bidir start point)
p:RAM_DATA[1] (bidir end point)
p:RAM_DATA[1] (bidir start point)
p:RAM_DATA[2] (bidir end point)
p:RAM_DATA[2] (bidir start point)
p:RAM_DATA[3] (bidir end point)
p:RAM_DATA[3] (bidir start point)
p:RAM_DATA[4] (bidir end point)
p:RAM_DATA[4] (bidir start point)
p:RAM_DATA[5] (bidir end point)
p:RAM_DATA[5] (bidir start point)
p:RAM_DATA[6] (bidir end point)
p:RAM_DATA[6] (bidir start point)
p:RAM_DATA[7] (bidir end point)
p:RAM_DATA[7] (bidir start point)
p:RAM_DATA[8] (bidir end point)
p:RAM_DATA[8] (bidir start point)
p:RAM_DATA[9] (bidir end point)
p:RAM_DATA[9] (bidir start point)
p:RAM_DATA[10] (bidir end point)
p:RAM_DATA[10] (bidir start point)
p:RAM_DATA[11] (bidir end point)
p:RAM_DATA[11] (bidir start point)
p:RAM_DATA[12] (bidir end point)
p:RAM_DATA[12] (bidir start point)
p:RAM_DATA[13] (bidir end point)
p:RAM_DATA[13] (bidir start point)
p:RAM_DATA[14] (bidir end point)
p:RAM_DATA[14] (bidir start point)
p:RAM_DATA[15] (bidir end point)
p:RAM_DATA[15] (bidir start point)
p:RAM_nCE
p:RAM_nLB
p:RAM_nOE
p:RAM_nUB
p:RAM_nWE
p:button_mode
p:button_trig
p:cs_rpi2flash
p:poff
p:pon
p:reset_alim
p:reset_ft
p:reset_rpi
p:spi_cs_flash
p:spi_cs_ft
p:spi_cs_rpi
p:spi_miso_flash
p:spi_miso_ft
p:spi_miso_rpi
p:spi_mosi_flash
p:spi_mosi_ft
p:spi_mosi_rpi
p:spi_sclk_flash
p:spi_sclk_ft
p:spi_sclk_rpi
p:spi_select
p:top_tour1
p:top_tour2
p:trig_ext
p:trig_ft
p:trig_rpi


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
