Release 12.1 - par M.53d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Fri May 08 21:06:46 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   btn_IBUF
   txe_IBUF


