###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Sat Jan 18 19:19:32 2020
#  Design:            layer_controller
#  Command:           optDesign -postRoute
###############################################################
Path 1: MET Setup Check with Pin forward_network_reg[7][10]/CP 
Endpoint:   forward_network_reg[7][10]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.001
- Arrival Time                  2.856
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.185 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.243 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.441 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.521 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.645 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.313 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.947 | 
     | forward_network_reg[7][10] | E ^          | EDFQD1 | 0.054 |   2.856 |   10.001 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.106 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.971 | 
     | forward_network_reg[7][10] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.970 | 
     +-------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin forward_network_reg[5][16]/CP 
Endpoint:   forward_network_reg[5][16]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.040 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.243 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.296 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.168 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[5][16] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.971 | 
     | forward_network_reg[5][16] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.970 | 
     +-------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin forward_network_reg[5][12]/CP 
Endpoint:   forward_network_reg[5][12]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.040 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.243 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.296 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.168 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[5][12] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.971 | 
     | forward_network_reg[5][12] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.970 | 
     +-------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin forward_network_reg[4][25]/CP 
Endpoint:   forward_network_reg[4][25]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.040 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.243 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.296 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.168 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[4][25] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.039 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.972 | 
     | forward_network_reg[4][25] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.970 | 
     +-------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin forward_network_reg[4][16]/CP 
Endpoint:   forward_network_reg[4][16]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.040 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.243 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.296 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.168 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[4][16] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.039 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.972 | 
     | forward_network_reg[4][16] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.970 | 
     +-------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin forward_network_reg[4][15]/CP 
Endpoint:   forward_network_reg[4][15]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.040 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.243 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.296 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.168 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[4][15] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.971 | 
     | forward_network_reg[4][15] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.970 | 
     +-------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin forward_network_reg[4][9]/CP 
Endpoint:   forward_network_reg[4][9]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                           |              |        |       |  Time   |   Time   | 
     |---------------------------+--------------+--------+-------+---------+----------| 
     |                           | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24 | 0.040 |   0.040 |    7.186 | 
     | clk__L2_I1                | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.243 | 
     | clk__L3_I23               | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]      | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.296 |    7.442 | 
     | U653                      | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                      | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                      | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.168 |    9.314 | 
     | FE_OFCC128_n583           | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[4][9] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.002 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I30               | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.971 | 
     | forward_network_reg[4][9] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.970 | 
     +------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin forward_network_reg[7][18]/CP 
Endpoint:   forward_network_reg[7][18]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.001
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.243 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[7][18] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.001 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.972 | 
     | forward_network_reg[7][18] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin forward_network_reg[7][23]/CP 
Endpoint:   forward_network_reg[7][23]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.001
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.243 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[7][23] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.001 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.972 | 
     | forward_network_reg[7][23] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin forward_network_reg[7][24]/CP 
Endpoint:   forward_network_reg[7][24]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.001
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.243 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[7][24] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.001 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.972 | 
     | forward_network_reg[7][24] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin forward_network_reg[7][27]/CP 
Endpoint:   forward_network_reg[7][27]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.001
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.243 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[7][27] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.001 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.972 | 
     | forward_network_reg[7][27] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin forward_network_reg[6][29]/CP 
Endpoint:   forward_network_reg[6][29]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.243 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[6][29] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.972 | 
     | forward_network_reg[6][29] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.970 | 
     +-------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin forward_network_reg[5][22]/CP 
Endpoint:   forward_network_reg[5][22]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.243 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[5][22] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.972 | 
     | forward_network_reg[5][22] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.970 | 
     +-------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin forward_network_reg[4][27]/CP 
Endpoint:   forward_network_reg[4][27]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.001
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.243 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[4][27] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.001 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.972 | 
     | forward_network_reg[4][27] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin forward_network_reg[4][26]/CP 
Endpoint:   forward_network_reg[4][26]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.243 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[4][26] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.972 | 
     | forward_network_reg[4][26] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.970 | 
     +-------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin forward_network_reg[7][14]/CP 
Endpoint:   forward_network_reg[7][14]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.856
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.244 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.948 | 
     | forward_network_reg[7][14] | E ^          | EDFQD1 | 0.054 |   2.856 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.971 | 
     | forward_network_reg[7][14] | CP ^       | EDFQD1 | 0.000 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin forward_network_reg[7][29]/CP 
Endpoint:   forward_network_reg[7][29]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.001
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.244 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.948 | 
     | forward_network_reg[7][29] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.001 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.972 | 
     | forward_network_reg[7][29] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin forward_network_reg[6][13]/CP 
Endpoint:   forward_network_reg[6][13]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.001
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.244 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.948 | 
     | forward_network_reg[6][13] | E ^          | EDFQD1 | 0.053 |   2.855 |   10.001 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.972 | 
     | forward_network_reg[6][13] | CP ^       | EDFQD1 | 0.001 |   0.175 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin forward_network_reg[5][18]/CP 
Endpoint:   forward_network_reg[5][18]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.001
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.244 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.948 | 
     | forward_network_reg[5][18] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.001 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.972 | 
     | forward_network_reg[5][18] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin forward_network_reg[4][23]/CP 
Endpoint:   forward_network_reg[4][23]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.856
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.244 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.948 | 
     | forward_network_reg[4][23] | E ^          | EDFQD1 | 0.054 |   2.856 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.042 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.971 | 
     | forward_network_reg[4][23] | CP ^       | EDFQD1 | 0.000 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin forward_network_reg[5][15]/CP 
Endpoint:   forward_network_reg[5][15]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.244 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.948 | 
     | forward_network_reg[5][15] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.039 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.043 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.972 | 
     | forward_network_reg[5][15] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin forward_network_reg[4][14]/CP 
Endpoint:   forward_network_reg[4][14]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.244 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.948 | 
     | forward_network_reg[4][14] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.039 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.043 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.972 | 
     | forward_network_reg[4][14] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin forward_network_reg[5][11]/CP 
Endpoint:   forward_network_reg[5][11]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.856
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.040 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.244 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.296 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.168 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[5][11] | E ^          | EDFQD1 | 0.054 |   2.856 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.043 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.971 | 
     | forward_network_reg[5][11] | CP ^       | EDFQD1 | 0.000 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin forward_network_reg[7][21]/CP 
Endpoint:   forward_network_reg[7][21]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.175
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.001
- Arrival Time                  2.855
= Slack Time                    7.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.244 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.308 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[7][21] | E ^          | EDFQD1 | 0.053 |   2.855 |   10.001 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.146 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.043 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.972 | 
     | forward_network_reg[7][21] | CP ^       | EDFQD1 | 0.001 |   0.175 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin forward_network_reg[4][29]/CP 
Endpoint:   forward_network_reg[4][29]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.856
= Slack Time                    7.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.040 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.244 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.309 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.296 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.168 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[4][29] | E ^          | EDFQD1 | 0.054 |   2.856 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.043 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.971 | 
     | forward_network_reg[4][29] | CP ^       | EDFQD1 | 0.000 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin forward_network_reg[7][11]/CP 
Endpoint:   forward_network_reg[7][11]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.855
= Slack Time                    7.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.244 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.309 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[7][11] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.043 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.971 | 
     | forward_network_reg[7][11] | CP ^       | EDFQD1 | 0.000 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin forward_network_reg[6][21]/CP 
Endpoint:   forward_network_reg[6][21]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.175
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.001
- Arrival Time                  2.854
= Slack Time                    7.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.244 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.309 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.522 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[6][21] | E ^          | EDFQD1 | 0.053 |   2.854 |   10.001 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.043 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.972 | 
     | forward_network_reg[6][21] | CP ^       | EDFQD1 | 0.001 |   0.175 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin forward_network_reg[7][15]/CP 
Endpoint:   forward_network_reg[7][15]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.175
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.001
- Arrival Time                  2.854
= Slack Time                    7.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.244 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.309 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.523 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.948 | 
     | forward_network_reg[7][15] | E ^          | EDFQD1 | 0.053 |   2.854 |   10.001 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.043 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.972 | 
     | forward_network_reg[7][15] | CP ^       | EDFQD1 | 0.001 |   0.175 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin forward_network_reg[7][13]/CP 
Endpoint:   forward_network_reg[7][13]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.175
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.001
- Arrival Time                  2.854
= Slack Time                    7.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.244 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.309 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.523 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.168 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.948 | 
     | forward_network_reg[7][13] | E ^          | EDFQD1 | 0.053 |   2.854 |   10.001 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.043 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.972 | 
     | forward_network_reg[7][13] | CP ^       | EDFQD1 | 0.001 |   0.175 |   -6.972 | 
     +-------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin forward_network_reg[6][26]/CP 
Endpoint:   forward_network_reg[6][26]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.855
= Slack Time                    7.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.244 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.309 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.523 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[6][26] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.043 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.972 | 
     | forward_network_reg[6][26] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin forward_network_reg[6][15]/CP 
Endpoint:   forward_network_reg[6][15]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.855
= Slack Time                    7.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.186 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.244 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.309 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.442 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.523 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.646 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.314 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.948 | 
     | forward_network_reg[6][15] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.107 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.043 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.972 | 
     | forward_network_reg[6][15] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin forward_network_reg[7][12]/CP 
Endpoint:   forward_network_reg[7][12]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.177
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.003
- Arrival Time                  2.856
= Slack Time                    7.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.187 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.244 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.309 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.443 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.523 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.647 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.315 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.949 | 
     | forward_network_reg[7][12] | E ^          | EDFQD1 | 0.054 |   2.856 |   10.003 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.039 |   -7.108 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.043 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.972 | 
     | forward_network_reg[7][12] | CP ^       | EDFQD1 | 0.001 |   0.177 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin forward_network_reg[7][19]/CP 
Endpoint:   forward_network_reg[7][19]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.177
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.003
- Arrival Time                  2.856
= Slack Time                    7.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.187 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.244 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.309 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.443 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.523 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.647 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.315 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.949 | 
     | forward_network_reg[7][19] | E ^          | EDFQD1 | 0.054 |   2.856 |   10.003 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.039 |   -7.108 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.043 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.972 | 
     | forward_network_reg[7][19] | CP ^       | EDFQD1 | 0.001 |   0.177 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin forward_network_reg[7][16]/CP 
Endpoint:   forward_network_reg[7][16]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.855
= Slack Time                    7.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.187 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.245 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.309 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.443 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.523 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.647 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.315 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.949 | 
     | forward_network_reg[7][16] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.039 |   -7.108 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.043 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.972 | 
     | forward_network_reg[7][16] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin forward_network_reg[7][25]/CP 
Endpoint:   forward_network_reg[7][25]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.855
= Slack Time                    7.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.187 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.245 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.309 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.443 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.523 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.647 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.315 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.949 | 
     | forward_network_reg[7][25] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.039 |   -7.108 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.043 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.972 | 
     | forward_network_reg[7][25] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin forward_network_reg[5][23]/CP 
Endpoint:   forward_network_reg[5][23]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.855
= Slack Time                    7.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.187 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.245 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.309 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.443 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.523 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.647 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.315 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.949 | 
     | forward_network_reg[5][23] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.039 |   -7.108 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.043 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.972 | 
     | forward_network_reg[5][23] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin forward_network_reg[4][13]/CP 
Endpoint:   forward_network_reg[4][13]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.177
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.003
- Arrival Time                  2.856
= Slack Time                    7.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.040 |    7.187 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.245 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.309 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.296 |    7.443 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.523 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.647 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.168 |    9.315 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.949 | 
     | forward_network_reg[4][13] | E ^          | EDFQD1 | 0.054 |   2.856 |   10.003 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.039 |   -7.108 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.043 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.972 | 
     | forward_network_reg[4][13] | CP ^       | EDFQD1 | 0.001 |   0.177 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin forward_network_reg[7][28]/CP 
Endpoint:   forward_network_reg[7][28]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.003
- Arrival Time                  2.855
= Slack Time                    7.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.187 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.245 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.309 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.443 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.523 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.647 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.315 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.949 | 
     | forward_network_reg[7][28] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.003 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.108 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.044 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.972 | 
     | forward_network_reg[7][28] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin forward_network_reg[5][29]/CP 
Endpoint:   forward_network_reg[5][29]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.177
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.003
- Arrival Time                  2.855
= Slack Time                    7.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.148 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.040 |    7.187 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.245 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.310 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.296 |    7.443 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.523 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.647 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.168 |    9.315 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.949 | 
     | forward_network_reg[5][29] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.003 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.148 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.039 |   -7.108 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.044 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.972 | 
     | forward_network_reg[5][29] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin forward_network_reg[5][28]/CP 
Endpoint:   forward_network_reg[5][28]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.003
- Arrival Time                  2.855
= Slack Time                    7.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.187 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.245 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.309 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.443 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.523 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.647 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.315 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.949 | 
     | forward_network_reg[5][28] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.003 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.108 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.044 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.972 | 
     | forward_network_reg[5][28] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin forward_network_reg[5][27]/CP 
Endpoint:   forward_network_reg[5][27]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.177
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.003
- Arrival Time                  2.855
= Slack Time                    7.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.148 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.040 |    7.187 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.245 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.310 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.296 |    7.443 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.523 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.647 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.168 |    9.315 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.949 | 
     | forward_network_reg[5][27] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.003 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.148 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.039 |   -7.108 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.044 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.972 | 
     | forward_network_reg[5][27] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin forward_network_reg[5][14]/CP 
Endpoint:   forward_network_reg[5][14]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.003
- Arrival Time                  2.855
= Slack Time                    7.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.187 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.245 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.309 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.443 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.523 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.647 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.315 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.949 | 
     | forward_network_reg[5][14] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.003 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.147 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.108 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.044 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.972 | 
     | forward_network_reg[5][14] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin forward_network_reg[4][20]/CP 
Endpoint:   forward_network_reg[4][20]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.177
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.003
- Arrival Time                  2.855
= Slack Time                    7.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.148 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.040 |    7.187 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.245 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.310 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.296 |    7.443 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.523 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.647 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.168 |    9.315 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.949 | 
     | forward_network_reg[4][20] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.003 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.148 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.039 |   -7.108 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.044 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.972 | 
     | forward_network_reg[4][20] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin forward_network_reg[7][30]/CP 
Endpoint:   forward_network_reg[7][30]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.854
= Slack Time                    7.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.148 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.187 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.245 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.310 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.443 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.524 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.647 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.315 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.949 | 
     | forward_network_reg[7][30] | E ^          | EDFQD1 | 0.053 |   2.854 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.148 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.108 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.044 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.973 | 
     | forward_network_reg[7][30] | CP ^       | EDFQD1 | 0.002 |   0.176 |   -6.972 | 
     +-------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin forward_network_reg[4][19]/CP 
Endpoint:   forward_network_reg[4][19]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.854
= Slack Time                    7.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.148 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.188 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.245 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.310 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.444 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.524 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.647 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.168 |    9.316 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.950 | 
     | forward_network_reg[4][19] | E ^          | EDFQD1 | 0.052 |   2.854 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.148 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.109 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.044 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.973 | 
     | forward_network_reg[4][19] | CP ^       | EDFQD1 | 0.001 |   0.176 |   -6.972 | 
     +-------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin forward_network_reg[5][26]/CP 
Endpoint:   forward_network_reg[5][26]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.854
= Slack Time                    7.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.148 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.040 |    7.188 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.246 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.310 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.296 |    7.444 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.524 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.648 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.168 |    9.316 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.950 | 
     | forward_network_reg[5][26] | E ^          | EDFQD1 | 0.053 |   2.854 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.148 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.109 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.044 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.974 | 
     | forward_network_reg[5][26] | CP ^       | EDFQD1 | 0.002 |   0.176 |   -6.972 | 
     +-------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin forward_network_reg[6][17]/CP 
Endpoint:   forward_network_reg[6][17]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.177
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.003
- Arrival Time                  2.855
= Slack Time                    7.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.148 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.188 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.246 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.310 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.444 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.524 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.648 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.316 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.950 | 
     | forward_network_reg[6][17] | E ^          | EDFQD1 | 0.054 |   2.855 |   10.003 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.148 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.109 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.044 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.973 | 
     | forward_network_reg[6][17] | CP ^       | EDFQD1 | 0.002 |   0.177 |   -6.971 | 
     +-------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin forward_network_reg[6][9]/CP 
Endpoint:   forward_network_reg[6][9]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q      (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.854
= Slack Time                    7.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                           |              |        |       |  Time   |   Time   | 
     |---------------------------+--------------+--------+-------+---------+----------| 
     |                           | clk ^        |        |       |   0.000 |    7.148 | 
     | clk__L1_I0                | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.188 | 
     | clk__L2_I1                | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.246 | 
     | clk__L3_I23               | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.310 | 
     | mem_cur_state_reg[3]      | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.444 | 
     | U653                      | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.524 | 
     | U645                      | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.648 | 
     | U591                      | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.316 | 
     | FE_OFCC128_n583           | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.950 | 
     | forward_network_reg[6][9] | E ^          | EDFQD1 | 0.052 |   2.854 |   10.002 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                           |            |        |       |  Time   |   Time   | 
     |---------------------------+------------+--------+-------+---------+----------| 
     |                           | clk ^      |        |       |   0.000 |   -7.148 | 
     | clk__L1_I0                | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.109 | 
     | clk__L2_I2                | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.044 | 
     | clk__L3_I30               | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.974 | 
     | forward_network_reg[6][9] | CP ^       | EDFQD1 | 0.002 |   0.176 |   -6.972 | 
     +------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin forward_network_reg[5][10]/CP 
Endpoint:   forward_network_reg[5][10]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.176
- Setup                         0.174
+ Phase Shift                  10.000
= Required Time                10.002
- Arrival Time                  2.854
= Slack Time                    7.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.148 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.039 |    7.188 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.246 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.310 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.295 |    7.444 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.524 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.648 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.167 |    9.316 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.801 |    9.950 | 
     | forward_network_reg[5][10] | E ^          | EDFQD1 | 0.052 |   2.854 |   10.002 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.148 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.040 |   -7.109 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.045 | 
     | clk__L3_I30                | I ^ -> Z ^ | CKBD16 | 0.071 |   0.175 |   -6.974 | 
     | forward_network_reg[5][10] | CP ^       | EDFQD1 | 0.002 |   0.176 |   -6.972 | 
     +-------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin forward_network_reg[5][20]/CP 
Endpoint:   forward_network_reg[5][20]/E (^) checked with  leading edge of 'clk'
Beginpoint: mem_cur_state_reg[3]/Q       (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.178
- Setup                         0.173
+ Phase Shift                  10.000
= Required Time                10.004
- Arrival Time                  2.854
= Slack Time                    7.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                            |              |        |       |  Time   |   Time   | 
     |----------------------------+--------------+--------+-------+---------+----------| 
     |                            | clk ^        |        |       |   0.000 |    7.150 | 
     | clk__L1_I0                 | I ^ -> Z ^   | CKBD24 | 0.040 |   0.040 |    7.189 | 
     | clk__L2_I1                 | I ^ -> Z ^   | CKBD24 | 0.058 |   0.097 |    7.247 | 
     | clk__L3_I23                | I ^ -> Z ^   | CKBD16 | 0.065 |   0.162 |    7.312 | 
     | mem_cur_state_reg[3]       | CP ^ -> Q ^  | EDFQD1 | 0.133 |   0.296 |    7.445 | 
     | U653                       | A1 ^ -> Z ^  | AN2D0  | 0.080 |   0.376 |    7.526 | 
     | U645                       | A3 ^ -> ZN v | ND3D0  | 0.124 |   0.499 |    7.649 | 
     | U591                       | A2 v -> ZN ^ | NR2D0  | 1.668 |   2.168 |    9.317 | 
     | FE_OFCC128_n583            | I ^ -> Z ^   | CKBD3  | 0.634 |   2.802 |    9.951 | 
     | forward_network_reg[5][20] | E ^          | EDFQD1 | 0.053 |   2.854 |   10.004 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                            |            |        |       |  Time   |   Time   | 
     |----------------------------+------------+--------+-------+---------+----------| 
     |                            | clk ^      |        |       |   0.000 |   -7.150 | 
     | clk__L1_I0                 | I ^ -> Z ^ | CKBD24 | 0.040 |   0.039 |   -7.110 | 
     | clk__L2_I2                 | I ^ -> Z ^ | CKBD24 | 0.064 |   0.104 |   -7.046 | 
     | clk__L3_I29                | I ^ -> Z ^ | CKBD16 | 0.072 |   0.175 |   -6.974 | 
     | forward_network_reg[5][20] | CP ^       | EDFQD1 | 0.002 |   0.177 |   -6.972 | 
     +-------------------------------------------------------------------------------+ 

