1: "use8"
5: "use8" is empty

1: "use16"
5: "use16" is empty

1: "use32"
5: "use32" is empty

1: "test_with_1"
4: "test_with_1" has unsupported operation: builtin.unregistered: llvm.icmp

4: "test_with_1" has unsupported operation: llvm.zext

1: "test_with_3"
4: "test_with_3" has unsupported operation: builtin.unregistered: llvm.icmp

4: "test_with_3" has unsupported operation: llvm.zext

1: "test_with_5"
4: "test_with_5" has unsupported operation: builtin.unregistered: llvm.icmp

4: "test_with_5" has unsupported operation: llvm.zext

1: "test_with_neg_5"
4: "test_with_neg_5" has unsupported operation: builtin.unregistered: llvm.icmp

4: "test_with_neg_5" has unsupported operation: llvm.zext

1: "test_with_even"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.shl
2: llvm.and
2: llvm.return

1: "test_vec"
4: "test_vec" has unsupported operation: builtin.unregistered: llvm.icmp

4: "test_vec" has unsupported operation: llvm.zext

1: "test_with_neg_even"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.shl
2: llvm.and
2: llvm.return

1: "test_with_more_one_use"
4: "test_with_more_one_use" has unsupported operation: llvm.call

1: "test1"
2: llvm.func
2: llvm.mlir.constant
2: llvm.and
2: llvm.return

1: "test2"
2: llvm.func
2: llvm.mlir.constant
2: llvm.and
2: llvm.return

1: "test3"
2: llvm.func
2: llvm.mlir.constant
2: llvm.and
2: llvm.return

1: "test3_logical"
2: llvm.func
2: llvm.mlir.constant
2: builtin.unregistered: llvm.select
2: llvm.return

1: "test4"
2: llvm.func
2: llvm.mlir.constant
2: llvm.and
2: llvm.return

1: "test4_logical"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: builtin.unregistered: llvm.select
2: llvm.return

1: "test5"
2: llvm.func
2: llvm.and
2: llvm.return

1: "test6"
2: llvm.func
2: llvm.and
2: llvm.return

1: "test6_logical"
2: llvm.func
2: llvm.mlir.constant
2: builtin.unregistered: llvm.select
2: llvm.return

1: "test7"
2: llvm.func
2: llvm.mlir.constant
2: llvm.xor
2: llvm.and
2: llvm.return

1: "test8"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.and
2: llvm.and
2: llvm.return

1: "test9"
4: "test9" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test9a"
4: "test9a" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test10"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.and
2: llvm.xor
2: llvm.and
2: llvm.return

1: "test11"
4: "test11" has unsupported operation: llvm.store

1: "test12"
4: "test12" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test12_logical"
4: "test12_logical" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test13"
4: "test13" has unsupported operation after optimization: builtin.unregistered: llvm.icmp

4: "test13" has unsupported operation after optimization: builtin.unregistered: llvm.icmp

1: "test13_logical"
4: "test13_logical" has unsupported operation after optimization: builtin.unregistered: llvm.icmp

4: "test13_logical" has unsupported operation after optimization: builtin.unregistered: llvm.icmp

1: "test14"
4: "test14" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test15"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.lshr
2: llvm.and
2: llvm.return

1: "test16"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.shl
2: llvm.and
2: llvm.return

1: "test18"
4: "test18" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test18_vec"
4: "test18_vec" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test18a"
4: "test18a" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test18a_vec"
4: "test18a_vec" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test19"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.shl
2: llvm.and
2: llvm.return

1: "test20"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.lshr
2: llvm.and
2: llvm.return

1: "test23"
4: "test23" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test23_logical"
4: "test23_logical" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test23vec"
4: "test23vec" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test24"
4: "test24" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test24_logical"
4: "test24_logical" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test25"
4: "test25" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test25_logical"
4: "test25_logical" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test25vec"
4: "test25vec" has unsupported operation: builtin.unregistered: llvm.icmp

1: "test27"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.and
2: llvm.sub
2: llvm.and
2: llvm.add
2: llvm.return

1: "ashr_lowmask"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.ashr
2: llvm.and
2: llvm.return

1: "ashr_lowmask_use"
4: "ashr_lowmask_use" has unsupported operation: llvm.call

1: "ashr_lowmask_use_splat"
4: "ashr_lowmask_use_splat" has unsupported operation: llvm.store

1: "ashr_not_lowmask1_use"
4: "ashr_not_lowmask1_use" has unsupported operation: llvm.call

1: "ashr_not_lowmask2_use"
4: "ashr_not_lowmask2_use" has unsupported operation: llvm.call

1: "ashr_not_lowmask3_use"
4: "ashr_not_lowmask3_use" has unsupported operation: llvm.call

1: "test29"
4: "test29" has unsupported operation: llvm.zext

1: "test30"
4: "test30" has unsupported operation: llvm.zext

1: "test31"
4: "test31" has unsupported operation after optimization: llvm.zext

1: "and_demanded_bits_splat_vec"
8: "and_demanded_bits_splat_vec" contains vectors which are unsupported

1: "and_zext_demanded"
4: "and_zext_demanded" has unsupported operation: llvm.zext

1: "test32"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.and
2: llvm.lshr
2: llvm.and
2: llvm.return

1: "test33"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.and
2: llvm.xor
2: llvm.and
2: llvm.or
2: llvm.return

1: "test33b"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.and
2: llvm.xor
2: llvm.and
2: llvm.or
2: llvm.return

1: "test33vec"
8: "test33vec" contains vectors which are unsupported

1: "test33vecb"
8: "test33vecb" contains vectors which are unsupported

1: "test34"
2: llvm.func
2: llvm.or
2: llvm.and
2: llvm.return

1: "PR24942"
8: "PR24942" contains vectors which are unsupported

1: "test35"
4: "test35" has unsupported operation: llvm.zext

1: "test35_uniform"
4: "test35_uniform" has unsupported operation: llvm.zext

1: "test36"
4: "test36" has unsupported operation: llvm.zext

1: "test36_uniform"
4: "test36_uniform" has unsupported operation: llvm.zext

1: "test36_poison"
4: "test36_poison" has unsupported operation: builtin.unregistered: llvm.mlir.poison

4: "test36_poison" has unsupported operation: llvm.mlir.undef

4: "test36_poison" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "test36_poison" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "test36_poison" has unsupported operation: llvm.mlir.undef

4: "test36_poison" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "test36_poison" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "test36_poison" has unsupported operation: llvm.zext

1: "test37"
4: "test37" has unsupported operation: llvm.zext

1: "test37_uniform"
4: "test37_uniform" has unsupported operation: llvm.zext

1: "test37_nonuniform"
4: "test37_nonuniform" has unsupported operation: llvm.zext

1: "test38"
4: "test38" has unsupported operation: llvm.zext

1: "test39"
4: "test39" has unsupported operation: llvm.zext

1: "lowmask_add_zext"
4: "lowmask_add_zext" has unsupported operation: llvm.trunc

4: "lowmask_add_zext" has unsupported operation: llvm.zext

1: "lowmask_add_zext_commute"
4: "lowmask_add_zext_commute" has unsupported operation: llvm.trunc

4: "lowmask_add_zext_commute" has unsupported operation: llvm.zext

1: "lowmask_add_zext_wrong_mask"
4: "lowmask_add_zext_wrong_mask" has unsupported operation: llvm.zext

1: "lowmask_add_zext_use1"
4: "lowmask_add_zext_use1" has unsupported operation: llvm.zext

4: "lowmask_add_zext_use1" has unsupported operation: llvm.call

1: "lowmask_add_zext_use2"
4: "lowmask_add_zext_use2" has unsupported operation: llvm.zext

4: "lowmask_add_zext_use2" has unsupported operation: llvm.call

1: "lowmask_sub_zext"
4: "lowmask_sub_zext" has unsupported operation: llvm.trunc

4: "lowmask_sub_zext" has unsupported operation: llvm.zext

1: "lowmask_sub_zext_commute"
4: "lowmask_sub_zext_commute" has unsupported operation: llvm.trunc

4: "lowmask_sub_zext_commute" has unsupported operation: llvm.zext

1: "lowmask_mul_zext"
4: "lowmask_mul_zext" has unsupported operation: llvm.trunc

4: "lowmask_mul_zext" has unsupported operation: llvm.zext

1: "lowmask_xor_zext_commute"
4: "lowmask_xor_zext_commute" has unsupported operation: llvm.trunc

4: "lowmask_xor_zext_commute" has unsupported operation: llvm.zext

1: "lowmask_or_zext_commute"
4: "lowmask_or_zext_commute" has unsupported operation: llvm.trunc

4: "lowmask_or_zext_commute" has unsupported operation: llvm.zext

1: "test40"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mlir.constant
2: builtin.unregistered: llvm.select
2: llvm.and
2: llvm.return

1: "test40vec"
8: "test40vec" contains vectors which are unsupported

1: "test40vec2"
8: "test40vec2" contains vectors which are unsupported

1: "test41"
4: "test41" has unsupported operation: builtin.unregistered: llvm.cond_br

4: "test41" has unsupported operation: builtin.unregistered: llvm.br

1: "test41vec"
4: "test41vec" has unsupported operation: builtin.unregistered: llvm.cond_br

4: "test41vec" has unsupported operation: builtin.unregistered: llvm.br

1: "test41vec2"
4: "test41vec2" has unsupported operation: builtin.unregistered: llvm.cond_br

4: "test41vec2" has unsupported operation: builtin.unregistered: llvm.br

1: "test42"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mul
2: llvm.or
2: llvm.xor
2: llvm.xor
2: llvm.and
2: llvm.return

1: "test43"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mul
2: llvm.or
2: llvm.xor
2: llvm.xor
2: llvm.and
2: llvm.return

1: "test44"
2: llvm.func
2: llvm.mlir.constant
2: llvm.xor
2: llvm.or
2: llvm.and
2: llvm.return

1: "test45"
2: llvm.func
2: llvm.mlir.constant
2: llvm.xor
2: llvm.or
2: llvm.and
2: llvm.return

1: "test46"
2: llvm.func
2: llvm.mlir.constant
2: llvm.xor
2: llvm.or
2: llvm.and
2: llvm.return

1: "test47"
2: llvm.func
2: llvm.mlir.constant
2: llvm.xor
2: llvm.or
2: llvm.and
2: llvm.return

1: "and_orn_cmp_1"
4: "and_orn_cmp_1" has unsupported operation: builtin.unregistered: llvm.icmp

4: "and_orn_cmp_1" has unsupported operation: builtin.unregistered: llvm.icmp

1: "and_orn_cmp_1_logical"
4: "and_orn_cmp_1_logical" has unsupported operation: builtin.unregistered: llvm.icmp

4: "and_orn_cmp_1_logical" has unsupported operation: builtin.unregistered: llvm.icmp

1: "and_orn_cmp_2"
4: "and_orn_cmp_2" has unsupported operation: builtin.unregistered: llvm.icmp

4: "and_orn_cmp_2" has unsupported operation: builtin.unregistered: llvm.icmp

1: "and_orn_cmp_3"
4: "and_orn_cmp_3" has unsupported operation: builtin.unregistered: llvm.icmp

4: "and_orn_cmp_3" has unsupported operation: builtin.unregistered: llvm.icmp

1: "and_orn_cmp_3_logical"
4: "and_orn_cmp_3_logical" has unsupported operation: builtin.unregistered: llvm.icmp

4: "and_orn_cmp_3_logical" has unsupported operation: builtin.unregistered: llvm.icmp

1: "or_andn_cmp_4"
4: "or_andn_cmp_4" has unsupported operation: builtin.unregistered: llvm.icmp

4: "or_andn_cmp_4" has unsupported operation: builtin.unregistered: llvm.icmp

1: "andn_or_cmp_1"
4: "andn_or_cmp_1" has unsupported operation: builtin.unregistered: llvm.icmp

4: "andn_or_cmp_1" has unsupported operation: builtin.unregistered: llvm.icmp

1: "andn_or_cmp_1_logical"
4: "andn_or_cmp_1_logical" has unsupported operation: builtin.unregistered: llvm.icmp

4: "andn_or_cmp_1_logical" has unsupported operation: builtin.unregistered: llvm.icmp

1: "andn_or_cmp_2"
4: "andn_or_cmp_2" has unsupported operation: builtin.unregistered: llvm.icmp

4: "andn_or_cmp_2" has unsupported operation: builtin.unregistered: llvm.icmp

1: "andn_or_cmp_2_logical"
4: "andn_or_cmp_2_logical" has unsupported operation: builtin.unregistered: llvm.icmp

4: "andn_or_cmp_2_logical" has unsupported operation: builtin.unregistered: llvm.icmp

1: "andn_or_cmp_3"
4: "andn_or_cmp_3" has unsupported operation: builtin.unregistered: llvm.icmp

4: "andn_or_cmp_3" has unsupported operation: builtin.unregistered: llvm.icmp

1: "andn_or_cmp_4"
4: "andn_or_cmp_4" has unsupported operation: builtin.unregistered: llvm.icmp

4: "andn_or_cmp_4" has unsupported operation: builtin.unregistered: llvm.icmp

1: "andn_or_cmp_4_logical"
4: "andn_or_cmp_4_logical" has unsupported operation: builtin.unregistered: llvm.icmp

4: "andn_or_cmp_4_logical" has unsupported operation: builtin.unregistered: llvm.icmp

1: "lowbitmask_casted_shift"
4: "lowbitmask_casted_shift" has unsupported operation: llvm.sext

1: "lowbitmask_casted_shift_wrong_mask1"
4: "lowbitmask_casted_shift_wrong_mask1" has unsupported operation: llvm.sext

1: "lowbitmask_casted_shift_wrong_mask2"
4: "lowbitmask_casted_shift_wrong_mask2" has unsupported operation: llvm.sext

1: "lowbitmask_casted_shift_use1"
4: "lowbitmask_casted_shift_use1" has unsupported operation: llvm.call

4: "lowbitmask_casted_shift_use1" has unsupported operation: llvm.sext

1: "lowbitmask_casted_shift_use2"
4: "lowbitmask_casted_shift_use2" has unsupported operation: llvm.sext

4: "lowbitmask_casted_shift_use2" has unsupported operation: llvm.call

1: "lowbitmask_casted_shift_vec_splat"
4: "lowbitmask_casted_shift_vec_splat" has unsupported operation: llvm.sext

1: "lowmask_sext_in_reg"
4: "lowmask_sext_in_reg" has unsupported operation: llvm.call

1: "lowmask_not_sext_in_reg"
4: "lowmask_not_sext_in_reg" has unsupported operation: llvm.call

1: "not_lowmask_sext_in_reg"
4: "not_lowmask_sext_in_reg" has unsupported operation: llvm.call

1: "not_lowmask_sext_in_reg2"
4: "not_lowmask_sext_in_reg2" has unsupported operation: llvm.call

1: "lowmask_sext_in_reg_splat"
4: "lowmask_sext_in_reg_splat" has unsupported operation: llvm.store

1: "lowmask_add"
4: "lowmask_add" has unsupported operation: llvm.call

1: "lowmask_add_2"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.add
2: llvm.and
2: llvm.return

1: "lowmask_add_2_uses"
4: "lowmask_add_2_uses" has unsupported operation: llvm.call

1: "lowmask_add_2_splat"
4: "lowmask_add_2_splat" has unsupported operation: llvm.store

1: "not_lowmask_add"
4: "not_lowmask_add" has unsupported operation: llvm.call

1: "not_lowmask_add2"
4: "not_lowmask_add2" has unsupported operation: llvm.call

1: "lowmask_add_splat"
4: "lowmask_add_splat" has unsupported operation: llvm.store

1: "lowmask_add_splat_poison"
4: "lowmask_add_splat_poison" has unsupported operation: builtin.unregistered: llvm.mlir.poison

4: "lowmask_add_splat_poison" has unsupported operation: llvm.mlir.undef

4: "lowmask_add_splat_poison" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "lowmask_add_splat_poison" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "lowmask_add_splat_poison" has unsupported operation: llvm.mlir.undef

4: "lowmask_add_splat_poison" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "lowmask_add_splat_poison" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "lowmask_add_splat_poison" has unsupported operation: llvm.store

1: "lowmask_add_vec"
4: "lowmask_add_vec" has unsupported operation: llvm.store

1: "flip_masked_bit"
2: llvm.func
2: llvm.mlir.constant
2: llvm.add
2: llvm.and
2: llvm.return

1: "flip_masked_bit_uniform"
8: "flip_masked_bit_uniform" contains vectors which are unsupported

1: "flip_masked_bit_poison"
4: "flip_masked_bit_poison" has unsupported operation: builtin.unregistered: llvm.mlir.poison

4: "flip_masked_bit_poison" has unsupported operation: llvm.mlir.undef

4: "flip_masked_bit_poison" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "flip_masked_bit_poison" has unsupported operation: builtin.unregistered: llvm.insertelement

1: "flip_masked_bit_nonuniform"
8: "flip_masked_bit_nonuniform" contains vectors which are unsupported

1: "ashr_bitwidth_mask"
4: "ashr_bitwidth_mask" has unsupported operation: builtin.unregistered: llvm.icmp

1: "ashr_bitwidth_mask_vec_commute"
4: "ashr_bitwidth_mask_vec_commute" has unsupported operation: builtin.unregistered: llvm.icmp

1: "ashr_bitwidth_mask_use"
4: "ashr_bitwidth_mask_use" has unsupported operation: llvm.call

1: "ashr_not_bitwidth_mask"
7: "ashr_not_bitwidth_mask" is unchanged by InstCombine

1: "lshr_bitwidth_mask"
7: "lshr_bitwidth_mask" is unchanged by InstCombine

1: "signbit_splat_mask"
4: "signbit_splat_mask" has unsupported operation: builtin.unregistered: llvm.icmp

1: "signbit_splat_mask_commute"
4: "signbit_splat_mask_commute" has unsupported operation: builtin.unregistered: llvm.icmp

1: "signbit_splat_mask_use1"
4: "signbit_splat_mask_use1" has unsupported operation: llvm.call

4: "signbit_splat_mask_use1" has unsupported operation: builtin.unregistered: llvm.icmp

1: "signbit_splat_mask_use2"
4: "signbit_splat_mask_use2" has unsupported operation: llvm.sext

4: "signbit_splat_mask_use2" has unsupported operation: llvm.call

1: "not_signbit_splat_mask1"
4: "not_signbit_splat_mask1" has unsupported operation: llvm.zext

1: "not_signbit_splat_mask2"
4: "not_signbit_splat_mask2" has unsupported operation: llvm.sext

1: "not_ashr_bitwidth_mask"
4: "not_ashr_bitwidth_mask" has unsupported operation: builtin.unregistered: llvm.icmp

1: "not_ashr_bitwidth_mask_vec_commute"
4: "not_ashr_bitwidth_mask_vec_commute" has unsupported operation: builtin.unregistered: llvm.icmp

1: "not_ashr_bitwidth_mask_use1"
4: "not_ashr_bitwidth_mask_use1" has unsupported operation: llvm.call

4: "not_ashr_bitwidth_mask_use1" has unsupported operation: builtin.unregistered: llvm.icmp

1: "not_ashr_bitwidth_mask_use2"
4: "not_ashr_bitwidth_mask_use2" has unsupported operation: builtin.unregistered: llvm.icmp

4: "not_ashr_bitwidth_mask_use2" has unsupported operation: llvm.sext

4: "not_ashr_bitwidth_mask_use2" has unsupported operation: llvm.call

1: "not_ashr_not_bitwidth_mask"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.ashr
2: llvm.xor
2: llvm.and
2: llvm.return

1: "not_lshr_bitwidth_mask"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.lshr
2: llvm.xor
2: llvm.and
2: llvm.return

1: "invert_signbit_splat_mask"
4: "invert_signbit_splat_mask" has unsupported operation: builtin.unregistered: llvm.icmp

1: "invert_signbit_splat_mask_commute"
4: "invert_signbit_splat_mask_commute" has unsupported operation: builtin.unregistered: llvm.icmp

1: "invert_signbit_splat_mask_use1"
4: "invert_signbit_splat_mask_use1" has unsupported operation: llvm.call

4: "invert_signbit_splat_mask_use1" has unsupported operation: builtin.unregistered: llvm.icmp

1: "invert_signbit_splat_mask_use2"
4: "invert_signbit_splat_mask_use2" has unsupported operation: builtin.unregistered: llvm.icmp

4: "invert_signbit_splat_mask_use2" has unsupported operation: llvm.sext

4: "invert_signbit_splat_mask_use2" has unsupported operation: llvm.call

1: "invert_signbit_splat_mask_use3"
4: "invert_signbit_splat_mask_use3" has unsupported operation: builtin.unregistered: llvm.icmp

4: "invert_signbit_splat_mask_use3" has unsupported operation: llvm.sext

4: "invert_signbit_splat_mask_use3" has unsupported operation: llvm.call

1: "not_invert_signbit_splat_mask1"
4: "not_invert_signbit_splat_mask1" has unsupported operation: builtin.unregistered: llvm.icmp

4: "not_invert_signbit_splat_mask1" has unsupported operation: llvm.sext

4: "not_invert_signbit_splat_mask1" has unsupported operation: llvm.zext

1: "not_invert_signbit_splat_mask2"
4: "not_invert_signbit_splat_mask2" has unsupported operation: llvm.sext

1: "shl_lshr_pow2_const_case1"
4: "shl_lshr_pow2_const_case1" has unsupported operation: builtin.unregistered: llvm.icmp

1: "shl_ashr_pow2_const_case1"
4: "shl_ashr_pow2_const_case1" has unsupported operation: builtin.unregistered: llvm.icmp

1: "shl_lshr_pow2_const_case1_uniform_vec"
4: "shl_lshr_pow2_const_case1_uniform_vec" has unsupported operation: builtin.unregistered: llvm.icmp

1: "shl_lshr_pow2_const_case1_non_uniform_vec"
7: "shl_lshr_pow2_const_case1_non_uniform_vec" is unchanged by InstCombine

1: "shl_lshr_pow2_const_case1_non_uniform_vec_negative"
7: "shl_lshr_pow2_const_case1_non_uniform_vec_negative" is unchanged by InstCombine

1: "shl_lshr_pow2_const_case1_poison1_vec"
4: "shl_lshr_pow2_const_case1_poison1_vec" has unsupported operation: builtin.unregistered: llvm.icmp

1: "shl_lshr_pow2_const_case1_poison2_vec"
4: "shl_lshr_pow2_const_case1_poison2_vec" has unsupported operation: builtin.unregistered: llvm.mlir.poison

4: "shl_lshr_pow2_const_case1_poison2_vec" has unsupported operation: llvm.mlir.undef

4: "shl_lshr_pow2_const_case1_poison2_vec" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "shl_lshr_pow2_const_case1_poison2_vec" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "shl_lshr_pow2_const_case1_poison2_vec" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "shl_lshr_pow2_const_case1_poison2_vec" has unsupported operation: builtin.unregistered: llvm.icmp

1: "shl_lshr_pow2_const_case1_poison3_vec"
4: "shl_lshr_pow2_const_case1_poison3_vec" has unsupported operation: builtin.unregistered: llvm.mlir.poison

4: "shl_lshr_pow2_const_case1_poison3_vec" has unsupported operation: llvm.mlir.undef

4: "shl_lshr_pow2_const_case1_poison3_vec" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "shl_lshr_pow2_const_case1_poison3_vec" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "shl_lshr_pow2_const_case1_poison3_vec" has unsupported operation: builtin.unregistered: llvm.insertelement

1: "shl_lshr_pow2_const_case2"
4: "shl_lshr_pow2_const_case2" has unsupported operation: builtin.unregistered: llvm.icmp

1: "shl_lshr_pow2_not_const_case2"
4: "shl_lshr_pow2_not_const_case2" has unsupported operation: builtin.unregistered: llvm.icmp

1: "shl_lshr_pow2_const_negative_overflow1"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.shl
2: llvm.lshr
2: llvm.and
2: llvm.return

1: "shl_lshr_pow2_const_negative_overflow2"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.shl
2: llvm.lshr
2: llvm.and
2: llvm.return

1: "shl_lshr_pow2_const_negative_oneuse"
4: "shl_lshr_pow2_const_negative_oneuse" has unsupported operation: llvm.call

1: "shl_lshr_pow2_const_negative_nopow2_1"
7: "shl_lshr_pow2_const_negative_nopow2_1" is unchanged by InstCombine

1: "shl_lshr_pow2_const_negative_nopow2_2"
7: "shl_lshr_pow2_const_negative_nopow2_2" is unchanged by InstCombine

1: "lshr_lshr_pow2_const"
4: "lshr_lshr_pow2_const" has unsupported operation: builtin.unregistered: llvm.icmp

1: "lshr_lshr_pow2_const_negative_oneuse"
4: "lshr_lshr_pow2_const_negative_oneuse" has unsupported operation: llvm.call

1: "lshr_lshr_pow2_const_negative_nopow2_1"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.lshr
2: llvm.lshr
2: llvm.and
2: llvm.return

1: "lshr_lshr_pow2_const_negative_nopow2_2"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.lshr
2: llvm.lshr
2: llvm.and
2: llvm.return

1: "lshr_lshr_pow2_const_negative_overflow"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.lshr
2: llvm.lshr
2: llvm.and
2: llvm.return

1: "lshr_shl_pow2_const_case1"
4: "lshr_shl_pow2_const_case1" has unsupported operation: builtin.unregistered: llvm.icmp

1: "lshr_shl_pow2_const_xor"
4: "lshr_shl_pow2_const_xor" has unsupported operation: builtin.unregistered: llvm.icmp

1: "lshr_shl_pow2_const_case2"
4: "lshr_shl_pow2_const_case2" has unsupported operation: builtin.unregistered: llvm.icmp

1: "lshr_shl_pow2_const_overflow"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.lshr
2: llvm.shl
2: llvm.and
2: llvm.return

1: "lshr_shl_pow2_const_negative_oneuse"
4: "lshr_shl_pow2_const_negative_oneuse" has unsupported operation: llvm.call

1: "lshr_shl_pow2_const_case1_uniform_vec"
4: "lshr_shl_pow2_const_case1_uniform_vec" has unsupported operation: builtin.unregistered: llvm.icmp

1: "lshr_shl_pow2_const_case1_non_uniform_vec"
7: "lshr_shl_pow2_const_case1_non_uniform_vec" is unchanged by InstCombine

1: "lshr_shl_pow2_const_case1_non_uniform_vec_negative"
7: "lshr_shl_pow2_const_case1_non_uniform_vec_negative" is unchanged by InstCombine

1: "lshr_shl_pow2_const_case1_poison1_vec"
4: "lshr_shl_pow2_const_case1_poison1_vec" has unsupported operation: builtin.unregistered: llvm.icmp

1: "lshr_shl_pow2_const_case1_poison2_vec"
4: "lshr_shl_pow2_const_case1_poison2_vec" has unsupported operation: builtin.unregistered: llvm.mlir.poison

4: "lshr_shl_pow2_const_case1_poison2_vec" has unsupported operation: llvm.mlir.undef

4: "lshr_shl_pow2_const_case1_poison2_vec" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "lshr_shl_pow2_const_case1_poison2_vec" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "lshr_shl_pow2_const_case1_poison2_vec" has unsupported operation: builtin.unregistered: llvm.insertelement

1: "lshr_shl_pow2_const_case1_poison3_vec"
4: "lshr_shl_pow2_const_case1_poison3_vec" has unsupported operation: builtin.unregistered: llvm.mlir.poison

4: "lshr_shl_pow2_const_case1_poison3_vec" has unsupported operation: llvm.mlir.undef

4: "lshr_shl_pow2_const_case1_poison3_vec" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "lshr_shl_pow2_const_case1_poison3_vec" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "lshr_shl_pow2_const_case1_poison3_vec" has unsupported operation: builtin.unregistered: llvm.insertelement

1: "negate_lowbitmask"
4: "negate_lowbitmask" has unsupported operation: builtin.unregistered: llvm.icmp

1: "negate_lowbitmask_commute"
4: "negate_lowbitmask_commute" has unsupported operation: builtin.unregistered: llvm.mlir.poison

4: "negate_lowbitmask_commute" has unsupported operation: llvm.mlir.undef

4: "negate_lowbitmask_commute" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "negate_lowbitmask_commute" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "negate_lowbitmask_commute" has unsupported operation: llvm.mlir.undef

4: "negate_lowbitmask_commute" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "negate_lowbitmask_commute" has unsupported operation: builtin.unregistered: llvm.insertelement

4: "negate_lowbitmask_commute" has unsupported operation: builtin.unregistered: llvm.icmp

1: "negate_lowbitmask_use1"
4: "negate_lowbitmask_use1" has unsupported operation: llvm.call

4: "negate_lowbitmask_use1" has unsupported operation: builtin.unregistered: llvm.icmp

1: "negate_lowbitmask_use2"
4: "negate_lowbitmask_use2" has unsupported operation: llvm.call

1: "test_and_or_constexpr_infloop"
4: "test_and_or_constexpr_infloop" has unsupported operation: llvm.mlir.addressof

4: "test_and_or_constexpr_infloop" has unsupported operation: builtin.unregistered: llvm.ptrtoint

1: "and_zext"
4: "and_zext" has unsupported operation after optimization: llvm.zext

1: "and_zext_commuted"
4: "and_zext_commuted" has unsupported operation after optimization: llvm.zext

1: "and_zext_multiuse"
4: "and_zext_multiuse" has unsupported operation: llvm.zext

4: "and_zext_multiuse" has unsupported operation: llvm.call

1: "and_zext_vec"
8: "and_zext_vec" contains vectors which are unsupported

1: "and_zext_eq_even"
4: "and_zext_eq_even" has unsupported operation after optimization: builtin.unregistered: llvm.icmp

4: "and_zext_eq_even" has unsupported operation after optimization: llvm.zext

1: "and_zext_eq_even_commuted"
4: "and_zext_eq_even_commuted" has unsupported operation after optimization: builtin.unregistered: llvm.icmp

4: "and_zext_eq_even_commuted" has unsupported operation after optimization: llvm.zext

1: "and_zext_eq_odd"
4: "and_zext_eq_odd" has unsupported operation: builtin.unregistered: llvm.icmp

4: "and_zext_eq_odd" has unsupported operation: llvm.zext

1: "and_zext_eq_odd_commuted"
4: "and_zext_eq_odd_commuted" has unsupported operation: builtin.unregistered: llvm.icmp

4: "and_zext_eq_odd_commuted" has unsupported operation: llvm.zext

1: "and_zext_eq_zero"
4: "and_zext_eq_zero" has unsupported operation: builtin.unregistered: llvm.icmp

4: "and_zext_eq_zero" has unsupported operation: llvm.zext

1: "canonicalize_and_add_power2_or_zero"
4: "canonicalize_and_add_power2_or_zero" has unsupported operation: llvm.call

1: "canonicalize_and_sub_power2_or_zero"
4: "canonicalize_and_sub_power2_or_zero" has unsupported operation: llvm.call

1: "canonicalize_and_add_power2_or_zero_commuted1"
4: "canonicalize_and_add_power2_or_zero_commuted1" has unsupported operation: llvm.call

1: "canonicalize_and_add_power2_or_zero_commuted2"
4: "canonicalize_and_add_power2_or_zero_commuted2" has unsupported operation: llvm.call

1: "canonicalize_and_add_power2_or_zero_commuted3"
4: "canonicalize_and_add_power2_or_zero_commuted3" has unsupported operation: llvm.call

1: "canonicalize_and_sub_power2_or_zero_commuted_nofold"
4: "canonicalize_and_sub_power2_or_zero_commuted_nofold" has unsupported operation: llvm.call

1: "canonicalize_and_add_non_power2_or_zero_nofold"
7: "canonicalize_and_add_non_power2_or_zero_nofold" is unchanged by InstCombine

1: "canonicalize_and_add_power2_or_zero_multiuse_nofold"
4: "canonicalize_and_add_power2_or_zero_multiuse_nofold" has unsupported operation: llvm.call

4: "canonicalize_and_add_power2_or_zero_multiuse_nofold" has unsupported operation: llvm.call

1: "canonicalize_and_sub_power2_or_zero_multiuse_nofold"
4: "canonicalize_and_sub_power2_or_zero_multiuse_nofold" has unsupported operation: llvm.call

4: "canonicalize_and_sub_power2_or_zero_multiuse_nofold" has unsupported operation: llvm.call

1: "add_constant_equal_with_the_top_bit_of_demandedbits_pass"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.add
2: llvm.and
2: llvm.return

1: "add_constant_equal_with_the_top_bit_of_demandedbits_pass_vector"
8: "add_constant_equal_with_the_top_bit_of_demandedbits_pass_vector" contains vectors which are unsupported

1: "add_constant_equal_with_the_top_bit_of_demandedbits_fail1"
7: "add_constant_equal_with_the_top_bit_of_demandedbits_fail1" is unchanged by InstCombine

1: "add_constant_equal_with_the_top_bit_of_demandedbits_fail2"
7: "add_constant_equal_with_the_top_bit_of_demandedbits_fail2" is unchanged by InstCombine

1: "add_constant_equal_with_the_top_bit_of_demandedbits_insertpt"
2: llvm.func
2: llvm.mlir.constant
2: llvm.mlir.constant
2: llvm.add
2: llvm.or
2: llvm.and
2: llvm.return

1: "and_sext_multiuse"
4: "and_sext_multiuse" has unsupported operation: builtin.unregistered: llvm.icmp

