# ğŸ‘‹ Hi, I'm Satya Prakash Singh

## ğŸ”§ Design Verification Engineer

- ğŸ¯ **Interested in:** Pre-SI Verification, RTL Development, and Hardware Design
- ğŸ’¼ **Experience:** 1.5 years at NVIDIA PCIe Team
- ğŸŒ± **Currently learning:** Advanced Verification Methodologies and Hardware Design Techniques
- ğŸ¤ **Looking to collaborate on:** SystemVerilog/UVM projects, FPGA designs, and PCIe protocol implementations
- ğŸ“« **How to reach me:** [GitHub](https://github.com/spsingh-7)

## ğŸ› ï¸ Technical Skills

**Languages & Tools:**
- SystemVerilog, UVM, Verilog
- Perl scripting for automation
- C/C++

**Verification & Design:**
- Testbench development and code linting
- PCIe protocol verification and BAR programming
- Constraint-based verification
- Digital circuit design

**Tools:**
- Verdi (waveform debugging)
- LTSpice, ngspice (circuit simulation)
- FPGA development tools

## ğŸš€ Professional Highlights

- âœ… Resolved 500+ lint errors in comprehensive testbench code linting
- âœ… Contributed to PCIe protocol verification workflows at NVIDIA
- âœ… Developed Perl automation scripts for PCIe initialization analysis
- âœ… Expertise in SystemVerilog testbench architecture and UVM methodology

## ğŸ“š Current Focus

- Preparing for interviews at major tech companies
- Advanced verification techniques and methodologies
- Hardware design and architecture optimization

---

ğŸ’¡ *Open to opportunities in Design Verification and Hardware Engineering*
