<stg><name>kernel_mhsa_Pipeline_INPUT_COPY</name>


<trans_list>

<trans id="78" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln47_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln47

]]></Node>
<StgValue><ssdm name="sext_ln47_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln47_cast = sext i62 %sext_ln47_read

]]></Node>
<StgValue><ssdm name="sext_ln47_cast"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_69, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 256, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %store_ln47 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc:0 %i_7 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:1 %add_ln47 = add i10 %i_7, i10 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:3 %icmp_ln47 = icmp_eq  i10 %i_7, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln47 = br i1 %icmp_ln47, void %for.inc.split, void %LAYER_LOOP.exitStub

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="10">
<![CDATA[
for.inc.split:1 %trunc_ln47 = trunc i10 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:5 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_7, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc.split:18 %switch_ln49 = switch i3 %trunc_ln47, void %arrayidx2.case.7, i3 0, void %arrayidx2.case.0, i3 1, void %arrayidx2.case.1, i3 2, void %arrayidx2.case.2, i3 3, void %arrayidx2.case.3, i3 4, void %arrayidx2.case.4, i3 5, void %arrayidx2.case.5, i3 6, void %arrayidx2.case.6

]]></Node>
<StgValue><ssdm name="switch_ln49"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2.exit:0 %store_ln47 = store i10 %add_ln47, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.exit:1 %br_ln47 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0">
<![CDATA[
LAYER_LOOP.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:0 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln47_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_115

]]></Node>
<StgValue><ssdm name="specpipeline_ln48"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:3 %speclooptripcount_ln47 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln47"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_104

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:6 %zext_ln47 = zext i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32">
<![CDATA[
for.inc.split:7 %muxLogicAXIMCE_to_gmem0_addr_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem0_addr_read"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split:8 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:9 %bitcast_ln49 = bitcast i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln49"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %current_input_addr = getelementptr i32 %current_input, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="current_input_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %current_input_8_addr = getelementptr i32 %current_input_8, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="current_input_8_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %current_input_9_addr = getelementptr i32 %current_input_9, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="current_input_9_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %current_input_10_addr = getelementptr i32 %current_input_10, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="current_input_10_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %current_input_11_addr = getelementptr i32 %current_input_11, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="current_input_11_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %current_input_12_addr = getelementptr i32 %current_input_12, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="current_input_12_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:16 %current_input_13_addr = getelementptr i32 %current_input_13, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="current_input_13_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:17 %current_input_14_addr = getelementptr i32 %current_input_14, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="current_input_14_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32">
<![CDATA[
arrayidx2.case.6:0 %muxLogicRAMData_to_store_ln49 = muxlogic i32 %bitcast_ln49

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln49"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="7">
<![CDATA[
arrayidx2.case.6:1 %muxLogicRAMAddr_to_store_ln49 = muxlogic i7 %current_input_13_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln49"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx2.case.6:2 %store_ln49 = store i32 %bitcast_ln49, i7 %current_input_13_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.6:3 %br_ln49 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32">
<![CDATA[
arrayidx2.case.5:0 %muxLogicRAMData_to_store_ln49 = muxlogic i32 %bitcast_ln49

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln49"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="7">
<![CDATA[
arrayidx2.case.5:1 %muxLogicRAMAddr_to_store_ln49 = muxlogic i7 %current_input_12_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln49"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx2.case.5:2 %store_ln49 = store i32 %bitcast_ln49, i7 %current_input_12_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.5:3 %br_ln49 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32">
<![CDATA[
arrayidx2.case.4:0 %muxLogicRAMData_to_store_ln49 = muxlogic i32 %bitcast_ln49

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln49"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="7">
<![CDATA[
arrayidx2.case.4:1 %muxLogicRAMAddr_to_store_ln49 = muxlogic i7 %current_input_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln49"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx2.case.4:2 %store_ln49 = store i32 %bitcast_ln49, i7 %current_input_11_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.4:3 %br_ln49 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32">
<![CDATA[
arrayidx2.case.3:0 %muxLogicRAMData_to_store_ln49 = muxlogic i32 %bitcast_ln49

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln49"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="7">
<![CDATA[
arrayidx2.case.3:1 %muxLogicRAMAddr_to_store_ln49 = muxlogic i7 %current_input_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln49"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx2.case.3:2 %store_ln49 = store i32 %bitcast_ln49, i7 %current_input_10_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.3:3 %br_ln49 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32">
<![CDATA[
arrayidx2.case.2:0 %muxLogicRAMData_to_store_ln49 = muxlogic i32 %bitcast_ln49

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln49"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="7">
<![CDATA[
arrayidx2.case.2:1 %muxLogicRAMAddr_to_store_ln49 = muxlogic i7 %current_input_9_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln49"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx2.case.2:2 %store_ln49 = store i32 %bitcast_ln49, i7 %current_input_9_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.2:3 %br_ln49 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32">
<![CDATA[
arrayidx2.case.1:0 %muxLogicRAMData_to_store_ln49 = muxlogic i32 %bitcast_ln49

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln49"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="7">
<![CDATA[
arrayidx2.case.1:1 %muxLogicRAMAddr_to_store_ln49 = muxlogic i7 %current_input_8_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln49"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx2.case.1:2 %store_ln49 = store i32 %bitcast_ln49, i7 %current_input_8_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.1:3 %br_ln49 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32">
<![CDATA[
arrayidx2.case.0:0 %muxLogicRAMData_to_store_ln49 = muxlogic i32 %bitcast_ln49

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln49"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="7">
<![CDATA[
arrayidx2.case.0:1 %muxLogicRAMAddr_to_store_ln49 = muxlogic i7 %current_input_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln49"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx2.case.0:2 %store_ln49 = store i32 %bitcast_ln49, i7 %current_input_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.0:3 %br_ln49 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32">
<![CDATA[
arrayidx2.case.7:0 %muxLogicRAMData_to_store_ln49 = muxlogic i32 %bitcast_ln49

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln49"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="7">
<![CDATA[
arrayidx2.case.7:1 %muxLogicRAMAddr_to_store_ln49 = muxlogic i7 %current_input_14_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln49"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx2.case.7:2 %store_ln49 = store i32 %bitcast_ln49, i7 %current_input_14_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln47" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.7:3 %br_ln49 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="79" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="sext_ln47" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln47"/></StgValue>
</port>
<port id="81" name="current_input_14" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="current_input_13" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="current_input_12" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="current_input_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="current_input_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="current_input_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="current_input_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="current_input" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="90" from="StgValue_89" to="i" fromId="89" toId="5">
</dataflow>
<dataflow id="92" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln47_read" fromId="91" toId="6">
</dataflow>
<dataflow id="93" from="sext_ln47" to="sext_ln47_read" fromId="80" toId="6">
</dataflow>
<dataflow id="94" from="sext_ln47_read" to="sext_ln47_cast" fromId="6" toId="7">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="95" toId="8">
</dataflow>
<dataflow id="97" from="gmem0" to="specinterface_ln0" fromId="79" toId="8">
</dataflow>
<dataflow id="99" from="empty_68" to="specinterface_ln0" fromId="98" toId="8">
</dataflow>
<dataflow id="101" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="8">
</dataflow>
<dataflow id="102" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="8">
</dataflow>
<dataflow id="104" from="empty_115" to="specinterface_ln0" fromId="103" toId="8">
</dataflow>
<dataflow id="105" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="8">
</dataflow>
<dataflow id="106" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="8">
</dataflow>
<dataflow id="108" from="empty_69" to="specinterface_ln0" fromId="107" toId="8">
</dataflow>
<dataflow id="110" from="empty_70" to="specinterface_ln0" fromId="109" toId="8">
</dataflow>
<dataflow id="111" from="empty_115" to="specinterface_ln0" fromId="103" toId="8">
</dataflow>
<dataflow id="113" from="StgValue_112" to="specinterface_ln0" fromId="112" toId="8">
</dataflow>
<dataflow id="114" from="StgValue_112" to="specinterface_ln0" fromId="112" toId="8">
</dataflow>
<dataflow id="116" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="8">
</dataflow>
<dataflow id="117" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="8">
</dataflow>
<dataflow id="118" from="empty_115" to="specinterface_ln0" fromId="103" toId="8">
</dataflow>
<dataflow id="119" from="empty_115" to="specinterface_ln0" fromId="103" toId="8">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="8">
</dataflow>
<dataflow id="122" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="8">
</dataflow>
<dataflow id="123" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="8">
</dataflow>
<dataflow id="125" from="StgValue_124" to="store_ln47" fromId="124" toId="9">
</dataflow>
<dataflow id="126" from="i" to="store_ln47" fromId="5" toId="9">
</dataflow>
<dataflow id="127" from="i" to="i_7" fromId="5" toId="11">
</dataflow>
<dataflow id="128" from="i_7" to="add_ln47" fromId="11" toId="12">
</dataflow>
<dataflow id="130" from="StgValue_129" to="add_ln47" fromId="129" toId="12">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="133" from="gmem0" to="specbitsmap_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="134" from="i_7" to="icmp_ln47" fromId="11" toId="14">
</dataflow>
<dataflow id="136" from="StgValue_135" to="icmp_ln47" fromId="135" toId="14">
</dataflow>
<dataflow id="137" from="icmp_ln47" to="br_ln47" fromId="14" toId="15">
</dataflow>
<dataflow id="138" from="i_7" to="trunc_ln47" fromId="11" toId="16">
</dataflow>
<dataflow id="140" from="_ssdm_op_PartSelect.i7.i10.i32.i32" to="lshr_ln" fromId="139" toId="17">
</dataflow>
<dataflow id="141" from="i_7" to="lshr_ln" fromId="11" toId="17">
</dataflow>
<dataflow id="143" from="StgValue_142" to="lshr_ln" fromId="142" toId="17">
</dataflow>
<dataflow id="145" from="StgValue_144" to="lshr_ln" fromId="144" toId="17">
</dataflow>
<dataflow id="146" from="trunc_ln47" to="switch_ln49" fromId="16" toId="18">
</dataflow>
<dataflow id="148" from="StgValue_147" to="switch_ln49" fromId="147" toId="18">
</dataflow>
<dataflow id="150" from="StgValue_149" to="switch_ln49" fromId="149" toId="18">
</dataflow>
<dataflow id="152" from="StgValue_151" to="switch_ln49" fromId="151" toId="18">
</dataflow>
<dataflow id="154" from="StgValue_153" to="switch_ln49" fromId="153" toId="18">
</dataflow>
<dataflow id="156" from="StgValue_155" to="switch_ln49" fromId="155" toId="18">
</dataflow>
<dataflow id="158" from="StgValue_157" to="switch_ln49" fromId="157" toId="18">
</dataflow>
<dataflow id="160" from="StgValue_159" to="switch_ln49" fromId="159" toId="18">
</dataflow>
<dataflow id="161" from="add_ln47" to="store_ln47" fromId="12" toId="19">
</dataflow>
<dataflow id="162" from="i" to="store_ln47" fromId="5" toId="19">
</dataflow>
<dataflow id="163" from="gmem0" to="gmem0_addr" fromId="79" toId="21">
</dataflow>
<dataflow id="164" from="sext_ln47_cast" to="gmem0_addr" fromId="7" toId="21">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecPipeline" to="specpipeline_ln48" fromId="165" toId="22">
</dataflow>
<dataflow id="167" from="StgValue_89" to="specpipeline_ln48" fromId="89" toId="22">
</dataflow>
<dataflow id="168" from="StgValue_100" to="specpipeline_ln48" fromId="100" toId="22">
</dataflow>
<dataflow id="169" from="StgValue_100" to="specpipeline_ln48" fromId="100" toId="22">
</dataflow>
<dataflow id="170" from="StgValue_100" to="specpipeline_ln48" fromId="100" toId="22">
</dataflow>
<dataflow id="171" from="empty_115" to="specpipeline_ln48" fromId="103" toId="22">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln47" fromId="172" toId="23">
</dataflow>
<dataflow id="175" from="StgValue_174" to="speclooptripcount_ln47" fromId="174" toId="23">
</dataflow>
<dataflow id="176" from="StgValue_174" to="speclooptripcount_ln47" fromId="174" toId="23">
</dataflow>
<dataflow id="177" from="StgValue_174" to="speclooptripcount_ln47" fromId="174" toId="23">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecLoopName" to="specloopname_ln47" fromId="178" toId="24">
</dataflow>
<dataflow id="181" from="empty_104" to="specloopname_ln47" fromId="180" toId="24">
</dataflow>
<dataflow id="182" from="lshr_ln" to="zext_ln47" fromId="17" toId="25">
</dataflow>
<dataflow id="184" from="_ssdm_op_Read.m_axi.p1i32" to="gmem0_addr_read" fromId="183" toId="27">
</dataflow>
<dataflow id="185" from="gmem0_addr" to="gmem0_addr_read" fromId="21" toId="27">
</dataflow>
<dataflow id="186" from="gmem0_addr_read" to="bitcast_ln49" fromId="27" toId="28">
</dataflow>
<dataflow id="187" from="current_input" to="current_input_addr" fromId="88" toId="29">
</dataflow>
<dataflow id="189" from="StgValue_188" to="current_input_addr" fromId="188" toId="29">
</dataflow>
<dataflow id="190" from="zext_ln47" to="current_input_addr" fromId="25" toId="29">
</dataflow>
<dataflow id="191" from="current_input_8" to="current_input_8_addr" fromId="87" toId="30">
</dataflow>
<dataflow id="192" from="StgValue_188" to="current_input_8_addr" fromId="188" toId="30">
</dataflow>
<dataflow id="193" from="zext_ln47" to="current_input_8_addr" fromId="25" toId="30">
</dataflow>
<dataflow id="194" from="current_input_9" to="current_input_9_addr" fromId="86" toId="31">
</dataflow>
<dataflow id="195" from="StgValue_188" to="current_input_9_addr" fromId="188" toId="31">
</dataflow>
<dataflow id="196" from="zext_ln47" to="current_input_9_addr" fromId="25" toId="31">
</dataflow>
<dataflow id="197" from="current_input_10" to="current_input_10_addr" fromId="85" toId="32">
</dataflow>
<dataflow id="198" from="StgValue_188" to="current_input_10_addr" fromId="188" toId="32">
</dataflow>
<dataflow id="199" from="zext_ln47" to="current_input_10_addr" fromId="25" toId="32">
</dataflow>
<dataflow id="200" from="current_input_11" to="current_input_11_addr" fromId="84" toId="33">
</dataflow>
<dataflow id="201" from="StgValue_188" to="current_input_11_addr" fromId="188" toId="33">
</dataflow>
<dataflow id="202" from="zext_ln47" to="current_input_11_addr" fromId="25" toId="33">
</dataflow>
<dataflow id="203" from="current_input_12" to="current_input_12_addr" fromId="83" toId="34">
</dataflow>
<dataflow id="204" from="StgValue_188" to="current_input_12_addr" fromId="188" toId="34">
</dataflow>
<dataflow id="205" from="zext_ln47" to="current_input_12_addr" fromId="25" toId="34">
</dataflow>
<dataflow id="206" from="current_input_13" to="current_input_13_addr" fromId="82" toId="35">
</dataflow>
<dataflow id="207" from="StgValue_188" to="current_input_13_addr" fromId="188" toId="35">
</dataflow>
<dataflow id="208" from="zext_ln47" to="current_input_13_addr" fromId="25" toId="35">
</dataflow>
<dataflow id="209" from="current_input_14" to="current_input_14_addr" fromId="81" toId="36">
</dataflow>
<dataflow id="210" from="StgValue_188" to="current_input_14_addr" fromId="188" toId="36">
</dataflow>
<dataflow id="211" from="zext_ln47" to="current_input_14_addr" fromId="25" toId="36">
</dataflow>
<dataflow id="212" from="bitcast_ln49" to="muxLogicRAMData_to_store_ln49" fromId="28" toId="37">
</dataflow>
<dataflow id="213" from="current_input_13_addr" to="muxLogicRAMAddr_to_store_ln49" fromId="35" toId="38">
</dataflow>
<dataflow id="214" from="bitcast_ln49" to="store_ln49" fromId="28" toId="39">
</dataflow>
<dataflow id="215" from="current_input_13_addr" to="store_ln49" fromId="35" toId="39">
</dataflow>
<dataflow id="216" from="bitcast_ln49" to="muxLogicRAMData_to_store_ln49" fromId="28" toId="41">
</dataflow>
<dataflow id="217" from="current_input_12_addr" to="muxLogicRAMAddr_to_store_ln49" fromId="34" toId="42">
</dataflow>
<dataflow id="218" from="bitcast_ln49" to="store_ln49" fromId="28" toId="43">
</dataflow>
<dataflow id="219" from="current_input_12_addr" to="store_ln49" fromId="34" toId="43">
</dataflow>
<dataflow id="220" from="bitcast_ln49" to="muxLogicRAMData_to_store_ln49" fromId="28" toId="45">
</dataflow>
<dataflow id="221" from="current_input_11_addr" to="muxLogicRAMAddr_to_store_ln49" fromId="33" toId="46">
</dataflow>
<dataflow id="222" from="bitcast_ln49" to="store_ln49" fromId="28" toId="47">
</dataflow>
<dataflow id="223" from="current_input_11_addr" to="store_ln49" fromId="33" toId="47">
</dataflow>
<dataflow id="224" from="bitcast_ln49" to="muxLogicRAMData_to_store_ln49" fromId="28" toId="49">
</dataflow>
<dataflow id="225" from="current_input_10_addr" to="muxLogicRAMAddr_to_store_ln49" fromId="32" toId="50">
</dataflow>
<dataflow id="226" from="bitcast_ln49" to="store_ln49" fromId="28" toId="51">
</dataflow>
<dataflow id="227" from="current_input_10_addr" to="store_ln49" fromId="32" toId="51">
</dataflow>
<dataflow id="228" from="bitcast_ln49" to="muxLogicRAMData_to_store_ln49" fromId="28" toId="53">
</dataflow>
<dataflow id="229" from="current_input_9_addr" to="muxLogicRAMAddr_to_store_ln49" fromId="31" toId="54">
</dataflow>
<dataflow id="230" from="bitcast_ln49" to="store_ln49" fromId="28" toId="55">
</dataflow>
<dataflow id="231" from="current_input_9_addr" to="store_ln49" fromId="31" toId="55">
</dataflow>
<dataflow id="232" from="bitcast_ln49" to="muxLogicRAMData_to_store_ln49" fromId="28" toId="57">
</dataflow>
<dataflow id="233" from="current_input_8_addr" to="muxLogicRAMAddr_to_store_ln49" fromId="30" toId="58">
</dataflow>
<dataflow id="234" from="bitcast_ln49" to="store_ln49" fromId="28" toId="59">
</dataflow>
<dataflow id="235" from="current_input_8_addr" to="store_ln49" fromId="30" toId="59">
</dataflow>
<dataflow id="236" from="bitcast_ln49" to="muxLogicRAMData_to_store_ln49" fromId="28" toId="61">
</dataflow>
<dataflow id="237" from="current_input_addr" to="muxLogicRAMAddr_to_store_ln49" fromId="29" toId="62">
</dataflow>
<dataflow id="238" from="bitcast_ln49" to="store_ln49" fromId="28" toId="63">
</dataflow>
<dataflow id="239" from="current_input_addr" to="store_ln49" fromId="29" toId="63">
</dataflow>
<dataflow id="240" from="bitcast_ln49" to="muxLogicRAMData_to_store_ln49" fromId="28" toId="65">
</dataflow>
<dataflow id="241" from="current_input_14_addr" to="muxLogicRAMAddr_to_store_ln49" fromId="36" toId="66">
</dataflow>
<dataflow id="242" from="bitcast_ln49" to="store_ln49" fromId="28" toId="67">
</dataflow>
<dataflow id="243" from="current_input_14_addr" to="store_ln49" fromId="36" toId="67">
</dataflow>
<dataflow id="244" from="icmp_ln47" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="245" from="trunc_ln47" to="StgValue_3" fromId="16" toId="3">
</dataflow>
</dataflows>


</stg>
