URL: http://http.cs.berkeley.edu/~dag/252/paper.ps
Refering-URL: http://http.cs.berkeley.edu/~dag/252project.html
Root-URL: http://www.cs.berkeley.edu
Title: A Case Study of Compression on a Gate Array RISC processor architecture  
Author: David Gibson, dag@cs William Tsu, punsin@eecs 
Abstract-found: 0
Intro-found: 1
Reference: <author> Suzanne Bunton. Gaetano Borriello. </author> <title> Practical Dictionary Management for Hardware Data Compression. </title> <journal> CACM, </journal> <month> January </month> <year> 1992. </year>
Reference: <author> P. Bertin, D Roncin, J Vuillemin. </author> <title> Programmable Active Memories: a Performance Assessment. </title> <institution> DEC Paris Research Lab. </institution> <month> February 14 </month> <year> 1992. </year> <title> Andre DeHon, Transit Note #131 Reconfigurable Architectures and General-Purpose Computing in the MOS VLSI Era, </title> <institution> MIT Artificial Intelligence Laboratory Scott Hauck. The Roles of FPGAs in Reprogrammable Systems. EECS, Northwestern University. </institution>
Reference: <author> John Hauser. </author> <title> The Tentative Garp Architecture May 5 1996. </title>
Reference: <author> Morten Kjelso, Mark Gooch, Simon Jones. </author> <title> Design & Performance of a Main Memory Hardware Data Compressor. </title> <type> (preprint) Loughborough University. </type>
Reference: <author> Mark Nelson. </author> <title> LZW Data Compression. </title> <journal> Dr Dobbs Journal. </journal> <month> October </month> <year> 1989. </year>
Reference: <author> Sriram Rajamani, Pramod Viswanath. </author> <title> A Quantative Analysis of Processor - Programmable Logic Interface. </title> <booktitle> CS252 Project Spring 1996. </booktitle>
Reference: <author> Ian H. Witten, Radford M. Neal, and John G. Cleary. </author> <title> Arithmetic Coding for Data Compresion. </title> <booktitle> In Communiactions of the ACM, </booktitle> <month> June </month> <year> 1987, </year> <title> Volume 30, pg 520 John Wawrzynek, Andre DeHon, Reconfigurable Processors (Research Proposal), September 11, 1996 Xilinx Inc., 2100 Logic Drive, </title> <address> San Jose, CA 95124. </address> <booktitle> The Programmable Logic Data Book, </booktitle> <address> 1994 [BB92] [BRJ92] [DeH95] [Hauck] [Hau96] [Kje] [Nel89] [RV] [WNC87] [WD96] [Xil94] </address>
References-found: 7

