Library ieee;
use ieee.std_logic_1164.all;

entity main is
	port(	clk : in bit;
	
			line_sensor : in std_logic_vector(7 downto 0);
			motor_left : out std_logic;
			motor_right : out std_logic;
			
			led : out std_logic_vector(7 downto 0);
	);
		
end main

architecture design of main is


end design