#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 17 15:14:48 2020
# Process ID: 9444
# Current directory: C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7008 C:\Users\yma82\373VivadoFinal\Lab2-BCD-7SEG\Lab2-BCD-7SEG.xpr
# Log file: C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/vivado.log
# Journal file: C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yma82/373VivadoFinal/Lab2-BCD-7SEG/Lab2-BCD-7SEG.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
import_files -norecurse {{C:/Users/yma82/373VivadoFinal/VHDL Code/four_bit_counter_with_clear.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd}}
remove_files  {{C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd}}
WARNING: [Vivado 12-818] No files matched 'C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd'
import_files -force -norecurse {{C:/Users/yma82/373VivadoFinal/VHDL Code/four_bit_counter_with_clear.vhd}}
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yma82\373VivadoFinal\Lab3-Clocks\Lab3-Clocks.srcs\sources_1\imports\VHDL Code\four_bit_counter_with_clear.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yma82\373VivadoFinal\Lab3-Clocks\Lab3-Clocks.srcs\sources_1\imports\VHDL Code\four_bit_counter_with_clear.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
export_ip_user_files -of_objects  [get_files {{C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd}}
remove_files  {{C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd}}
WARNING: [Vivado 12-818] No files matched 'C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd'
import_files -norecurse {{C:/Users/yma82/373VivadoFinal/VHDL Code/BCD_to_7SEG.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/BCD_to_7SEG.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/BCD_to_7SEG.vhd}}
import_files -force -norecurse {{C:/Users/yma82/373VivadoFinal/VHDL Code/four_bit_counter_with_clear.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd}}
import_files -force -norecurse {{C:/Users/yma82/373VivadoFinal/VHDL Code/four_bit_counter_with_clear.vhd}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near "-". [C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.srcs/sources_1/imports/VHDL Code/four_bit_counter_with_clear.vhd:40]
[Tue Mar 17 17:00:03 2020] Launched synth_1...
Run output will be captured here: C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yma82\373VivadoFinal\Lab3-Clocks\Lab3-Clocks.srcs\sources_1\new\Top_Level.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yma82\373VivadoFinal\Lab3-Clocks\Lab3-Clocks.srcs\sources_1\imports\VHDL Code\BCD_to_7SEG.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yma82\373VivadoFinal\Lab3-Clocks\Lab3-Clocks.srcs\sources_1\imports\VHDL Code\four_bit_counter_with_clear.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yma82\373VivadoFinal\Lab3-Clocks\Lab3-Clocks.srcs\sources_1\new\Top_Level.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yma82\373VivadoFinal\Lab3-Clocks\Lab3-Clocks.srcs\sources_1\imports\VHDL Code\BCD_to_7SEG.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\yma82\373VivadoFinal\Lab3-Clocks\Lab3-Clocks.srcs\sources_1\imports\VHDL Code\four_bit_counter_with_clear.vhd:]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Mar 17 17:00:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Mar 17 17:01:43 2020] Launched impl_1...
Run output will be captured here: C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar 17 17:02:49 2020] Launched impl_1...
Run output will be captured here: C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-18:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 916.461 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646040A
set_property PROGRAM.FILE {C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/yma82/373VivadoFinal/Lab3-Clocks/Lab3-Clocks.runs/impl_1/Top_Level.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 17 17:05:12 2020...
