Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: CPU_EU_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU_EU_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU_EU_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : CPU_EU_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\reg16.v" into library work
Parsing module <reg16>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\decoder3to8.v" into library work
Parsing module <decoder3to8>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\Register_File.v" into library work
Parsing module <Register_File>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\Program_Counter.v" into library work
Parsing module <Program_Counter>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\Mux4to1.v" into library work
Parsing module <Mux4to1>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\led_controller.v" into library work
Parsing module <led_controller>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\led_clock.v" into library work
Parsing module <led_clk>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\ipcore_dir\Lab7_ram.v" into library work
Parsing module <Lab7_ram>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\Integer_Data_Path.v" into library work
Parsing module <Integer_Data_Path>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\Instruction_Register.v" into library work
Parsing module <Instruction_Register>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\hex_to7segment.v" into library work
Parsing module <hex_to7segment>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\clock_divider.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\switch_filter.v" into library work
Parsing module <switch_filter>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\Display_Controller.v" into library work
Parsing module <Display_Controller>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\CPU_EU.v" into library work
Parsing module <CPU_EU>.
Analyzing Verilog file "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\CPU_EU_top.v" into library work
Parsing module <CPU_EU_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <CPU_EU_top>.

Elaborating module <CPU_EU>.

Elaborating module <Integer_Data_Path>.

Elaborating module <Register_File>.

Elaborating module <decoder3to8>.

Elaborating module <reg16>.

Elaborating module <ALU>.
WARNING:HDLCompiler:413 - "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\ALU.v" Line 29: Result of 32-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\ALU.v" Line 44: Result of 32-bit expression is truncated to fit in 17-bit target.

Elaborating module <Program_Counter>.
WARNING:HDLCompiler:413 - "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\Program_Counter.v" Line 44: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <Instruction_Register>.

Elaborating module <ram>.

Elaborating module <Lab7_ram>.
WARNING:HDLCompiler:1499 - "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\ipcore_dir\Lab7_ram.v" Line 39: Empty module <Lab7_ram> remains a black box.

Elaborating module <Display_Controller>.

Elaborating module <hex_to7segment>.

Elaborating module <led_controller>.

Elaborating module <Mux4to1>.

Elaborating module <led_clk>.

Elaborating module <switch_filter>.

Elaborating module <clk_div>.

Elaborating module <debounce>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU_EU_top>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\CPU_EU_top.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <CPU_EU_top> synthesized.

Synthesizing Unit <CPU_EU>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\CPU_EU.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <CPU_EU> synthesized.

Synthesizing Unit <Integer_Data_Path>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\Integer_Data_Path.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Integer_Data_Path> synthesized.

Synthesizing Unit <Register_File>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\Register_File.v".
    Summary:
	no macro.
Unit <Register_File> synthesized.

Synthesizing Unit <decoder3to8>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\decoder3to8.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <decoder3to8> synthesized.

Synthesizing Unit <reg16>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\reg16.v".
    Found 16-bit register for signal <Dout>.
    Found 1-bit tristate buffer for signal <DA<15>> created at line 44
    Found 1-bit tristate buffer for signal <DA<14>> created at line 44
    Found 1-bit tristate buffer for signal <DA<13>> created at line 44
    Found 1-bit tristate buffer for signal <DA<12>> created at line 44
    Found 1-bit tristate buffer for signal <DA<11>> created at line 44
    Found 1-bit tristate buffer for signal <DA<10>> created at line 44
    Found 1-bit tristate buffer for signal <DA<9>> created at line 44
    Found 1-bit tristate buffer for signal <DA<8>> created at line 44
    Found 1-bit tristate buffer for signal <DA<7>> created at line 44
    Found 1-bit tristate buffer for signal <DA<6>> created at line 44
    Found 1-bit tristate buffer for signal <DA<5>> created at line 44
    Found 1-bit tristate buffer for signal <DA<4>> created at line 44
    Found 1-bit tristate buffer for signal <DA<3>> created at line 44
    Found 1-bit tristate buffer for signal <DA<2>> created at line 44
    Found 1-bit tristate buffer for signal <DA<1>> created at line 44
    Found 1-bit tristate buffer for signal <DA<0>> created at line 44
    Found 1-bit tristate buffer for signal <DB<15>> created at line 45
    Found 1-bit tristate buffer for signal <DB<14>> created at line 45
    Found 1-bit tristate buffer for signal <DB<13>> created at line 45
    Found 1-bit tristate buffer for signal <DB<12>> created at line 45
    Found 1-bit tristate buffer for signal <DB<11>> created at line 45
    Found 1-bit tristate buffer for signal <DB<10>> created at line 45
    Found 1-bit tristate buffer for signal <DB<9>> created at line 45
    Found 1-bit tristate buffer for signal <DB<8>> created at line 45
    Found 1-bit tristate buffer for signal <DB<7>> created at line 45
    Found 1-bit tristate buffer for signal <DB<6>> created at line 45
    Found 1-bit tristate buffer for signal <DB<5>> created at line 45
    Found 1-bit tristate buffer for signal <DB<4>> created at line 45
    Found 1-bit tristate buffer for signal <DB<3>> created at line 45
    Found 1-bit tristate buffer for signal <DB<2>> created at line 45
    Found 1-bit tristate buffer for signal <DB<1>> created at line 45
    Found 1-bit tristate buffer for signal <DB<0>> created at line 45
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <reg16> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\ALU.v".
    Found 17-bit subtractor for signal <GND_39_o_GND_39_o_sub_2_OUT> created at line 29.
    Found 17-bit subtractor for signal <GND_39_o_GND_39_o_sub_4_OUT> created at line 31.
    Found 17-bit adder for signal <n0033> created at line 28.
    Found 17-bit adder for signal <n0036> created at line 30.
    Found 17-bit subtractor for signal <GND_39_o_GND_39_o_sub_9_OUT> created at line 44.
    Found 16-bit 15-to-1 multiplexer for signal <Y> created at line 25.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Program_Counter>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\Program_Counter.v".
    Found 16-bit register for signal <pc_out>.
    Found 16-bit adder for signal <pc_out[15]_GND_40_o_add_0_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Program_Counter> synthesized.

Synthesizing Unit <Instruction_Register>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\Instruction_Register.v".
    Found 16-bit register for signal <ir_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Instruction_Register> synthesized.

Synthesizing Unit <ram>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\ram.v".
    Summary:
	no macro.
Unit <ram> synthesized.

Synthesizing Unit <Display_Controller>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\Display_Controller.v".
    Summary:
	no macro.
Unit <Display_Controller> synthesized.

Synthesizing Unit <hex_to7segment>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\hex_to7segment.v".
    Found 16x7-bit Read Only RAM for signal <_n0024>
    Summary:
	inferred   1 RAM(s).
Unit <hex_to7segment> synthesized.

Synthesizing Unit <led_controller>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\led_controller.v".
    Found 2-bit register for signal <PresentState>.
    Found finite state machine <FSM_0> for signal <PresentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <led_controller> synthesized.

Synthesizing Unit <Mux4to1>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\Mux4to1.v".
    Found 4-bit 4-to-1 multiplexer for signal <Q> created at line 34.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux4to1> synthesized.

Synthesizing Unit <led_clk>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\led_clock.v".
        Board_clk = 100000000
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <clk_out>.
    Found 32-bit adder for signal <i[31]_GND_48_o_add_1_OUT> created at line 60.
    Found 32-bit comparator greater for signal <n0002> created at line 66
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <led_clk> synthesized.

Synthesizing Unit <switch_filter>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\switch_filter.v".
    Summary:
	no macro.
Unit <switch_filter> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\clock_divider.v".
        Board_clk = 100000000
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <clk_out>.
    Found 32-bit adder for signal <i[31]_GND_50_o_add_1_OUT> created at line 56.
    Found 32-bit comparator greater for signal <n0002> created at line 62
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\Charles\OneDrive\2017Fall_CSULB\CPU_301\Lab7_CPU_Execution_Unit\debounce.v".
    Found 10-bit register for signal <q>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <debounce> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 9
 16-bit adder                                          : 1
 17-bit adder                                          : 2
 17-bit subtractor                                     : 3
 32-bit adder                                          : 3
# Registers                                            : 18
 1-bit register                                        : 3
 10-bit register                                       : 2
 16-bit register                                       : 10
 32-bit register                                       : 3
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 10
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 3
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 256
 1-bit tristate buffer                                 : 256
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Lab7_ram.ngc>.
Loading core <Lab7_ram> for timing and area information for instance <ram1>.
WARNING:Xst:2677 - Node <ir_out_9> of sequential type is unconnected in block <ir>.
WARNING:Xst:2677 - Node <ir_out_10> of sequential type is unconnected in block <ir>.
WARNING:Xst:2677 - Node <ir_out_11> of sequential type is unconnected in block <ir>.

Synthesizing (advanced) Unit <Program_Counter>.
The following registers are absorbed into counter <pc_out>: 1 register on signal <pc_out>.
Unit <Program_Counter> synthesized (advanced).

Synthesizing (advanced) Unit <hex_to7segment>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0024> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <hex_to7segment> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 8
 17-bit adder                                          : 2
 17-bit subtractor                                     : 3
 32-bit adder                                          : 3
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 263
 Flip-Flops                                            : 263
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 10
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 3
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <PresentState[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
WARNING:Xst:1989 - Unit <CPU_EU_top>: instances <sf1/sf0>, <sf0/sf0> of unit <clk_div> are equivalent, second instance is removed
WARNING:Xst:2040 - Unit Register_File: 32 multi-source signals are replaced by logic (pull-up yes): R<0>, R<10>, R<11>, R<12>, R<13>, R<14>, R<15>, R<1>, R<2>, R<3>, R<4>, R<5>, R<6>, R<7>, R<8>, R<9>, S<0>, S<10>, S<11>, S<12>, S<13>, S<14>, S<15>, S<1>, S<2>, S<3>, S<4>, S<5>, S<6>, S<7>, S<8>, S<9>.

Optimizing unit <Instruction_Register> ...

Optimizing unit <CPU_EU_top> ...

Optimizing unit <led_clk> ...

Optimizing unit <clk_div> ...

Optimizing unit <debounce> ...

Optimizing unit <ALU> ...

Optimizing unit <Register_File> ...
WARNING:Xst:2677 - Node <c0/ir/ir_out_11> of sequential type is unconnected in block <CPU_EU_top>.
WARNING:Xst:2677 - Node <c0/ir/ir_out_10> of sequential type is unconnected in block <CPU_EU_top>.
WARNING:Xst:2677 - Node <c0/ir/ir_out_9> of sequential type is unconnected in block <CPU_EU_top>.
WARNING:Xst:1710 - FF/Latch <sf1/sf0/i_17> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sf1/sf0/i_18> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sf1/sf0/i_19> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sf1/sf0/i_20> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sf1/sf0/i_21> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sf1/sf0/i_22> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sf1/sf0/i_23> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sf1/sf0/i_24> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sf1/sf0/i_25> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sf1/sf0/i_26> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sf1/sf0/i_27> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sf1/sf0/i_28> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sf1/sf0/i_29> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sf1/sf0/i_30> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sf1/sf0/i_31> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/dc3/i_18> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/dc3/i_19> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/dc3/i_20> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/dc3/i_21> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/dc3/i_22> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/dc3/i_23> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/dc3/i_24> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/dc3/i_25> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/dc3/i_26> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/dc3/i_27> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/dc3/i_28> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/dc3/i_29> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/dc3/i_30> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dc/dc3/i_31> (without init value) has a constant value of 0 in block <CPU_EU_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU_EU_top, actual ratio is 6.
FlipFlop c0/ir/ir_out_0 has been replicated 2 time(s)
FlipFlop c0/ir/ir_out_1 has been replicated 1 time(s)
FlipFlop c0/ir/ir_out_2 has been replicated 1 time(s)
FlipFlop c0/ir/ir_out_3 has been replicated 2 time(s)
FlipFlop c0/ir/ir_out_4 has been replicated 2 time(s)
FlipFlop c0/ir/ir_out_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 227
 Flip-Flops                                            : 227

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU_EU_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 782
#      GND                         : 2
#      INV                         : 8
#      LUT1                        : 34
#      LUT2                        : 38
#      LUT3                        : 3
#      LUT4                        : 39
#      LUT5                        : 139
#      LUT6                        : 221
#      MUXCY                       : 144
#      MUXF7                       : 16
#      VCC                         : 2
#      XORCY                       : 136
# FlipFlops/Latches                : 227
#      FDC                         : 59
#      FDCE                        : 167
#      FDP                         : 1
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 10
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             227  out of  18224     1%  
 Number of Slice LUTs:                  482  out of   9112     5%  
    Number used as Logic:               482  out of   9112     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    601
   Number with an unused Flip Flop:     374  out of    601    62%  
   Number with an unused LUT:           119  out of    601    19%  
   Number of fully used LUT-FF pairs:   108  out of    601    17%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    232    10%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)             | Load  |
-----------------------------------+-----------------------------------+-------+
dc/dc3/clk_out                     | NONE(dc/dc1/PresentState_FSM_FFd3)| 4     |
cpu_step(sf0/sf1/Dout<0>:O)        | BUFG(*)(c0/pc/pc_out_0)           | 166   |
clk                                | BUFGP                             | 38    |
sf1/sf0/clk_out                    | BUFG                              | 20    |
-----------------------------------+-----------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.512ns (Maximum Frequency: 153.561MHz)
   Minimum input arrival time before clock: 7.412ns
   Maximum output required time after clock: 12.395ns
   Maximum combinational path delay: 12.886ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'dc/dc3/clk_out'
  Clock period: 1.506ns (frequency: 663.966MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.506ns (Levels of Logic = 0)
  Source:            dc/dc1/PresentState_FSM_FFd4 (FF)
  Destination:       dc/dc1/PresentState_FSM_FFd3 (FF)
  Source Clock:      dc/dc3/clk_out rising
  Destination Clock: dc/dc3/clk_out rising

  Data Path: dc/dc1/PresentState_FSM_FFd4 to dc/dc1/PresentState_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             14   0.447   0.957  dc/dc1/PresentState_FSM_FFd4 (dc/dc1/PresentState_FSM_FFd4)
     FDC:D                     0.102          dc/dc1/PresentState_FSM_FFd3
    ----------------------------------------
    Total                      1.506ns (0.549ns logic, 0.957ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpu_step'
  Clock period: 6.512ns (frequency: 153.561MHz)
  Total number of paths / destination ports: 284411 / 272
-------------------------------------------------------------------------
Delay:               6.512ns (Levels of Logic = 19)
  Source:            c0/ir/ir_out_2_1 (FF)
  Destination:       c0/pc/pc_out_15 (FF)
  Source Clock:      cpu_step rising
  Destination Clock: cpu_step rising

  Data Path: c0/ir/ir_out_2_1 to c0/pc/pc_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.447   1.086  c0/ir/ir_out_2_1 (c0/ir/ir_out_2_1)
     LUT6:I4->O            6   0.203   0.849  c0/idp/Mmux_S_MUX_OUT92 (c0/idp/Mmux_S_MUX_OUT91)
     LUT5:I3->O            5   0.203   0.962  c0/idp/Mmux_S_MUX_OUT93 (c0/idp/S_MUX_OUT<2>)
     LUT4:I0->O            4   0.203   0.788  c0/idp/idp1/Alu_Op<3>_87 (c0/idp/idp1/Alu_Op<3>_87)
     LUT5:I3->O            1   0.203   0.684  c0/idp/idp1/Alu_Op<3>81_SW0 (N43)
     LUT5:I3->O            1   0.203   0.000  c0/pc/Mcount_pc_out_lut<2> (c0/pc/Mcount_pc_out_lut<2>)
     MUXCY:S->O            1   0.172   0.000  c0/pc/Mcount_pc_out_cy<2> (c0/pc/Mcount_pc_out_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<3> (c0/pc/Mcount_pc_out_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<4> (c0/pc/Mcount_pc_out_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<5> (c0/pc/Mcount_pc_out_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<6> (c0/pc/Mcount_pc_out_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<7> (c0/pc/Mcount_pc_out_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<8> (c0/pc/Mcount_pc_out_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<9> (c0/pc/Mcount_pc_out_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<10> (c0/pc/Mcount_pc_out_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<11> (c0/pc/Mcount_pc_out_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<12> (c0/pc/Mcount_pc_out_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<13> (c0/pc/Mcount_pc_out_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  c0/pc/Mcount_pc_out_cy<14> (c0/pc/Mcount_pc_out_cy<14>)
     XORCY:CI->O           1   0.180   0.000  c0/pc/Mcount_pc_out_xor<15> (c0/pc/Mcount_pc_out15)
     FDCE:D                    0.102          c0/pc/pc_out_15
    ----------------------------------------
    Total                      6.512ns (2.144ns logic, 4.368ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.505ns (frequency: 153.717MHz)
  Total number of paths / destination ports: 12490 / 54
-------------------------------------------------------------------------
Delay:               6.505ns (Levels of Logic = 20)
  Source:            r0/ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       r0/ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: r0/ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to r0/ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO0    9   1.650   1.077  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<0>)
     end scope: 'r0/ram1:douta<0>'
     LUT5:I1->O            1   0.203   0.000  c0/idp/Mmux_S_MUX_OUT134 (c0/idp/Mmux_S_MUX_OUT132)
     MUXCY:S->O            1   0.172   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<0> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<1> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<2> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<3> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<4> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<5> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<6> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<7> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<8> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<9> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<10> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<11> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<12> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<13> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<14> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_cy<14>)
     XORCY:CI->O           1   0.180   0.684  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_2_OUT_xor<15> (c0/idp/idp1/GND_39_o_GND_39_o_sub_2_OUT<15>)
     LUT6:I4->O            4   0.203   0.684  c0/idp/idp1/Alu_Op<3>_65 (c0/idp/idp1/Alu_Op<3>_65)
     LUT6:I5->O           11   0.205   0.882  c0/idp/idp1/Alu_Op<3>61 (CPU_out<15>)
     begin scope: 'r0/ram1:dina<15>'
     RAMB8BWER:DIBDI11         0.300          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    ----------------------------------------
    Total                      6.505ns (3.179ns logic, 3.326ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sf1/sf0/clk_out'
  Clock period: 1.165ns (frequency: 858.185MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               1.165ns (Levels of Logic = 0)
  Source:            sf0/sf1/q_8 (FF)
  Destination:       sf0/sf1/q_9 (FF)
  Source Clock:      sf1/sf0/clk_out rising
  Destination Clock: sf1/sf0/clk_out rising

  Data Path: sf0/sf1/q_8 to sf0/sf1/q_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  sf0/sf1/q_8 (sf0/sf1/q_8)
     FDC:D                     0.102          sf0/sf1/q_9
    ----------------------------------------
    Total                      1.165ns (0.549ns logic, 0.616ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dc/dc3/clk_out'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.712ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       dc/dc1/PresentState_FSM_FFd3 (FF)
  Destination Clock: dc/dc3/clk_out rising

  Data Path: reset to dc/dc1/PresentState_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           227   1.222   2.060  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          dc/dc1/PresentState_FSM_FFd3
    ----------------------------------------
    Total                      3.712ns (1.652ns logic, 2.060ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpu_step'
  Total number of paths / destination ports: 14163 / 476
-------------------------------------------------------------------------
Offset:              7.345ns (Levels of Logic = 19)
  Source:            S_sel (PAD)
  Destination:       c0/pc/pc_out_15 (FF)
  Destination Clock: cpu_step rising

  Data Path: S_sel to c0/pc/pc_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   1.222   2.195  S_sel_IBUF (S_sel_IBUF)
     LUT5:I0->O            5   0.203   0.962  c0/idp/Mmux_S_MUX_OUT93 (c0/idp/S_MUX_OUT<2>)
     LUT4:I0->O            4   0.203   0.788  c0/idp/idp1/Alu_Op<3>_87 (c0/idp/idp1/Alu_Op<3>_87)
     LUT5:I3->O            1   0.203   0.684  c0/idp/idp1/Alu_Op<3>81_SW0 (N43)
     LUT5:I3->O            1   0.203   0.000  c0/pc/Mcount_pc_out_lut<2> (c0/pc/Mcount_pc_out_lut<2>)
     MUXCY:S->O            1   0.172   0.000  c0/pc/Mcount_pc_out_cy<2> (c0/pc/Mcount_pc_out_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<3> (c0/pc/Mcount_pc_out_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<4> (c0/pc/Mcount_pc_out_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<5> (c0/pc/Mcount_pc_out_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<6> (c0/pc/Mcount_pc_out_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<7> (c0/pc/Mcount_pc_out_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<8> (c0/pc/Mcount_pc_out_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<9> (c0/pc/Mcount_pc_out_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<10> (c0/pc/Mcount_pc_out_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<11> (c0/pc/Mcount_pc_out_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<12> (c0/pc/Mcount_pc_out_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  c0/pc/Mcount_pc_out_cy<13> (c0/pc/Mcount_pc_out_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  c0/pc/Mcount_pc_out_cy<14> (c0/pc/Mcount_pc_out_cy<14>)
     XORCY:CI->O           1   0.180   0.000  c0/pc/Mcount_pc_out_xor<15> (c0/pc/Mcount_pc_out15)
     FDCE:D                    0.102          c0/pc/pc_out_15
    ----------------------------------------
    Total                      7.345ns (2.716ns logic, 4.629ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 811 / 69
-------------------------------------------------------------------------
Offset:              7.412ns (Levels of Logic = 21)
  Source:            S_sel (PAD)
  Destination:       r0/ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination Clock: clk rising

  Data Path: S_sel to r0/ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   1.222   2.215  S_sel_IBUF (S_sel_IBUF)
     LUT6:I0->O            1   0.203   0.000  c0/idp/idp1/Madd_n0036_lut<0>1 (c0/idp/idp1/Madd_n0036_lut<0>1)
     MUXCY:S->O            1   0.172   0.000  c0/idp/idp1/Madd_n0036_cy<0> (c0/idp/idp1/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Madd_n0036_cy<1> (c0/idp/idp1/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Madd_n0036_cy<2> (c0/idp/idp1/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Madd_n0036_cy<3> (c0/idp/idp1/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Madd_n0036_cy<4> (c0/idp/idp1/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Madd_n0036_cy<5> (c0/idp/idp1/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Madd_n0036_cy<6> (c0/idp/idp1/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Madd_n0036_cy<7> (c0/idp/idp1/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Madd_n0036_cy<8> (c0/idp/idp1/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Madd_n0036_cy<9> (c0/idp/idp1/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Madd_n0036_cy<10> (c0/idp/idp1/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Madd_n0036_cy<11> (c0/idp/idp1/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Madd_n0036_cy<12> (c0/idp/idp1/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Madd_n0036_cy<13> (c0/idp/idp1/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Madd_n0036_cy<14> (c0/idp/idp1/Madd_n0036_cy<14>)
     XORCY:CI->O           1   0.180   0.684  c0/idp/idp1/Madd_n0036_xor<15> (c0/idp/idp1/n0036<15>)
     LUT5:I3->O            3   0.203   0.879  c0/idp/idp1/Alu_Op<3>_710 (c0/idp/idp1/Alu_Op<3>_710)
     LUT6:I3->O           11   0.205   0.882  c0/idp/idp1/Alu_Op<3>61 (CPU_out<15>)
     begin scope: 'r0/ram1:dina<15>'
     RAMB8BWER:DIBDI11         0.300          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    ----------------------------------------
    Total                      7.412ns (2.751ns logic, 4.661ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sf1/sf0/clk_out'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              3.712ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       sf0/sf1/q_9 (FF)
  Destination Clock: sf1/sf0/clk_out rising

  Data Path: reset to sf0/sf1/q_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           227   1.222   2.060  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          sf0/sf1/q_0
    ----------------------------------------
    Total                      3.712ns (1.652ns logic, 2.060ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dc/dc3/clk_out'
  Total number of paths / destination ports: 340 / 11
-------------------------------------------------------------------------
Offset:              8.680ns (Levels of Logic = 6)
  Source:            dc/dc1/PresentState_FSM_FFd3 (FF)
  Destination:       A (PAD)
  Source Clock:      dc/dc3/clk_out rising

  Data Path: dc/dc1/PresentState_FSM_FFd3 to A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.447   1.302  dc/dc1/PresentState_FSM_FFd3 (dc/dc1/PresentState_FSM_FFd3)
     LUT6:I1->O            1   0.203   0.580  dc/dc2/Mmux_Q<0>1 (dc/dc2/Mmux_Q<0>)
     LUT4:I3->O            1   0.205   0.580  dc/dc2/Mmux_Q<0>2 (dc/dc2/Mmux_Q<0>1)
     LUT6:I5->O            1   0.205   0.580  dc/dc2/Mmux_Q<0>4 (dc/dc2/Mmux_Q<0>3)
     LUT5:I4->O            7   0.205   1.021  dc/dc2/Mmux_Q<0>6 (dc/out_hex<0>)
     LUT4:I0->O            1   0.203   0.579  dc/dc0/Mram__n002441 (E_OBUF)
     OBUF:I->O                 2.571          E_OBUF (E)
    ----------------------------------------
    Total                      8.680ns (4.039ns logic, 4.641ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpu_step'
  Total number of paths / destination ports: 142066 / 10
-------------------------------------------------------------------------
Offset:              12.395ns (Levels of Logic = 16)
  Source:            c0/ir/ir_out_4_2 (FF)
  Destination:       B (PAD)
  Source Clock:      cpu_step rising

  Data Path: c0/ir/ir_out_4_2 to B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            16   0.447   1.369  c0/ir/ir_out_4_2 (c0/ir/ir_out_4_2)
     LUT6:I0->O            1   0.203   0.000  c0/idp/idp0/R<0>LogicTrst3_G (N85)
     MUXF7:I1->O           4   0.140   0.788  c0/idp/idp0/R<0>LogicTrst3 (c0/reg_out<0>)
     LUT6:I4->O            1   0.203   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_lut<0> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<0> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<1> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<2> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<3> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<4> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<5> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<5>)
     XORCY:CI->O           1   0.180   0.684  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_xor<6> (c0/idp/idp1/GND_39_o_GND_39_o_sub_4_OUT<6>)
     LUT6:I4->O            3   0.203   0.879  c0/idp/idp1/Alu_Op<3>_722 (c0/idp/idp1/Alu_Op<3>_722)
     LUT6:I3->O           10   0.205   1.221  c0/idp/idp1/Alu_Op<3>121 (CPU_out<6>)
     LUT6:I0->O            1   0.203   0.827  dc/dc2/Mmux_Q<2>5 (dc/dc2/Mmux_Q<2>4)
     LUT5:I1->O            7   0.203   1.021  dc/dc2/Mmux_Q<2>6 (dc/out_hex<2>)
     LUT4:I0->O            1   0.203   0.579  dc/dc0/Mram__n0024111 (B_OBUF)
     OBUF:I->O                 2.571          B_OBUF (B)
    ----------------------------------------
    Total                     12.395ns (5.028ns logic, 7.367ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 6230 / 10
-------------------------------------------------------------------------
Offset:              12.124ns (Levels of Logic = 16)
  Source:            r0/ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       F (PAD)
  Source Clock:      clk rising

  Data Path: r0/ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to F
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO0    9   1.650   1.058  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<0>)
     end scope: 'r0/ram1:douta<0>'
     LUT5:I2->O            1   0.205   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_9_OUT_lut<0>1 (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_9_OUT_lut<0>1)
     MUXCY:S->O            1   0.172   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_9_OUT_cy<0> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_9_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_9_OUT_cy<1> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_9_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_9_OUT_cy<2> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_9_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_9_OUT_cy<3> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_9_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_9_OUT_cy<4> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_9_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_9_OUT_cy<5> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_9_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_9_OUT_cy<6> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_9_OUT_cy<6>)
     XORCY:CI->O           1   0.180   0.580  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_9_OUT_xor<7> (c0/idp/idp1/GND_39_o_GND_39_o_sub_9_OUT<7>)
     LUT4:I3->O            4   0.205   0.931  c0/idp/idp1/Alu_Op<3>_812 (c0/idp/idp1/Alu_Op<3>_812)
     LUT6:I2->O           10   0.203   1.221  c0/idp/idp1/Alu_Op<3>131 (CPU_out<7>)
     LUT6:I0->O            1   0.203   0.827  dc/dc2/Mmux_Q<3>5 (dc/dc2/Mmux_Q<3>4)
     LUT5:I1->O            7   0.203   1.021  dc/dc2/Mmux_Q<3>6 (dc/out_hex<3>)
     LUT4:I0->O            1   0.203   0.579  dc/dc0/Mram__n002451 (F_OBUF)
     OBUF:I->O                 2.571          F_OBUF (F)
    ----------------------------------------
    Total                     12.124ns (5.909ns logic, 6.215ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6342 / 10
-------------------------------------------------------------------------
Delay:               12.886ns (Levels of Logic = 15)
  Source:            S_sel (PAD)
  Destination:       B (PAD)

  Data Path: S_sel to B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   1.222   2.215  S_sel_IBUF (S_sel_IBUF)
     LUT6:I0->O            1   0.203   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_lut<0> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<0> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<1> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<2> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<3> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<4> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<5> (c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_cy<5>)
     XORCY:CI->O           1   0.180   0.684  c0/idp/idp1/Msub_GND_39_o_GND_39_o_sub_4_OUT_xor<6> (c0/idp/idp1/GND_39_o_GND_39_o_sub_4_OUT<6>)
     LUT6:I4->O            3   0.203   0.879  c0/idp/idp1/Alu_Op<3>_722 (c0/idp/idp1/Alu_Op<3>_722)
     LUT6:I3->O           10   0.205   1.221  c0/idp/idp1/Alu_Op<3>121 (CPU_out<6>)
     LUT6:I0->O            1   0.203   0.827  dc/dc2/Mmux_Q<2>5 (dc/dc2/Mmux_Q<2>4)
     LUT5:I1->O            7   0.203   1.021  dc/dc2/Mmux_Q<2>6 (dc/out_hex<2>)
     LUT4:I0->O            1   0.203   0.579  dc/dc0/Mram__n0024111 (B_OBUF)
     OBUF:I->O                 2.571          B_OBUF (B)
    ----------------------------------------
    Total                     12.886ns (5.460ns logic, 7.426ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.505|         |         |         |
cpu_step       |    6.921|         |         |         |
sf1/sf0/clk_out|    3.329|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cpu_step
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.667|         |         |         |
cpu_step       |    6.512|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dc/dc3/clk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dc/dc3/clk_out |    1.506|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sf1/sf0/clk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sf1/sf0/clk_out|    1.165|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.16 secs
 
--> 

Total memory usage is 300240 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   41 (   0 filtered)
Number of infos    :    2 (   0 filtered)

