//`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////////////////////////
//// Company: 
//// Engineer: 
//// 
//// Create Date: 03/10/2025 05:44:26 PM
//// Design Name: 
//// Module Name: arm
//// Project Name: 
//// Target Devices: 
//// Tool Versions: 
//// Description: 
//// 
//// Dependencies: 
//// 
//// Revision:
//// Revision 0.01 - File Created
//// Additional Comments:
//// 
////////////////////////////////////////////////////////////////////////////////////


//module arm(input clk,rst,en );

//    wire Frx,mux_ctl;
//    wire [31:0] Branch_addr,Prg_conter,PcOut;
//    IF If(clk,rst,Frz,mux_ctl,Branch_addr,Prg_conter,PcOut);
//    wire [31:0] reg_1,reg_2,reg_3,reg_4;
//    Register reg1(Prg_conter,clk,en,rst,reg_1);
//    Register reg2(reg_1,clk,en,rst,reg_2);
//    Register reg3(reg_2,clk,en,rst,reg_3);
//    Register reg4(reg_3,clk,en,rst,reg_4);
    
//    module Register(in, clk, en, rst, out );
//    assign reg_1= Prg_conter;

//endmodule
