(pcb "C:\Users\Pirmin Kager\Documents\GitHub\sennotron\PCB\sennotron_2.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  90000 -49000  90000 -149000  209000 -149000  209000 -49000
            90000 -49000  90000 -49000)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_THT:CP_Radial_D8.0mm_P5.00mm
      (place C1 115260 -124910 front 270 (PN CP))
      (place C2 125420 -124910 front 270 (PN 22ÂµF/50V))
      (place C3 135580 -124910 front 270 (PN CP))
      (place C4 194650 -107470 front 0 (PN C))
    )
    (component "custom:SIP-4"
      (place D1 197000 -120000 front 0 (PN "D_Bridge_+-AA"))
    )
    (component Pin_Headers:Pin_Header_Straight_2x08_Pitch2.54mm
      (place J3 146000 -110000 front 0 (PN Conn_02x08_Odd_Even))
    )
    (component Pin_Headers:Pin_Header_Straight_1x16_Pitch2.54mm
      (place J4 135000 -111000 front 270 (PN Conn_01x16_Female))
    )
    (component "TerminalBlocks_Phoenix:TerminalBlock_Phoenix_PT-3.5mm_16pol"
      (place J6 115000 -140000 front 0 (PN Screw_Terminal_01x16))
    )
    (component Socket_Strips:Socket_Strip_Straight_1x05_Pitch2.54mm
      (place J9 97000 -118000 front 90 (PN Conn_01x05_Female))
    )
    (component Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R1 187000 -54000 front 0 (PN R))
      (place R2 194650 -73180 front 270 (PN R))
      (place R3 194650 -88420 front 270 (PN R))
      (place R4 199730 -73180 front 270 (PN R))
      (place R5 199730 -88420 front 270 (PN R))
      (place R6 125000 -103000 front 0 (PN R))
      (place R7 165000 -91000 front 180 (PN R))
      (place R8 165000 -86000 front 180 (PN R))
      (place R9 168000 -73000 front 0 (PN R))
      (place R10 168000 -79000 front 0 (PN R))
      (place R11 165000 -73000 front 180 (PN R))
      (place R12 155000 -79000 front 0 (PN R))
      (place R13 179000 -123000 front 90 (PN R))
    )
    (component "Power_Integrations:TO-220"
      (place U1 126000 -119000 front 0 (PN "LM1117-3.3"))
    )
    (component "Housings_DIP:DIP-16_W7.62mm_Socket"
      (place U2 157000 -110000 front 0 (PN MCP3208))
    )
    (component "Housings_SIP:SIP4_Sharp-SSR_Pitch7.62mm_Straight"
      (place U3 192000 -131000 front 180 (PN S102S01))
    )
    (component "Housings_DIP:DIP-6_W7.62mm"
      (place U4 194650 -66830 front 90 (PN 4N28))
    )
    (component Pin_Headers:Pin_Header_Straight_2x20_Pitch2.54mm
      (place J10 98000 -59000 front 90 (PN Conn_02x20_Odd_Even))
    )
    (component Connectors:BARREL_JACK
      (place J1 108000 -127000 front 0 (PN Barrel_Jack))
    )
    (component "TerminalBlocks_Phoenix:TerminalBlock_Phoenix_PT-3.5mm_2pol"
      (place J5 188000 -140000 front 0 (PN Screw_Terminal_01x02))
    )
    (component Pin_Headers:Pin_Header_Straight_1x04_Pitch2.54mm
      (place J7 172000 -86000 front 0 (PN Conn_01x04_Male))
      (place J8 177000 -93000 front 180 (PN Conn_01x04_Male))
    )
  )
  (library
    (image Capacitors_THT:CP_Radial_D8.0mm_P5.00mm
      (outline (path signal 100  6500 0  6304.23 -1236.07  5736.07 -2351.14  4851.14 -3236.07
            3736.07 -3804.23  2500 -4000  1263.93 -3804.23  148.859 -3236.07
            -736.068 -2351.14  -1304.23 -1236.07  -1500 0  -1304.23 1236.07
            -736.068 2351.14  148.859 3236.07  1263.93 3804.23  2500 4000
            3736.07 3804.23  4851.14 3236.07  5736.07 2351.14  6304.23 1236.07))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  2500 4050  2500 -4050))
      (outline (path signal 120  2540 4050  2540 -4050))
      (outline (path signal 120  2580 4050  2580 -4050))
      (outline (path signal 120  2620 4049  2620 -4049))
      (outline (path signal 120  2660 4047  2660 -4047))
      (outline (path signal 120  2700 4046  2700 -4046))
      (outline (path signal 120  2740 4043  2740 -4043))
      (outline (path signal 120  2780 4041  2780 -4041))
      (outline (path signal 120  2820 4038  2820 -4038))
      (outline (path signal 120  2860 4035  2860 -4035))
      (outline (path signal 120  2900 4031  2900 -4031))
      (outline (path signal 120  2940 4027  2940 -4027))
      (outline (path signal 120  2980 4022  2980 -4022))
      (outline (path signal 120  3020 4017  3020 -4017))
      (outline (path signal 120  3060 4012  3060 -4012))
      (outline (path signal 120  3100 4006  3100 -4006))
      (outline (path signal 120  3140 4000  3140 -4000))
      (outline (path signal 120  3180 3994  3180 -3994))
      (outline (path signal 120  3221 3987  3221 -3987))
      (outline (path signal 120  3261 3979  3261 -3979))
      (outline (path signal 120  3301 3971  3301 -3971))
      (outline (path signal 120  3341 3963  3341 -3963))
      (outline (path signal 120  3381 3955  3381 -3955))
      (outline (path signal 120  3421 3946  3421 -3946))
      (outline (path signal 120  3461 3936  3461 -3936))
      (outline (path signal 120  3501 3926  3501 -3926))
      (outline (path signal 120  3541 3916  3541 -3916))
      (outline (path signal 120  3581 3905  3581 -3905))
      (outline (path signal 120  3621 3894  3621 -3894))
      (outline (path signal 120  3661 3883  3661 -3883))
      (outline (path signal 120  3701 3870  3701 -3870))
      (outline (path signal 120  3741 3858  3741 -3858))
      (outline (path signal 120  3781 3845  3781 -3845))
      (outline (path signal 120  3821 3832  3821 -3832))
      (outline (path signal 120  3861 3818  3861 -3818))
      (outline (path signal 120  3901 3803  3901 -3803))
      (outline (path signal 120  3941 3789  3941 -3789))
      (outline (path signal 120  3981 3773  3981 -3773))
      (outline (path signal 120  4021 3758  4021 980))
      (outline (path signal 120  4021 -980  4021 -3758))
      (outline (path signal 120  4061 3741  4061 980))
      (outline (path signal 120  4061 -980  4061 -3741))
      (outline (path signal 120  4101 3725  4101 980))
      (outline (path signal 120  4101 -980  4101 -3725))
      (outline (path signal 120  4141 3707  4141 980))
      (outline (path signal 120  4141 -980  4141 -3707))
      (outline (path signal 120  4181 3690  4181 980))
      (outline (path signal 120  4181 -980  4181 -3690))
      (outline (path signal 120  4221 3671  4221 980))
      (outline (path signal 120  4221 -980  4221 -3671))
      (outline (path signal 120  4261 3652  4261 980))
      (outline (path signal 120  4261 -980  4261 -3652))
      (outline (path signal 120  4301 3633  4301 980))
      (outline (path signal 120  4301 -980  4301 -3633))
      (outline (path signal 120  4341 3613  4341 980))
      (outline (path signal 120  4341 -980  4341 -3613))
      (outline (path signal 120  4381 3593  4381 980))
      (outline (path signal 120  4381 -980  4381 -3593))
      (outline (path signal 120  4421 3572  4421 980))
      (outline (path signal 120  4421 -980  4421 -3572))
      (outline (path signal 120  4461 3550  4461 980))
      (outline (path signal 120  4461 -980  4461 -3550))
      (outline (path signal 120  4501 3528  4501 980))
      (outline (path signal 120  4501 -980  4501 -3528))
      (outline (path signal 120  4541 3505  4541 980))
      (outline (path signal 120  4541 -980  4541 -3505))
      (outline (path signal 120  4581 3482  4581 980))
      (outline (path signal 120  4581 -980  4581 -3482))
      (outline (path signal 120  4621 3458  4621 980))
      (outline (path signal 120  4621 -980  4621 -3458))
      (outline (path signal 120  4661 3434  4661 980))
      (outline (path signal 120  4661 -980  4661 -3434))
      (outline (path signal 120  4701 3408  4701 980))
      (outline (path signal 120  4701 -980  4701 -3408))
      (outline (path signal 120  4741 3383  4741 980))
      (outline (path signal 120  4741 -980  4741 -3383))
      (outline (path signal 120  4781 3356  4781 980))
      (outline (path signal 120  4781 -980  4781 -3356))
      (outline (path signal 120  4821 3329  4821 980))
      (outline (path signal 120  4821 -980  4821 -3329))
      (outline (path signal 120  4861 3301  4861 980))
      (outline (path signal 120  4861 -980  4861 -3301))
      (outline (path signal 120  4901 3272  4901 980))
      (outline (path signal 120  4901 -980  4901 -3272))
      (outline (path signal 120  4941 3243  4941 980))
      (outline (path signal 120  4941 -980  4941 -3243))
      (outline (path signal 120  4981 3213  4981 980))
      (outline (path signal 120  4981 -980  4981 -3213))
      (outline (path signal 120  5021 3182  5021 980))
      (outline (path signal 120  5021 -980  5021 -3182))
      (outline (path signal 120  5061 3150  5061 980))
      (outline (path signal 120  5061 -980  5061 -3150))
      (outline (path signal 120  5101 3118  5101 980))
      (outline (path signal 120  5101 -980  5101 -3118))
      (outline (path signal 120  5141 3084  5141 980))
      (outline (path signal 120  5141 -980  5141 -3084))
      (outline (path signal 120  5181 3050  5181 980))
      (outline (path signal 120  5181 -980  5181 -3050))
      (outline (path signal 120  5221 3015  5221 980))
      (outline (path signal 120  5221 -980  5221 -3015))
      (outline (path signal 120  5261 2979  5261 980))
      (outline (path signal 120  5261 -980  5261 -2979))
      (outline (path signal 120  5301 2942  5301 980))
      (outline (path signal 120  5301 -980  5301 -2942))
      (outline (path signal 120  5341 2904  5341 980))
      (outline (path signal 120  5341 -980  5341 -2904))
      (outline (path signal 120  5381 2865  5381 980))
      (outline (path signal 120  5381 -980  5381 -2865))
      (outline (path signal 120  5421 2824  5421 980))
      (outline (path signal 120  5421 -980  5421 -2824))
      (outline (path signal 120  5461 2783  5461 980))
      (outline (path signal 120  5461 -980  5461 -2783))
      (outline (path signal 120  5501 2740  5501 980))
      (outline (path signal 120  5501 -980  5501 -2740))
      (outline (path signal 120  5541 2697  5541 980))
      (outline (path signal 120  5541 -980  5541 -2697))
      (outline (path signal 120  5581 2652  5581 980))
      (outline (path signal 120  5581 -980  5581 -2652))
      (outline (path signal 120  5621 2605  5621 980))
      (outline (path signal 120  5621 -980  5621 -2605))
      (outline (path signal 120  5661 2557  5661 980))
      (outline (path signal 120  5661 -980  5661 -2557))
      (outline (path signal 120  5701 2508  5701 980))
      (outline (path signal 120  5701 -980  5701 -2508))
      (outline (path signal 120  5741 2457  5741 980))
      (outline (path signal 120  5741 -980  5741 -2457))
      (outline (path signal 120  5781 2404  5781 980))
      (outline (path signal 120  5781 -980  5781 -2404))
      (outline (path signal 120  5821 2349  5821 980))
      (outline (path signal 120  5821 -980  5821 -2349))
      (outline (path signal 120  5861 2293  5861 980))
      (outline (path signal 120  5861 -980  5861 -2293))
      (outline (path signal 120  5901 2234  5901 980))
      (outline (path signal 120  5901 -980  5901 -2234))
      (outline (path signal 120  5941 2173  5941 980))
      (outline (path signal 120  5941 -980  5941 -2173))
      (outline (path signal 120  5981 2109  5981 -2109))
      (outline (path signal 120  6021 2043  6021 -2043))
      (outline (path signal 120  6061 1974  6061 -1974))
      (outline (path signal 120  6101 1902  6101 -1902))
      (outline (path signal 120  6141 1826  6141 -1826))
      (outline (path signal 120  6181 1745  6181 -1745))
      (outline (path signal 120  6221 1660  6221 -1660))
      (outline (path signal 120  6261 1570  6261 -1570))
      (outline (path signal 120  6301 1473  6301 -1473))
      (outline (path signal 120  6341 1369  6341 -1369))
      (outline (path signal 120  6381 1254  6381 -1254))
      (outline (path signal 120  6421 1127  6421 -1127))
      (outline (path signal 120  6461 983  6461 -983))
      (outline (path signal 120  6501 814  6501 -814))
      (outline (path signal 120  6541 598  6541 -598))
      (outline (path signal 120  6581 246  6581 -246))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -1850 4350  -1850 -4350))
      (outline (path signal 50  -1850 -4350  6850 -4350))
      (outline (path signal 50  6850 -4350  6850 4350))
      (outline (path signal 50  6850 4350  -1850 4350))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image "custom:SIP-4"
      (outline (path signal 150  -11250 2750  11250 2750))
      (outline (path signal 150  11250 2750  11250 -2750))
      (outline (path signal 150  11250 -2750  -11250 -2750))
      (outline (path signal 150  -11250 -2750  -11250 2750))
      (outline (path signal 150  0 2750  0 -2750))
      (pin Round[A]Pad_3500_um 1 -7500 0)
      (pin Round[A]Pad_3500_um 2 -2500 0)
      (pin Round[A]Pad_3500_um 3 2500 0)
      (pin Round[A]Pad_3500_um 4 7500 0)
    )
    (image Pin_Headers:Pin_Header_Straight_2x08_Pitch2.54mm
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -19050))
      (outline (path signal 100  3810 -19050  -1270 -19050))
      (outline (path signal 100  -1270 -19050  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -19110  3870 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  3870 1330  3870 -19110))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 50  -1800 -19550  4350 -19550))
      (outline (path signal 50  4350 -19550  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
    )
    (image Pin_Headers:Pin_Header_Straight_1x16_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -39370))
      (outline (path signal 100  1270 -39370  -1270 -39370))
      (outline (path signal 100  -1270 -39370  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -39430  1330 -39430))
      (outline (path signal 120  -1330 -1270  -1330 -39430))
      (outline (path signal 120  1330 -1270  1330 -39430))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -39900))
      (outline (path signal 50  -1800 -39900  1800 -39900))
      (outline (path signal 50  1800 -39900  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
    )
    (image "TerminalBlocks_Phoenix:TerminalBlock_Phoenix_PT-3.5mm_16pol"
      (outline (path signal 50  -1900 3300  54400 3300))
      (outline (path signal 50  -1900 -4700  -1900 3300))
      (outline (path signal 50  54400 -4700  -1900 -4700))
      (outline (path signal 50  54400 3300  54400 -4700))
      (outline (path signal 150  50750 -4100  50750 -4500))
      (outline (path signal 150  47250 -4100  47250 -4500))
      (outline (path signal 150  40250 -4100  40250 -4500))
      (outline (path signal 150  43750 -4100  43750 -4500))
      (outline (path signal 150  36750 -4100  36750 -4500))
      (outline (path signal 150  33250 -4100  33250 -4500))
      (outline (path signal 150  26250 -4100  26250 -4500))
      (outline (path signal 150  29750 -4100  29750 -4500))
      (outline (path signal 150  22750 -4100  22750 -4500))
      (outline (path signal 150  8750 -4100  8750 -4500))
      (outline (path signal 150  19250 -4100  19250 -4500))
      (outline (path signal 150  15750 -4100  15750 -4500))
      (outline (path signal 150  1750 -4100  1750 -4500))
      (outline (path signal 150  5250 -4100  5250 -4500))
      (outline (path signal 150  12250 -4100  12250 -4500))
      (outline (path signal 150  -1750 -3000  54250 -3000))
      (outline (path signal 150  -1750 -4100  54250 -4100))
      (outline (path signal 150  -1750 3100  -1750 -4500))
      (outline (path signal 150  54250 -4500  54250 3100))
      (outline (path signal 150  54250 3100  -1750 3100))
      (pin Round[A]Pad_2400_um (rotate 180) 3 7000 0)
      (pin Round[A]Pad_2400_um (rotate 180) 2 3500 0)
      (pin Round[A]Pad_2400_um (rotate 180) 4 10500 0)
      (pin Round[A]Pad_2400_um (rotate 180) 5 14000 0)
      (pin Round[A]Pad_2400_um (rotate 180) 6 17500 0)
      (pin Round[A]Pad_2400_um (rotate 180) 7 21000 0)
      (pin Rect[A]Pad_2400x2400_um (rotate 180) 1 0 0)
      (pin Round[A]Pad_2400_um (rotate 180) 8 24500 0)
      (pin Round[A]Pad_2400_um (rotate 180) 9 28000 0)
      (pin Round[A]Pad_2400_um (rotate 180) 10 31500 0)
      (pin Round[A]Pad_2400_um (rotate 180) 11 35000 0)
      (pin Round[A]Pad_2400_um (rotate 180) 12 38500 0)
      (pin Round[A]Pad_2400_um (rotate 180) 13 42000 0)
      (pin Round[A]Pad_2400_um (rotate 180) 14 45500 0)
      (pin Round[A]Pad_2400_um (rotate 180) 15 49000 0)
      (pin Round[A]Pad_2400_um (rotate 180) 16 52500 0)
    )
    (image Socket_Strips:Socket_Strip_Straight_1x05_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -11430))
      (outline (path signal 100  -1270 -11430  1270 -11430))
      (outline (path signal 100  1270 -11430  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  -1330 -11490  1330 -11490))
      (outline (path signal 120  1330 -11490  1330 -1270))
      (outline (path signal 120  1330 -1270  -1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 50  -1800 -11950  1800 -11950))
      (outline (path signal 50  1800 -11950  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
    )
    (image Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 120  1870 1310  1870 -1310))
      (outline (path signal 120  1870 -1310  8290 -1310))
      (outline (path signal 120  8290 -1310  8290 1310))
      (outline (path signal 120  8290 1310  1870 1310))
      (outline (path signal 120  980 0  1870 0))
      (outline (path signal 120  9180 0  8290 0))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  11250 -1600))
      (outline (path signal 50  11250 -1600  11250 1600))
      (outline (path signal 50  11250 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image "Power_Integrations:TO-220"
      (outline (path signal 150  4826 1651  4826 -1778))
      (outline (path signal 150  -4826 1651  -4826 -1778))
      (outline (path signal 150  5334 2794  -5334 2794))
      (outline (path signal 150  1778 1778  1778 3048))
      (outline (path signal 150  -1778 1778  -1778 3048))
      (outline (path signal 150  -5334 1651  5334 1651))
      (outline (path signal 150  5334 -1778  -5334 -1778))
      (outline (path signal 150  -5334 3048  -5334 -1778))
      (outline (path signal 150  5334 3048  5334 -1778))
      (outline (path signal 150  5334 3048  -5334 3048))
      (pin Oval[A]Pad_2032x2540_um 2 0 0)
      (pin Oval[A]Pad_2032x2540_um 3 2540 0)
      (pin Oval[A]Pad_2032x2540_um 1 -2540 0)
    )
    (image "Housings_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Housings_SIP:SIP4_Sharp-SSR_Pitch7.62mm_Straight"
      (outline (path signal 150  1270 300  3810 300))
      (outline (path signal 150  6350 300  11430 300))
      (outline (path signal 50  17250 1950  17250 -4250))
      (outline (path signal 50  17250 -4250  -2000 -4250))
      (outline (path signal 50  -2000 -4250  -2000 1950))
      (outline (path signal 50  -2000 1950  17250 1950))
      (outline (path signal 150  2620 -4000  1280 -1500))
      (outline (path signal 150  12620 -4000  13960 -1500))
      (outline (path signal 150  -1730 1700  16970 1700))
      (outline (path signal 150  16970 1700  16970 -4000))
      (outline (path signal 150  16970 -4000  -1730 -4000))
      (outline (path signal 150  -1730 -4000  -1730 1700))
      (pin Rect[A]Pad_2000x3000_um 1 0 0)
      (pin Oval[A]Pad_2000x3000_um 2 5080 0)
      (pin Oval[A]Pad_2000x3000_um 3 12700 0)
      (pin Oval[A]Pad_2000x3000_um 4 15240 0)
    )
    (image "Housings_DIP:DIP-6_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -6350))
      (outline (path signal 100  6985 -6350  635 -6350))
      (outline (path signal 100  635 -6350  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -6410))
      (outline (path signal 120  1160 -6410  6460 -6410))
      (outline (path signal 120  6460 -6410  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -6600))
      (outline (path signal 50  -1100 -6600  8700 -6600))
      (outline (path signal 50  8700 -6600  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 7620 0)
    )
    (image Pin_Headers:Pin_Header_Straight_2x20_Pitch2.54mm
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -49530))
      (outline (path signal 100  3810 -49530  -1270 -49530))
      (outline (path signal 100  -1270 -49530  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -49590  3870 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  3870 1330  3870 -49590))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 50  -1800 -50050  4350 -50050))
      (outline (path signal 50  4350 -50050  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
    )
    (image Connectors:BARREL_JACK
      (outline (path signal 50  1000 4500  1000 4750))
      (outline (path signal 50  1000 4750  -14000 4750))
      (outline (path signal 50  1000 4500  1000 2000))
      (outline (path signal 50  1000 2000  2000 2000))
      (outline (path signal 50  2000 2000  2000 -2000))
      (outline (path signal 50  2000 -2000  1000 -2000))
      (outline (path signal 50  1000 -2000  1000 -4750))
      (outline (path signal 50  1000 -4750  -1000 -4750))
      (outline (path signal 50  -1000 -4750  -1000 -6750))
      (outline (path signal 50  -1000 -6750  -5000 -6750))
      (outline (path signal 50  -5000 -6750  -5000 -4750))
      (outline (path signal 50  -5000 -4750  -14000 -4750))
      (outline (path signal 50  -14000 -4750  -14000 4750))
      (outline (path signal 120  -5000 -4600  -13800 -4600))
      (outline (path signal 120  -13800 -4600  -13800 4600))
      (outline (path signal 120  900 -1900  900 -4600))
      (outline (path signal 120  900 -4600  -1000 -4600))
      (outline (path signal 120  -13800 4600  900 4600))
      (outline (path signal 120  900 4600  900 2000))
      (outline (path signal 100  -10200 4500  -10200 -4500))
      (outline (path signal 100  -13700 4500  -13700 -4500))
      (outline (path signal 100  -13700 -4500  800 -4500))
      (outline (path signal 100  800 -4500  800 4500))
      (outline (path signal 100  800 4500  -13700 4500))
      (pin Rect[A]Pad_3500x3500_um 1 0 0)
      (pin Rect[A]Pad_3500x3500_um 2 -6000 0)
      (pin Rect[A]Pad_3500x3500_um 3 -3000 -4700)
    )
    (image "TerminalBlocks_Phoenix:TerminalBlock_Phoenix_PT-3.5mm_2pol"
      (outline (path signal 50  -1900 3300  5400 3300))
      (outline (path signal 50  -1900 -4700  -1900 3300))
      (outline (path signal 50  5400 -4700  -1900 -4700))
      (outline (path signal 50  5400 3300  5400 -4700))
      (outline (path signal 150  1750 -4100  1750 -4500))
      (outline (path signal 150  -1750 -3000  5250 -3000))
      (outline (path signal 150  -1750 -4100  5250 -4100))
      (outline (path signal 150  -1750 3100  -1750 -4500))
      (outline (path signal 150  5250 -4500  5250 3100))
      (outline (path signal 150  5250 3100  -1750 3100))
      (pin Round[A]Pad_2400_um 2 3500 0)
      (pin Rect[A]Pad_2400x2400_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x04_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2400_um
      (shape (circle F.Cu 2400))
      (shape (circle B.Cu 2400))
      (attach off)
    )
    (padstack Round[A]Pad_3500_um
      (shape (circle F.Cu 3500))
      (shape (circle B.Cu 3500))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x3000_um
      (shape (path F.Cu 2000  0 -500  0 500))
      (shape (path B.Cu 2000  0 -500  0 500))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x2540_um
      (shape (path F.Cu 2032  0 -254  0 254))
      (shape (path B.Cu 2032  0 -254  0 254))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x3000_um
      (shape (rect F.Cu -1000 -1500 1000 1500))
      (shape (rect B.Cu -1000 -1500 1000 1500))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x2400_um
      (shape (rect F.Cu -1200 -1200 1200 1200))
      (shape (rect B.Cu -1200 -1200 1200 1200))
      (attach off)
    )
    (padstack Rect[A]Pad_3500x3500_um
      (shape (rect F.Cu -1750 -1750 1750 1750))
      (shape (rect B.Cu -1750 -1750 1750 1750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C1-2 C2-2 C3-2 J4-1 J4-5 J4-16 J6-2 J6-4 J6-6 J6-8 J6-10 J6-12 J6-14 J6-16
        J9-1 R6-1 R11-2 R12-1 U1-1 U2-9 U2-14 U3-4 U4-4 J10-6 J10-9 J10-25 J10-30
        J10-34 J10-39 J1-2 J7-2 J7-3)
    )
    (net "Net-(C4-Pad1)"
      (pins D1-1 R3-2 C4-1)
    )
    (net "Net-(C4-Pad2)"
      (pins D1-2 R5-2 C4-2)
    )
    (net "Net-(J3-Pad2)"
      (pins J3-2 J6-1 U2-1)
    )
    (net "Net-(J3-Pad4)"
      (pins J3-4 J6-3 U2-2)
    )
    (net "Net-(J3-Pad6)"
      (pins J3-6 J6-5 U2-3)
    )
    (net "Net-(J3-Pad8)"
      (pins J3-8 J6-7 U2-4)
    )
    (net "Net-(J3-Pad10)"
      (pins J3-10 J6-9 U2-5)
    )
    (net "Net-(J3-Pad12)"
      (pins J3-12 J6-11 U2-6)
    )
    (net "Net-(J3-Pad14)"
      (pins J3-14 J6-13 U2-7)
    )
    (net "Net-(J3-Pad16)"
      (pins J3-16 J6-15 U2-8)
    )
    (net "Net-(J4-Pad3)"
      (pins J4-3 R6-2)
    )
    (net "Net-(J8-Pad1)"
      (pins R10-1 R12-2 J8-1)
    )
    (net AC_sens
      (pins R1-2 U4-5 J10-40)
    )
    (net "Net-(R2-Pad1)"
      (pins R2-1 U4-1)
    )
    (net "Net-(R2-Pad2)"
      (pins R2-2 R3-1)
    )
    (net "Net-(R4-Pad1)"
      (pins R4-1 U4-2)
    )
    (net "Net-(R4-Pad2)"
      (pins R4-2 R5-1)
    )
    (net "Net-(J8-Pad4)"
      (pins R9-1 R11-1 J8-4)
    )
    (net "Net-(R13-Pad1)"
      (pins R13-1 U3-3)
    )
    (net +5V
      (pins C1-1 J4-2 J4-15 J9-2 U1-3 J10-2 J10-4 J1-1)
    )
    (net +3.3VA
      (pins C2-1 C3-1 J3-1 J3-3 J3-5 J3-7 J3-9 J3-11 J3-13 J3-15 U1-2 U2-15)
    )
    (net +3V3
      (pins R1-1 U2-16 J10-1 J10-17 J8-2 J8-3)
    )
    (net sda
      (pins J9-3 J10-3)
    )
    (net scl
      (pins J9-4 J10-5)
    )
    (net spi_mosi
      (pins U2-11 J10-19)
    )
    (net spi_miso
      (pins U2-12 J10-21)
    )
    (net spi_clk
      (pins U2-13 J10-23)
    )
    (net spi_cs_0
      (pins U2-10 J10-24)
    )
    (net heat_trig
      (pins R13-2 J10-38)
    )
    (net /lcd1
      (pins J4-4 J10-22)
    )
    (net /lcd2
      (pins J4-6 J10-18)
    )
    (net "Net-(J4-Pad7)"
      (pins J4-7)
    )
    (net "Net-(J4-Pad8)"
      (pins J4-8)
    )
    (net "Net-(J4-Pad9)"
      (pins J4-9)
    )
    (net "Net-(J4-Pad10)"
      (pins J4-10)
    )
    (net /lcd3
      (pins J4-11 J10-16)
    )
    (net /lcd4
      (pins J4-12 J10-12)
    )
    (net /lcd5
      (pins J4-13 J10-10)
    )
    (net /lcd6
      (pins J4-14 J10-8)
    )
    (net "Net-(J7-Pad1)"
      (pins R8-1 J7-1)
    )
    (net "Net-(J9-Pad5)"
      (pins J9-5)
    )
    (net "Net-(J10-Pad7)"
      (pins J10-7)
    )
    (net "Net-(J10-Pad11)"
      (pins J10-11)
    )
    (net "Net-(J10-Pad13)"
      (pins J10-13)
    )
    (net "Net-(J10-Pad14)"
      (pins J10-14)
    )
    (net "Net-(J10-Pad15)"
      (pins J10-15)
    )
    (net "Net-(J10-Pad20)"
      (pins J10-20)
    )
    (net "Net-(J10-Pad26)"
      (pins J10-26)
    )
    (net "Net-(J10-Pad27)"
      (pins J10-27)
    )
    (net "Net-(J10-Pad28)"
      (pins J10-28)
    )
    (net /led1
      (pins R7-2 J10-29)
    )
    (net /led2
      (pins R8-2 J10-31)
    )
    (net "Net-(J10-Pad32)"
      (pins J10-32)
    )
    (net /btn1
      (pins R9-2 J10-33)
    )
    (net /btn2
      (pins R10-2 J10-35)
    )
    (net "Net-(J10-Pad36)"
      (pins J10-36)
    )
    (net "Net-(J10-Pad37)"
      (pins J10-37)
    )
    (net "Net-(J7-Pad4)"
      (pins R7-1 J7-4)
    )
    (net "Net-(U4-Pad3)"
      (pins U4-3)
    )
    (net "Net-(U4-Pad6)"
      (pins U4-6)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3)
    )
    (net /220L
      (pins D1-3 U3-1 J5-2)
    )
    (net /220N
      (pins D1-4 U3-2 J5-1)
    )
    (class kicad_default "" +3.3VA +3V3 +5V /220L /220N /btn1 /btn2 /lcd1
      /lcd2 /lcd3 /lcd4 /lcd5 /lcd6 /led1 /led2 3v3 3v3_A 5v0 AC_sens GND
      "Net-(C4-Pad1)" "Net-(C4-Pad2)" "Net-(D1-Pad3)" "Net-(D1-Pad4)" "Net-(J1-Pad3)"
      "Net-(J10-Pad11)" "Net-(J10-Pad13)" "Net-(J10-Pad14)" "Net-(J10-Pad15)"
      "Net-(J10-Pad20)" "Net-(J10-Pad26)" "Net-(J10-Pad27)" "Net-(J10-Pad28)"
      "Net-(J10-Pad32)" "Net-(J10-Pad36)" "Net-(J10-Pad37)" "Net-(J10-Pad7)"
      "Net-(J2-Pad10)" "Net-(J2-Pad13)" "Net-(J2-Pad26)" "Net-(J2-Pad27)"
      "Net-(J2-Pad28)" "Net-(J2-Pad36)" "Net-(J2-Pad37)" "Net-(J2-Pad40)"
      "Net-(J2-Pad7)" "Net-(J2-Pad8)" "Net-(J3-Pad10)" "Net-(J3-Pad12)" "Net-(J3-Pad14)"
      "Net-(J3-Pad16)" "Net-(J3-Pad2)" "Net-(J3-Pad4)" "Net-(J3-Pad6)" "Net-(J3-Pad8)"
      "Net-(J4-Pad1)" "Net-(J4-Pad10)" "Net-(J4-Pad3)" "Net-(J4-Pad7)" "Net-(J4-Pad8)"
      "Net-(J4-Pad9)" "Net-(J5-Pad3)" "Net-(J5-Pad4)" "Net-(J7-Pad1)" "Net-(J7-Pad2)"
      "Net-(J7-Pad4)" "Net-(J8-Pad1)" "Net-(J8-Pad4)" "Net-(J9-Pad5)" "Net-(R13-Pad1)"
      "Net-(R2-Pad1)" "Net-(R2-Pad2)" "Net-(R4-Pad1)" "Net-(R4-Pad2)" "Net-(U4-Pad3)"
      "Net-(U4-Pad6)" btn_1 btn_2 heat_trig lcd_d4 lcd_d5 lcd_d6 lcd_d7 lcd_en
      lcd_rs led_1 led_2 scl sda spi_clk spi_cs_0 spi_miso spi_mosi
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
