

================================================================
== Vitis HLS Report for 'mem_streaming_Pipeline_VITIS_LOOP_9_1'
================================================================
* Date:           Mon May 27 19:22:00 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        axi_port_fixed_point
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1  |        6|        6|         3|          1|          1|     5|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln9_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln9"   --->   Operation 7 'read' 'sext_ln9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln9_cast = sext i59 %sext_ln9_read"   --->   Operation 8 'sext' 'sext_ln9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln9 = store i3 0, i3 %i" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 10 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_12_2.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %in_r"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "%icmp_ln9 = icmp_eq  i3 %i_1, i3 5" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 14 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%add_ln9 = add i3 %i_1, i3 1" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 15 'add' 'add_ln9' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %VITIS_LOOP_12_2.i.split, void %for.body.i.preheader.exitStub" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 16 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln9 = store i3 %add_ln9, i3 %i" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 17 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%in_r_addr = getelementptr i256 %in_r, i64 %sext_ln9_cast" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 18 'getelementptr' 'in_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (7.30ns)   --->   "%in_r_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %in_r_addr" [axi_port_fixed_point/utils.cpp:11->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 19 'read' 'in_r_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 15, i32 0" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 20 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 31, i32 16" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 21 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 47, i32 32" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 22 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 63, i32 48" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 23 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 79, i32 64" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 24 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 95, i32 80" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 25 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 111, i32 96" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 26 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 127, i32 112" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 27 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 143, i32 128" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 28 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %in_r_addr_read, i32 159, i32 144" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 29 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 30 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 32 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_1, i1 0" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i4 %shl_ln" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 34 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%data_buf_addr = getelementptr i16 %data_buf, i64 0, i64 %zext_ln14" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 35 'getelementptr' 'data_buf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%data_buf_1_addr = getelementptr i16 %data_buf_1, i64 0, i64 %zext_ln14" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 36 'getelementptr' 'data_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%data_buf_2_addr = getelementptr i16 %data_buf_2, i64 0, i64 %zext_ln14" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 37 'getelementptr' 'data_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%data_buf_3_addr = getelementptr i16 %data_buf_3, i64 0, i64 %zext_ln14" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 38 'getelementptr' 'data_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%data_buf_4_addr = getelementptr i16 %data_buf_4, i64 0, i64 %zext_ln14" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 39 'getelementptr' 'data_buf_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln14 = or i4 %shl_ln, i4 1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 40 'or' 'or_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i4 %or_ln14" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 41 'zext' 'zext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%data_buf_addr_1 = getelementptr i16 %data_buf, i64 0, i64 %zext_ln14_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 42 'getelementptr' 'data_buf_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%data_buf_1_addr_1 = getelementptr i16 %data_buf_1, i64 0, i64 %zext_ln14_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 43 'getelementptr' 'data_buf_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%data_buf_2_addr_1 = getelementptr i16 %data_buf_2, i64 0, i64 %zext_ln14_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 44 'getelementptr' 'data_buf_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%data_buf_3_addr_1 = getelementptr i16 %data_buf_3, i64 0, i64 %zext_ln14_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 45 'getelementptr' 'data_buf_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%data_buf_4_addr_1 = getelementptr i16 %data_buf_4, i64 0, i64 %zext_ln14_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 46 'getelementptr' 'data_buf_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp, i4 %data_buf_addr" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 47 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 48 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp_1, i4 %data_buf_1_addr" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 48 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 49 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp_2, i4 %data_buf_2_addr" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 49 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 50 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp_3, i4 %data_buf_3_addr" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 50 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 51 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp_4, i4 %data_buf_4_addr" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 51 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 52 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp_5, i4 %data_buf_addr_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 52 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 53 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp_6, i4 %data_buf_1_addr_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 53 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 54 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp_7, i4 %data_buf_2_addr_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 54 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 55 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp_8, i4 %data_buf_3_addr_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 55 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 56 [1/1] (0.67ns)   --->   "%store_ln14 = store i16 %tmp_9, i4 %data_buf_4_addr_1" [axi_port_fixed_point/utils.cpp:14->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 56 'store' 'store_ln14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln9 = br void %VITIS_LOOP_12_2.i" [axi_port_fixed_point/utils.cpp:9->axi_port_fixed_point/mem_streaming.cpp:15]   --->   Operation 57 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ data_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ data_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ data_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ data_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0100]
sext_ln9_read         (read             ) [ 0000]
sext_ln9_cast         (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln9             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_1                   (load             ) [ 0111]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
icmp_ln9              (icmp             ) [ 0110]
add_ln9               (add              ) [ 0000]
br_ln9                (br               ) [ 0000]
store_ln9             (store            ) [ 0000]
in_r_addr             (getelementptr    ) [ 0000]
in_r_addr_read        (read             ) [ 0000]
tmp                   (partselect       ) [ 0101]
tmp_1                 (partselect       ) [ 0101]
tmp_2                 (partselect       ) [ 0101]
tmp_3                 (partselect       ) [ 0101]
tmp_4                 (partselect       ) [ 0101]
tmp_5                 (partselect       ) [ 0101]
tmp_6                 (partselect       ) [ 0101]
tmp_7                 (partselect       ) [ 0101]
tmp_8                 (partselect       ) [ 0101]
tmp_9                 (partselect       ) [ 0101]
specpipeline_ln9      (specpipeline     ) [ 0000]
speclooptripcount_ln9 (speclooptripcount) [ 0000]
specloopname_ln9      (specloopname     ) [ 0000]
shl_ln                (bitconcatenate   ) [ 0000]
zext_ln14             (zext             ) [ 0000]
data_buf_addr         (getelementptr    ) [ 0000]
data_buf_1_addr       (getelementptr    ) [ 0000]
data_buf_2_addr       (getelementptr    ) [ 0000]
data_buf_3_addr       (getelementptr    ) [ 0000]
data_buf_4_addr       (getelementptr    ) [ 0000]
or_ln14               (or               ) [ 0000]
zext_ln14_1           (zext             ) [ 0000]
data_buf_addr_1       (getelementptr    ) [ 0000]
data_buf_1_addr_1     (getelementptr    ) [ 0000]
data_buf_2_addr_1     (getelementptr    ) [ 0000]
data_buf_3_addr_1     (getelementptr    ) [ 0000]
data_buf_4_addr_1     (getelementptr    ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
store_ln14            (store            ) [ 0000]
br_ln9                (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_buf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buf"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_buf_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buf_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_buf_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buf_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_buf_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buf_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_buf_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buf_4"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i59"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln9_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="59" slack="0"/>
<pin id="106" dir="0" index="1" bw="59" slack="0"/>
<pin id="107" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln9_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="in_r_addr_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="256" slack="0"/>
<pin id="112" dir="0" index="1" bw="256" slack="0"/>
<pin id="113" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_r_addr_read/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="data_buf_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="data_buf_1_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_1_addr/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="data_buf_2_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_2_addr/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="data_buf_3_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_3_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="data_buf_4_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_4_addr/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="data_buf_addr_1_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr_1/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="data_buf_1_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_1_addr_1/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="data_buf_2_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_2_addr_1/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="data_buf_3_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_3_addr_1/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="data_buf_4_addr_1_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_4_addr_1/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="16" slack="1"/>
<pin id="188" dir="0" index="2" bw="0" slack="0"/>
<pin id="190" dir="0" index="4" bw="4" slack="1"/>
<pin id="191" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="192" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="193" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 store_ln14/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="1"/>
<pin id="198" dir="0" index="2" bw="0" slack="0"/>
<pin id="200" dir="0" index="4" bw="4" slack="1"/>
<pin id="201" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="203" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 store_ln14/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="1"/>
<pin id="208" dir="0" index="2" bw="0" slack="0"/>
<pin id="210" dir="0" index="4" bw="4" slack="1"/>
<pin id="211" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="212" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="213" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 store_ln14/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="16" slack="1"/>
<pin id="218" dir="0" index="2" bw="0" slack="0"/>
<pin id="220" dir="0" index="4" bw="4" slack="1"/>
<pin id="221" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="222" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="223" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 store_ln14/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="1"/>
<pin id="228" dir="0" index="2" bw="0" slack="0"/>
<pin id="230" dir="0" index="4" bw="4" slack="1"/>
<pin id="231" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="233" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 store_ln14/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sext_ln9_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="59" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_cast/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln9_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="3" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="i_1_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln9_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln9_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln9_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="0" index="1" bw="3" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="in_r_addr_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="256" slack="0"/>
<pin id="271" dir="0" index="1" bw="59" slack="1"/>
<pin id="272" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_r_addr/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="256" slack="0"/>
<pin id="278" dir="0" index="2" bw="5" slack="0"/>
<pin id="279" dir="0" index="3" bw="1" slack="0"/>
<pin id="280" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="256" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="0" index="3" bw="6" slack="0"/>
<pin id="290" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="0" index="1" bw="256" slack="0"/>
<pin id="298" dir="0" index="2" bw="7" slack="0"/>
<pin id="299" dir="0" index="3" bw="7" slack="0"/>
<pin id="300" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="256" slack="0"/>
<pin id="308" dir="0" index="2" bw="7" slack="0"/>
<pin id="309" dir="0" index="3" bw="7" slack="0"/>
<pin id="310" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_4_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="256" slack="0"/>
<pin id="318" dir="0" index="2" bw="8" slack="0"/>
<pin id="319" dir="0" index="3" bw="8" slack="0"/>
<pin id="320" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_5_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="0" index="1" bw="256" slack="0"/>
<pin id="328" dir="0" index="2" bw="8" slack="0"/>
<pin id="329" dir="0" index="3" bw="8" slack="0"/>
<pin id="330" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_6_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="0" index="1" bw="256" slack="0"/>
<pin id="338" dir="0" index="2" bw="8" slack="0"/>
<pin id="339" dir="0" index="3" bw="8" slack="0"/>
<pin id="340" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_7_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="256" slack="0"/>
<pin id="348" dir="0" index="2" bw="8" slack="0"/>
<pin id="349" dir="0" index="3" bw="8" slack="0"/>
<pin id="350" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_8_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="256" slack="0"/>
<pin id="358" dir="0" index="2" bw="9" slack="0"/>
<pin id="359" dir="0" index="3" bw="9" slack="0"/>
<pin id="360" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_9_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="0" index="1" bw="256" slack="0"/>
<pin id="368" dir="0" index="2" bw="9" slack="0"/>
<pin id="369" dir="0" index="3" bw="9" slack="0"/>
<pin id="370" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="shl_ln_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="0" index="1" bw="3" slack="2"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln14_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="or_ln14_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln14_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/3 "/>
</bind>
</comp>

<comp id="406" class="1005" name="i_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="0"/>
<pin id="408" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="413" class="1005" name="sext_ln9_cast_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="1"/>
<pin id="415" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln9_cast "/>
</bind>
</comp>

<comp id="418" class="1005" name="i_1_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="2"/>
<pin id="420" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="423" class="1005" name="icmp_ln9_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="427" class="1005" name="tmp_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="1"/>
<pin id="429" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="1"/>
<pin id="434" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp_2_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="1"/>
<pin id="439" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="442" class="1005" name="tmp_3_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="1"/>
<pin id="444" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_4_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="1"/>
<pin id="449" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_5_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="1"/>
<pin id="454" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_6_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="1"/>
<pin id="459" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="462" class="1005" name="tmp_7_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="1"/>
<pin id="464" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="467" class="1005" name="tmp_8_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="1"/>
<pin id="469" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_9_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="1"/>
<pin id="474" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="96" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="96" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="96" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="96" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="96" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="96" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="96" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="96" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="96" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="96" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="194"><net_src comp="115" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="204"><net_src comp="122" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="214"><net_src comp="129" pin="3"/><net_sink comp="205" pin=2"/></net>

<net id="224"><net_src comp="136" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="234"><net_src comp="143" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="235"><net_src comp="150" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="236"><net_src comp="157" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="237"><net_src comp="164" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="238"><net_src comp="171" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="239"><net_src comp="178" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="243"><net_src comp="104" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="249" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="249" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="0" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="269" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="110" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="22" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="110" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="301"><net_src comp="44" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="110" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="50" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="110" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="54" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="56" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="321"><net_src comp="44" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="110" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="58" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="60" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="110" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="62" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="64" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="341"><net_src comp="44" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="110" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="66" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="68" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="351"><net_src comp="44" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="110" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="70" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="72" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="361"><net_src comp="44" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="110" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="74" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="76" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="371"><net_src comp="44" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="110" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="78" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="80" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="380"><net_src comp="92" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="94" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="375" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="389"><net_src comp="382" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="395"><net_src comp="375" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="98" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="404"><net_src comp="397" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="409"><net_src comp="100" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="416"><net_src comp="240" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="421"><net_src comp="249" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="426"><net_src comp="252" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="275" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="185" pin=4"/></net>

<net id="435"><net_src comp="285" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="195" pin=4"/></net>

<net id="440"><net_src comp="295" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="205" pin=4"/></net>

<net id="445"><net_src comp="305" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="215" pin=4"/></net>

<net id="450"><net_src comp="315" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="225" pin=4"/></net>

<net id="455"><net_src comp="325" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="460"><net_src comp="335" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="465"><net_src comp="345" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="470"><net_src comp="355" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="475"><net_src comp="365" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="225" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_buf | {3 }
	Port: data_buf_1 | {3 }
	Port: data_buf_2 | {3 }
	Port: data_buf_3 | {3 }
	Port: data_buf_4 | {3 }
 - Input state : 
	Port: mem_streaming_Pipeline_VITIS_LOOP_9_1 : in_r | {2 }
	Port: mem_streaming_Pipeline_VITIS_LOOP_9_1 : sext_ln9 | {1 }
  - Chain level:
	State 1
		store_ln9 : 1
		i_1 : 1
		icmp_ln9 : 2
		add_ln9 : 2
		br_ln9 : 3
		store_ln9 : 3
	State 2
		in_r_addr_read : 1
		tmp : 1
		tmp_1 : 1
		tmp_2 : 1
		tmp_3 : 1
		tmp_4 : 1
		tmp_5 : 1
		tmp_6 : 1
		tmp_7 : 1
		tmp_8 : 1
		tmp_9 : 1
	State 3
		zext_ln14 : 1
		data_buf_addr : 2
		data_buf_1_addr : 2
		data_buf_2_addr : 2
		data_buf_3_addr : 2
		data_buf_4_addr : 2
		or_ln14 : 1
		zext_ln14_1 : 1
		data_buf_addr_1 : 2
		data_buf_1_addr_1 : 2
		data_buf_2_addr_1 : 2
		data_buf_3_addr_1 : 2
		data_buf_4_addr_1 : 2
		store_ln14 : 3
		store_ln14 : 3
		store_ln14 : 3
		store_ln14 : 3
		store_ln14 : 3
		store_ln14 : 3
		store_ln14 : 3
		store_ln14 : 3
		store_ln14 : 3
		store_ln14 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |       icmp_ln9_fu_252      |    0    |    10   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln9_fu_258       |    0    |    10   |
|----------|----------------------------|---------|---------|
|   read   |  sext_ln9_read_read_fu_104 |    0    |    0    |
|          | in_r_addr_read_read_fu_110 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln9_cast_fu_240    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_275         |    0    |    0    |
|          |        tmp_1_fu_285        |    0    |    0    |
|          |        tmp_2_fu_295        |    0    |    0    |
|          |        tmp_3_fu_305        |    0    |    0    |
|partselect|        tmp_4_fu_315        |    0    |    0    |
|          |        tmp_5_fu_325        |    0    |    0    |
|          |        tmp_6_fu_335        |    0    |    0    |
|          |        tmp_7_fu_345        |    0    |    0    |
|          |        tmp_8_fu_355        |    0    |    0    |
|          |        tmp_9_fu_365        |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_375       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln14_fu_382      |    0    |    0    |
|          |     zext_ln14_1_fu_397     |    0    |    0    |
|----------|----------------------------|---------|---------|
|    or    |       or_ln14_fu_391       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    20   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_1_reg_418     |    3   |
|      i_reg_406      |    3   |
|   icmp_ln9_reg_423  |    1   |
|sext_ln9_cast_reg_413|   64   |
|    tmp_1_reg_432    |   16   |
|    tmp_2_reg_437    |   16   |
|    tmp_3_reg_442    |   16   |
|    tmp_4_reg_447    |   16   |
|    tmp_5_reg_452    |   16   |
|    tmp_6_reg_457    |   16   |
|    tmp_7_reg_462    |   16   |
|    tmp_8_reg_467    |   16   |
|    tmp_9_reg_472    |   16   |
|     tmp_reg_427     |   16   |
+---------------------+--------+
|        Total        |   231  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   20   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   231  |    -   |
+-----------+--------+--------+
|   Total   |   231  |   20   |
+-----------+--------+--------+
