#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar 19 20:06:27 2018
# Process ID: 8900
# Current directory: D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/synth_1
# Command line: vivado.exe -log sd_card_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sd_card_test.tcl
# Log file: D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/synth_1/sd_card_test.vds
# Journal file: D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sd_card_test.tcl -notrace
Command: synth_design -top sd_card_test -part xc7a35tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12184 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 426.059 ; gain = 100.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sd_card_test' [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/src/sd_card_test.v:29]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_READ bound to: 1 - type: integer 
	Parameter S_WRITE bound to: 2 - type: integer 
	Parameter S_END bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ax_debounce' [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/src/ax_debounce.v:31]
	Parameter N bound to: 32 - type: integer 
	Parameter FREQ bound to: 50 - type: integer 
	Parameter MAX_TIME bound to: 20 - type: integer 
	Parameter TIMER_MAX_VAL bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ax_debounce' (1#1) [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/src/ax_debounce.v:31]
INFO: [Synth 8-638] synthesizing module 'sd_card_top' [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/src/sd_card/sd_card_top.v:29]
	Parameter SPI_LOW_SPEED_DIV bound to: 248 - type: integer 
	Parameter SPI_HIGH_SPEED_DIV bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sd_card_sec_read_write' [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/src/sd_card/sd_card_sec_read_write.v:29]
	Parameter SPI_LOW_SPEED_DIV bound to: 248 - type: integer 
	Parameter SPI_HIGH_SPEED_DIV bound to: 0 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_CMD0 bound to: 1 - type: integer 
	Parameter S_CMD8 bound to: 2 - type: integer 
	Parameter S_CMD55 bound to: 3 - type: integer 
	Parameter S_CMD41 bound to: 4 - type: integer 
	Parameter S_CMD17 bound to: 5 - type: integer 
	Parameter S_READ bound to: 6 - type: integer 
	Parameter S_CMD24 bound to: 7 - type: integer 
	Parameter S_WRITE bound to: 8 - type: integer 
	Parameter S_ERR bound to: 14 - type: integer 
	Parameter S_WRITE_END bound to: 15 - type: integer 
	Parameter S_READ_END bound to: 16 - type: integer 
	Parameter S_WAIT_READ_WRITE bound to: 17 - type: integer 
	Parameter S_CMD16 bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sd_card_sec_read_write' (2#1) [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/src/sd_card/sd_card_sec_read_write.v:29]
INFO: [Synth 8-638] synthesizing module 'sd_card_cmd' [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/src/sd_card/sd_card_cmd.v:29]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WAIT bound to: 1 - type: integer 
	Parameter S_INIT bound to: 2 - type: integer 
	Parameter S_CMD_PRE bound to: 3 - type: integer 
	Parameter S_CMD bound to: 4 - type: integer 
	Parameter S_CMD_DATA bound to: 5 - type: integer 
	Parameter S_READ_WAIT bound to: 6 - type: integer 
	Parameter S_READ bound to: 7 - type: integer 
	Parameter S_READ_ACK bound to: 8 - type: integer 
	Parameter S_WRITE_TOKEN bound to: 9 - type: integer 
	Parameter S_WRITE_DATA_0 bound to: 10 - type: integer 
	Parameter S_WRITE_DATA_1 bound to: 11 - type: integer 
	Parameter S_WRITE_CRC bound to: 12 - type: integer 
	Parameter S_WRITE_ACK bound to: 13 - type: integer 
	Parameter S_ERR bound to: 14 - type: integer 
	Parameter S_END bound to: 15 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/src/sd_card/sd_card_cmd.v:99]
INFO: [Synth 8-256] done synthesizing module 'sd_card_cmd' (3#1) [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/src/sd_card/sd_card_cmd.v:29]
INFO: [Synth 8-638] synthesizing module 'spi_master' [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/src/sd_card/spi_master.v:29]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter DCLK_EDGE bound to: 1 - type: integer 
	Parameter DCLK_IDLE bound to: 2 - type: integer 
	Parameter ACK bound to: 3 - type: integer 
	Parameter LAST_HALF_CYCLE bound to: 4 - type: integer 
	Parameter ACK_WAIT bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_master' (4#1) [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/src/sd_card/spi_master.v:29]
INFO: [Synth 8-256] done synthesizing module 'sd_card_top' (5#1) [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/src/sd_card/sd_card_top.v:29]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/src/sd_card_test.v:196]
INFO: [Synth 8-638] synthesizing module 'ila_0' [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/synth_1/.Xil/Vivado-8900-ALINX000008-PC/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (6#1) [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/synth_1/.Xil/Vivado-8900-ALINX000008-PC/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sd_card_top_m0'. This will prevent further optimization [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/src/sd_card_test.v:176]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_m0'. This will prevent further optimization [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/src/sd_card_test.v:196]
INFO: [Synth 8-256] done synthesizing module 'sd_card_test' (7#1) [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/src/sd_card_test.v:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 472.094 ; gain = 146.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 472.094 ; gain = 146.770
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/synth_1/.Xil/Vivado-8900-ALINX000008-PC/dcp1/ila_0_in_context.xdc] for cell 'ila_m0'
Finished Parsing XDC File [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/synth_1/.Xil/Vivado-8900-ALINX000008-PC/dcp1/ila_0_in_context.xdc] for cell 'ila_m0'
Parsing XDC File [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/constrs_1/new/sd.xdc]
Finished Parsing XDC File [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/constrs_1/new/sd.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/constrs_1/new/sd.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sd_card_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sd_card_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 809.441 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 809.441 ; gain = 484.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 809.441 ; gain = 484.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ila_m0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 809.441 ; gain = 484.117
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_card_sec_read_write'
INFO: [Synth 8-5546] ROM "block_read_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_write_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_card_cmd'
INFO: [Synth 8-5546] ROM "spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_data_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_req_error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_div" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element clk_cnt_reg was removed.  [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/src/sd_card/spi_master.v:122]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_card_test'
INFO: [Synth 8-5544] ROM "sd_sec_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sd_sec_read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0000 |                            00000
                  S_CMD0 |                             0001 |                            00001
                  S_CMD8 |                             0010 |                            00010
                 S_CMD55 |                             0011 |                            00011
                 S_CMD41 |                             0100 |                            00100
                 S_CMD16 |                             0101 |                            10010
       S_WAIT_READ_WRITE |                             0110 |                            10001
                 S_CMD24 |                             0111 |                            00111
                 S_WRITE |                             1001 |                            01000
             S_WRITE_END |                             1010 |                            01111
                 S_CMD17 |                             1000 |                            00101
                  S_READ |                             1011 |                            00110
              S_READ_END |                             1100 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sd_card_sec_read_write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0000 |                             0000
                  S_INIT |                             0001 |                             0010
                  S_WAIT |                             0010 |                             0001
               S_CMD_PRE |                             0011 |                             0011
                   S_CMD |                             0110 |                             0100
                   S_ERR |                             0111 |                             1110
              S_CMD_DATA |                             1000 |                             0101
                   S_END |                             1001 |                             1111
             S_READ_WAIT |                             0100 |                             0110
                  S_READ |                             1010 |                             0111
              S_READ_ACK |                             1011 |                             1000
           S_WRITE_TOKEN |                             0101 |                             1001
          S_WRITE_DATA_0 |                             1100 |                             1010
          S_WRITE_DATA_1 |                             1101 |                             1011
             S_WRITE_CRC |                             1110 |                             1100
             S_WRITE_ACK |                             1111 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sd_card_cmd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               DCLK_IDLE |                              001 |                              010
               DCLK_EDGE |                              010 |                              001
         LAST_HALF_CYCLE |                              011 |                              100
                     ACK |                              100 |                              011
                ACK_WAIT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                             0000
                  S_READ |                               01 |                             0001
                   S_END |                               10 |                             0011
                 S_WRITE |                               11 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sd_card_test'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 809.441 ; gain = 484.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	  13 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	  13 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	  14 Input     16 Bit        Muxes := 1     
	  14 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	  13 Input      1 Bit        Muxes := 9     
	  14 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sd_card_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module ax_debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sd_card_sec_read_write 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  13 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 9     
Module sd_card_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	  14 Input     16 Bit        Muxes := 1     
	  14 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  14 Input      1 Bit        Muxes := 10    
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sd_card_cmd_m0/spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_card_cmd_m0/spi_wr_req" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element spi_master_m0/clk_cnt_reg was removed.  [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/src/sd_card/spi_master.v:122]
WARNING: [Synth 8-6014] Unused sequential element ax_debounce_m0/button_posedge_reg was removed.  [D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/src/ax_debounce.v:104]
INFO: [Synth 8-5545] ROM "ax_debounce_m0/button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (wr_cnt_reg[9]) is unused and will be removed from module sd_card_test.
WARNING: [Synth 8-3332] Sequential element (wr_cnt_reg[8]) is unused and will be removed from module sd_card_test.
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[0]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[41]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[42]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[2]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[3]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[6]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[0]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[1]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[2]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[0]' (FDCE) to 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[1]' (FDCE) to 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[2]' (FDCE) to 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[3]' (FDPE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[4]' (FDPE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[5]' (FDPE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[6]' (FDPE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[8]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[9]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[10]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[11]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[12]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[13]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[14]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sd_card_top_m0/\sd_card_sec_read_write_m0/spi_clk_div_reg[15] )
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[5]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[6]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[3]' (FDCE) to 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[4]' (FDCE) to 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[5]' (FDCE) to 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[6]' (FDCE) to 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[8]' (FDCE) to 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[9]' (FDCE) to 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[10]' (FDCE) to 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[11]' (FDCE) to 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[12]' (FDCE) to 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[13]' (FDCE) to 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[14]' (FDCE) to 'sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[47]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[46]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[0]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[1]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[3]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[4]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[5]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[6]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[7]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[8]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[9]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[10]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[11]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[11]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[12]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[12]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[13]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[13]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[14]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[14]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[15]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[6]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[7]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[1]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[2]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[3]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[4]' (FDCE) to 'sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sd_card_top_m0/\sd_card_sec_read_write_m0/cmd_r1_reg[5] )
WARNING: [Synth 8-3332] Sequential element (sd_card_sec_read_write_m0/spi_clk_div_reg[15]) is unused and will be removed from module sd_card_top.
WARNING: [Synth 8-3332] Sequential element (sd_card_cmd_m0/clk_div_reg[15]) is unused and will be removed from module sd_card_top.
WARNING: [Synth 8-3332] Sequential element (sd_card_sec_read_write_m0/cmd_r1_reg[5]) is unused and will be removed from module sd_card_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 809.441 ; gain = 484.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 813.258 ; gain = 487.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 841.637 ; gain = 516.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 843.457 ; gain = 518.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 843.457 ; gain = 518.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 843.457 ; gain = 518.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 843.457 ; gain = 518.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 843.457 ; gain = 518.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 843.457 ; gain = 518.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 843.457 ; gain = 518.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ila_0  |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |    22|
|4     |LUT1   |     7|
|5     |LUT2   |    20|
|6     |LUT3   |   113|
|7     |LUT4   |    79|
|8     |LUT5   |    53|
|9     |LUT6   |   123|
|10    |MUXF7  |     7|
|11    |FDCE   |   239|
|12    |FDPE   |    12|
|13    |IBUF   |     4|
|14    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------+------+
|      |Instance                      |Module                 |Cells |
+------+------------------------------+-----------------------+------+
|1     |top                           |                       |   687|
|2     |  sd_card_top_m0              |sd_card_top            |   483|
|3     |    sd_card_cmd_m0            |sd_card_cmd            |   192|
|4     |    sd_card_sec_read_write_m0 |sd_card_sec_read_write |   188|
|5     |    spi_master_m0             |spi_master             |   103|
|6     |  ax_debounce_m0              |ax_debounce            |    97|
+------+------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 843.457 ; gain = 518.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 843.457 ; gain = 180.785
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 843.457 ; gain = 518.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 843.457 ; gain = 519.867
INFO: [Common 17-1381] The checkpoint 'D:/demo_ax7035/demo_ax7035/07_sd_test/sd_test/sd_test.runs/synth_1/sd_card_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sd_card_test_utilization_synth.rpt -pb sd_card_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 843.457 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 19 20:07:16 2018...
