

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Sun Dec 29 16:52:29 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.633|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1966|  7846|  1966|  7846|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  1964|  7844|        10|          5|          1| 392 ~ 1568 |    yes   |
        +----------+------+------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      0|       0|    920|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    296|    -|
|Register         |        -|      -|     557|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|     557|   1216|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_5ns_7ns_4ns_11_1_1_U70  |network_mac_muladd_5ns_7ns_4ns_11_1_1  | i0 + i1 * i2 |
    |network_mul_mul_16s_16s_30_1_1_U62         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U63         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U64         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U65         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U66         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U67         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U68         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U69         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U71         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln42_18_fu_529_p2         |     *    |      0|  0|  26|           4|           6|
    |mul_ln42_fu_451_p2            |     *    |      0|  0|  26|           4|           6|
    |mul_ln4_fu_405_p2             |     *    |      0|  0|  13|           4|           4|
    |mul_ln51_2_fu_792_p2          |     *    |      0|  0|  17|           4|           5|
    |mul_ln51_fu_687_p2            |     *    |      0|  0|  17|           4|           5|
    |tmp12_0_0_mid2_fu_634_p2      |     *    |      0|  0|  33|           6|           7|
    |tmp12_1_0_mid2_fu_648_p2      |     *    |      0|  0|  33|           6|           7|
    |tmp12_2_0_mid2_fu_731_p2      |     *    |      0|  0|  33|           6|           7|
    |add_ln23_fu_696_p2            |     +    |      0|  0|  13|           1|          11|
    |add_ln24_10_fu_712_p2         |     +    |      0|  0|  15|           3|           7|
    |add_ln24_11_fu_772_p2         |     +    |      0|  0|  15|           3|           7|
    |add_ln24_12_fu_782_p2         |     +    |      0|  0|  15|           3|           7|
    |add_ln24_13_fu_872_p2         |     +    |      0|  0|  15|           3|           7|
    |add_ln24_14_fu_882_p2         |     +    |      0|  0|  15|           4|           7|
    |add_ln24_8_fu_620_p2          |     +    |      0|  0|  15|           2|           7|
    |add_ln24_9_fu_702_p2          |     +    |      0|  0|  15|           2|           7|
    |add_ln24_fu_609_p2            |     +    |      0|  0|  15|           1|           7|
    |add_ln27_2_fu_510_p2          |     +    |      0|  0|  15|           6|           6|
    |add_ln27_fu_445_p2            |     +    |      0|  0|  15|           6|           6|
    |add_ln32_2_fu_600_p2          |     +    |      0|  0|  15|           1|           8|
    |add_ln42_12_fu_676_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln42_13_fu_736_p2         |     +    |      0|  0|  13|           2|           4|
    |add_ln42_14_fu_745_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln42_15_fu_755_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln42_16_fu_846_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln42_17_fu_855_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln42_18_fu_929_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln42_19_fu_938_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln42_20_fu_947_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln42_fu_656_p2            |     +    |      0|  0|  13|          11|          11|
    |add_ln51_10_fu_999_p2         |     +    |      0|  0|  23|          16|          16|
    |add_ln51_11_fu_1042_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln51_12_fu_1046_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln51_13_fu_1052_p2        |     +    |      0|  0|  23|          16|          16|
    |add_ln51_14_fu_1076_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln51_15_fu_1080_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln51_16_fu_1085_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln51_17_fu_1090_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln51_9_fu_1037_p2         |     +    |      0|  0|  23|          16|          16|
    |out_d_fu_471_p2               |     +    |      0|  0|  13|           1|           4|
    |out_h_fu_562_p2               |     +    |      0|  0|  13|           1|           4|
    |out_w_fu_667_p2               |     +    |      0|  0|  13|           1|           4|
    |tmp12_1_0_mid2_v_v_fu_639_p2  |     +    |      0|  0|  15|           1|           7|
    |tmp12_2_0_mid2_v_v_fu_722_p2  |     +    |      0|  0|  15|           2|           7|
    |tmp13_fu_691_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp13_mid1_fu_808_p2          |     +    |      0|  0|  15|           7|           7|
    |tmp_0_0_fu_460_p2             |     +    |      0|  0|  15|           7|           7|
    |tmp_0_0_mid1_fu_586_p2        |     +    |      0|  0|  15|           7|           7|
    |icmp_ln23_fu_466_p2           |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln32_fu_477_p2           |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln33_2_fu_550_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln33_fu_419_p2           |   icmp   |      0|  0|   9|           4|           1|
    |empty_62_fu_568_p2            |    or    |      0|  0|   2|           1|           1|
    |out_w_0_mid2_fu_574_p3        |  select  |      0|  0|   4|           1|           1|
    |select_ln24_10_fu_534_p3      |  select  |      0|  0|   7|           1|           7|
    |select_ln24_11_fu_796_p3      |  select  |      0|  0|   7|           1|           7|
    |select_ln24_12_fu_542_p3      |  select  |      0|  0|   7|           1|           7|
    |select_ln24_13_fu_802_p3      |  select  |      0|  0|   7|           1|           7|
    |select_ln24_14_fu_555_p3      |  select  |      0|  0|   2|           1|           1|
    |select_ln24_8_fu_516_p3       |  select  |      0|  0|   6|           1|           6|
    |select_ln24_9_fu_892_p3       |  select  |      0|  0|   4|           1|           4|
    |select_ln24_fu_482_p3         |  select  |      0|  0|   4|           1|           1|
    |select_ln32_14_fu_951_p3      |  select  |      0|  0|   8|           1|           1|
    |select_ln32_fu_898_p3         |  select  |      0|  0|   4|           1|           4|
    |tmp12_0_0_mid2_v_v_fu_592_p3  |  select  |      0|  0|   7|           1|           7|
    |tmp14_mid2_v_v_fu_813_p3      |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 920|         394|         522|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten48_phi_fu_296_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_320_p4    |   9|          2|    8|         16|
    |ap_phi_mux_out_d_0_phi_fu_308_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_h_0_phi_fu_331_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_342_p4           |   9|          2|    4|          8|
    |indvar_flatten48_reg_292                   |   9|          2|   11|         22|
    |indvar_flatten_reg_316                     |   9|          2|    8|         16|
    |input_r_address0                           |  33|          6|   14|         84|
    |input_r_address1                           |  27|          5|   14|         70|
    |kernel_address0                            |  33|          6|    7|         42|
    |kernel_address1                            |  27|          5|    7|         35|
    |out_d_0_reg_304                            |   9|          2|    4|          8|
    |out_h_0_reg_327                            |   9|          2|    4|          8|
    |out_w_0_reg_338                            |   9|          2|    4|          8|
    |reg_349                                    |   9|          2|   16|         32|
    |reg_358                                    |   9|          2|   16|         32|
    |reg_363                                    |   9|          2|   16|         32|
    |reg_368                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 296|         60|  170|        493|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln23_reg_1364                 |  11|   0|   11|          0|
    |add_ln32_2_reg_1289               |   8|   0|    8|          0|
    |add_ln42_20_reg_1478              |  11|   0|   11|          0|
    |add_ln51_10_reg_1508              |  16|   0|   16|          0|
    |add_ln51_12_reg_1523              |  16|   0|   16|          0|
    |add_ln51_13_reg_1528              |  16|   0|   16|          0|
    |add_ln51_17_reg_1543              |  16|   0|   16|          0|
    |add_ln51_reg_1538                 |  11|   0|   11|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |empty_reg_1192                    |   4|   0|    4|          0|
    |icmp_ln23_reg_1222                |   1|   0|    1|          0|
    |icmp_ln23_reg_1222_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln32_reg_1231                |   1|   0|    1|          0|
    |icmp_ln33_reg_1207                |   1|   0|    1|          0|
    |indvar_flatten48_reg_292          |  11|   0|   11|          0|
    |indvar_flatten_reg_316            |   8|   0|    8|          0|
    |mul_ln4_reg_1197                  |   8|   0|    8|          0|
    |mul_ln51_reg_1354                 |   7|   0|    7|          0|
    |out_d_0_reg_304                   |   4|   0|    4|          0|
    |out_d_reg_1226                    |   4|   0|    4|          0|
    |out_h_0_reg_327                   |   4|   0|    4|          0|
    |out_h_reg_1265                    |   4|   0|    4|          0|
    |out_w_0_mid2_reg_1270             |   4|   0|    4|          0|
    |out_w_0_reg_338                   |   4|   0|    4|          0|
    |out_w_reg_1338                    |   4|   0|    4|          0|
    |reg_349                           |  16|   0|   16|          0|
    |reg_354                           |  16|   0|   16|          0|
    |reg_358                           |  16|   0|   16|          0|
    |reg_363                           |  16|   0|   16|          0|
    |reg_368                           |  16|   0|   16|          0|
    |select_ln24_14_reg_1259           |   1|   0|    1|          0|
    |select_ln24_8_reg_1249            |   6|   0|    6|          0|
    |select_ln24_9_reg_1447            |   4|   0|    4|          0|
    |select_ln24_reg_1239              |   4|   0|    4|          0|
    |select_ln32_14_reg_1483           |   8|   0|    8|          0|
    |select_ln32_reg_1453              |   4|   0|    4|          0|
    |tmp12_0_0_mid2_reg_1314           |  11|   0|   11|          0|
    |tmp12_0_0_mid2_v_v_reg_1282       |   7|   0|    7|          0|
    |tmp12_1_0_mid2_reg_1319           |  11|   0|   11|          0|
    |tmp12_2_0_mid2_reg_1379           |  11|   0|   11|          0|
    |tmp13_reg_1359                    |   7|   0|    7|          0|
    |tmp14_mid2_v_v_reg_1412           |   7|   0|    7|          0|
    |tmp_s_reg_1202                    |   8|   0|   11|          3|
    |trunc_ln51_1_reg_1493             |  16|   0|   16|          0|
    |trunc_ln51_2_reg_1498             |  16|   0|   16|          0|
    |trunc_ln51_3_reg_1513             |  16|   0|   16|          0|
    |trunc_ln51_4_reg_1518             |  16|   0|   16|          0|
    |trunc_ln51_5_reg_1533             |  16|   0|   16|          0|
    |trunc_ln51_8_reg_1463             |  16|   0|   16|          0|
    |trunc_ln51_9_reg_1422             |  16|   0|   16|          0|
    |trunc_ln51_s_reg_1458             |  16|   0|   16|          0|
    |trunc_ln_reg_1417                 |  16|   0|   16|          0|
    |zext_ln24_19_reg_1294             |   6|   0|    7|          1|
    |zext_ln40_reg_1326                |   4|   0|   11|          7|
    |zext_ln40_reg_1326_pp0_iter1_reg  |   4|   0|   11|          7|
    |zext_ln42_13_reg_1343             |   4|   0|   11|          7|
    |zext_ln42_15_reg_1386             |   4|   0|   11|          7|
    |zext_ln42_1_cast14_reg_1174       |   6|   0|   11|          5|
    |zext_ln42_2_cast_mid_reg_1277     |   4|   0|    7|          3|
    |zext_ln42_2_cast_reg_1217         |   4|   0|    7|          3|
    |zext_ln42_reg_1168                |   6|   0|    7|          1|
    |zext_ln51_1_cast_reg_1187         |   5|   0|   11|          6|
    |zext_ln51_2_reg_1212              |   4|   0|    7|          3|
    |zext_ln51_4_reg_1244              |   4|   0|    7|          3|
    |zext_ln51_reg_1181                |   5|   0|    7|          2|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 557|   0|  615|         58|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|input_height       |  in |    6|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    5|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    5|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    3|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_address0    | out |    7|  ap_memory |         kernel         |     array    |
|kernel_ce0         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q0          |  in |   16|  ap_memory |         kernel         |     array    |
|kernel_address1    | out |    7|  ap_memory |         kernel         |     array    |
|kernel_ce1         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q1          |  in |   16|  ap_memory |         kernel         |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 5, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 12 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.34>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 13 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 14 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 15 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 16 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %input_height_read to i7" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 17 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln42_1_cast14 = zext i6 %input_width_read to i11" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 18 'zext' 'zext_ln42_1_cast14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i5 %output_height_read to i7" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 19 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln51_1_cast = zext i5 %output_width_read to i11" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 20 'zext' 'zext_ln51_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = trunc i5 %output_width_read to i4" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 21 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_60 = trunc i5 %output_height_read to i4" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 22 'trunc' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i4 %empty_60 to i8" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 23 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln4_2 = zext i4 %empty to i8" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 24 'zext' 'zext_ln4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.34ns)   --->   "%mul_ln4 = mul i8 %zext_ln4, %zext_ln4_2" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 25 'mul' 'mul_ln4' <Predicate = true> <Delay = 2.34> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %mul_ln4, i3 0)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.30ns)   --->   "%icmp_ln33 = icmp eq i4 %empty, 0" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 27 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.37>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten48 = phi i11 [ 0, %0 ], [ %add_ln23, %branch8 ]" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 29 'phi' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %select_ln24_9, %branch8 ]" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 30 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln32_14, %branch8 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 31 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ 0, %0 ], [ %select_ln32, %branch8 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 32 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ 0, %0 ], [ %out_w, %branch8 ]"   --->   Operation 33 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i4 %out_d_0 to i7" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 34 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i4 %out_d_0 to i6" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 35 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i4 %out_d_0 to i3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 36 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln27, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 37 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.82ns)   --->   "%add_ln27 = add i6 %zext_ln27, %shl_ln" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 38 'add' 'add_ln27' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (3.78ns)   --->   "%mul_ln42 = mul i7 %zext_ln51_2, %zext_ln42" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 39 'mul' 'mul_ln42' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln42_2_cast = zext i4 %out_h_0 to i7" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 40 'zext' 'zext_ln42_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.87ns)   --->   "%tmp_0_0 = add i7 %zext_ln42_2_cast, %mul_ln42" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 41 'add' 'tmp_0_0' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.88ns)   --->   "%icmp_ln23 = icmp eq i11 %indvar_flatten48, %tmp_s" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 42 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.73ns)   --->   "%out_d = add i4 1, %out_d_0" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 43 'add' 'out_d' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.55ns)   --->   "%icmp_ln32 = icmp eq i8 %indvar_flatten, %mul_ln4" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 44 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln23)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.02ns)   --->   "%select_ln24 = select i1 %icmp_ln32, i4 0, i4 %out_h_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 45 'select' 'select_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i4 %out_d to i7" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 46 'zext' 'zext_ln51_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i4 %out_d to i6" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 47 'zext' 'zext_ln27_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = trunc i4 %out_d to i3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 48 'trunc' 'trunc_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln27_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln27_2, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 49 'bitconcatenate' 'shl_ln27_mid1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln27_2 = add i6 %zext_ln27_4, %shl_ln27_mid1" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 50 'add' 'add_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.18ns)   --->   "%select_ln24_8 = select i1 %icmp_ln32, i6 %add_ln27_2, i6 %add_ln27" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 51 'select' 'select_ln24_8' <Predicate = (!icmp_ln23)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %select_ln24_8 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 52 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 53 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 54 'load' 'kernel_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_2 : Operation 55 [1/1] (3.78ns)   --->   "%mul_ln42_18 = mul i7 %zext_ln51_4, %zext_ln42" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 55 'mul' 'mul_ln42_18' <Predicate = (!icmp_ln23)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%select_ln24_10 = select i1 %icmp_ln32, i7 %mul_ln42_18, i7 %mul_ln42" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 56 'select' 'select_ln24_10' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp12_0_0_mid2_v_v)   --->   "%select_ln24_12 = select i1 %icmp_ln32, i7 %mul_ln42_18, i7 %tmp_0_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 57 'select' 'select_ln24_12' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.30ns)   --->   "%icmp_ln33_2 = icmp eq i4 %out_w_0, %empty" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 58 'icmp' 'icmp_ln33_2' <Predicate = (!icmp_ln23)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.99ns)   --->   "%select_ln24_14 = select i1 %icmp_ln32, i1 %icmp_ln33, i1 %icmp_ln33_2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 59 'select' 'select_ln24_14' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.73ns)   --->   "%out_h = add i4 1, %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 60 'add' 'out_h' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node out_w_0_mid2)   --->   "%empty_62 = or i1 %select_ln24_14, %icmp_ln32" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 61 'or' 'empty_62' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.02ns) (out node of the LUT)   --->   "%out_w_0_mid2 = select i1 %empty_62, i4 0, i4 %out_w_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 62 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln42_2_cast_mid = zext i4 %out_h to i7" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 63 'zext' 'zext_ln42_2_cast_mid' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_0_0_mid1 = add i7 %zext_ln42_2_cast_mid, %select_ln24_10" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 64 'add' 'tmp_0_0_mid1' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp12_0_0_mid2_v_v = select i1 %select_ln24_14, i7 %tmp_0_0_mid1, i7 %select_ln24_12" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 65 'select' 'tmp12_0_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.91ns)   --->   "%add_ln32_2 = add i8 1, %indvar_flatten" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 66 'add' 'add_ln32_2' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.63>
ST_3 : Operation 67 [1/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 67 'load' 'kernel_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln24_19 = zext i6 %select_ln24_8 to i7" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 68 'zext' 'zext_ln24_19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.82ns)   --->   "%add_ln24 = add i7 1, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 69 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln24_10 = zext i7 %add_ln24 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 70 'zext' 'zext_ln24_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%kernel_addr_9 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_10" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 71 'getelementptr' 'kernel_addr_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (3.25ns)   --->   "%kernel_load_9 = load i16* %kernel_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 72 'load' 'kernel_load_9' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_3 : Operation 73 [1/1] (1.82ns)   --->   "%add_ln24_8 = add i7 2, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 73 'add' 'add_ln24_8' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln24_11 = zext i7 %add_ln24_8 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 74 'zext' 'zext_ln24_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_addr_10 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_11" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 75 'getelementptr' 'kernel_addr_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (3.25ns)   --->   "%kernel_load_10 = load i16* %kernel_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 76 'load' 'kernel_load_10' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp12_0_0_mid2_v = zext i7 %tmp12_0_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 77 'zext' 'tmp12_0_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (3.74ns)   --->   "%tmp12_0_0_mid2 = mul i11 %zext_ln42_1_cast14, %tmp12_0_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 78 'mul' 'tmp12_0_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.87ns)   --->   "%tmp12_1_0_mid2_v_v = add i7 1, %tmp12_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 79 'add' 'tmp12_1_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp12_1_0_mid2_v = zext i7 %tmp12_1_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 80 'zext' 'tmp12_1_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (3.74ns)   --->   "%tmp12_1_0_mid2 = mul i11 %zext_ln42_1_cast14, %tmp12_1_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 81 'mul' 'tmp12_1_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %out_w_0_mid2 to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 82 'zext' 'zext_ln40' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.63ns)   --->   "%add_ln42 = add i11 %zext_ln40, %tmp12_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 83 'add' 'add_ln42' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln42_12 = zext i11 %add_ln42 to i64" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 84 'zext' 'zext_ln42_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_12" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 85 'getelementptr' 'input_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 86 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_3 : Operation 87 [1/1] (1.73ns)   --->   "%out_w = add i4 1, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 87 'add' 'out_w' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln42_13 = zext i4 %out_w to i11" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 88 'zext' 'zext_ln42_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.63ns)   --->   "%add_ln42_12 = add i11 %tmp12_0_0_mid2, %zext_ln42_13" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 89 'add' 'add_ln42_12' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln42_14 = zext i11 %add_ln42_12 to i64" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 90 'zext' 'zext_ln42_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_14" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 91 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 92 'load' 'input_load_9' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 4 <SV = 3> <Delay = 6.62>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 93 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (3.49ns)   --->   "%mul_ln51 = mul i7 %zext_ln51_2, %zext_ln51" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 94 'mul' 'mul_ln51' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.87ns)   --->   "%tmp13 = add i7 %zext_ln42_2_cast, %mul_ln51" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 95 'add' 'tmp13' <Predicate = (!icmp_ln32 & !select_ln24_14)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.63ns)   --->   "%add_ln23 = add i11 1, %indvar_flatten48" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 96 'add' 'add_ln23' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %1, label %branch8" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/2] (3.25ns)   --->   "%kernel_load_9 = load i16* %kernel_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 98 'load' 'kernel_load_9' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 99 [1/2] (3.25ns)   --->   "%kernel_load_10 = load i16* %kernel_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 99 'load' 'kernel_load_10' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 100 [1/1] (1.82ns)   --->   "%add_ln24_9 = add i7 3, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 100 'add' 'add_ln24_9' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln24_12 = zext i7 %add_ln24_9 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 101 'zext' 'zext_ln24_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%kernel_addr_11 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_12" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 102 'getelementptr' 'kernel_addr_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 103 [2/2] (3.25ns)   --->   "%kernel_load_11 = load i16* %kernel_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 103 'load' 'kernel_load_11' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 104 [1/1] (1.82ns)   --->   "%add_ln24_10 = add i7 4, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 104 'add' 'add_ln24_10' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln24_13 = zext i7 %add_ln24_10 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 105 'zext' 'zext_ln24_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%kernel_addr_12 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_13" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 106 'getelementptr' 'kernel_addr_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 107 [2/2] (3.25ns)   --->   "%kernel_load_12 = load i16* %kernel_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 107 'load' 'kernel_load_12' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 108 [1/1] (1.87ns)   --->   "%tmp12_2_0_mid2_v_v = add i7 2, %tmp12_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 108 'add' 'tmp12_2_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp12_2_0_mid2_v = zext i7 %tmp12_2_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 109 'zext' 'tmp12_2_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (3.74ns)   --->   "%tmp12_2_0_mid2 = mul i11 %zext_ln42_1_cast14, %tmp12_2_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 110 'mul' 'tmp12_2_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 111 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 112 [1/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 112 'load' 'input_load_9' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 113 [1/1] (1.73ns)   --->   "%add_ln42_13 = add i4 2, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 113 'add' 'add_ln42_13' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln42_15 = zext i4 %add_ln42_13 to i11" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 114 'zext' 'zext_ln42_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.63ns)   --->   "%add_ln42_14 = add i11 %tmp12_0_0_mid2, %zext_ln42_15" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 115 'add' 'add_ln42_14' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln42_16 = zext i11 %add_ln42_14 to i64" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 116 'zext' 'zext_ln42_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_16" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 117 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 118 [2/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 118 'load' 'input_load_10' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 119 [1/1] (1.63ns)   --->   "%add_ln42_15 = add i11 %zext_ln40, %tmp12_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 119 'add' 'add_ln42_15' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln42_17 = zext i11 %add_ln42_15 to i64" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 120 'zext' 'zext_ln42_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_17" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 121 'getelementptr' 'input_addr_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 122 'load' 'input_load_11' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i16 %kernel_load to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 123 'sext' 'sext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln24_9 = sext i16 %kernel_load_9 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 124 'sext' 'sext_ln24_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 125 [1/2] (3.25ns)   --->   "%kernel_load_11 = load i16* %kernel_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 125 'load' 'kernel_load_11' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 126 [1/2] (3.25ns)   --->   "%kernel_load_12 = load i16* %kernel_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 126 'load' 'kernel_load_12' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 127 [1/1] (1.82ns)   --->   "%add_ln24_11 = add i7 5, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 127 'add' 'add_ln24_11' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln24_14 = zext i7 %add_ln24_11 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 128 'zext' 'zext_ln24_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%kernel_addr_13 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_14" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 129 'getelementptr' 'kernel_addr_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (3.25ns)   --->   "%kernel_load_13 = load i16* %kernel_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 130 'load' 'kernel_load_13' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 131 [1/1] (1.82ns)   --->   "%add_ln24_12 = add i7 6, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 131 'add' 'add_ln24_12' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln24_15 = zext i7 %add_ln24_12 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 132 'zext' 'zext_ln24_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%kernel_addr_14 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_15" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 133 'getelementptr' 'kernel_addr_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 134 [2/2] (3.25ns)   --->   "%kernel_load_14 = load i16* %kernel_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 134 'load' 'kernel_load_14' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 135 [1/1] (3.49ns)   --->   "%mul_ln51_2 = mul i7 %zext_ln51_4, %zext_ln51" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 135 'mul' 'mul_ln51_2' <Predicate = (!icmp_ln23)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node tmp13_mid1)   --->   "%select_ln24_11 = select i1 %icmp_ln32, i7 %mul_ln51_2, i7 %mul_ln51" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 136 'select' 'select_ln24_11' <Predicate = (!icmp_ln23 & select_ln24_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp14_mid2_v_v)   --->   "%select_ln24_13 = select i1 %icmp_ln32, i7 %mul_ln51_2, i7 %tmp13" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 137 'select' 'select_ln24_13' <Predicate = (!icmp_ln23 & !select_ln24_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp13_mid1 = add i7 %zext_ln42_2_cast_mid, %select_ln24_11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 138 'add' 'tmp13_mid1' <Predicate = (!icmp_ln23 & select_ln24_14)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp14_mid2_v_v = select i1 %select_ln24_14, i7 %tmp13_mid1, i7 %select_ln24_13" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 139 'select' 'tmp14_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 140 'sext' 'sext_ln42' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln42_9 = mul i30 %sext_ln42, %sext_ln24" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 141 'mul' 'mul_ln42_9' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_9, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 142 'partselect' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln42_9 = sext i16 %input_load_9 to i30" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 143 'sext' 'sext_ln42_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln42_10 = mul i30 %sext_ln42_9, %sext_ln24_9" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 144 'mul' 'mul_ln42_10' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln51_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_10, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 145 'partselect' 'trunc_ln51_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 146 [1/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 146 'load' 'input_load_10' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 147 [1/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 147 'load' 'input_load_11' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 148 [1/1] (1.63ns)   --->   "%add_ln42_16 = add i11 %tmp12_1_0_mid2, %zext_ln42_13" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 148 'add' 'add_ln42_16' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln42_18 = zext i11 %add_ln42_16 to i64" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 149 'zext' 'zext_ln42_18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_18" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 150 'getelementptr' 'input_addr_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 151 [2/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 151 'load' 'input_load_12' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 152 [1/1] (1.63ns)   --->   "%add_ln42_17 = add i11 %tmp12_1_0_mid2, %zext_ln42_15" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 152 'add' 'add_ln42_17' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln42_19 = zext i11 %add_ln42_17 to i64" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 153 'zext' 'zext_ln42_19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_19" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 154 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 155 [2/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 155 'load' 'input_load_13' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln24_10 = sext i16 %kernel_load_10 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 156 'sext' 'sext_ln24_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln24_11 = sext i16 %kernel_load_11 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 157 'sext' 'sext_ln24_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 158 [1/2] (3.25ns)   --->   "%kernel_load_13 = load i16* %kernel_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 158 'load' 'kernel_load_13' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 159 [1/2] (3.25ns)   --->   "%kernel_load_14 = load i16* %kernel_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 159 'load' 'kernel_load_14' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 160 [1/1] (1.82ns)   --->   "%add_ln24_13 = add i7 7, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 160 'add' 'add_ln24_13' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln24_16 = zext i7 %add_ln24_13 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 161 'zext' 'zext_ln24_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%kernel_addr_15 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_16" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 162 'getelementptr' 'kernel_addr_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 163 [2/2] (3.25ns)   --->   "%kernel_load_15 = load i16* %kernel_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 163 'load' 'kernel_load_15' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 164 [1/1] (1.82ns)   --->   "%add_ln24_14 = add i7 8, %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 164 'add' 'add_ln24_14' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln24_17 = zext i7 %add_ln24_14 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 165 'zext' 'zext_ln24_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%kernel_addr_16 = getelementptr [72 x i16]* %kernel, i64 0, i64 %zext_ln24_17" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 166 'getelementptr' 'kernel_addr_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 167 [2/2] (3.25ns)   --->   "%kernel_load_16 = load i16* %kernel_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 167 'load' 'kernel_load_16' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 168 [1/1] (1.02ns)   --->   "%select_ln24_9 = select i1 %icmp_ln32, i4 %out_d, i4 %out_d_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 168 'select' 'select_ln24_9' <Predicate = (!icmp_ln23)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (1.02ns)   --->   "%select_ln32 = select i1 %select_ln24_14, i4 %out_h, i4 %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 169 'select' 'select_ln32' <Predicate = (!icmp_ln23)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln42_10 = sext i16 %input_load_10 to i30" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 170 'sext' 'sext_ln42_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln42_11 = mul i30 %sext_ln42_10, %sext_ln24_10" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 171 'mul' 'mul_ln42_11' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln51_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_11, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 172 'partselect' 'trunc_ln51_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln42_11 = sext i16 %input_load_11 to i30" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 173 'sext' 'sext_ln42_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln42_12 = mul i30 %sext_ln42_11, %sext_ln24_11" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 174 'mul' 'mul_ln42_12' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln51_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_12, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 175 'partselect' 'trunc_ln51_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 176 [1/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 176 'load' 'input_load_12' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 177 [1/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 177 'load' 'input_load_13' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 178 [1/1] (1.63ns)   --->   "%add_ln42_18 = add i11 %zext_ln40, %tmp12_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 178 'add' 'add_ln42_18' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln42_20 = zext i11 %add_ln42_18 to i64" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 179 'zext' 'zext_ln42_20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_20" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 180 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 181 [2/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 181 'load' 'input_load_14' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 182 [1/1] (1.63ns)   --->   "%add_ln42_19 = add i11 %tmp12_2_0_mid2, %zext_ln42_13" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 182 'add' 'add_ln42_19' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln42_21 = zext i11 %add_ln42_19 to i64" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 183 'zext' 'zext_ln42_21' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_21" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 184 'getelementptr' 'input_addr_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 185 [2/2] (3.25ns)   --->   "%input_load_15 = load i16* %input_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 185 'load' 'input_load_15' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 186 [1/1] (1.63ns)   --->   "%add_ln42_20 = add i11 %tmp12_2_0_mid2, %zext_ln42_15" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 186 'add' 'add_ln42_20' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (1.24ns)   --->   "%select_ln32_14 = select i1 %icmp_ln32, i8 1, i8 %add_ln32_2" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 187 'select' 'select_ln32_14' <Predicate = (!icmp_ln23)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln24_12 = sext i16 %kernel_load_12 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 188 'sext' 'sext_ln24_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln24_13 = sext i16 %kernel_load_13 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 189 'sext' 'sext_ln24_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 190 [1/2] (3.25ns)   --->   "%kernel_load_15 = load i16* %kernel_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 190 'load' 'kernel_load_15' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 191 [1/2] (3.25ns)   --->   "%kernel_load_16 = load i16* %kernel_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 191 'load' 'kernel_load_16' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln24_18 = zext i4 %select_ln24_9 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 192 'zext' 'zext_ln24_18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [8 x i16]* %bias, i64 0, i64 %zext_ln24_18" [../layers_c/depthwise_conv2d.cpp:30]   --->   Operation 193 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 194 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 194 'load' 'bias_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln42_12 = sext i16 %input_load_12 to i30" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 195 'sext' 'sext_ln42_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln42_13 = mul i30 %sext_ln42_12, %sext_ln24_12" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 196 'mul' 'mul_ln42_13' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_13, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 197 'partselect' 'trunc_ln51_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln42_13 = sext i16 %input_load_13 to i30" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 198 'sext' 'sext_ln42_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln42_14 = mul i30 %sext_ln42_13, %sext_ln24_13" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 199 'mul' 'mul_ln42_14' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln51_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_14, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 200 'partselect' 'trunc_ln51_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 201 [1/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 201 'load' 'input_load_14' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 202 [1/2] (3.25ns)   --->   "%input_load_15 = load i16* %input_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 202 'load' 'input_load_15' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln42_22 = zext i11 %add_ln42_20 to i64" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 203 'zext' 'zext_ln42_22' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln42_22" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 204 'getelementptr' 'input_addr_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 205 [2/2] (3.25ns)   --->   "%input_load_16 = load i16* %input_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 205 'load' 'input_load_16' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 206 [1/1] (2.07ns)   --->   "%add_ln51_10 = add i16 %trunc_ln51_8, %trunc_ln51_s" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 206 'add' 'add_ln51_10' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.30>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln24_14 = sext i16 %kernel_load_14 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 207 'sext' 'sext_ln24_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln24_15 = sext i16 %kernel_load_15 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 208 'sext' 'sext_ln24_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 209 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 209 'load' 'bias_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln42_14 = sext i16 %input_load_14 to i30" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 210 'sext' 'sext_ln42_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln42_15 = mul i30 %sext_ln42_14, %sext_ln24_14" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 211 'mul' 'mul_ln42_15' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln51_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_15, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 212 'partselect' 'trunc_ln51_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln42_15 = sext i16 %input_load_15 to i30" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 213 'sext' 'sext_ln42_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln42_16 = mul i30 %sext_ln42_15, %sext_ln24_15" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 214 'mul' 'mul_ln42_16' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln51_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_16, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 215 'partselect' 'trunc_ln51_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 216 [1/2] (3.25ns)   --->   "%input_load_16 = load i16* %input_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 216 'load' 'input_load_16' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 217 [1/1] (2.07ns)   --->   "%add_ln51_9 = add i16 %trunc_ln, %bias_load" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 217 'add' 'add_ln51_9' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_11 = add i16 %trunc_ln51_9, %add_ln51_10" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 218 'add' 'add_ln51_11' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 219 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln51_12 = add i16 %add_ln51_9, %add_ln51_11" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 219 'add' 'add_ln51_12' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 220 [1/1] (2.07ns)   --->   "%add_ln51_13 = add i16 %trunc_ln51_2, %trunc_ln51_1" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 220 'add' 'add_ln51_13' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln24_16 = sext i16 %kernel_load_16 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 221 'sext' 'sext_ln24_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%tmp14_mid2_v = zext i7 %tmp14_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 222 'zext' 'tmp14_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (3.36ns) (grouped into DSP with root node add_ln51)   --->   "%tmp14_mid2 = mul i11 %zext_ln51_1_cast, %tmp14_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 223 'mul' 'tmp14_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln42_16 = sext i16 %input_load_16 to i30" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 224 'sext' 'sext_ln42_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln42_17 = mul i30 %sext_ln42_16, %sext_ln24_16" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 225 'mul' 'mul_ln42_17' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln51_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln42_17, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 226 'partselect' 'trunc_ln51_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln51 = add i11 %zext_ln40, %tmp14_mid2" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 227 'add' 'add_ln51' <Predicate = (!icmp_ln23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 7.80>
ST_10 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_14 = add i16 %trunc_ln51_5, %trunc_ln51_4" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 228 'add' 'add_ln51_14' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 229 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln51_15 = add i16 %trunc_ln51_3, %add_ln51_14" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 229 'add' 'add_ln51_15' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_16 = add i16 %add_ln51_13, %add_ln51_15" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 230 'add' 'add_ln51_16' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 231 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln51_17 = add i16 %add_ln51_12, %add_ln51_16" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 231 'add' 'add_ln51_17' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 232 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 1568, i64 0)"   --->   Operation 233 'speclooptripcount' 'empty_61' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str123) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 234 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i11 %add_ln51 to i64" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 235 'zext' 'zext_ln51_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln51_3" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 236 'getelementptr' 'output_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (3.25ns)   --->   "store i16 %add_ln51_17, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:51]   --->   Operation 237 'store' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 238 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 239 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read    (read             ) [ 0000000000000]
output_height_read   (read             ) [ 0000000000000]
input_width_read     (read             ) [ 0000000000000]
input_height_read    (read             ) [ 0000000000000]
zext_ln42            (zext             ) [ 0011111111110]
zext_ln42_1_cast14   (zext             ) [ 0011111111110]
zext_ln51            (zext             ) [ 0011111111110]
zext_ln51_1_cast     (zext             ) [ 0011111111110]
empty                (trunc            ) [ 0011111111110]
empty_60             (trunc            ) [ 0000000000000]
zext_ln4             (zext             ) [ 0000000000000]
zext_ln4_2           (zext             ) [ 0000000000000]
mul_ln4              (mul              ) [ 0011111111110]
tmp_s                (bitconcatenate   ) [ 0011111111110]
icmp_ln33            (icmp             ) [ 0011111111110]
br_ln23              (br               ) [ 0111111111110]
indvar_flatten48     (phi              ) [ 0011100000000]
out_d_0              (phi              ) [ 0011111000000]
indvar_flatten       (phi              ) [ 0010000000000]
out_h_0              (phi              ) [ 0010000000000]
out_w_0              (phi              ) [ 0010000000000]
zext_ln51_2          (zext             ) [ 0001100000000]
zext_ln27            (zext             ) [ 0000000000000]
trunc_ln27           (trunc            ) [ 0000000000000]
shl_ln               (bitconcatenate   ) [ 0000000000000]
add_ln27             (add              ) [ 0000000000000]
mul_ln42             (mul              ) [ 0000000000000]
zext_ln42_2_cast     (zext             ) [ 0001100000000]
tmp_0_0              (add              ) [ 0000000000000]
icmp_ln23            (icmp             ) [ 0011111111110]
out_d                (add              ) [ 0001111000000]
icmp_ln32            (icmp             ) [ 0001111000000]
select_ln24          (select           ) [ 0001111000000]
zext_ln51_4          (zext             ) [ 0001110000000]
zext_ln27_4          (zext             ) [ 0000000000000]
trunc_ln27_2         (trunc            ) [ 0000000000000]
shl_ln27_mid1        (bitconcatenate   ) [ 0000000000000]
add_ln27_2           (add              ) [ 0000000000000]
select_ln24_8        (select           ) [ 0001000000000]
zext_ln24            (zext             ) [ 0000000000000]
kernel_addr          (getelementptr    ) [ 0001000000000]
mul_ln42_18          (mul              ) [ 0000000000000]
select_ln24_10       (select           ) [ 0000000000000]
select_ln24_12       (select           ) [ 0000000000000]
icmp_ln33_2          (icmp             ) [ 0000000000000]
select_ln24_14       (select           ) [ 0001111000000]
out_h                (add              ) [ 0001111000000]
empty_62             (or               ) [ 0000000000000]
out_w_0_mid2         (select           ) [ 0001100000000]
zext_ln42_2_cast_mid (zext             ) [ 0001110000000]
tmp_0_0_mid1         (add              ) [ 0000000000000]
tmp12_0_0_mid2_v_v   (select           ) [ 0001100000000]
add_ln32_2           (add              ) [ 0001111000000]
kernel_load          (load             ) [ 0000110000000]
zext_ln24_19         (zext             ) [ 0000111000000]
add_ln24             (add              ) [ 0000000000000]
zext_ln24_10         (zext             ) [ 0000000000000]
kernel_addr_9        (getelementptr    ) [ 0000100000000]
add_ln24_8           (add              ) [ 0000000000000]
zext_ln24_11         (zext             ) [ 0000000000000]
kernel_addr_10       (getelementptr    ) [ 0000100000000]
tmp12_0_0_mid2_v     (zext             ) [ 0000000000000]
tmp12_0_0_mid2       (mul              ) [ 0000100000000]
tmp12_1_0_mid2_v_v   (add              ) [ 0000000000000]
tmp12_1_0_mid2_v     (zext             ) [ 0000000000000]
tmp12_1_0_mid2       (mul              ) [ 0000110000000]
zext_ln40            (zext             ) [ 0011111111000]
add_ln42             (add              ) [ 0000000000000]
zext_ln42_12         (zext             ) [ 0000000000000]
input_addr           (getelementptr    ) [ 0000100000000]
out_w                (add              ) [ 0111111111110]
zext_ln42_13         (zext             ) [ 0000111000000]
add_ln42_12          (add              ) [ 0000000000000]
zext_ln42_14         (zext             ) [ 0000000000000]
input_addr_9         (getelementptr    ) [ 0000100000000]
specpipeline_ln24    (specpipeline     ) [ 0000000000000]
mul_ln51             (mul              ) [ 0000010000000]
tmp13                (add              ) [ 0000010000000]
add_ln23             (add              ) [ 0111111111110]
br_ln23              (br               ) [ 0000000000000]
kernel_load_9        (load             ) [ 0000010000000]
kernel_load_10       (load             ) [ 0000011000000]
add_ln24_9           (add              ) [ 0000000000000]
zext_ln24_12         (zext             ) [ 0000000000000]
kernel_addr_11       (getelementptr    ) [ 0000010000000]
add_ln24_10          (add              ) [ 0000000000000]
zext_ln24_13         (zext             ) [ 0000000000000]
kernel_addr_12       (getelementptr    ) [ 0000010000000]
tmp12_2_0_mid2_v_v   (add              ) [ 0000000000000]
tmp12_2_0_mid2_v     (zext             ) [ 0000000000000]
tmp12_2_0_mid2       (mul              ) [ 0000011000000]
input_load           (load             ) [ 0000010000000]
input_load_9         (load             ) [ 0000010000000]
add_ln42_13          (add              ) [ 0000000000000]
zext_ln42_15         (zext             ) [ 0000011000000]
add_ln42_14          (add              ) [ 0000000000000]
zext_ln42_16         (zext             ) [ 0000000000000]
input_addr_10        (getelementptr    ) [ 0000010000000]
add_ln42_15          (add              ) [ 0000000000000]
zext_ln42_17         (zext             ) [ 0000000000000]
input_addr_11        (getelementptr    ) [ 0000010000000]
sext_ln24            (sext             ) [ 0000000000000]
sext_ln24_9          (sext             ) [ 0000000000000]
kernel_load_11       (load             ) [ 0000001000000]
kernel_load_12       (load             ) [ 0010001100000]
add_ln24_11          (add              ) [ 0000000000000]
zext_ln24_14         (zext             ) [ 0000000000000]
kernel_addr_13       (getelementptr    ) [ 0000001000000]
add_ln24_12          (add              ) [ 0000000000000]
zext_ln24_15         (zext             ) [ 0000000000000]
kernel_addr_14       (getelementptr    ) [ 0000001000000]
mul_ln51_2           (mul              ) [ 0000000000000]
select_ln24_11       (select           ) [ 0000000000000]
select_ln24_13       (select           ) [ 0000000000000]
tmp13_mid1           (add              ) [ 0000000000000]
tmp14_mid2_v_v       (select           ) [ 0011101111000]
sext_ln42            (sext             ) [ 0000000000000]
mul_ln42_9           (mul              ) [ 0000000000000]
trunc_ln             (partselect       ) [ 0011001110000]
sext_ln42_9          (sext             ) [ 0000000000000]
mul_ln42_10          (mul              ) [ 0000000000000]
trunc_ln51_9         (partselect       ) [ 0011001110000]
input_load_10        (load             ) [ 0000001000000]
input_load_11        (load             ) [ 0000001000000]
add_ln42_16          (add              ) [ 0000000000000]
zext_ln42_18         (zext             ) [ 0000000000000]
input_addr_12        (getelementptr    ) [ 0000001000000]
add_ln42_17          (add              ) [ 0000000000000]
zext_ln42_19         (zext             ) [ 0000000000000]
input_addr_13        (getelementptr    ) [ 0000001000000]
sext_ln24_10         (sext             ) [ 0000000000000]
sext_ln24_11         (sext             ) [ 0000000000000]
kernel_load_13       (load             ) [ 0010000100000]
kernel_load_14       (load             ) [ 0011000110000]
add_ln24_13          (add              ) [ 0000000000000]
zext_ln24_16         (zext             ) [ 0000000000000]
kernel_addr_15       (getelementptr    ) [ 0010000100000]
add_ln24_14          (add              ) [ 0000000000000]
zext_ln24_17         (zext             ) [ 0000000000000]
kernel_addr_16       (getelementptr    ) [ 0010000100000]
select_ln24_9        (select           ) [ 0111111111110]
select_ln32          (select           ) [ 0111111111110]
sext_ln42_10         (sext             ) [ 0000000000000]
mul_ln42_11          (mul              ) [ 0000000000000]
trunc_ln51_s         (partselect       ) [ 0010000100000]
sext_ln42_11         (sext             ) [ 0000000000000]
mul_ln42_12          (mul              ) [ 0000000000000]
trunc_ln51_8         (partselect       ) [ 0010000100000]
input_load_12        (load             ) [ 0010000100000]
input_load_13        (load             ) [ 0010000100000]
add_ln42_18          (add              ) [ 0000000000000]
zext_ln42_20         (zext             ) [ 0000000000000]
input_addr_14        (getelementptr    ) [ 0010000100000]
add_ln42_19          (add              ) [ 0000000000000]
zext_ln42_21         (zext             ) [ 0000000000000]
input_addr_15        (getelementptr    ) [ 0010000100000]
add_ln42_20          (add              ) [ 0010000100000]
select_ln32_14       (select           ) [ 0111111111110]
sext_ln24_12         (sext             ) [ 0000000000000]
sext_ln24_13         (sext             ) [ 0000000000000]
kernel_load_15       (load             ) [ 0001000010000]
kernel_load_16       (load             ) [ 0001100011000]
zext_ln24_18         (zext             ) [ 0000000000000]
bias_addr            (getelementptr    ) [ 0001000010000]
sext_ln42_12         (sext             ) [ 0000000000000]
mul_ln42_13          (mul              ) [ 0000000000000]
trunc_ln51_1         (partselect       ) [ 0001000010000]
sext_ln42_13         (sext             ) [ 0000000000000]
mul_ln42_14          (mul              ) [ 0000000000000]
trunc_ln51_2         (partselect       ) [ 0001000010000]
input_load_14        (load             ) [ 0001000010000]
input_load_15        (load             ) [ 0001000010000]
zext_ln42_22         (zext             ) [ 0000000000000]
input_addr_16        (getelementptr    ) [ 0001000010000]
add_ln51_10          (add              ) [ 0001000010000]
sext_ln24_14         (sext             ) [ 0000000000000]
sext_ln24_15         (sext             ) [ 0000000000000]
bias_load            (load             ) [ 0000000000000]
sext_ln42_14         (sext             ) [ 0000000000000]
mul_ln42_15          (mul              ) [ 0000000000000]
trunc_ln51_3         (partselect       ) [ 0000110001100]
sext_ln42_15         (sext             ) [ 0000000000000]
mul_ln42_16          (mul              ) [ 0000000000000]
trunc_ln51_4         (partselect       ) [ 0000110001100]
input_load_16        (load             ) [ 0000100001000]
add_ln51_9           (add              ) [ 0000000000000]
add_ln51_11          (add              ) [ 0000000000000]
add_ln51_12          (add              ) [ 0000110001100]
add_ln51_13          (add              ) [ 0000110001100]
sext_ln24_16         (sext             ) [ 0000000000000]
tmp14_mid2_v         (zext             ) [ 0000000000000]
tmp14_mid2           (mul              ) [ 0000000000000]
sext_ln42_16         (sext             ) [ 0000000000000]
mul_ln42_17          (mul              ) [ 0000000000000]
trunc_ln51_5         (partselect       ) [ 0000010000100]
add_ln51             (add              ) [ 0000011000110]
add_ln51_14          (add              ) [ 0000000000000]
add_ln51_15          (add              ) [ 0000000000000]
add_ln51_16          (add              ) [ 0000000000000]
add_ln51_17          (add              ) [ 0000001000010]
specpipeline_ln24    (specpipeline     ) [ 0000000000000]
empty_61             (speclooptripcount) [ 0000000000000]
specpipeline_ln24    (specpipeline     ) [ 0000000000000]
zext_ln51_3          (zext             ) [ 0000000000000]
output_addr          (getelementptr    ) [ 0000000000000]
store_ln51           (store            ) [ 0000000000000]
br_ln33              (br               ) [ 0111111111110]
ret_ln0              (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="output_width_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="5" slack="0"/>
<pin id="83" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="output_height_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="5" slack="0"/>
<pin id="89" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="input_width_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="6" slack="0"/>
<pin id="95" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="input_height_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="kernel_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="6" slack="0"/>
<pin id="108" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="0"/>
<pin id="132" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="133" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="134" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="16" slack="1"/>
<pin id="135" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/2 kernel_load_9/3 kernel_load_10/3 kernel_load_11/4 kernel_load_12/4 kernel_load_13/5 kernel_load_14/5 kernel_load_15/6 kernel_load_16/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="kernel_addr_9_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="7" slack="0"/>
<pin id="121" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_9/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="kernel_addr_10_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="7" slack="0"/>
<pin id="129" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_10/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="input_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="11" slack="0"/>
<pin id="141" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="14" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="0"/>
<pin id="157" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="158" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="159" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="16" slack="1"/>
<pin id="160" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 input_load_9/3 input_load_10/4 input_load_11/4 input_load_12/5 input_load_13/5 input_load_14/6 input_load_15/6 input_load_16/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="input_addr_9_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="11" slack="0"/>
<pin id="154" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_9/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="kernel_addr_11_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_11/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="kernel_addr_12_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="7" slack="0"/>
<pin id="174" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_12/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="input_addr_10_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="11" slack="0"/>
<pin id="182" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_10/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="input_addr_11_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="11" slack="0"/>
<pin id="190" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_11/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="kernel_addr_13_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="7" slack="0"/>
<pin id="198" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_13/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="kernel_addr_14_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="7" slack="0"/>
<pin id="206" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_14/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="input_addr_12_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="11" slack="0"/>
<pin id="214" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_12/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="input_addr_13_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="11" slack="0"/>
<pin id="222" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_13/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="kernel_addr_15_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="7" slack="0"/>
<pin id="230" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_15/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="kernel_addr_16_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="7" slack="0"/>
<pin id="238" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_16/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="input_addr_14_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="11" slack="0"/>
<pin id="246" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_14/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="input_addr_15_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="11" slack="0"/>
<pin id="254" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_15/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="bias_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="4" slack="0"/>
<pin id="262" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/7 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="input_addr_16_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="11" slack="0"/>
<pin id="275" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_16/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="output_addr_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="11" slack="0"/>
<pin id="283" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/11 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln51_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="14" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="1"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/11 "/>
</bind>
</comp>

<comp id="292" class="1005" name="indvar_flatten48_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="1"/>
<pin id="294" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten48 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="indvar_flatten48_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="11" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten48/2 "/>
</bind>
</comp>

<comp id="304" class="1005" name="out_d_0_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="1"/>
<pin id="306" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="out_d_0_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="4" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="indvar_flatten_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="1"/>
<pin id="318" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="indvar_flatten_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="8" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="327" class="1005" name="out_h_0_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="1"/>
<pin id="329" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="out_h_0_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="4" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/2 "/>
</bind>
</comp>

<comp id="338" class="1005" name="out_w_0_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="1"/>
<pin id="340" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="out_w_0_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="4" slack="1"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/2 "/>
</bind>
</comp>

<comp id="349" class="1005" name="reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="1"/>
<pin id="351" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load kernel_load_11 kernel_load_13 kernel_load_15 "/>
</bind>
</comp>

<comp id="354" class="1005" name="reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="1"/>
<pin id="356" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_9 kernel_load_12 kernel_load_16 "/>
</bind>
</comp>

<comp id="358" class="1005" name="reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="2"/>
<pin id="360" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_10 kernel_load_14 "/>
</bind>
</comp>

<comp id="363" class="1005" name="reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="1"/>
<pin id="365" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_10 input_load_12 input_load_14 input_load_16 "/>
</bind>
</comp>

<comp id="368" class="1005" name="reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="1"/>
<pin id="370" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_9 input_load_11 input_load_13 input_load_15 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln42_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln42_1_cast14_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1_cast14/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln51_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln51_1_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="1" index="1" bw="11" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1_cast/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="empty_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="empty_60_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="0"/>
<pin id="395" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_60/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln4_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln4_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_2/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="mul_ln4_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_s_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="11" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln33_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="0" index="1" bw="4" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln51_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_2/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln27_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="trunc_ln27_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="shl_ln_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="0"/>
<pin id="439" dir="0" index="1" bw="3" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln27_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="0"/>
<pin id="447" dir="0" index="1" bw="6" slack="0"/>
<pin id="448" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="mul_ln42_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="0" index="1" bw="6" slack="1"/>
<pin id="454" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln42_2_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2_cast/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_0_0_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="0" index="1" bw="7" slack="0"/>
<pin id="463" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln23_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="11" slack="0"/>
<pin id="468" dir="0" index="1" bw="11" slack="1"/>
<pin id="469" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="out_d_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="4" slack="0"/>
<pin id="474" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln32_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="1"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="select_ln24_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="4" slack="0"/>
<pin id="485" dir="0" index="2" bw="4" slack="0"/>
<pin id="486" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln51_4_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_4/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln27_4_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_4/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln27_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="0"/>
<pin id="500" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_2/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="shl_ln27_mid1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="0"/>
<pin id="504" dir="0" index="1" bw="3" slack="0"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln27_mid1/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln27_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="0"/>
<pin id="512" dir="0" index="1" bw="6" slack="0"/>
<pin id="513" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="select_ln24_8_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="6" slack="0"/>
<pin id="519" dir="0" index="2" bw="6" slack="0"/>
<pin id="520" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_8/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln24_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="mul_ln42_18_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="4" slack="0"/>
<pin id="531" dir="0" index="1" bw="6" slack="1"/>
<pin id="532" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_18/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="select_ln24_10_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="7" slack="0"/>
<pin id="537" dir="0" index="2" bw="7" slack="0"/>
<pin id="538" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_10/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="select_ln24_12_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="7" slack="0"/>
<pin id="545" dir="0" index="2" bw="7" slack="0"/>
<pin id="546" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_12/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln33_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="0" index="1" bw="4" slack="1"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_2/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="select_ln24_14_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="1"/>
<pin id="558" dir="0" index="2" bw="1" slack="0"/>
<pin id="559" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_14/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="out_h_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="4" slack="0"/>
<pin id="565" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="empty_62_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_62/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="out_w_0_mid2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="4" slack="0"/>
<pin id="577" dir="0" index="2" bw="4" slack="0"/>
<pin id="578" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_w_0_mid2/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln42_2_cast_mid_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="0"/>
<pin id="584" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2_cast_mid/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_0_0_mid1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="0"/>
<pin id="588" dir="0" index="1" bw="7" slack="0"/>
<pin id="589" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0_mid1/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp12_0_0_mid2_v_v_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="7" slack="0"/>
<pin id="595" dir="0" index="2" bw="7" slack="0"/>
<pin id="596" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp12_0_0_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln32_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="8" slack="0"/>
<pin id="603" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_2/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln24_19_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="1"/>
<pin id="608" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_19/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln24_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="6" slack="0"/>
<pin id="612" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln24_10_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="7" slack="0"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_10/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln24_8_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="3" slack="0"/>
<pin id="622" dir="0" index="1" bw="6" slack="0"/>
<pin id="623" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_8/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln24_11_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="7" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_11/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp12_0_0_mid2_v_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="7" slack="1"/>
<pin id="633" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp12_0_0_mid2_v/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp12_0_0_mid2_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="2"/>
<pin id="636" dir="0" index="1" bw="7" slack="0"/>
<pin id="637" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp12_0_0_mid2/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp12_1_0_mid2_v_v_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="7" slack="1"/>
<pin id="642" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12_1_0_mid2_v_v/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp12_1_0_mid2_v_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="7" slack="0"/>
<pin id="646" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp12_1_0_mid2_v/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp12_1_0_mid2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="6" slack="2"/>
<pin id="650" dir="0" index="1" bw="7" slack="0"/>
<pin id="651" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp12_1_0_mid2/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln40_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="4" slack="1"/>
<pin id="655" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln42_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="0"/>
<pin id="658" dir="0" index="1" bw="11" slack="0"/>
<pin id="659" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln42_12_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="11" slack="0"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_12/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="out_w_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="4" slack="1"/>
<pin id="670" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln42_13_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="4" slack="0"/>
<pin id="674" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_13/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add_ln42_12_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="11" slack="0"/>
<pin id="678" dir="0" index="1" bw="4" slack="0"/>
<pin id="679" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_12/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln42_14_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="11" slack="0"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_14/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="mul_ln51_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="2"/>
<pin id="689" dir="0" index="1" bw="5" slack="3"/>
<pin id="690" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln51/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp13_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="2"/>
<pin id="693" dir="0" index="1" bw="7" slack="0"/>
<pin id="694" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp13/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln23_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="11" slack="2"/>
<pin id="699" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="add_ln24_9_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="3" slack="0"/>
<pin id="704" dir="0" index="1" bw="6" slack="1"/>
<pin id="705" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_9/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln24_12_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="7" slack="0"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_12/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln24_10_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="0"/>
<pin id="714" dir="0" index="1" bw="6" slack="1"/>
<pin id="715" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_10/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln24_13_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="7" slack="0"/>
<pin id="719" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_13/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp12_2_0_mid2_v_v_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="3" slack="0"/>
<pin id="724" dir="0" index="1" bw="7" slack="2"/>
<pin id="725" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12_2_0_mid2_v_v/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp12_2_0_mid2_v_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="7" slack="0"/>
<pin id="729" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp12_2_0_mid2_v/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp12_2_0_mid2_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="6" slack="3"/>
<pin id="733" dir="0" index="1" bw="7" slack="0"/>
<pin id="734" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp12_2_0_mid2/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln42_13_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="3" slack="0"/>
<pin id="738" dir="0" index="1" bw="4" slack="2"/>
<pin id="739" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_13/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="zext_ln42_15_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="0"/>
<pin id="743" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_15/4 "/>
</bind>
</comp>

<comp id="745" class="1004" name="add_ln42_14_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="11" slack="1"/>
<pin id="747" dir="0" index="1" bw="4" slack="0"/>
<pin id="748" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_14/4 "/>
</bind>
</comp>

<comp id="750" class="1004" name="zext_ln42_16_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="11" slack="0"/>
<pin id="752" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_16/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="add_ln42_15_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="4" slack="1"/>
<pin id="757" dir="0" index="1" bw="11" slack="1"/>
<pin id="758" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_15/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln42_17_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="11" slack="0"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_17/4 "/>
</bind>
</comp>

<comp id="764" class="1004" name="sext_ln24_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="16" slack="2"/>
<pin id="766" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="sext_ln24_9_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="1"/>
<pin id="770" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_9/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="add_ln24_11_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="4" slack="0"/>
<pin id="774" dir="0" index="1" bw="6" slack="2"/>
<pin id="775" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_11/5 "/>
</bind>
</comp>

<comp id="777" class="1004" name="zext_ln24_14_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="7" slack="0"/>
<pin id="779" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_14/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln24_12_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="4" slack="0"/>
<pin id="784" dir="0" index="1" bw="6" slack="2"/>
<pin id="785" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_12/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln24_15_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="7" slack="0"/>
<pin id="789" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_15/5 "/>
</bind>
</comp>

<comp id="792" class="1004" name="mul_ln51_2_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="4" slack="3"/>
<pin id="794" dir="0" index="1" bw="5" slack="4"/>
<pin id="795" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln51_2/5 "/>
</bind>
</comp>

<comp id="796" class="1004" name="select_ln24_11_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="3"/>
<pin id="798" dir="0" index="1" bw="7" slack="0"/>
<pin id="799" dir="0" index="2" bw="7" slack="1"/>
<pin id="800" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_11/5 "/>
</bind>
</comp>

<comp id="802" class="1004" name="select_ln24_13_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="3"/>
<pin id="804" dir="0" index="1" bw="7" slack="0"/>
<pin id="805" dir="0" index="2" bw="7" slack="1"/>
<pin id="806" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_13/5 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp13_mid1_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="4" slack="3"/>
<pin id="810" dir="0" index="1" bw="7" slack="0"/>
<pin id="811" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp13_mid1/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp14_mid2_v_v_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="3"/>
<pin id="815" dir="0" index="1" bw="7" slack="0"/>
<pin id="816" dir="0" index="2" bw="7" slack="0"/>
<pin id="817" dir="1" index="3" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp14_mid2_v_v/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sext_ln42_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="1"/>
<pin id="822" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="trunc_ln_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="0"/>
<pin id="826" dir="0" index="1" bw="30" slack="0"/>
<pin id="827" dir="0" index="2" bw="5" slack="0"/>
<pin id="828" dir="0" index="3" bw="6" slack="0"/>
<pin id="829" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="sext_ln42_9_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="16" slack="1"/>
<pin id="835" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_9/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="trunc_ln51_9_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="0"/>
<pin id="839" dir="0" index="1" bw="30" slack="0"/>
<pin id="840" dir="0" index="2" bw="5" slack="0"/>
<pin id="841" dir="0" index="3" bw="6" slack="0"/>
<pin id="842" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_9/5 "/>
</bind>
</comp>

<comp id="846" class="1004" name="add_ln42_16_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="11" slack="2"/>
<pin id="848" dir="0" index="1" bw="4" slack="2"/>
<pin id="849" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_16/5 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln42_18_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="11" slack="0"/>
<pin id="852" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_18/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="add_ln42_17_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="11" slack="2"/>
<pin id="857" dir="0" index="1" bw="4" slack="1"/>
<pin id="858" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_17/5 "/>
</bind>
</comp>

<comp id="859" class="1004" name="zext_ln42_19_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="11" slack="0"/>
<pin id="861" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_19/5 "/>
</bind>
</comp>

<comp id="864" class="1004" name="sext_ln24_10_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="2"/>
<pin id="866" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_10/6 "/>
</bind>
</comp>

<comp id="868" class="1004" name="sext_ln24_11_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="16" slack="1"/>
<pin id="870" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_11/6 "/>
</bind>
</comp>

<comp id="872" class="1004" name="add_ln24_13_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="4" slack="0"/>
<pin id="874" dir="0" index="1" bw="6" slack="3"/>
<pin id="875" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_13/6 "/>
</bind>
</comp>

<comp id="877" class="1004" name="zext_ln24_16_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="7" slack="0"/>
<pin id="879" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_16/6 "/>
</bind>
</comp>

<comp id="882" class="1004" name="add_ln24_14_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="5" slack="0"/>
<pin id="884" dir="0" index="1" bw="6" slack="3"/>
<pin id="885" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_14/6 "/>
</bind>
</comp>

<comp id="887" class="1004" name="zext_ln24_17_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="7" slack="0"/>
<pin id="889" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_17/6 "/>
</bind>
</comp>

<comp id="892" class="1004" name="select_ln24_9_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="4"/>
<pin id="894" dir="0" index="1" bw="4" slack="4"/>
<pin id="895" dir="0" index="2" bw="4" slack="4"/>
<pin id="896" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_9/6 "/>
</bind>
</comp>

<comp id="898" class="1004" name="select_ln32_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="4"/>
<pin id="900" dir="0" index="1" bw="4" slack="4"/>
<pin id="901" dir="0" index="2" bw="4" slack="4"/>
<pin id="902" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/6 "/>
</bind>
</comp>

<comp id="903" class="1004" name="sext_ln42_10_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="16" slack="1"/>
<pin id="905" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_10/6 "/>
</bind>
</comp>

<comp id="907" class="1004" name="trunc_ln51_s_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="0"/>
<pin id="909" dir="0" index="1" bw="30" slack="0"/>
<pin id="910" dir="0" index="2" bw="5" slack="0"/>
<pin id="911" dir="0" index="3" bw="6" slack="0"/>
<pin id="912" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_s/6 "/>
</bind>
</comp>

<comp id="916" class="1004" name="sext_ln42_11_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="1"/>
<pin id="918" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_11/6 "/>
</bind>
</comp>

<comp id="920" class="1004" name="trunc_ln51_8_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="16" slack="0"/>
<pin id="922" dir="0" index="1" bw="30" slack="0"/>
<pin id="923" dir="0" index="2" bw="5" slack="0"/>
<pin id="924" dir="0" index="3" bw="6" slack="0"/>
<pin id="925" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_8/6 "/>
</bind>
</comp>

<comp id="929" class="1004" name="add_ln42_18_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="4" slack="3"/>
<pin id="931" dir="0" index="1" bw="11" slack="2"/>
<pin id="932" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_18/6 "/>
</bind>
</comp>

<comp id="933" class="1004" name="zext_ln42_20_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="11" slack="0"/>
<pin id="935" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_20/6 "/>
</bind>
</comp>

<comp id="938" class="1004" name="add_ln42_19_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="11" slack="2"/>
<pin id="940" dir="0" index="1" bw="4" slack="3"/>
<pin id="941" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_19/6 "/>
</bind>
</comp>

<comp id="942" class="1004" name="zext_ln42_21_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="11" slack="0"/>
<pin id="944" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_21/6 "/>
</bind>
</comp>

<comp id="947" class="1004" name="add_ln42_20_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="11" slack="2"/>
<pin id="949" dir="0" index="1" bw="4" slack="2"/>
<pin id="950" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_20/6 "/>
</bind>
</comp>

<comp id="951" class="1004" name="select_ln32_14_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="4"/>
<pin id="953" dir="0" index="1" bw="8" slack="0"/>
<pin id="954" dir="0" index="2" bw="8" slack="4"/>
<pin id="955" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_14/6 "/>
</bind>
</comp>

<comp id="957" class="1004" name="sext_ln24_12_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="16" slack="2"/>
<pin id="959" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_12/7 "/>
</bind>
</comp>

<comp id="961" class="1004" name="sext_ln24_13_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="16" slack="1"/>
<pin id="963" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_13/7 "/>
</bind>
</comp>

<comp id="965" class="1004" name="zext_ln24_18_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="4" slack="1"/>
<pin id="967" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_18/7 "/>
</bind>
</comp>

<comp id="969" class="1004" name="sext_ln42_12_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="16" slack="1"/>
<pin id="971" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_12/7 "/>
</bind>
</comp>

<comp id="973" class="1004" name="trunc_ln51_1_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="16" slack="0"/>
<pin id="975" dir="0" index="1" bw="30" slack="0"/>
<pin id="976" dir="0" index="2" bw="5" slack="0"/>
<pin id="977" dir="0" index="3" bw="6" slack="0"/>
<pin id="978" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_1/7 "/>
</bind>
</comp>

<comp id="982" class="1004" name="sext_ln42_13_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="16" slack="1"/>
<pin id="984" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_13/7 "/>
</bind>
</comp>

<comp id="986" class="1004" name="trunc_ln51_2_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="0"/>
<pin id="988" dir="0" index="1" bw="30" slack="0"/>
<pin id="989" dir="0" index="2" bw="5" slack="0"/>
<pin id="990" dir="0" index="3" bw="6" slack="0"/>
<pin id="991" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_2/7 "/>
</bind>
</comp>

<comp id="995" class="1004" name="zext_ln42_22_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="11" slack="1"/>
<pin id="997" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_22/7 "/>
</bind>
</comp>

<comp id="999" class="1004" name="add_ln51_10_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="16" slack="1"/>
<pin id="1001" dir="0" index="1" bw="16" slack="1"/>
<pin id="1002" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_10/7 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="sext_ln24_14_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="16" slack="2"/>
<pin id="1005" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_14/8 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="sext_ln24_15_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="16" slack="1"/>
<pin id="1009" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_15/8 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="sext_ln42_14_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="16" slack="1"/>
<pin id="1013" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_14/8 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="trunc_ln51_3_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="16" slack="0"/>
<pin id="1017" dir="0" index="1" bw="30" slack="0"/>
<pin id="1018" dir="0" index="2" bw="5" slack="0"/>
<pin id="1019" dir="0" index="3" bw="6" slack="0"/>
<pin id="1020" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_3/8 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="sext_ln42_15_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="16" slack="1"/>
<pin id="1026" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_15/8 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="trunc_ln51_4_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="16" slack="0"/>
<pin id="1030" dir="0" index="1" bw="30" slack="0"/>
<pin id="1031" dir="0" index="2" bw="5" slack="0"/>
<pin id="1032" dir="0" index="3" bw="6" slack="0"/>
<pin id="1033" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_4/8 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="add_ln51_9_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="16" slack="3"/>
<pin id="1039" dir="0" index="1" bw="16" slack="0"/>
<pin id="1040" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_9/8 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="add_ln51_11_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="3"/>
<pin id="1044" dir="0" index="1" bw="16" slack="1"/>
<pin id="1045" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_11/8 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="add_ln51_12_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="16" slack="0"/>
<pin id="1048" dir="0" index="1" bw="16" slack="0"/>
<pin id="1049" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_12/8 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="add_ln51_13_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="16" slack="1"/>
<pin id="1054" dir="0" index="1" bw="16" slack="1"/>
<pin id="1055" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_13/8 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="sext_ln24_16_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="16" slack="2"/>
<pin id="1058" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_16/9 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp14_mid2_v_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="7" slack="4"/>
<pin id="1062" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp14_mid2_v/9 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="sext_ln42_16_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="16" slack="1"/>
<pin id="1065" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_16/9 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="trunc_ln51_5_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="0"/>
<pin id="1069" dir="0" index="1" bw="30" slack="0"/>
<pin id="1070" dir="0" index="2" bw="5" slack="0"/>
<pin id="1071" dir="0" index="3" bw="6" slack="0"/>
<pin id="1072" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_5/9 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="add_ln51_14_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="16" slack="1"/>
<pin id="1078" dir="0" index="1" bw="16" slack="2"/>
<pin id="1079" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_14/10 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="add_ln51_15_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="16" slack="2"/>
<pin id="1082" dir="0" index="1" bw="16" slack="0"/>
<pin id="1083" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_15/10 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="add_ln51_16_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="16" slack="2"/>
<pin id="1087" dir="0" index="1" bw="16" slack="0"/>
<pin id="1088" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_16/10 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="add_ln51_17_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="16" slack="2"/>
<pin id="1092" dir="0" index="1" bw="16" slack="0"/>
<pin id="1093" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_17/10 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="zext_ln51_3_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="11" slack="2"/>
<pin id="1097" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_3/11 "/>
</bind>
</comp>

<comp id="1099" class="1007" name="mul_ln42_9_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="16" slack="0"/>
<pin id="1101" dir="0" index="1" bw="16" slack="0"/>
<pin id="1102" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_9/5 "/>
</bind>
</comp>

<comp id="1106" class="1007" name="mul_ln42_10_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="16" slack="0"/>
<pin id="1108" dir="0" index="1" bw="16" slack="0"/>
<pin id="1109" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_10/5 "/>
</bind>
</comp>

<comp id="1113" class="1007" name="mul_ln42_11_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="16" slack="0"/>
<pin id="1115" dir="0" index="1" bw="16" slack="0"/>
<pin id="1116" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_11/6 "/>
</bind>
</comp>

<comp id="1120" class="1007" name="mul_ln42_12_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="16" slack="0"/>
<pin id="1122" dir="0" index="1" bw="16" slack="0"/>
<pin id="1123" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_12/6 "/>
</bind>
</comp>

<comp id="1127" class="1007" name="mul_ln42_13_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="16" slack="0"/>
<pin id="1129" dir="0" index="1" bw="16" slack="0"/>
<pin id="1130" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_13/7 "/>
</bind>
</comp>

<comp id="1134" class="1007" name="mul_ln42_14_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="16" slack="0"/>
<pin id="1136" dir="0" index="1" bw="16" slack="0"/>
<pin id="1137" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_14/7 "/>
</bind>
</comp>

<comp id="1141" class="1007" name="mul_ln42_15_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="16" slack="0"/>
<pin id="1143" dir="0" index="1" bw="16" slack="0"/>
<pin id="1144" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_15/8 "/>
</bind>
</comp>

<comp id="1148" class="1007" name="mul_ln42_16_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="16" slack="0"/>
<pin id="1150" dir="0" index="1" bw="16" slack="0"/>
<pin id="1151" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_16/8 "/>
</bind>
</comp>

<comp id="1155" class="1007" name="grp_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="5" slack="6"/>
<pin id="1157" dir="0" index="1" bw="7" slack="0"/>
<pin id="1158" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="1159" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp14_mid2/9 add_ln51/9 "/>
</bind>
</comp>

<comp id="1161" class="1007" name="mul_ln42_17_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="16" slack="0"/>
<pin id="1163" dir="0" index="1" bw="16" slack="0"/>
<pin id="1164" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_17/9 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="zext_ln42_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="7" slack="1"/>
<pin id="1170" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="zext_ln42_1_cast14_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="11" slack="2"/>
<pin id="1176" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln42_1_cast14 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="zext_ln51_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="7" slack="3"/>
<pin id="1183" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln51 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="zext_ln51_1_cast_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="11" slack="8"/>
<pin id="1189" dir="1" index="1" bw="11" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln51_1_cast "/>
</bind>
</comp>

<comp id="1192" class="1005" name="empty_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="4" slack="1"/>
<pin id="1194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1197" class="1005" name="mul_ln4_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="8" slack="1"/>
<pin id="1199" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln4 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="tmp_s_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="11" slack="1"/>
<pin id="1204" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1207" class="1005" name="icmp_ln33_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="1"/>
<pin id="1209" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="zext_ln51_2_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="7" slack="2"/>
<pin id="1214" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln51_2 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="zext_ln42_2_cast_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="7" slack="2"/>
<pin id="1219" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln42_2_cast "/>
</bind>
</comp>

<comp id="1222" class="1005" name="icmp_ln23_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="1" slack="1"/>
<pin id="1224" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="out_d_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="4" slack="4"/>
<pin id="1228" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1231" class="1005" name="icmp_ln32_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="2"/>
<pin id="1233" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="select_ln24_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="4" slack="4"/>
<pin id="1241" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="zext_ln51_4_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="7" slack="3"/>
<pin id="1246" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln51_4 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="select_ln24_8_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="6" slack="1"/>
<pin id="1251" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_8 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="kernel_addr_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="7" slack="1"/>
<pin id="1256" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1259" class="1005" name="select_ln24_14_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="2"/>
<pin id="1261" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="select_ln24_14 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="out_h_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="4" slack="4"/>
<pin id="1267" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="1270" class="1005" name="out_w_0_mid2_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="4" slack="1"/>
<pin id="1272" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0_mid2 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="zext_ln42_2_cast_mid_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="7" slack="3"/>
<pin id="1279" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln42_2_cast_mid "/>
</bind>
</comp>

<comp id="1282" class="1005" name="tmp12_0_0_mid2_v_v_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="7" slack="1"/>
<pin id="1284" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp12_0_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1289" class="1005" name="add_ln32_2_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="8" slack="4"/>
<pin id="1291" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="add_ln32_2 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="zext_ln24_19_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="7" slack="1"/>
<pin id="1296" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24_19 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="kernel_addr_9_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="7" slack="1"/>
<pin id="1306" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_9 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="kernel_addr_10_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="7" slack="1"/>
<pin id="1311" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_10 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="tmp12_0_0_mid2_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="11" slack="1"/>
<pin id="1316" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp12_0_0_mid2 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="tmp12_1_0_mid2_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="11" slack="1"/>
<pin id="1321" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp12_1_0_mid2 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="zext_ln40_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="11" slack="1"/>
<pin id="1328" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="input_addr_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="14" slack="1"/>
<pin id="1335" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1338" class="1005" name="out_w_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="4" slack="1"/>
<pin id="1340" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="1343" class="1005" name="zext_ln42_13_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="11" slack="2"/>
<pin id="1345" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln42_13 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="input_addr_9_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="14" slack="1"/>
<pin id="1351" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_9 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="mul_ln51_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="7" slack="1"/>
<pin id="1356" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln51 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="tmp13_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="7" slack="1"/>
<pin id="1361" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp13 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="add_ln23_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="11" slack="1"/>
<pin id="1366" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="kernel_addr_11_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="7" slack="1"/>
<pin id="1371" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_11 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="kernel_addr_12_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="7" slack="1"/>
<pin id="1376" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_12 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="tmp12_2_0_mid2_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="11" slack="2"/>
<pin id="1381" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp12_2_0_mid2 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="zext_ln42_15_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="11" slack="1"/>
<pin id="1388" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42_15 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="input_addr_10_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="14" slack="1"/>
<pin id="1394" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_10 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="input_addr_11_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="14" slack="1"/>
<pin id="1399" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_11 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="kernel_addr_13_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="7" slack="1"/>
<pin id="1404" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_13 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="kernel_addr_14_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="7" slack="1"/>
<pin id="1409" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_14 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="tmp14_mid2_v_v_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="7" slack="4"/>
<pin id="1414" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="tmp14_mid2_v_v "/>
</bind>
</comp>

<comp id="1417" class="1005" name="trunc_ln_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="16" slack="3"/>
<pin id="1419" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1422" class="1005" name="trunc_ln51_9_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="16" slack="3"/>
<pin id="1424" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln51_9 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="input_addr_12_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="14" slack="1"/>
<pin id="1429" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_12 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="input_addr_13_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="14" slack="1"/>
<pin id="1434" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_13 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="kernel_addr_15_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="7" slack="1"/>
<pin id="1439" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_15 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="kernel_addr_16_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="7" slack="1"/>
<pin id="1444" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_16 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="select_ln24_9_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="4" slack="1"/>
<pin id="1449" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_9 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="select_ln32_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="4" slack="1"/>
<pin id="1455" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="trunc_ln51_s_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="16" slack="1"/>
<pin id="1460" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51_s "/>
</bind>
</comp>

<comp id="1463" class="1005" name="trunc_ln51_8_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="16" slack="1"/>
<pin id="1465" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51_8 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="input_addr_14_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="14" slack="1"/>
<pin id="1470" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_14 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="input_addr_15_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="14" slack="1"/>
<pin id="1475" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_15 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="add_ln42_20_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="11" slack="1"/>
<pin id="1480" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_20 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="select_ln32_14_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="8" slack="1"/>
<pin id="1485" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_14 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="bias_addr_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="3" slack="1"/>
<pin id="1490" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="1493" class="1005" name="trunc_ln51_1_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="16" slack="1"/>
<pin id="1495" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51_1 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="trunc_ln51_2_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="16" slack="1"/>
<pin id="1500" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51_2 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="input_addr_16_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="14" slack="1"/>
<pin id="1505" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_16 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="add_ln51_10_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="16" slack="1"/>
<pin id="1510" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln51_10 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="trunc_ln51_3_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="16" slack="2"/>
<pin id="1515" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln51_3 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="trunc_ln51_4_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="16" slack="2"/>
<pin id="1520" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln51_4 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="add_ln51_12_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="16" slack="2"/>
<pin id="1525" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln51_12 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="add_ln51_13_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="16" slack="2"/>
<pin id="1530" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln51_13 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="trunc_ln51_5_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="16" slack="1"/>
<pin id="1535" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51_5 "/>
</bind>
</comp>

<comp id="1538" class="1005" name="add_ln51_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="11" slack="2"/>
<pin id="1540" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln51 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="add_ln51_17_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="16" slack="1"/>
<pin id="1545" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln51_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="150" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="218" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="226" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="247"><net_src comp="4" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="242" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="34" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="250" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="263"><net_src comp="12" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="258" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="4" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="34" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="271" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="284"><net_src comp="10" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="34" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="296" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="307"><net_src comp="24" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="24" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="24" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="111" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="111" pin="7"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="111" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="111" pin="7"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="111" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="144" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="144" pin="7"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="144" pin="7"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="144" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="98" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="92" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="86" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="80" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="80" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="86" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="389" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="397" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="401" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="20" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="22" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="423"><net_src comp="389" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="24" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="308" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="308" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="308" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="30" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="22" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="429" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="437" pin="3"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="425" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="331" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="451" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="296" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="32" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="308" pin="4"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="320" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="477" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="24" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="331" pin="4"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="471" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="471" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="471" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="30" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="498" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="22" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="494" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="502" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="477" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="445" pin="2"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="533"><net_src comp="490" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="477" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="451" pin="2"/><net_sink comp="534" pin=2"/></net>

<net id="547"><net_src comp="477" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="529" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="460" pin="2"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="342" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="477" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="550" pin="2"/><net_sink comp="555" pin=2"/></net>

<net id="566"><net_src comp="32" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="482" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="555" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="477" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="24" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="342" pin="4"/><net_sink comp="574" pin=2"/></net>

<net id="585"><net_src comp="562" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="534" pin="3"/><net_sink comp="586" pin=1"/></net>

<net id="597"><net_src comp="555" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="586" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="542" pin="3"/><net_sink comp="592" pin=2"/></net>

<net id="604"><net_src comp="36" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="320" pin="4"/><net_sink comp="600" pin=1"/></net>

<net id="613"><net_src comp="38" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="624"><net_src comp="40" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="606" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="638"><net_src comp="631" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="38" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="639" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="644" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="660"><net_src comp="653" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="634" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="656" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="671"><net_src comp="32" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="667" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="634" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="672" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="695"><net_src comp="687" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="52" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="292" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="54" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="702" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="716"><net_src comp="56" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="712" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="726"><net_src comp="40" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="730"><net_src comp="722" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="727" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="58" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="736" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="741" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="753"><net_src comp="745" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="762"><net_src comp="755" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="767"><net_src comp="349" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="354" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="60" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="772" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="786"><net_src comp="62" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="790"><net_src comp="782" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="801"><net_src comp="792" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="807"><net_src comp="792" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="796" pin="3"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="808" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="819"><net_src comp="802" pin="3"/><net_sink comp="813" pin=2"/></net>

<net id="823"><net_src comp="363" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="830"><net_src comp="64" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="66" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="832"><net_src comp="68" pin="0"/><net_sink comp="824" pin=3"/></net>

<net id="836"><net_src comp="368" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="843"><net_src comp="64" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="66" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="845"><net_src comp="68" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="853"><net_src comp="846" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="862"><net_src comp="855" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="867"><net_src comp="358" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="349" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="876"><net_src comp="70" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="880"><net_src comp="872" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="886"><net_src comp="72" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="890"><net_src comp="882" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="897"><net_src comp="304" pin="1"/><net_sink comp="892" pin=2"/></net>

<net id="906"><net_src comp="363" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="913"><net_src comp="64" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="66" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="915"><net_src comp="68" pin="0"/><net_sink comp="907" pin=3"/></net>

<net id="919"><net_src comp="368" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="926"><net_src comp="64" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="66" pin="0"/><net_sink comp="920" pin=2"/></net>

<net id="928"><net_src comp="68" pin="0"/><net_sink comp="920" pin=3"/></net>

<net id="936"><net_src comp="929" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="945"><net_src comp="938" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="956"><net_src comp="36" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="960"><net_src comp="354" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="964"><net_src comp="349" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="965" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="972"><net_src comp="363" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="979"><net_src comp="64" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="980"><net_src comp="66" pin="0"/><net_sink comp="973" pin=2"/></net>

<net id="981"><net_src comp="68" pin="0"/><net_sink comp="973" pin=3"/></net>

<net id="985"><net_src comp="368" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="992"><net_src comp="64" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="993"><net_src comp="66" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="994"><net_src comp="68" pin="0"/><net_sink comp="986" pin=3"/></net>

<net id="998"><net_src comp="995" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1006"><net_src comp="358" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1010"><net_src comp="349" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1014"><net_src comp="363" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1021"><net_src comp="64" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1022"><net_src comp="66" pin="0"/><net_sink comp="1015" pin=2"/></net>

<net id="1023"><net_src comp="68" pin="0"/><net_sink comp="1015" pin=3"/></net>

<net id="1027"><net_src comp="368" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1034"><net_src comp="64" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1035"><net_src comp="66" pin="0"/><net_sink comp="1028" pin=2"/></net>

<net id="1036"><net_src comp="68" pin="0"/><net_sink comp="1028" pin=3"/></net>

<net id="1041"><net_src comp="265" pin="3"/><net_sink comp="1037" pin=1"/></net>

<net id="1050"><net_src comp="1037" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="1042" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1059"><net_src comp="354" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1066"><net_src comp="363" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1073"><net_src comp="64" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1074"><net_src comp="66" pin="0"/><net_sink comp="1067" pin=2"/></net>

<net id="1075"><net_src comp="68" pin="0"/><net_sink comp="1067" pin=3"/></net>

<net id="1084"><net_src comp="1076" pin="2"/><net_sink comp="1080" pin=1"/></net>

<net id="1089"><net_src comp="1080" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1094"><net_src comp="1085" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1098"><net_src comp="1095" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="1103"><net_src comp="820" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="764" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1105"><net_src comp="1099" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="1110"><net_src comp="833" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="768" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1112"><net_src comp="1106" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="1117"><net_src comp="903" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="864" pin="1"/><net_sink comp="1113" pin=1"/></net>

<net id="1119"><net_src comp="1113" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="1124"><net_src comp="916" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="868" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1126"><net_src comp="1120" pin="2"/><net_sink comp="920" pin=1"/></net>

<net id="1131"><net_src comp="969" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="957" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1133"><net_src comp="1127" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="1138"><net_src comp="982" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="961" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1140"><net_src comp="1134" pin="2"/><net_sink comp="986" pin=1"/></net>

<net id="1145"><net_src comp="1011" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="1003" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="1147"><net_src comp="1141" pin="2"/><net_sink comp="1015" pin=1"/></net>

<net id="1152"><net_src comp="1024" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1153"><net_src comp="1007" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1154"><net_src comp="1148" pin="2"/><net_sink comp="1028" pin=1"/></net>

<net id="1160"><net_src comp="1060" pin="1"/><net_sink comp="1155" pin=1"/></net>

<net id="1165"><net_src comp="1063" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1166"><net_src comp="1056" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="1167"><net_src comp="1161" pin="2"/><net_sink comp="1067" pin=1"/></net>

<net id="1171"><net_src comp="373" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1177"><net_src comp="377" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1180"><net_src comp="1174" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1184"><net_src comp="381" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="1186"><net_src comp="1181" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1190"><net_src comp="385" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1195"><net_src comp="389" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1200"><net_src comp="405" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="1205"><net_src comp="411" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="1210"><net_src comp="419" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="1215"><net_src comp="425" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1220"><net_src comp="456" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1225"><net_src comp="466" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1229"><net_src comp="471" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1234"><net_src comp="477" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1236"><net_src comp="1231" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1237"><net_src comp="1231" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1238"><net_src comp="1231" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1242"><net_src comp="482" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="898" pin=2"/></net>

<net id="1247"><net_src comp="490" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1252"><net_src comp="516" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1257"><net_src comp="104" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="1262"><net_src comp="555" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1264"><net_src comp="1259" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1268"><net_src comp="562" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1273"><net_src comp="574" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1275"><net_src comp="1270" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1276"><net_src comp="1270" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1280"><net_src comp="582" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1285"><net_src comp="592" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="1287"><net_src comp="1282" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="1288"><net_src comp="1282" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="1292"><net_src comp="600" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="951" pin=2"/></net>

<net id="1297"><net_src comp="606" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="1299"><net_src comp="1294" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1300"><net_src comp="1294" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1301"><net_src comp="1294" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="1302"><net_src comp="1294" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1303"><net_src comp="1294" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="1307"><net_src comp="117" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="1312"><net_src comp="125" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="1317"><net_src comp="634" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1322"><net_src comp="648" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1324"><net_src comp="1319" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1325"><net_src comp="1319" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1329"><net_src comp="653" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1331"><net_src comp="1326" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1332"><net_src comp="1326" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1336"><net_src comp="137" pin="3"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1341"><net_src comp="667" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="1346"><net_src comp="672" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1348"><net_src comp="1343" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1352"><net_src comp="150" pin="3"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="1357"><net_src comp="687" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="796" pin=2"/></net>

<net id="1362"><net_src comp="691" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="802" pin=2"/></net>

<net id="1367"><net_src comp="696" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1372"><net_src comp="162" pin="3"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="1377"><net_src comp="170" pin="3"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="1382"><net_src comp="731" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="1384"><net_src comp="1379" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1385"><net_src comp="1379" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1389"><net_src comp="741" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1391"><net_src comp="1386" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="1395"><net_src comp="178" pin="3"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="1400"><net_src comp="186" pin="3"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1405"><net_src comp="194" pin="3"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="1410"><net_src comp="202" pin="3"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="1415"><net_src comp="813" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1420"><net_src comp="824" pin="4"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1425"><net_src comp="837" pin="4"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1430"><net_src comp="210" pin="3"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="1435"><net_src comp="218" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1440"><net_src comp="226" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="1445"><net_src comp="234" pin="3"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="1450"><net_src comp="892" pin="3"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1452"><net_src comp="1447" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1456"><net_src comp="898" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="1461"><net_src comp="907" pin="4"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1466"><net_src comp="920" pin="4"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1471"><net_src comp="242" pin="3"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="1476"><net_src comp="250" pin="3"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1481"><net_src comp="947" pin="2"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1486"><net_src comp="951" pin="3"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1491"><net_src comp="258" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1496"><net_src comp="973" pin="4"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1501"><net_src comp="986" pin="4"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1506"><net_src comp="271" pin="3"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1511"><net_src comp="999" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1516"><net_src comp="1015" pin="4"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1521"><net_src comp="1028" pin="4"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1526"><net_src comp="1046" pin="2"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1531"><net_src comp="1052" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1536"><net_src comp="1067" pin="4"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1541"><net_src comp="1155" pin="3"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1546"><net_src comp="1090" pin="2"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="286" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 }
	Port: bias | {}
	Port: kernel | {}
 - Input state : 
	Port: depthwise_conv2d_fix.1 : input_height | {1 }
	Port: depthwise_conv2d_fix.1 : input_width | {1 }
	Port: depthwise_conv2d_fix.1 : input_r | {3 4 5 6 7 8 }
	Port: depthwise_conv2d_fix.1 : output_height | {1 }
	Port: depthwise_conv2d_fix.1 : output_width | {1 }
	Port: depthwise_conv2d_fix.1 : bias | {7 8 }
	Port: depthwise_conv2d_fix.1 : kernel | {2 3 4 5 6 7 }
  - Chain level:
	State 1
		zext_ln4 : 1
		zext_ln4_2 : 1
		mul_ln4 : 2
		tmp_s : 3
		icmp_ln33 : 1
	State 2
		zext_ln51_2 : 1
		zext_ln27 : 1
		trunc_ln27 : 1
		shl_ln : 2
		add_ln27 : 3
		mul_ln42 : 2
		zext_ln42_2_cast : 1
		tmp_0_0 : 3
		icmp_ln23 : 1
		out_d : 1
		icmp_ln32 : 1
		select_ln24 : 2
		zext_ln51_4 : 2
		zext_ln27_4 : 2
		trunc_ln27_2 : 2
		shl_ln27_mid1 : 3
		add_ln27_2 : 4
		select_ln24_8 : 5
		zext_ln24 : 6
		kernel_addr : 7
		kernel_load : 8
		mul_ln42_18 : 3
		select_ln24_10 : 4
		select_ln24_12 : 4
		icmp_ln33_2 : 1
		select_ln24_14 : 2
		out_h : 3
		empty_62 : 3
		out_w_0_mid2 : 3
		zext_ln42_2_cast_mid : 4
		tmp_0_0_mid1 : 5
		tmp12_0_0_mid2_v_v : 6
		add_ln32_2 : 1
	State 3
		add_ln24 : 1
		zext_ln24_10 : 2
		kernel_addr_9 : 3
		kernel_load_9 : 4
		add_ln24_8 : 1
		zext_ln24_11 : 2
		kernel_addr_10 : 3
		kernel_load_10 : 4
		tmp12_0_0_mid2 : 1
		tmp12_1_0_mid2_v : 1
		tmp12_1_0_mid2 : 2
		add_ln42 : 2
		zext_ln42_12 : 3
		input_addr : 4
		input_load : 5
		zext_ln42_13 : 1
		add_ln42_12 : 2
		zext_ln42_14 : 3
		input_addr_9 : 4
		input_load_9 : 5
	State 4
		tmp13 : 1
		zext_ln24_12 : 1
		kernel_addr_11 : 2
		kernel_load_11 : 3
		zext_ln24_13 : 1
		kernel_addr_12 : 2
		kernel_load_12 : 3
		tmp12_2_0_mid2_v : 1
		tmp12_2_0_mid2 : 2
		zext_ln42_15 : 1
		add_ln42_14 : 2
		zext_ln42_16 : 3
		input_addr_10 : 4
		input_load_10 : 5
		zext_ln42_17 : 1
		input_addr_11 : 2
		input_load_11 : 3
	State 5
		zext_ln24_14 : 1
		kernel_addr_13 : 2
		kernel_load_13 : 3
		zext_ln24_15 : 1
		kernel_addr_14 : 2
		kernel_load_14 : 3
		select_ln24_11 : 1
		select_ln24_13 : 1
		tmp13_mid1 : 2
		tmp14_mid2_v_v : 3
		mul_ln42_9 : 1
		trunc_ln : 2
		mul_ln42_10 : 1
		trunc_ln51_9 : 2
		zext_ln42_18 : 1
		input_addr_12 : 2
		input_load_12 : 3
		zext_ln42_19 : 1
		input_addr_13 : 2
		input_load_13 : 3
	State 6
		zext_ln24_16 : 1
		kernel_addr_15 : 2
		kernel_load_15 : 3
		zext_ln24_17 : 1
		kernel_addr_16 : 2
		kernel_load_16 : 3
		mul_ln42_11 : 1
		trunc_ln51_s : 2
		mul_ln42_12 : 1
		trunc_ln51_8 : 2
		zext_ln42_20 : 1
		input_addr_14 : 2
		input_load_14 : 3
		zext_ln42_21 : 1
		input_addr_15 : 2
		input_load_15 : 3
	State 7
		bias_addr : 1
		bias_load : 2
		mul_ln42_13 : 1
		trunc_ln51_1 : 2
		mul_ln42_14 : 1
		trunc_ln51_2 : 2
		input_addr_16 : 1
		input_load_16 : 2
	State 8
		mul_ln42_15 : 1
		trunc_ln51_3 : 2
		mul_ln42_16 : 1
		trunc_ln51_4 : 2
		add_ln51_9 : 1
		add_ln51_12 : 2
	State 9
		tmp14_mid2 : 1
		mul_ln42_17 : 1
		trunc_ln51_5 : 2
		add_ln51 : 2
	State 10
		add_ln51_15 : 1
		add_ln51_16 : 2
		add_ln51_17 : 3
	State 11
		output_addr : 1
		store_ln51 : 2
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln27_fu_445        |    0    |    0    |    15   |
|          |         tmp_0_0_fu_460        |    0    |    0    |    15   |
|          |          out_d_fu_471         |    0    |    0    |    13   |
|          |       add_ln27_2_fu_510       |    0    |    0    |    15   |
|          |          out_h_fu_562         |    0    |    0    |    13   |
|          |      tmp_0_0_mid1_fu_586      |    0    |    0    |    15   |
|          |       add_ln32_2_fu_600       |    0    |    0    |    15   |
|          |        add_ln24_fu_609        |    0    |    0    |    15   |
|          |       add_ln24_8_fu_620       |    0    |    0    |    15   |
|          |   tmp12_1_0_mid2_v_v_fu_639   |    0    |    0    |    15   |
|          |        add_ln42_fu_656        |    0    |    0    |    13   |
|          |          out_w_fu_667         |    0    |    0    |    13   |
|          |       add_ln42_12_fu_676      |    0    |    0    |    13   |
|          |          tmp13_fu_691         |    0    |    0    |    15   |
|          |        add_ln23_fu_696        |    0    |    0    |    13   |
|          |       add_ln24_9_fu_702       |    0    |    0    |    15   |
|          |       add_ln24_10_fu_712      |    0    |    0    |    15   |
|          |   tmp12_2_0_mid2_v_v_fu_722   |    0    |    0    |    15   |
|          |       add_ln42_13_fu_736      |    0    |    0    |    13   |
|    add   |       add_ln42_14_fu_745      |    0    |    0    |    13   |
|          |       add_ln42_15_fu_755      |    0    |    0    |    13   |
|          |       add_ln24_11_fu_772      |    0    |    0    |    15   |
|          |       add_ln24_12_fu_782      |    0    |    0    |    15   |
|          |       tmp13_mid1_fu_808       |    0    |    0    |    15   |
|          |       add_ln42_16_fu_846      |    0    |    0    |    13   |
|          |       add_ln42_17_fu_855      |    0    |    0    |    13   |
|          |       add_ln24_13_fu_872      |    0    |    0    |    15   |
|          |       add_ln24_14_fu_882      |    0    |    0    |    15   |
|          |       add_ln42_18_fu_929      |    0    |    0    |    13   |
|          |       add_ln42_19_fu_938      |    0    |    0    |    13   |
|          |       add_ln42_20_fu_947      |    0    |    0    |    13   |
|          |       add_ln51_10_fu_999      |    0    |    0    |    23   |
|          |       add_ln51_9_fu_1037      |    0    |    0    |    23   |
|          |      add_ln51_11_fu_1042      |    0    |    0    |    16   |
|          |      add_ln51_12_fu_1046      |    0    |    0    |    16   |
|          |      add_ln51_13_fu_1052      |    0    |    0    |    23   |
|          |      add_ln51_14_fu_1076      |    0    |    0    |    16   |
|          |      add_ln51_15_fu_1080      |    0    |    0    |    16   |
|          |      add_ln51_16_fu_1085      |    0    |    0    |    16   |
|          |      add_ln51_17_fu_1090      |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |         mul_ln4_fu_405        |    0    |    0    |    13   |
|          |        mul_ln42_fu_451        |    0    |    0    |    26   |
|          |       mul_ln42_18_fu_529      |    0    |    0    |    26   |
|          |     tmp12_0_0_mid2_fu_634     |    0    |    0    |    33   |
|          |     tmp12_1_0_mid2_fu_648     |    0    |    0    |    33   |
|          |        mul_ln51_fu_687        |    0    |    0    |    17   |
|          |     tmp12_2_0_mid2_fu_731     |    0    |    0    |    33   |
|          |       mul_ln51_2_fu_792       |    0    |    0    |    17   |
|    mul   |       mul_ln42_9_fu_1099      |    1    |    0    |    0    |
|          |      mul_ln42_10_fu_1106      |    1    |    0    |    0    |
|          |      mul_ln42_11_fu_1113      |    1    |    0    |    0    |
|          |      mul_ln42_12_fu_1120      |    1    |    0    |    0    |
|          |      mul_ln42_13_fu_1127      |    1    |    0    |    0    |
|          |      mul_ln42_14_fu_1134      |    1    |    0    |    0    |
|          |      mul_ln42_15_fu_1141      |    1    |    0    |    0    |
|          |      mul_ln42_16_fu_1148      |    1    |    0    |    0    |
|          |      mul_ln42_17_fu_1161      |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln24_fu_482      |    0    |    0    |    4    |
|          |      select_ln24_8_fu_516     |    0    |    0    |    6    |
|          |     select_ln24_10_fu_534     |    0    |    0    |    7    |
|          |     select_ln24_12_fu_542     |    0    |    0    |    7    |
|          |     select_ln24_14_fu_555     |    0    |    0    |    2    |
|          |      out_w_0_mid2_fu_574      |    0    |    0    |    4    |
|  select  |   tmp12_0_0_mid2_v_v_fu_592   |    0    |    0    |    7    |
|          |     select_ln24_11_fu_796     |    0    |    0    |    7    |
|          |     select_ln24_13_fu_802     |    0    |    0    |    7    |
|          |     tmp14_mid2_v_v_fu_813     |    0    |    0    |    7    |
|          |      select_ln24_9_fu_892     |    0    |    0    |    4    |
|          |       select_ln32_fu_898      |    0    |    0    |    4    |
|          |     select_ln32_14_fu_951     |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln33_fu_419       |    0    |    0    |    9    |
|   icmp   |        icmp_ln23_fu_466       |    0    |    0    |    13   |
|          |        icmp_ln32_fu_477       |    0    |    0    |    11   |
|          |       icmp_ln33_2_fu_550      |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|    or    |        empty_62_fu_568        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1155          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_80 |    0    |    0    |    0    |
|   read   | output_height_read_read_fu_86 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_92  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_98 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln42_fu_373       |    0    |    0    |    0    |
|          |   zext_ln42_1_cast14_fu_377   |    0    |    0    |    0    |
|          |        zext_ln51_fu_381       |    0    |    0    |    0    |
|          |    zext_ln51_1_cast_fu_385    |    0    |    0    |    0    |
|          |        zext_ln4_fu_397        |    0    |    0    |    0    |
|          |       zext_ln4_2_fu_401       |    0    |    0    |    0    |
|          |       zext_ln51_2_fu_425      |    0    |    0    |    0    |
|          |        zext_ln27_fu_429       |    0    |    0    |    0    |
|          |    zext_ln42_2_cast_fu_456    |    0    |    0    |    0    |
|          |       zext_ln51_4_fu_490      |    0    |    0    |    0    |
|          |       zext_ln27_4_fu_494      |    0    |    0    |    0    |
|          |        zext_ln24_fu_524       |    0    |    0    |    0    |
|          |  zext_ln42_2_cast_mid_fu_582  |    0    |    0    |    0    |
|          |      zext_ln24_19_fu_606      |    0    |    0    |    0    |
|          |      zext_ln24_10_fu_615      |    0    |    0    |    0    |
|          |      zext_ln24_11_fu_626      |    0    |    0    |    0    |
|          |    tmp12_0_0_mid2_v_fu_631    |    0    |    0    |    0    |
|          |    tmp12_1_0_mid2_v_fu_644    |    0    |    0    |    0    |
|          |        zext_ln40_fu_653       |    0    |    0    |    0    |
|   zext   |      zext_ln42_12_fu_662      |    0    |    0    |    0    |
|          |      zext_ln42_13_fu_672      |    0    |    0    |    0    |
|          |      zext_ln42_14_fu_682      |    0    |    0    |    0    |
|          |      zext_ln24_12_fu_707      |    0    |    0    |    0    |
|          |      zext_ln24_13_fu_717      |    0    |    0    |    0    |
|          |    tmp12_2_0_mid2_v_fu_727    |    0    |    0    |    0    |
|          |      zext_ln42_15_fu_741      |    0    |    0    |    0    |
|          |      zext_ln42_16_fu_750      |    0    |    0    |    0    |
|          |      zext_ln42_17_fu_759      |    0    |    0    |    0    |
|          |      zext_ln24_14_fu_777      |    0    |    0    |    0    |
|          |      zext_ln24_15_fu_787      |    0    |    0    |    0    |
|          |      zext_ln42_18_fu_850      |    0    |    0    |    0    |
|          |      zext_ln42_19_fu_859      |    0    |    0    |    0    |
|          |      zext_ln24_16_fu_877      |    0    |    0    |    0    |
|          |      zext_ln24_17_fu_887      |    0    |    0    |    0    |
|          |      zext_ln42_20_fu_933      |    0    |    0    |    0    |
|          |      zext_ln42_21_fu_942      |    0    |    0    |    0    |
|          |      zext_ln24_18_fu_965      |    0    |    0    |    0    |
|          |      zext_ln42_22_fu_995      |    0    |    0    |    0    |
|          |      tmp14_mid2_v_fu_1060     |    0    |    0    |    0    |
|          |      zext_ln51_3_fu_1095      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_389         |    0    |    0    |    0    |
|   trunc  |        empty_60_fu_393        |    0    |    0    |    0    |
|          |       trunc_ln27_fu_433       |    0    |    0    |    0    |
|          |      trunc_ln27_2_fu_498      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_s_fu_411         |    0    |    0    |    0    |
|bitconcatenate|         shl_ln_fu_437         |    0    |    0    |    0    |
|          |      shl_ln27_mid1_fu_502     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln24_fu_764       |    0    |    0    |    0    |
|          |       sext_ln24_9_fu_768      |    0    |    0    |    0    |
|          |        sext_ln42_fu_820       |    0    |    0    |    0    |
|          |       sext_ln42_9_fu_833      |    0    |    0    |    0    |
|          |      sext_ln24_10_fu_864      |    0    |    0    |    0    |
|          |      sext_ln24_11_fu_868      |    0    |    0    |    0    |
|          |      sext_ln42_10_fu_903      |    0    |    0    |    0    |
|          |      sext_ln42_11_fu_916      |    0    |    0    |    0    |
|   sext   |      sext_ln24_12_fu_957      |    0    |    0    |    0    |
|          |      sext_ln24_13_fu_961      |    0    |    0    |    0    |
|          |      sext_ln42_12_fu_969      |    0    |    0    |    0    |
|          |      sext_ln42_13_fu_982      |    0    |    0    |    0    |
|          |      sext_ln24_14_fu_1003     |    0    |    0    |    0    |
|          |      sext_ln24_15_fu_1007     |    0    |    0    |    0    |
|          |      sext_ln42_14_fu_1011     |    0    |    0    |    0    |
|          |      sext_ln42_15_fu_1024     |    0    |    0    |    0    |
|          |      sext_ln24_16_fu_1056     |    0    |    0    |    0    |
|          |      sext_ln42_16_fu_1063     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_824        |    0    |    0    |    0    |
|          |      trunc_ln51_9_fu_837      |    0    |    0    |    0    |
|          |      trunc_ln51_s_fu_907      |    0    |    0    |    0    |
|          |      trunc_ln51_8_fu_920      |    0    |    0    |    0    |
|partselect|      trunc_ln51_1_fu_973      |    0    |    0    |    0    |
|          |      trunc_ln51_2_fu_986      |    0    |    0    |    0    |
|          |      trunc_ln51_3_fu_1015     |    0    |    0    |    0    |
|          |      trunc_ln51_4_fu_1028     |    0    |    0    |    0    |
|          |      trunc_ln51_5_fu_1067     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    10   |    0    |   918   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln23_reg_1364      |   11   |
|     add_ln32_2_reg_1289     |    8   |
|     add_ln42_20_reg_1478    |   11   |
|     add_ln51_10_reg_1508    |   16   |
|     add_ln51_12_reg_1523    |   16   |
|     add_ln51_13_reg_1528    |   16   |
|     add_ln51_17_reg_1543    |   16   |
|      add_ln51_reg_1538      |   11   |
|      bias_addr_reg_1488     |    3   |
|        empty_reg_1192       |    4   |
|      icmp_ln23_reg_1222     |    1   |
|      icmp_ln32_reg_1231     |    1   |
|      icmp_ln33_reg_1207     |    1   |
|   indvar_flatten48_reg_292  |   11   |
|    indvar_flatten_reg_316   |    8   |
|    input_addr_10_reg_1392   |   14   |
|    input_addr_11_reg_1397   |   14   |
|    input_addr_12_reg_1427   |   14   |
|    input_addr_13_reg_1432   |   14   |
|    input_addr_14_reg_1468   |   14   |
|    input_addr_15_reg_1473   |   14   |
|    input_addr_16_reg_1503   |   14   |
|    input_addr_9_reg_1349    |   14   |
|     input_addr_reg_1333     |   14   |
|   kernel_addr_10_reg_1309   |    7   |
|   kernel_addr_11_reg_1369   |    7   |
|   kernel_addr_12_reg_1374   |    7   |
|   kernel_addr_13_reg_1402   |    7   |
|   kernel_addr_14_reg_1407   |    7   |
|   kernel_addr_15_reg_1437   |    7   |
|   kernel_addr_16_reg_1442   |    7   |
|    kernel_addr_9_reg_1304   |    7   |
|     kernel_addr_reg_1254    |    7   |
|       mul_ln4_reg_1197      |    8   |
|      mul_ln51_reg_1354      |    7   |
|       out_d_0_reg_304       |    4   |
|        out_d_reg_1226       |    4   |
|       out_h_0_reg_327       |    4   |
|        out_h_reg_1265       |    4   |
|    out_w_0_mid2_reg_1270    |    4   |
|       out_w_0_reg_338       |    4   |
|        out_w_reg_1338       |    4   |
|           reg_349           |   16   |
|           reg_354           |   16   |
|           reg_358           |   16   |
|           reg_363           |   16   |
|           reg_368           |   16   |
|   select_ln24_14_reg_1259   |    1   |
|    select_ln24_8_reg_1249   |    6   |
|    select_ln24_9_reg_1447   |    4   |
|     select_ln24_reg_1239    |    4   |
|   select_ln32_14_reg_1483   |    8   |
|     select_ln32_reg_1453    |    4   |
|   tmp12_0_0_mid2_reg_1314   |   11   |
| tmp12_0_0_mid2_v_v_reg_1282 |    7   |
|   tmp12_1_0_mid2_reg_1319   |   11   |
|   tmp12_2_0_mid2_reg_1379   |   11   |
|        tmp13_reg_1359       |    7   |
|   tmp14_mid2_v_v_reg_1412   |    7   |
|        tmp_s_reg_1202       |   11   |
|    trunc_ln51_1_reg_1493    |   16   |
|    trunc_ln51_2_reg_1498    |   16   |
|    trunc_ln51_3_reg_1513    |   16   |
|    trunc_ln51_4_reg_1518    |   16   |
|    trunc_ln51_5_reg_1533    |   16   |
|    trunc_ln51_8_reg_1463    |   16   |
|    trunc_ln51_9_reg_1422    |   16   |
|    trunc_ln51_s_reg_1458    |   16   |
|      trunc_ln_reg_1417      |   16   |
|    zext_ln24_19_reg_1294    |    7   |
|      zext_ln40_reg_1326     |   11   |
|    zext_ln42_13_reg_1343    |   11   |
|    zext_ln42_15_reg_1386    |   11   |
| zext_ln42_1_cast14_reg_1174 |   11   |
|zext_ln42_2_cast_mid_reg_1277|    7   |
|  zext_ln42_2_cast_reg_1217  |    7   |
|      zext_ln42_reg_1168     |    7   |
|  zext_ln51_1_cast_reg_1187  |   11   |
|     zext_ln51_2_reg_1212    |    7   |
|     zext_ln51_4_reg_1244    |    7   |
|      zext_ln51_reg_1181     |    7   |
+-----------------------------+--------+
|            Total            |   786  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_111    |  p0  |  10  |   7  |   70   ||    47   |
|     grp_access_fu_111    |  p2  |   8  |   0  |    0   ||    41   |
|     grp_access_fu_144    |  p0  |  10  |  14  |   140  ||    47   |
|     grp_access_fu_144    |  p2  |   8  |   0  |    0   ||    41   |
|     grp_access_fu_265    |  p0  |   2  |   3  |    6   ||    9    |
| indvar_flatten48_reg_292 |  p0  |   2  |  11  |   22   ||    9    |
|      out_d_0_reg_304     |  p0  |   2  |   4  |    8   ||    9    |
|          reg_349         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_358         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_363         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_368         |  p0  |   2  |  16  |   32   ||    9    |
|        grp_fu_1155       |  p0  |   2  |   5  |   10   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   384  || 22.2564 ||   248   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |    0   |   918  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   22   |    -   |   248  |
|  Register |    -   |    -   |   786  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   22   |   786  |  1166  |
+-----------+--------+--------+--------+--------+
