Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 24 10:18:22 2022
| Host         : DESKTOP-LUJVCA8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file module_debouncer_timing_summary_routed.rpt -pb module_debouncer_timing_summary_routed.pb -rpx module_debouncer_timing_summary_routed.rpx -warn_on_violation
| Design       : module_debouncer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u1/clk_4Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 27 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.040        0.000                      0                   52        0.038        0.000                      0                   52        2.633        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
clk                             {0.000 5.000}        10.000          100.000         
  clk_out10MHz_clk_wiz_10MHZ    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_10MHZ        {0.000 25.000}       50.000          20.000          
sys_clk_pin                     {0.000 5.000}        10.000          100.000         
  clk_out10MHz_clk_wiz_10MHZ_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_10MHZ_1      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out10MHz_clk_wiz_10MHZ         94.040        0.000                      0                   52        0.264        0.000                      0                   52       49.500        0.000                       0                    29  
  clkfbout_clk_wiz_10MHZ                                                                                                                                                          2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out10MHz_clk_wiz_10MHZ_1       94.056        0.000                      0                   52        0.264        0.000                      0                   52       49.500        0.000                       0                    29  
  clkfbout_clk_wiz_10MHZ_1                                                                                                                                                        2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out10MHz_clk_wiz_10MHZ_1  clk_out10MHz_clk_wiz_10MHZ         94.040        0.000                      0                   52        0.038        0.000                      0                   52  
clk_out10MHz_clk_wiz_10MHZ    clk_out10MHz_clk_wiz_10MHZ_1       94.040        0.000                      0                   52        0.038        0.000                      0                   52  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out10MHz_clk_wiz_10MHZ
  To Clock:  clk_out10MHz_clk_wiz_10MHZ

Setup :            0  Failing Endpoints,  Worst Slack       94.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.040ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 0.828ns (15.679%)  route 4.453ns (84.321%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 97.974 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.534     2.866    u1/clk_4Hz
    SLICE_X47Y91         FDRE                                         r  u1/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512    97.974    u1/clk_out10MHz
    SLICE_X47Y91         FDRE                                         r  u1/count_reg[25]/C
                         clock pessimism             -0.413    97.561    
                         clock uncertainty           -0.226    97.335    
    SLICE_X47Y91         FDRE (Setup_fdre_C_R)       -0.429    96.906    u1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         96.906    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 94.040    

Slack (MET) :             94.177ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.828ns (16.101%)  route 4.315ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.395     2.728    u1/clk_4Hz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[21]/C
                         clock pessimism             -0.413    97.560    
                         clock uncertainty           -0.226    97.334    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429    96.905    u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         96.905    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 94.177    

Slack (MET) :             94.177ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.828ns (16.101%)  route 4.315ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.395     2.728    u1/clk_4Hz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[22]/C
                         clock pessimism             -0.413    97.560    
                         clock uncertainty           -0.226    97.334    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429    96.905    u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         96.905    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 94.177    

Slack (MET) :             94.177ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.828ns (16.101%)  route 4.315ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.395     2.728    u1/clk_4Hz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/C
                         clock pessimism             -0.413    97.560    
                         clock uncertainty           -0.226    97.334    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429    96.905    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         96.905    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 94.177    

Slack (MET) :             94.177ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.828ns (16.101%)  route 4.315ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.395     2.728    u1/clk_4Hz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[24]/C
                         clock pessimism             -0.413    97.560    
                         clock uncertainty           -0.226    97.334    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429    96.905    u1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         96.905    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 94.177    

Slack (MET) :             94.351ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.579%)  route 4.166ns (83.421%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.247     2.580    u1/clk_4Hz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[17]/C
                         clock pessimism             -0.388    97.585    
                         clock uncertainty           -0.226    97.359    
    SLICE_X47Y89         FDRE (Setup_fdre_C_R)       -0.429    96.930    u1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         96.930    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 94.351    

Slack (MET) :             94.351ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.579%)  route 4.166ns (83.421%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.247     2.580    u1/clk_4Hz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
                         clock pessimism             -0.388    97.585    
                         clock uncertainty           -0.226    97.359    
    SLICE_X47Y89         FDRE (Setup_fdre_C_R)       -0.429    96.930    u1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         96.930    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 94.351    

Slack (MET) :             94.351ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.579%)  route 4.166ns (83.421%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.247     2.580    u1/clk_4Hz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/C
                         clock pessimism             -0.388    97.585    
                         clock uncertainty           -0.226    97.359    
    SLICE_X47Y89         FDRE (Setup_fdre_C_R)       -0.429    96.930    u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         96.930    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 94.351    

Slack (MET) :             94.351ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.579%)  route 4.166ns (83.421%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.247     2.580    u1/clk_4Hz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[20]/C
                         clock pessimism             -0.388    97.585    
                         clock uncertainty           -0.226    97.359    
    SLICE_X47Y89         FDRE (Setup_fdre_C_R)       -0.429    96.930    u1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         96.930    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 94.351    

Slack (MET) :             94.473ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.828ns (17.087%)  route 4.018ns (82.913%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.099     2.431    u1/clk_4Hz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.510    97.972    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[13]/C
                         clock pessimism             -0.413    97.559    
                         clock uncertainty           -0.226    97.333    
    SLICE_X47Y88         FDRE (Setup_fdre_C_R)       -0.429    96.904    u1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         96.904    
                         arrival time                          -2.431    
  -------------------------------------------------------------------
                         slack                                 94.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/clk_4Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/clk_4Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.562    -0.550    u1/clk_out10MHz
    SLICE_X46Y85         FDRE                                         r  u1/clk_4Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  u1/clk_4Hz_reg/Q
                         net (fo=3, routed)           0.175    -0.211    u1/clk
    SLICE_X46Y85         LUT3 (Prop_lut3_I2_O)        0.045    -0.166 r  u1/clk_4Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.166    u1/clk_4Hz_i_1_n_0
    SLICE_X46Y85         FDRE                                         r  u1/clk_4Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.832    -0.320    u1/clk_out10MHz
    SLICE_X46Y85         FDRE                                         r  u1/clk_4Hz_reg/C
                         clock pessimism             -0.230    -0.550    
    SLICE_X46Y85         FDRE (Hold_fdre_C_D)         0.120    -0.430    u1/clk_4Hz_reg
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.564    -0.548    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.287    u1/count[19]
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.176 r  u1/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.176    u1/data0[19]
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.835    -0.317    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/C
                         clock pessimism             -0.231    -0.548    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.105    -0.443    u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.563    -0.549    u1/clk_out10MHz
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u1/count_reg[11]/Q
                         net (fo=2, routed)           0.121    -0.287    u1/count[11]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.176 r  u1/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.176    u1/data0[11]
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.833    -0.319    u1/clk_out10MHz
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[11]/C
                         clock pessimism             -0.230    -0.549    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.105    -0.444    u1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.564    -0.548    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.121    -0.286    u1/count[15]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.175 r  u1/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.175    u1/data0[15]
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.835    -0.317    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[15]/C
                         clock pessimism             -0.231    -0.548    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.105    -0.443    u1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.565    -0.547    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  u1/count_reg[23]/Q
                         net (fo=2, routed)           0.121    -0.285    u1/count[23]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.174 r  u1/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000    -0.174    u1/data0[23]
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.836    -0.316    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/C
                         clock pessimism             -0.231    -0.547    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.105    -0.442    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.562    -0.550    u1/clk_out10MHz
    SLICE_X47Y86         FDRE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  u1/count_reg[7]/Q
                         net (fo=2, routed)           0.121    -0.288    u1/count[7]
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.177 r  u1/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.177    u1/data0[7]
    SLICE_X47Y86         FDRE                                         r  u1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.832    -0.320    u1/clk_out10MHz
    SLICE_X47Y86         FDRE                                         r  u1/count_reg[7]/C
                         clock pessimism             -0.230    -0.550    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.105    -0.445    u1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 u1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.249ns (58.588%)  route 0.176ns (41.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.562    -0.550    u1/clk_out10MHz
    SLICE_X46Y85         FDRE                                         r  u1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.148    -0.402 f  u1/count_reg[0]/Q
                         net (fo=4, routed)           0.176    -0.226    u1/count[0]
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.101    -0.125 r  u1/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    u1/count_0[0]
    SLICE_X46Y85         FDRE                                         r  u1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.832    -0.320    u1/clk_out10MHz
    SLICE_X46Y85         FDRE                                         r  u1/count_reg[0]/C
                         clock pessimism             -0.230    -0.550    
    SLICE_X46Y85         FDRE (Hold_fdre_C_D)         0.131    -0.419    u1/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.285ns (70.286%)  route 0.120ns (29.714%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.564    -0.548    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.287    u1/count[19]
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.143 r  u1/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.143    u1/data0[20]
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.835    -0.317    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[20]/C
                         clock pessimism             -0.231    -0.548    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.105    -0.443    u1/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.221%)  route 0.121ns (29.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.563    -0.549    u1/clk_out10MHz
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u1/count_reg[11]/Q
                         net (fo=2, routed)           0.121    -0.287    u1/count[11]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.143 r  u1/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.143    u1/data0[12]
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.833    -0.319    u1/clk_out10MHz
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[12]/C
                         clock pessimism             -0.230    -0.549    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.105    -0.444    u1/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.221%)  route 0.121ns (29.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.564    -0.548    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.121    -0.286    u1/count[15]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.142 r  u1/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.142    u1/data0[16]
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.835    -0.317    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[16]/C
                         clock pessimism             -0.231    -0.548    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.105    -0.443    u1/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out10MHz_clk_wiz_10MHZ
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X46Y85    u1/clk_4Hz_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X46Y85    u1/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X47Y87    u1/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X47Y87    u1/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X47Y87    u1/count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X47Y88    u1/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X47Y88    u1/count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X47Y88    u1/count_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y87    u1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y87    u1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y87    u1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y87    u1/count_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X46Y85    u1/clk_4Hz_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X46Y85    u1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y88    u1/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y88    u1/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y88    u1/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y88    u1/count_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X46Y85    u1/clk_4Hz_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X46Y85    u1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y87    u1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y87    u1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y87    u1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y88    u1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y88    u1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y88    u1/count_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y88    u1/count_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y88    u1/count_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_10MHZ
  To Clock:  clkfbout_clk_wiz_10MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_10MHZ
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out10MHz_clk_wiz_10MHZ_1
  To Clock:  clk_out10MHz_clk_wiz_10MHZ_1

Setup :            0  Failing Endpoints,  Worst Slack       94.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.056ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 0.828ns (15.679%)  route 4.453ns (84.321%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 97.974 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.534     2.866    u1/clk_4Hz
    SLICE_X47Y91         FDRE                                         r  u1/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512    97.974    u1/clk_out10MHz
    SLICE_X47Y91         FDRE                                         r  u1/count_reg[25]/C
                         clock pessimism             -0.413    97.561    
                         clock uncertainty           -0.211    97.351    
    SLICE_X47Y91         FDRE (Setup_fdre_C_R)       -0.429    96.922    u1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         96.922    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 94.056    

Slack (MET) :             94.193ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.828ns (16.101%)  route 4.315ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.395     2.728    u1/clk_4Hz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[21]/C
                         clock pessimism             -0.413    97.560    
                         clock uncertainty           -0.211    97.350    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429    96.921    u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         96.921    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 94.193    

Slack (MET) :             94.193ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.828ns (16.101%)  route 4.315ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.395     2.728    u1/clk_4Hz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[22]/C
                         clock pessimism             -0.413    97.560    
                         clock uncertainty           -0.211    97.350    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429    96.921    u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         96.921    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 94.193    

Slack (MET) :             94.193ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.828ns (16.101%)  route 4.315ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.395     2.728    u1/clk_4Hz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/C
                         clock pessimism             -0.413    97.560    
                         clock uncertainty           -0.211    97.350    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429    96.921    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         96.921    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 94.193    

Slack (MET) :             94.193ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.828ns (16.101%)  route 4.315ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.395     2.728    u1/clk_4Hz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[24]/C
                         clock pessimism             -0.413    97.560    
                         clock uncertainty           -0.211    97.350    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429    96.921    u1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         96.921    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 94.193    

Slack (MET) :             94.366ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.579%)  route 4.166ns (83.421%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.247     2.580    u1/clk_4Hz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[17]/C
                         clock pessimism             -0.388    97.585    
                         clock uncertainty           -0.211    97.375    
    SLICE_X47Y89         FDRE (Setup_fdre_C_R)       -0.429    96.946    u1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         96.946    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 94.366    

Slack (MET) :             94.366ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.579%)  route 4.166ns (83.421%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.247     2.580    u1/clk_4Hz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
                         clock pessimism             -0.388    97.585    
                         clock uncertainty           -0.211    97.375    
    SLICE_X47Y89         FDRE (Setup_fdre_C_R)       -0.429    96.946    u1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         96.946    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 94.366    

Slack (MET) :             94.366ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.579%)  route 4.166ns (83.421%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.247     2.580    u1/clk_4Hz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/C
                         clock pessimism             -0.388    97.585    
                         clock uncertainty           -0.211    97.375    
    SLICE_X47Y89         FDRE (Setup_fdre_C_R)       -0.429    96.946    u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         96.946    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 94.366    

Slack (MET) :             94.366ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.579%)  route 4.166ns (83.421%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.247     2.580    u1/clk_4Hz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[20]/C
                         clock pessimism             -0.388    97.585    
                         clock uncertainty           -0.211    97.375    
    SLICE_X47Y89         FDRE (Setup_fdre_C_R)       -0.429    96.946    u1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         96.946    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 94.366    

Slack (MET) :             94.489ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.828ns (17.087%)  route 4.018ns (82.913%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.099     2.431    u1/clk_4Hz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.510    97.972    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[13]/C
                         clock pessimism             -0.413    97.559    
                         clock uncertainty           -0.211    97.349    
    SLICE_X47Y88         FDRE (Setup_fdre_C_R)       -0.429    96.920    u1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         96.920    
                         arrival time                          -2.431    
  -------------------------------------------------------------------
                         slack                                 94.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/clk_4Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/clk_4Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.562    -0.550    u1/clk_out10MHz
    SLICE_X46Y85         FDRE                                         r  u1/clk_4Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  u1/clk_4Hz_reg/Q
                         net (fo=3, routed)           0.175    -0.211    u1/clk
    SLICE_X46Y85         LUT3 (Prop_lut3_I2_O)        0.045    -0.166 r  u1/clk_4Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.166    u1/clk_4Hz_i_1_n_0
    SLICE_X46Y85         FDRE                                         r  u1/clk_4Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.832    -0.320    u1/clk_out10MHz
    SLICE_X46Y85         FDRE                                         r  u1/clk_4Hz_reg/C
                         clock pessimism             -0.230    -0.550    
    SLICE_X46Y85         FDRE (Hold_fdre_C_D)         0.120    -0.430    u1/clk_4Hz_reg
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.564    -0.548    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.287    u1/count[19]
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.176 r  u1/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.176    u1/data0[19]
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.835    -0.317    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/C
                         clock pessimism             -0.231    -0.548    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.105    -0.443    u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.563    -0.549    u1/clk_out10MHz
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u1/count_reg[11]/Q
                         net (fo=2, routed)           0.121    -0.287    u1/count[11]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.176 r  u1/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.176    u1/data0[11]
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.833    -0.319    u1/clk_out10MHz
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[11]/C
                         clock pessimism             -0.230    -0.549    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.105    -0.444    u1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.564    -0.548    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.121    -0.286    u1/count[15]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.175 r  u1/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.175    u1/data0[15]
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.835    -0.317    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[15]/C
                         clock pessimism             -0.231    -0.548    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.105    -0.443    u1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.565    -0.547    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  u1/count_reg[23]/Q
                         net (fo=2, routed)           0.121    -0.285    u1/count[23]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.174 r  u1/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000    -0.174    u1/data0[23]
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.836    -0.316    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/C
                         clock pessimism             -0.231    -0.547    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.105    -0.442    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.562    -0.550    u1/clk_out10MHz
    SLICE_X47Y86         FDRE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  u1/count_reg[7]/Q
                         net (fo=2, routed)           0.121    -0.288    u1/count[7]
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.177 r  u1/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.177    u1/data0[7]
    SLICE_X47Y86         FDRE                                         r  u1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.832    -0.320    u1/clk_out10MHz
    SLICE_X47Y86         FDRE                                         r  u1/count_reg[7]/C
                         clock pessimism             -0.230    -0.550    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.105    -0.445    u1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 u1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.249ns (58.588%)  route 0.176ns (41.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.562    -0.550    u1/clk_out10MHz
    SLICE_X46Y85         FDRE                                         r  u1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.148    -0.402 f  u1/count_reg[0]/Q
                         net (fo=4, routed)           0.176    -0.226    u1/count[0]
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.101    -0.125 r  u1/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    u1/count_0[0]
    SLICE_X46Y85         FDRE                                         r  u1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.832    -0.320    u1/clk_out10MHz
    SLICE_X46Y85         FDRE                                         r  u1/count_reg[0]/C
                         clock pessimism             -0.230    -0.550    
    SLICE_X46Y85         FDRE (Hold_fdre_C_D)         0.131    -0.419    u1/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.285ns (70.286%)  route 0.120ns (29.714%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.564    -0.548    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.287    u1/count[19]
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.143 r  u1/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.143    u1/data0[20]
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.835    -0.317    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[20]/C
                         clock pessimism             -0.231    -0.548    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.105    -0.443    u1/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.221%)  route 0.121ns (29.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.563    -0.549    u1/clk_out10MHz
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u1/count_reg[11]/Q
                         net (fo=2, routed)           0.121    -0.287    u1/count[11]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.143 r  u1/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.143    u1/data0[12]
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.833    -0.319    u1/clk_out10MHz
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[12]/C
                         clock pessimism             -0.230    -0.549    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.105    -0.444    u1/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.221%)  route 0.121ns (29.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.564    -0.548    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.121    -0.286    u1/count[15]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.142 r  u1/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.142    u1/data0[16]
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.835    -0.317    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[16]/C
                         clock pessimism             -0.231    -0.548    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.105    -0.443    u1/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out10MHz_clk_wiz_10MHZ_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X46Y85    u1/clk_4Hz_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X46Y85    u1/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X47Y87    u1/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X47Y87    u1/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X47Y87    u1/count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X47Y88    u1/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X47Y88    u1/count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X47Y88    u1/count_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y87    u1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y87    u1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y87    u1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y87    u1/count_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X46Y85    u1/clk_4Hz_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X46Y85    u1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y88    u1/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y88    u1/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y88    u1/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y88    u1/count_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X46Y85    u1/clk_4Hz_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X46Y85    u1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y87    u1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y87    u1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y87    u1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y88    u1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y88    u1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y88    u1/count_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y88    u1/count_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y88    u1/count_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_10MHZ_1
  To Clock:  clkfbout_clk_wiz_10MHZ_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_10MHZ_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out10MHz_clk_wiz_10MHZ_1
  To Clock:  clk_out10MHz_clk_wiz_10MHZ

Setup :            0  Failing Endpoints,  Worst Slack       94.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.040ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 0.828ns (15.679%)  route 4.453ns (84.321%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 97.974 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.534     2.866    u1/clk_4Hz
    SLICE_X47Y91         FDRE                                         r  u1/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512    97.974    u1/clk_out10MHz
    SLICE_X47Y91         FDRE                                         r  u1/count_reg[25]/C
                         clock pessimism             -0.413    97.561    
                         clock uncertainty           -0.226    97.335    
    SLICE_X47Y91         FDRE (Setup_fdre_C_R)       -0.429    96.906    u1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         96.906    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 94.040    

Slack (MET) :             94.177ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.828ns (16.101%)  route 4.315ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.395     2.728    u1/clk_4Hz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[21]/C
                         clock pessimism             -0.413    97.560    
                         clock uncertainty           -0.226    97.334    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429    96.905    u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         96.905    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 94.177    

Slack (MET) :             94.177ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.828ns (16.101%)  route 4.315ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.395     2.728    u1/clk_4Hz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[22]/C
                         clock pessimism             -0.413    97.560    
                         clock uncertainty           -0.226    97.334    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429    96.905    u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         96.905    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 94.177    

Slack (MET) :             94.177ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.828ns (16.101%)  route 4.315ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.395     2.728    u1/clk_4Hz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/C
                         clock pessimism             -0.413    97.560    
                         clock uncertainty           -0.226    97.334    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429    96.905    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         96.905    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 94.177    

Slack (MET) :             94.177ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.828ns (16.101%)  route 4.315ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.395     2.728    u1/clk_4Hz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[24]/C
                         clock pessimism             -0.413    97.560    
                         clock uncertainty           -0.226    97.334    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429    96.905    u1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         96.905    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 94.177    

Slack (MET) :             94.351ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.579%)  route 4.166ns (83.421%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.247     2.580    u1/clk_4Hz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[17]/C
                         clock pessimism             -0.388    97.585    
                         clock uncertainty           -0.226    97.359    
    SLICE_X47Y89         FDRE (Setup_fdre_C_R)       -0.429    96.930    u1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         96.930    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 94.351    

Slack (MET) :             94.351ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.579%)  route 4.166ns (83.421%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.247     2.580    u1/clk_4Hz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
                         clock pessimism             -0.388    97.585    
                         clock uncertainty           -0.226    97.359    
    SLICE_X47Y89         FDRE (Setup_fdre_C_R)       -0.429    96.930    u1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         96.930    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 94.351    

Slack (MET) :             94.351ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.579%)  route 4.166ns (83.421%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.247     2.580    u1/clk_4Hz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/C
                         clock pessimism             -0.388    97.585    
                         clock uncertainty           -0.226    97.359    
    SLICE_X47Y89         FDRE (Setup_fdre_C_R)       -0.429    96.930    u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         96.930    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 94.351    

Slack (MET) :             94.351ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.579%)  route 4.166ns (83.421%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.247     2.580    u1/clk_4Hz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[20]/C
                         clock pessimism             -0.388    97.585    
                         clock uncertainty           -0.226    97.359    
    SLICE_X47Y89         FDRE (Setup_fdre_C_R)       -0.429    96.930    u1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         96.930    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 94.351    

Slack (MET) :             94.473ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.828ns (17.087%)  route 4.018ns (82.913%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.099     2.431    u1/clk_4Hz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.510    97.972    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[13]/C
                         clock pessimism             -0.413    97.559    
                         clock uncertainty           -0.226    97.333    
    SLICE_X47Y88         FDRE (Setup_fdre_C_R)       -0.429    96.904    u1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         96.904    
                         arrival time                          -2.431    
  -------------------------------------------------------------------
                         slack                                 94.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u1/clk_4Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/clk_4Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.562    -0.550    u1/clk_out10MHz
    SLICE_X46Y85         FDRE                                         r  u1/clk_4Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  u1/clk_4Hz_reg/Q
                         net (fo=3, routed)           0.175    -0.211    u1/clk
    SLICE_X46Y85         LUT3 (Prop_lut3_I2_O)        0.045    -0.166 r  u1/clk_4Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.166    u1/clk_4Hz_i_1_n_0
    SLICE_X46Y85         FDRE                                         r  u1/clk_4Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.832    -0.320    u1/clk_out10MHz
    SLICE_X46Y85         FDRE                                         r  u1/clk_4Hz_reg/C
                         clock pessimism             -0.230    -0.550    
                         clock uncertainty            0.226    -0.324    
    SLICE_X46Y85         FDRE (Hold_fdre_C_D)         0.120    -0.204    u1/clk_4Hz_reg
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.564    -0.548    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.287    u1/count[19]
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.176 r  u1/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.176    u1/data0[19]
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.835    -0.317    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/C
                         clock pessimism             -0.231    -0.548    
                         clock uncertainty            0.226    -0.322    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.105    -0.217    u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.563    -0.549    u1/clk_out10MHz
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u1/count_reg[11]/Q
                         net (fo=2, routed)           0.121    -0.287    u1/count[11]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.176 r  u1/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.176    u1/data0[11]
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.833    -0.319    u1/clk_out10MHz
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[11]/C
                         clock pessimism             -0.230    -0.549    
                         clock uncertainty            0.226    -0.323    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.105    -0.218    u1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.564    -0.548    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.121    -0.286    u1/count[15]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.175 r  u1/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.175    u1/data0[15]
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.835    -0.317    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[15]/C
                         clock pessimism             -0.231    -0.548    
                         clock uncertainty            0.226    -0.322    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.105    -0.217    u1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.565    -0.547    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  u1/count_reg[23]/Q
                         net (fo=2, routed)           0.121    -0.285    u1/count[23]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.174 r  u1/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000    -0.174    u1/data0[23]
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.836    -0.316    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/C
                         clock pessimism             -0.231    -0.547    
                         clock uncertainty            0.226    -0.321    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.105    -0.216    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.562    -0.550    u1/clk_out10MHz
    SLICE_X47Y86         FDRE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  u1/count_reg[7]/Q
                         net (fo=2, routed)           0.121    -0.288    u1/count[7]
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.177 r  u1/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.177    u1/data0[7]
    SLICE_X47Y86         FDRE                                         r  u1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.832    -0.320    u1/clk_out10MHz
    SLICE_X47Y86         FDRE                                         r  u1/count_reg[7]/C
                         clock pessimism             -0.230    -0.550    
                         clock uncertainty            0.226    -0.324    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.105    -0.219    u1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.249ns (58.588%)  route 0.176ns (41.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.562    -0.550    u1/clk_out10MHz
    SLICE_X46Y85         FDRE                                         r  u1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.148    -0.402 f  u1/count_reg[0]/Q
                         net (fo=4, routed)           0.176    -0.226    u1/count[0]
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.101    -0.125 r  u1/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    u1/count_0[0]
    SLICE_X46Y85         FDRE                                         r  u1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.832    -0.320    u1/clk_out10MHz
    SLICE_X46Y85         FDRE                                         r  u1/count_reg[0]/C
                         clock pessimism             -0.230    -0.550    
                         clock uncertainty            0.226    -0.324    
    SLICE_X46Y85         FDRE (Hold_fdre_C_D)         0.131    -0.193    u1/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.285ns (70.286%)  route 0.120ns (29.714%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.564    -0.548    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.287    u1/count[19]
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.143 r  u1/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.143    u1/data0[20]
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.835    -0.317    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[20]/C
                         clock pessimism             -0.231    -0.548    
                         clock uncertainty            0.226    -0.322    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.105    -0.217    u1/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.221%)  route 0.121ns (29.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.563    -0.549    u1/clk_out10MHz
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u1/count_reg[11]/Q
                         net (fo=2, routed)           0.121    -0.287    u1/count[11]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.143 r  u1/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.143    u1/data0[12]
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.833    -0.319    u1/clk_out10MHz
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[12]/C
                         clock pessimism             -0.230    -0.549    
                         clock uncertainty            0.226    -0.323    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.105    -0.218    u1/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.221%)  route 0.121ns (29.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.564    -0.548    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.121    -0.286    u1/count[15]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.142 r  u1/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.142    u1/data0[16]
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.835    -0.317    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[16]/C
                         clock pessimism             -0.231    -0.548    
                         clock uncertainty            0.226    -0.322    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.105    -0.217    u1/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out10MHz_clk_wiz_10MHZ
  To Clock:  clk_out10MHz_clk_wiz_10MHZ_1

Setup :            0  Failing Endpoints,  Worst Slack       94.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.040ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 0.828ns (15.679%)  route 4.453ns (84.321%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 97.974 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.534     2.866    u1/clk_4Hz
    SLICE_X47Y91         FDRE                                         r  u1/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.512    97.974    u1/clk_out10MHz
    SLICE_X47Y91         FDRE                                         r  u1/count_reg[25]/C
                         clock pessimism             -0.413    97.561    
                         clock uncertainty           -0.226    97.335    
    SLICE_X47Y91         FDRE (Setup_fdre_C_R)       -0.429    96.906    u1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         96.906    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 94.040    

Slack (MET) :             94.177ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.828ns (16.101%)  route 4.315ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.395     2.728    u1/clk_4Hz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[21]/C
                         clock pessimism             -0.413    97.560    
                         clock uncertainty           -0.226    97.334    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429    96.905    u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         96.905    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 94.177    

Slack (MET) :             94.177ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.828ns (16.101%)  route 4.315ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.395     2.728    u1/clk_4Hz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[22]/C
                         clock pessimism             -0.413    97.560    
                         clock uncertainty           -0.226    97.334    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429    96.905    u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         96.905    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 94.177    

Slack (MET) :             94.177ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.828ns (16.101%)  route 4.315ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.395     2.728    u1/clk_4Hz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/C
                         clock pessimism             -0.413    97.560    
                         clock uncertainty           -0.226    97.334    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429    96.905    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         96.905    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 94.177    

Slack (MET) :             94.177ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.828ns (16.101%)  route 4.315ns (83.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.395     2.728    u1/clk_4Hz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[24]/C
                         clock pessimism             -0.413    97.560    
                         clock uncertainty           -0.226    97.334    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429    96.905    u1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         96.905    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 94.177    

Slack (MET) :             94.351ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.579%)  route 4.166ns (83.421%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.247     2.580    u1/clk_4Hz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[17]/C
                         clock pessimism             -0.388    97.585    
                         clock uncertainty           -0.226    97.359    
    SLICE_X47Y89         FDRE (Setup_fdre_C_R)       -0.429    96.930    u1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         96.930    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 94.351    

Slack (MET) :             94.351ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.579%)  route 4.166ns (83.421%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.247     2.580    u1/clk_4Hz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
                         clock pessimism             -0.388    97.585    
                         clock uncertainty           -0.226    97.359    
    SLICE_X47Y89         FDRE (Setup_fdre_C_R)       -0.429    96.930    u1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         96.930    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 94.351    

Slack (MET) :             94.351ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.579%)  route 4.166ns (83.421%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.247     2.580    u1/clk_4Hz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/C
                         clock pessimism             -0.388    97.585    
                         clock uncertainty           -0.226    97.359    
    SLICE_X47Y89         FDRE (Setup_fdre_C_R)       -0.429    96.930    u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         96.930    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 94.351    

Slack (MET) :             94.351ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.828ns (16.579%)  route 4.166ns (83.421%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 97.973 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.247     2.580    u1/clk_4Hz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.511    97.973    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[20]/C
                         clock pessimism             -0.388    97.585    
                         clock uncertainty           -0.226    97.359    
    SLICE_X47Y89         FDRE (Setup_fdre_C_R)       -0.429    96.930    u1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         96.930    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 94.351    

Slack (MET) :             94.473ns  (required time - arrival time)
  Source:                 u1/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.828ns (17.087%)  route 4.018ns (82.913%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.632    -2.415    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.959 r  u1/count_reg[18]/Q
                         net (fo=2, routed)           1.440    -0.518    u1/count[18]
    SLICE_X46Y89         LUT4 (Prop_lut4_I2_O)        0.124    -0.394 f  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.806     0.411    u1/count[0]_i_3_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     0.535 f  u1/count[0]_i_2/O
                         net (fo=3, routed)           0.673     1.208    u1/count[0]_i_2_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.332 r  u1/count[25]_i_1/O
                         net (fo=25, routed)          1.099     2.431    u1/clk_4Hz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          1.510    97.972    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[13]/C
                         clock pessimism             -0.413    97.559    
                         clock uncertainty           -0.226    97.333    
    SLICE_X47Y88         FDRE (Setup_fdre_C_R)       -0.429    96.904    u1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         96.904    
                         arrival time                          -2.431    
  -------------------------------------------------------------------
                         slack                                 94.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u1/clk_4Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/clk_4Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.562    -0.550    u1/clk_out10MHz
    SLICE_X46Y85         FDRE                                         r  u1/clk_4Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  u1/clk_4Hz_reg/Q
                         net (fo=3, routed)           0.175    -0.211    u1/clk
    SLICE_X46Y85         LUT3 (Prop_lut3_I2_O)        0.045    -0.166 r  u1/clk_4Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.166    u1/clk_4Hz_i_1_n_0
    SLICE_X46Y85         FDRE                                         r  u1/clk_4Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.832    -0.320    u1/clk_out10MHz
    SLICE_X46Y85         FDRE                                         r  u1/clk_4Hz_reg/C
                         clock pessimism             -0.230    -0.550    
                         clock uncertainty            0.226    -0.324    
    SLICE_X46Y85         FDRE (Hold_fdre_C_D)         0.120    -0.204    u1/clk_4Hz_reg
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.564    -0.548    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.287    u1/count[19]
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.176 r  u1/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.176    u1/data0[19]
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.835    -0.317    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/C
                         clock pessimism             -0.231    -0.548    
                         clock uncertainty            0.226    -0.322    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.105    -0.217    u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.563    -0.549    u1/clk_out10MHz
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u1/count_reg[11]/Q
                         net (fo=2, routed)           0.121    -0.287    u1/count[11]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.176 r  u1/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.176    u1/data0[11]
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.833    -0.319    u1/clk_out10MHz
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[11]/C
                         clock pessimism             -0.230    -0.549    
                         clock uncertainty            0.226    -0.323    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.105    -0.218    u1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.564    -0.548    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.121    -0.286    u1/count[15]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.175 r  u1/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.175    u1/data0[15]
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.835    -0.317    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[15]/C
                         clock pessimism             -0.231    -0.548    
                         clock uncertainty            0.226    -0.322    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.105    -0.217    u1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.565    -0.547    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  u1/count_reg[23]/Q
                         net (fo=2, routed)           0.121    -0.285    u1/count[23]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.174 r  u1/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000    -0.174    u1/data0[23]
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.836    -0.316    u1/clk_out10MHz
    SLICE_X47Y90         FDRE                                         r  u1/count_reg[23]/C
                         clock pessimism             -0.231    -0.547    
                         clock uncertainty            0.226    -0.321    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.105    -0.216    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.562    -0.550    u1/clk_out10MHz
    SLICE_X47Y86         FDRE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  u1/count_reg[7]/Q
                         net (fo=2, routed)           0.121    -0.288    u1/count[7]
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.177 r  u1/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.177    u1/data0[7]
    SLICE_X47Y86         FDRE                                         r  u1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.832    -0.320    u1/clk_out10MHz
    SLICE_X47Y86         FDRE                                         r  u1/count_reg[7]/C
                         clock pessimism             -0.230    -0.550    
                         clock uncertainty            0.226    -0.324    
    SLICE_X47Y86         FDRE (Hold_fdre_C_D)         0.105    -0.219    u1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.249ns (58.588%)  route 0.176ns (41.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.562    -0.550    u1/clk_out10MHz
    SLICE_X46Y85         FDRE                                         r  u1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.148    -0.402 f  u1/count_reg[0]/Q
                         net (fo=4, routed)           0.176    -0.226    u1/count[0]
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.101    -0.125 r  u1/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    u1/count_0[0]
    SLICE_X46Y85         FDRE                                         r  u1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.832    -0.320    u1/clk_out10MHz
    SLICE_X46Y85         FDRE                                         r  u1/count_reg[0]/C
                         clock pessimism             -0.230    -0.550    
                         clock uncertainty            0.226    -0.324    
    SLICE_X46Y85         FDRE (Hold_fdre_C_D)         0.131    -0.193    u1/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.285ns (70.286%)  route 0.120ns (29.714%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.564    -0.548    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.287    u1/count[19]
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.143 r  u1/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.143    u1/data0[20]
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.835    -0.317    u1/clk_out10MHz
    SLICE_X47Y89         FDRE                                         r  u1/count_reg[20]/C
                         clock pessimism             -0.231    -0.548    
                         clock uncertainty            0.226    -0.322    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.105    -0.217    u1/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.221%)  route 0.121ns (29.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.563    -0.549    u1/clk_out10MHz
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  u1/count_reg[11]/Q
                         net (fo=2, routed)           0.121    -0.287    u1/count[11]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.143 r  u1/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.143    u1/data0[12]
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.833    -0.319    u1/clk_out10MHz
    SLICE_X47Y87         FDRE                                         r  u1/count_reg[12]/C
                         clock pessimism             -0.230    -0.549    
                         clock uncertainty            0.226    -0.323    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.105    -0.218    u1/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.221%)  route 0.121ns (29.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.564    -0.548    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.121    -0.286    u1/count[15]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.142 r  u1/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.142    u1/data0[16]
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=27, routed)          0.835    -0.317    u1/clk_out10MHz
    SLICE_X47Y88         FDRE                                         r  u1/count_reg[16]/C
                         clock pessimism             -0.231    -0.548    
                         clock uncertainty            0.226    -0.322    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.105    -0.217    u1/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.075    





