
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.678085 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.678085 ^ _259_/B (sg13g2_or2_1)
     1    0.003300    0.027031    0.093816    0.771901 ^ _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.027031    0.000000    0.771901 ^ _260_/B1 (sg13g2_o21ai_1)
     1    0.002808    0.078137    0.040600    0.812501 v _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.078137    0.000000    0.812501 v _261_/B1 (sg13g2_a21oi_1)
     1    0.002993    0.072269    0.077463    0.889964 ^ _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.072269    0.000000    0.889964 ^ _262_/B (sg13g2_nor2_1)
     1    0.003032    0.067572    0.042811    0.932775 v _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.067572    0.000000    0.932775 v _265_/B (sg13g2_nor3_1)
     1    0.003147    0.094579    0.106395    1.039171 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.094579    0.000000    1.039171 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.006000    0.115370    0.100541    1.139712 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.115370    0.000000    1.139712 v sine_out[1] (out)
                                              1.139712   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.139712   data arrival time
---------------------------------------------------------------------------------------------
                                              2.610289   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _140_/A (sg13g2_nor2_1)
     5    0.014397    0.094002    0.134473    0.495520 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.094002    0.000000    0.495520 v _224_/B (sg13g2_nand2_1)
     2    0.005396    0.056701    0.067208    0.562729 ^ _224_/Y (sg13g2_nand2_1)
                                                         _049_ (net)
                      0.056701    0.000000    0.562729 ^ _243_/C (sg13g2_nand3_1)
     2    0.006196    0.085271    0.101746    0.664475 v _243_/Y (sg13g2_nand3_1)
                                                         _068_ (net)
                      0.085271    0.000000    0.664475 v _247_/A2 (sg13g2_o21ai_1)
     1    0.002976    0.075603    0.098022    0.762497 ^ _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.075603    0.000000    0.762497 ^ _248_/C (sg13g2_nor3_1)
     1    0.003012    0.075701    0.047005    0.809502 v _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.075701    0.000000    0.809502 v _255_/B (sg13g2_nor4_1)
     1    0.003079    0.124626    0.154167    0.963669 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.124626    0.000000    0.963669 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.006000    0.079486    0.091479    1.055149 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.079486    0.000000    1.055149 v sine_out[0] (out)
                                              1.055149   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.055149   data arrival time
---------------------------------------------------------------------------------------------
                                              2.694852   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267167    0.404130    0.404130 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267167    0.000000    0.404130 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219677    0.623807 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.623807 v _143_/B (sg13g2_nor2_1)
     2    0.006024    0.091025    0.085755    0.709562 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091025    0.000000    0.709562 ^ _144_/B (sg13g2_nand2_1)
     2    0.005706    0.068135    0.079884    0.789446 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.068135    0.000000    0.789446 v _212_/B (sg13g2_nor2_1)
     2    0.009100    0.114749    0.100718    0.890164 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.114749    0.000000    0.890164 ^ sine_out[2] (out)
                                              0.890164   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.890164   data arrival time
---------------------------------------------------------------------------------------------
                                              2.859836   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.678085 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.678085 ^ _143_/B (sg13g2_nor2_1)
     2    0.005704    0.077814    0.059764    0.737849 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.077814    0.000000    0.737849 v _144_/B (sg13g2_nand2_1)
     2    0.006089    0.049427    0.063532    0.801381 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.049427    0.000000    0.801381 ^ _145_/B (sg13g2_nand2_1)
     1    0.006000    0.057429    0.066662    0.868043 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.057429    0.000000    0.868043 v sine_out[14] (out)
                                              0.868043   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.868043   data arrival time
---------------------------------------------------------------------------------------------
                                              2.881958   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267167    0.404130    0.404130 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267167    0.000000    0.404130 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219677    0.623807 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.623807 v _143_/B (sg13g2_nor2_1)
     2    0.006024    0.091025    0.085755    0.709562 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091025    0.000000    0.709562 ^ _147_/A (sg13g2_nand2_1)
     2    0.005706    0.061712    0.074691    0.784253 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.061712    0.000000    0.784253 v _275_/B (sg13g2_nor2_1)
     1    0.006000    0.091204    0.079183    0.863436 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.091204    0.000000    0.863436 ^ sine_out[3] (out)
                                              0.863436   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.863436   data arrival time
---------------------------------------------------------------------------------------------
                                              2.886564   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.678085 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.678085 ^ _143_/B (sg13g2_nor2_1)
     2    0.005704    0.077814    0.059764    0.737849 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.077814    0.000000    0.737849 v _147_/A (sg13g2_nand2_1)
     2    0.006089    0.054921    0.056959    0.794808 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.054921    0.000000    0.794808 ^ _149_/B (sg13g2_nand2_1)
     1    0.006000    0.057429    0.068589    0.863397 v _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.057429    0.000000    0.863397 v sine_out[15] (out)
                                              0.863397   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.863397   data arrival time
---------------------------------------------------------------------------------------------
                                              2.886603   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.678085 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.678085 ^ _168_/B (sg13g2_nor2_1)
     2    0.005720    0.077680    0.059819    0.737904 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.077680    0.000000    0.737904 v _171_/B (sg13g2_nand2_1)
     1    0.003096    0.041239    0.053194    0.791098 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.041239    0.000000    0.791098 ^ _172_/B (sg13g2_nand2_1)
     1    0.006000    0.092979    0.063789    0.854886 v _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.092979    0.000000    0.854886 v sine_out[25] (out)
                                              0.854886   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.854886   data arrival time
---------------------------------------------------------------------------------------------
                                              2.895113   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.678085 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.678085 ^ _168_/B (sg13g2_nor2_1)
     2    0.005720    0.077680    0.059819    0.737904 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.077680    0.000000    0.737904 v _169_/B (sg13g2_nand2_1)
     1    0.003096    0.038695    0.053194    0.791098 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.038695    0.000000    0.791098 ^ _170_/B (sg13g2_nand2_1)
     1    0.006000    0.092979    0.062896    0.853994 v _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.092979    0.000000    0.853994 v sine_out[24] (out)
                                              0.853994   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.853994   data arrival time
---------------------------------------------------------------------------------------------
                                              2.896006   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _151_/B (sg13g2_nand2_1)
     5    0.014595    0.143130    0.192898    0.649961 v _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.143130    0.000000    0.649961 v _159_/B1 (sg13g2_a21oi_1)
     1    0.002993    0.072685    0.094958    0.744918 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.072685    0.000000    0.744918 ^ _160_/B (sg13g2_nor2_1)
     1    0.006000    0.078927    0.052078    0.796996 v _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.078927    0.000000    0.796996 v sine_out[19] (out)
                                              0.796996   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.796996   data arrival time
---------------------------------------------------------------------------------------------
                                              2.953004   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _132_/A (sg13g2_nand2_1)
     4    0.011969    0.112593    0.143765    0.504812 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.112593    0.000000    0.504812 v _163_/A2 (sg13g2_o21ai_1)
     4    0.012170    0.162810    0.175452    0.680264 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.162810    0.000000    0.680264 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.110754    0.114283    0.794548 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.110754    0.000000    0.794548 v sine_out[10] (out)
                                              0.794548   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.794548   data arrival time
---------------------------------------------------------------------------------------------
                                              2.955452   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _132_/A (sg13g2_nand2_1)
     4    0.011969    0.112593    0.143765    0.504812 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.112593    0.000000    0.504812 v _163_/A2 (sg13g2_o21ai_1)
     4    0.012170    0.162810    0.175452    0.680264 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.162810    0.000000    0.680264 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.089659    0.114283    0.794548 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.089659    0.000000    0.794548 v sine_out[21] (out)
                                              0.794548   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.794548   data arrival time
---------------------------------------------------------------------------------------------
                                              2.955452   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _132_/A (sg13g2_nand2_1)
     4    0.011969    0.112593    0.143765    0.504812 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.112593    0.000000    0.504812 v _163_/A2 (sg13g2_o21ai_1)
     4    0.012170    0.162810    0.175452    0.680264 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.162810    0.000000    0.680264 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.078784    0.111834    0.792098 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.078784    0.000000    0.792098 v sine_out[29] (out)
                                              0.792098   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.792098   data arrival time
---------------------------------------------------------------------------------------------
                                              2.957902   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.011553    0.108823    0.155691    0.516738 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.108823    0.000000    0.516738 v _185_/B (sg13g2_nor2_1)
     5    0.015622    0.153923    0.156988    0.673726 ^ _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.153923    0.000000    0.673726 ^ _186_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.069655    0.111766    0.785492 v _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.069655    0.000000    0.785492 v sine_out[30] (out)
                                              0.785492   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.785492   data arrival time
---------------------------------------------------------------------------------------------
                                              2.964507   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.038697    0.164375    0.319910    0.319910 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.164375    0.000000    0.319910 ^ _125_/A (sg13g2_inv_1)
    10    0.028982    0.121023    0.163209    0.483119 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.121023    0.000000    0.483119 v _161_/A (sg13g2_nand2_1)
     3    0.009288    0.065882    0.081481    0.564599 ^ _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.065882    0.000000    0.564599 ^ _177_/B (sg13g2_nand2_1)
     3    0.008593    0.115899    0.084072    0.648671 v _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.115899    0.000000    0.648671 v _179_/A (sg13g2_nand2_1)
     2    0.006089    0.053288    0.067132    0.715803 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.053288    0.000000    0.715803 ^ _180_/B (sg13g2_nand2_1)
     1    0.006000    0.092979    0.068017    0.783819 v _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.092979    0.000000    0.783819 v sine_out[28] (out)
                                              0.783819   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.783819   data arrival time
---------------------------------------------------------------------------------------------
                                              2.966181   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.037538    0.120718    0.295747    0.295747 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.120718    0.000000    0.295747 v _125_/A (sg13g2_inv_1)
    10    0.029611    0.138487    0.156417    0.452163 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.138487    0.000000    0.452163 ^ _161_/A (sg13g2_nand2_1)
     3    0.008867    0.081216    0.103773    0.555936 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.081216    0.000000    0.555936 v _177_/B (sg13g2_nand2_1)
     3    0.008970    0.090441    0.074835    0.630771 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.090441    0.000000    0.630771 ^ _179_/A (sg13g2_nand2_1)
     2    0.005706    0.056828    0.074491    0.705262 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.056828    0.000000    0.705262 v _281_/B (sg13g2_nor2_1)
     1    0.006000    0.090846    0.077577    0.782838 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.090846    0.000000    0.782838 ^ sine_out[8] (out)
                                              0.782838   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.782838   data arrival time
---------------------------------------------------------------------------------------------
                                              2.967161   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _151_/B (sg13g2_nand2_1)
     5    0.014595    0.143130    0.192898    0.649961 v _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.143130    0.000000    0.649961 v _166_/B (sg13g2_nor2_1)
     1    0.002993    0.066184    0.079752    0.729713 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.066184    0.000000    0.729713 ^ _167_/B (sg13g2_nor2_1)
     1    0.006000    0.078927    0.049845    0.779558 v _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.078927    0.000000    0.779558 v sine_out[23] (out)
                                              0.779558   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.779558   data arrival time
---------------------------------------------------------------------------------------------
                                              2.970443   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.678085 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.678085 ^ _148_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.102832    0.096184    0.774269 v _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.102832    0.000000    0.774269 v sine_out[16] (out)
                                              0.774269   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.774269   data arrival time
---------------------------------------------------------------------------------------------
                                              2.975731   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.011553    0.108823    0.155691    0.516738 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.108823    0.000000    0.516738 v _185_/B (sg13g2_nor2_1)
     5    0.015622    0.153923    0.156988    0.673726 ^ _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.153923    0.000000    0.673726 ^ _189_/A2 (sg13g2_o21ai_1)
     1    0.006000    0.096080    0.098354    0.772081 v _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.096080    0.000000    0.772081 v sine_out[32] (out)
                                              0.772081   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.772081   data arrival time
---------------------------------------------------------------------------------------------
                                              2.977919   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _137_/B (sg13g2_nand3_1)
     5    0.014758    0.163653    0.207075    0.568123 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.163653    0.000000    0.568123 v _138_/B (sg13g2_nor2_1)
     2    0.006089    0.092207    0.106046    0.674169 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.092207    0.000000    0.674169 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.110754    0.093800    0.767969 v _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.110754    0.000000    0.767969 v sine_out[13] (out)
                                              0.767969   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.767969   data arrival time
---------------------------------------------------------------------------------------------
                                              2.982031   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _142_/A (sg13g2_or2_1)
     7    0.021371    0.098913    0.221022    0.678085 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098913    0.000000    0.678085 ^ _187_/A2 (sg13g2_o21ai_1)
     1    0.006000    0.076574    0.086753    0.764838 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.076574    0.000000    0.764838 v sine_out[31] (out)
                                              0.764838   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.764838   data arrival time
---------------------------------------------------------------------------------------------
                                              2.985162   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _132_/A (sg13g2_nand2_1)
     4    0.011969    0.112593    0.143765    0.504812 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.112593    0.000000    0.504812 v _163_/A2 (sg13g2_o21ai_1)
     4    0.012170    0.162810    0.175452    0.680264 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.162810    0.000000    0.680264 ^ _276_/B (sg13g2_nor2_1)
     1    0.006000    0.052160    0.074395    0.754659 v _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.052160    0.000000    0.754659 v sine_out[4] (out)
                                              0.754659   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.754659   data arrival time
---------------------------------------------------------------------------------------------
                                              2.995341   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.051896    0.163534    0.327533    0.327533 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.163534    0.000000    0.327533 v _140_/A (sg13g2_nor2_1)
     5    0.015040    0.156373    0.171244    0.498778 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.156373    0.000000    0.498778 ^ _152_/B (sg13g2_nor2_1)
     4    0.011785    0.068988    0.097393    0.596171 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.068988    0.000000    0.596171 v _155_/B1 (sg13g2_a221oi_1)
     1    0.006000    0.156589    0.157924    0.754095 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.156589    0.000000    0.754095 ^ sine_out[17] (out)
                                              0.754095   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.754095   data arrival time
---------------------------------------------------------------------------------------------
                                              2.995905   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.011553    0.108823    0.155691    0.516738 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.108823    0.000000    0.516738 v _185_/B (sg13g2_nor2_1)
     5    0.015622    0.153923    0.156988    0.673726 ^ _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.153923    0.000000    0.673726 ^ _278_/B (sg13g2_nor2_1)
     1    0.006000    0.050614    0.072502    0.746228 v _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.050614    0.000000    0.746228 v sine_out[6] (out)
                                              0.746228   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.746228   data arrival time
---------------------------------------------------------------------------------------------
                                              3.003772   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _137_/B (sg13g2_nand3_1)
     5    0.014758    0.163653    0.207075    0.568123 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.163653    0.000000    0.568123 v _156_/B (sg13g2_nand2b_1)
     2    0.006623    0.068198    0.089308    0.657431 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.068198    0.000000    0.657431 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.102832    0.084348    0.741779 v _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.102832    0.000000    0.741779 v sine_out[18] (out)
                                              0.741779   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.741779   data arrival time
---------------------------------------------------------------------------------------------
                                              3.008221   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _137_/B (sg13g2_nand3_1)
     5    0.014758    0.163653    0.207075    0.568123 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.163653    0.000000    0.568123 v _156_/B (sg13g2_nand2b_1)
     2    0.006623    0.068198    0.089308    0.657431 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.068198    0.000000    0.657431 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.006000    0.092704    0.076841    0.734272 v _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.092704    0.000000    0.734272 v sine_out[27] (out)
                                              0.734272   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.734272   data arrival time
---------------------------------------------------------------------------------------------
                                              3.015728   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _137_/B (sg13g2_nand3_1)
     5    0.014758    0.163653    0.207075    0.568123 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.163653    0.000000    0.568123 v _138_/B (sg13g2_nor2_1)
     2    0.006089    0.092207    0.106046    0.674169 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.092207    0.000000    0.674169 ^ _279_/B (sg13g2_nor2_1)
     1    0.006000    0.039815    0.058782    0.732951 v _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.039815    0.000000    0.732951 v sine_out[7] (out)
                                              0.732951   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.732951   data arrival time
---------------------------------------------------------------------------------------------
                                              3.017048   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _215_/A (sg13g2_nand3_1)
     2    0.005515    0.123566    0.153919    0.610982 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.123566    0.000000    0.610982 v _284_/B (sg13g2_and2_1)
     1    0.006000    0.032538    0.118525    0.729507 v _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.032538    0.000000    0.729507 v sine_out[12] (out)
                                              0.729507   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.729507   data arrival time
---------------------------------------------------------------------------------------------
                                              3.020493   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _140_/A (sg13g2_nor2_1)
     5    0.014397    0.094002    0.134473    0.495520 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.094002    0.000000    0.495520 v _152_/B (sg13g2_nor2_1)
     4    0.012101    0.125731    0.129143    0.624663 ^ _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.125731    0.000000    0.624663 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.110754    0.103781    0.728444 v _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.110754    0.000000    0.728444 v sine_out[11] (out)
                                              0.728444   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.728444   data arrival time
---------------------------------------------------------------------------------------------
                                              3.021556   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _140_/A (sg13g2_nor2_1)
     5    0.014397    0.094002    0.134473    0.495520 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.094002    0.000000    0.495520 v _152_/B (sg13g2_nor2_1)
     4    0.012101    0.125731    0.129143    0.624663 ^ _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.125731    0.000000    0.624663 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.089659    0.103781    0.728444 v _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.089659    0.000000    0.728444 v sine_out[22] (out)
                                              0.728444   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.728444   data arrival time
---------------------------------------------------------------------------------------------
                                              3.021556   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.088209    0.363435    0.457063    0.457063 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.363435    0.000000    0.457063 ^ _150_/B (sg13g2_and2_1)
     3    0.008958    0.057849    0.184174    0.641237 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.057849    0.000000    0.641237 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.089659    0.076756    0.717993 v _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.089659    0.000000    0.717993 v sine_out[20] (out)
                                              0.717993   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.717993   data arrival time
---------------------------------------------------------------------------------------------
                                              3.032007   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.051896    0.163534    0.327533    0.327533 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.163534    0.000000    0.327533 v _141_/A (sg13g2_or2_1)
     3    0.008668    0.047473    0.162732    0.490265 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.047473    0.000000    0.490265 v _173_/A2 (sg13g2_o21ai_1)
     2    0.006211    0.108076    0.106635    0.596899 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.108076    0.000000    0.596899 ^ _174_/B (sg13g2_nand2_1)
     1    0.002860    0.041172    0.070771    0.667670 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.041172    0.000000    0.667670 v _175_/B (sg13g2_nand2_1)
     1    0.006000    0.071249    0.049294    0.716964 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.071249    0.000000    0.716964 ^ sine_out[26] (out)
                                              0.716964   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.716964   data arrival time
---------------------------------------------------------------------------------------------
                                              3.033036   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074085    0.229842    0.376599    0.376599 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.229842    0.000000    0.376599 v _130_/A (sg13g2_nor2_1)
     2    0.005688    0.098729    0.118496    0.495095 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.098729    0.000000    0.495095 ^ _136_/B (sg13g2_nand2b_1)
     4    0.012277    0.089328    0.115556    0.610650 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.089328    0.000000    0.610650 v _277_/A (sg13g2_nor2_1)
     1    0.006000    0.076204    0.094149    0.704799 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.076204    0.000000    0.704799 ^ sine_out[5] (out)
                                              0.704799   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.704799   data arrival time
---------------------------------------------------------------------------------------------
                                              3.045201   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.074677    0.308866    0.419599    0.419599 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.308866    0.000000    0.419599 ^ _131_/A (sg13g2_or2_1)
     6    0.017650    0.085307    0.198903    0.618502 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.085307    0.000000    0.618502 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.110754    0.057176    0.675678 v _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.110754    0.000000    0.675678 v sine_out[9] (out)
                                              0.675678   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.675678   data arrival time
---------------------------------------------------------------------------------------------
                                              3.074322   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.505635 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.505635 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.647246 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.647246 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008956    0.087933    0.117328    0.764574 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.087933    0.000000    0.764574 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008313    0.123903    0.144495    0.909069 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.123903    0.000000    0.909069 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008208    0.085000    0.113888    1.022957 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.085000    0.000000    1.022957 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005655    0.100061    0.117432    1.140389 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.100061    0.000000    1.140389 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001410    0.059544    0.106119    1.246508 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.059544    0.000000    1.246508 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.246508   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.106354    4.643646   library setup time
                                              4.643646   data required time
---------------------------------------------------------------------------------------------
                                              4.643646   data required time
                                             -1.246508   data arrival time
---------------------------------------------------------------------------------------------
                                              3.397138   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014574    0.069271    0.251428    0.251428 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.069271    0.000000    0.251428 ^ _127_/A (sg13g2_inv_1)
     1    0.006000    0.034254    0.048169    0.299596 v _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.034254    0.000000    0.299596 v signB (out)
                                              0.299596   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.299596   data arrival time
---------------------------------------------------------------------------------------------
                                              3.450404   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014574    0.069271    0.251428    0.251428 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.069271    0.000000    0.251428 ^ sign (out)
                                              0.251428   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.251428   data arrival time
---------------------------------------------------------------------------------------------
                                              3.498572   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.505635 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.505635 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.647246 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.647246 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008956    0.087933    0.117328    0.764574 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.087933    0.000000    0.764574 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008313    0.123903    0.144495    0.909069 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.123903    0.000000    0.909069 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008208    0.085000    0.113888    1.022957 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.085000    0.000000    1.022957 v _208_/B (sg13g2_xor2_1)
     1    0.001430    0.045564    0.108728    1.131685 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.045564    0.000000    1.131685 v _298_/D (sg13g2_dfrbpq_1)
                                              1.131685   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.088661    4.661339   library setup time
                                              4.661339   data required time
---------------------------------------------------------------------------------------------
                                              4.661339   data required time
                                             -1.131685   data arrival time
---------------------------------------------------------------------------------------------
                                              3.529654   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267167    0.404130    0.404130 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267167    0.000000    0.404130 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219677    0.623807 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.623807 v _143_/B (sg13g2_nor2_1)
     2    0.006024    0.091025    0.085755    0.709562 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091025    0.000000    0.709562 ^ _144_/B (sg13g2_nand2_1)
     2    0.005706    0.068135    0.079884    0.789446 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.068135    0.000000    0.789446 v _212_/B (sg13g2_nor2_1)
     2    0.009100    0.114749    0.100718    0.890164 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.114749    0.000000    0.890164 ^ _213_/C (sg13g2_nand3_1)
     2    0.008187    0.121611    0.132783    1.022947 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.121611    0.000000    1.022947 v _214_/B (sg13g2_xnor2_1)
     1    0.001430    0.034302    0.112480    1.135427 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.034302    0.000000    1.135427 v _300_/D (sg13g2_dfrbpq_1)
                                              1.135427   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.084583    4.665417   library setup time
                                              4.665417   data required time
---------------------------------------------------------------------------------------------
                                              4.665417   data required time
                                             -1.135427   data arrival time
---------------------------------------------------------------------------------------------
                                              3.529990   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.086546    0.267167    0.404130    0.404130 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.267167    0.000000    0.404130 v _142_/A (sg13g2_or2_1)
     7    0.020179    0.081240    0.219677    0.623807 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.081240    0.000000    0.623807 v _143_/B (sg13g2_nor2_1)
     2    0.006024    0.091025    0.085755    0.709562 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091025    0.000000    0.709562 ^ _144_/B (sg13g2_nand2_1)
     2    0.005706    0.068135    0.079884    0.789446 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.068135    0.000000    0.789446 v _212_/B (sg13g2_nor2_1)
     2    0.009100    0.114749    0.100718    0.890164 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.114749    0.000000    0.890164 ^ _213_/C (sg13g2_nand3_1)
     2    0.008187    0.121611    0.132783    1.022947 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.121611    0.000000    1.022947 v _218_/B1 (sg13g2_o21ai_1)
     1    0.002919    0.079026    0.063027    1.085974 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.079026    0.000000    1.085974 ^ _219_/A (sg13g2_inv_1)
     1    0.001430    0.023010    0.036611    1.122584 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.023010    0.000000    1.122584 v _301_/D (sg13g2_dfrbpq_1)
                                              1.122584   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.080495    4.669505   library setup time
                                              4.669505   data required time
---------------------------------------------------------------------------------------------
                                              4.669505   data required time
                                             -1.122584   data arrival time
---------------------------------------------------------------------------------------------
                                              3.546921   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _129_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.031719    0.000000    1.054339 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.105355    4.644645   library recovery time
                                              4.644645   data required time
---------------------------------------------------------------------------------------------
                                              4.644645   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.590306   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _285_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.031719    0.000000    1.054339 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.105355    4.644645   library recovery time
                                              4.644645   data required time
---------------------------------------------------------------------------------------------
                                              4.644645   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.590306   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _286_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.031719    0.000000    1.054339 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.105355    4.644645   library recovery time
                                              4.644645   data required time
---------------------------------------------------------------------------------------------
                                              4.644645   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.590306   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _287_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031719    0.000000    1.054339 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.105355    4.644645   library recovery time
                                              4.644645   data required time
---------------------------------------------------------------------------------------------
                                              4.644645   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.590306   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _288_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.031719    0.000000    1.054339 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.105355    4.644645   library recovery time
                                              4.644645   data required time
---------------------------------------------------------------------------------------------
                                              4.644645   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.590306   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _289_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.031719    0.000000    1.054339 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.105355    4.644645   library recovery time
                                              4.644645   data required time
---------------------------------------------------------------------------------------------
                                              4.644645   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.590306   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _290_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.031719    0.000000    1.054339 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.105355    4.644645   library recovery time
                                              4.644645   data required time
---------------------------------------------------------------------------------------------
                                              4.644645   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.590306   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _291_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.031719    0.000000    1.054339 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.105355    4.644645   library recovery time
                                              4.644645   data required time
---------------------------------------------------------------------------------------------
                                              4.644645   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.590306   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.025341    0.033545    0.017504    1.017504 v rst (in)
                                                         rst (net)
                      0.033545    0.000000    1.017504 v _292_/A (sg13g2_inv_1)
     1    0.005097    0.031719    0.036835    1.054339 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.031719    0.000000    1.054339 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.054339   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.105355    4.644645   library recovery time
                                              4.644645   data required time
---------------------------------------------------------------------------------------------
                                              4.644645   data required time
                                             -1.054339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.590306   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.505635 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.505635 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.647246 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.647246 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008956    0.087933    0.117328    0.764574 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.087933    0.000000    0.764574 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008313    0.123903    0.144495    0.909069 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.123903    0.000000    0.909069 ^ _204_/B (sg13g2_xor2_1)
     1    0.001410    0.049791    0.116076    1.025145 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.049791    0.000000    1.025145 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.025145   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.103267    4.646733   library setup time
                                              4.646733   data required time
---------------------------------------------------------------------------------------------
                                              4.646733   data required time
                                             -1.025145   data arrival time
---------------------------------------------------------------------------------------------
                                              3.621588   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.505635 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.505635 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.647246 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.647246 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008956    0.087933    0.117328    0.764574 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.087933    0.000000    0.764574 v _200_/A (sg13g2_xor2_1)
     1    0.001430    0.050483    0.114566    0.879139 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.050483    0.000000    0.879139 v _296_/D (sg13g2_dfrbpq_1)
                                              0.879139   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.090442    4.659559   library setup time
                                              4.659559   data required time
---------------------------------------------------------------------------------------------
                                              4.659559   data required time
                                             -0.879139   data arrival time
---------------------------------------------------------------------------------------------
                                              3.780419   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008221    0.088142    0.144588    0.505635 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.088142    0.000000    0.505635 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008800    0.129139    0.141610    0.647246 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.129139    0.000000    0.647246 ^ _196_/A (sg13g2_xor2_1)
     1    0.001410    0.049258    0.121603    0.768849 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.049258    0.000000    0.768849 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.768849   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.103098    4.646902   library setup time
                                              4.646902   data required time
---------------------------------------------------------------------------------------------
                                              4.646902   data required time
                                             -0.768849   data arrival time
---------------------------------------------------------------------------------------------
                                              3.878053   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.053539    0.223886    0.361047    0.361047 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.223886    0.000000    0.361047 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008637    0.130295    0.159485    0.520532 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.130295    0.000000    0.520532 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001410    0.063067    0.110881    0.631413 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.063067    0.000000    0.631413 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.631413   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.107469    4.642531   library setup time
                                              4.642531   data required time
---------------------------------------------------------------------------------------------
                                              4.642531   data required time
                                             -0.631413   data arrival time
---------------------------------------------------------------------------------------------
                                              4.011118   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.049459    0.207527    0.349740    0.349740 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.207527    0.000000    0.349740 ^ _128_/A (sg13g2_inv_1)
     5    0.014126    0.084757    0.117529    0.467269 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.084757    0.000000    0.467269 v _293_/D (sg13g2_dfrbpq_1)
                                              0.467269   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.102850    4.647150   library setup time
                                              4.647150   data required time
---------------------------------------------------------------------------------------------
                                              4.647150   data required time
                                             -0.467269   data arrival time
---------------------------------------------------------------------------------------------
                                              4.179882   slack (MET)



