
<RESULTS project="FIRBU_AM" revname="__dse_temp_rev" isbest="0" arcname="" wasCompiled="1" name="3-slow-1200mV-85C">
 <COPYRIGHT>Copyright (C) 2002 Altera Corporation. All rights reserved.
                This information and code is highly confidential and proprietary
                information and code of Altera and is being provided in accordance
                with and subject to the protections of a non-disclosure agreement
                which governs its use and disclosure.  Altera products and services
                are protected under numerous U.S. and foreign patents, maskwork rights
                copyrights and other intellectual property laws.  Altera assumes no
                responsibility or liability arising out of the application or use
                of this information and code. This notice must be retained and
                reprinted on any copies of this information and code that are
                permitted to be made.</COPYRIGHT>
 <SETTING name="PHYSICAL_SYNTHESIS_REGISTER_RETIMING">OFF</SETTING>
 <SETTING name="PLACEMENT_EFFORT_MULTIPLIER">1.5</SETTING>
 <SETTING name="PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION">OFF</SETTING>
 <SETTING name="ROUTER_TIMING_OPTIMIZATION_LEVEL">MAXIMUM</SETTING>
 <SETTING name="PRE_MAPPING_RESYNTHESIS">OFF</SETTING>
 <SETTING name="PHYSICAL_SYNTHESIS_COMBO_LOGIC">OFF</SETTING>
 <SETTING name="PHYSICAL_SYNTHESIS_EFFORT">NORMAL</SETTING>
 <SETTING name="FITTER_EFFORT">STANDARD FIT</SETTING>
 <SETTING name="ENABLE_BENEFICIAL_SKEW_OPTIMIZATION">OFF</SETTING>
 <RESULT name="Clock Hold: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">0.454 ns</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Worst-case Slack">-0.135 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Restricted Fmax">52.51 MHz</RESULT>
 <RESULT name="Clock Setup: 'altera_reserved_tck': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'CLK': Actual Time">11.888 ns</RESULT>
 <RESULT name="Elapsed Time: Total">00:02:39</RESULT>
 <RESULT name="Clock Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Elapsed Time: Assembler">00:00:03</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Actual Time">19.044 ns</RESULT>
 <RESULT name="Elapsed Time: TimeQuest Timing Analyzer">00:00:17</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">0.544 ns</RESULT>
 <RESULT name="Worst-case Slack">-0.135 ns (Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;')</RESULT>
 <RESULT name="Total logic elements">4011</RESULT>
 <RESULT name="Clock Recovery: 'altera_reserved_tck': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Fmax">121.09 MHz</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Actual Time">19.186 ns</RESULT>
 <RESULT name="Clock Recovery: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'altera_reserved_tck': Worst-case Slack">0.452 ns</RESULT>
 <RESULT name="Clock Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Elapsed Time: Fitter">00:01:31</RESULT>
 <RESULT name="Total Keeper TNS">-10.301 ns</RESULT>
 <RESULT name="Clock Setup: 'CLK': Fmax">84.12 MHz</RESULT>
 <RESULT name="Clock Hold: 'CLK': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'altera_reserved_tck': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'CLK': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: Total Keeper TNS">0.0 ns</RESULT>
 <RESULT name="Clock Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'CLK': Worst-case Slack">0.394 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: 'altera_reserved_tck': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: 'altera_reserved_tck': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: Total Keeper TNS">0.0 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">47.358 ns</RESULT>
 <RESULT name="Total block memory bits">164032</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Restricted Fmax">94.32 MHz</RESULT>
 <RESULT name="Clock Setup: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">24995.871 ns</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'CLK': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Worst-case Slack">619.699 ns</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Keeper TNS">-10.301 ns</RESULT>
 <RESULT name="Clock Hold: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'altera_reserved_tck': Restricted Fmax">81.26 MHz</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'CLK': Restricted Fmax">84.12 MHz</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">0.362 ns</RESULT>
 <RESULT name="Clock Recovery: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">24997.358 ns</RESULT>
 <RESULT name="Clock Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Worst-case Slack">107.311 ns</RESULT>
 <RESULT name="Timing Model">Slow 1200mV 85C</RESULT>
 <RESULT name="Elapsed Time: EDA Netlist Writer">00:00:11</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Worst-case Slack">0.453 ns</RESULT>
 <RESULT name="Clock Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'altera_reserved_tck': Actual Time">12.306 ns</RESULT>
 <RESULT name="Clock Setup: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Restricted Fmax">121.09 MHz</RESULT>
 <RESULT name="Clock Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Elapsed Time: Analysis &amp; Synthesis">00:00:40</RESULT>
 <RESULT name="Clock Setup: 'altera_reserved_tck': Fmax">81.26 MHz</RESULT>
 <RESULT name="Clock Setup: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Actual Time">8.258 ns</RESULT>
 <RESULT name="Clock Setup: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'altera_reserved_tck': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Worst-case Slack">0.106 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Fmax">52.12 MHz</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Restricted Fmax">52.12 MHz</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Fmax">52.51 MHz</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Fmax">94.32 MHz</RESULT>
 <RESULT name="Clock Recovery: 'altera_reserved_tck': Worst-case Slack">48.482 ns</RESULT>
 <RESULT name="Clock Hold: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Edge TNS">-51.372 ns</RESULT>
 <RESULT name="Clock Setup: Total Keeper TNS">0.0 ns</RESULT>
 <RESULT name="Clock Removal: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: Total Keeper TNS">-10.301 ns</RESULT>
 <RESULT name="All Failing Paths">&gt;0</RESULT>
 <RESULT name="Total Thermal Power Dissipation">unknown</RESULT>
 <RESULT name="Clock Setup: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'altera_reserved_tck': Worst-case Slack">43.847 ns</RESULT>
 <RESULT name="Clock Removal: 'altera_reserved_tck': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">25001.987 ns</RESULT>
 <RESULT name="Clock Hold: 'altera_reserved_tck': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Period: Geometric Mean">12.93 ns</RESULT>
 <RESULT name="Clock Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Worst-case Slack">3.156 ns</RESULT>
 <RESULT name="Clock Setup: 'CLK': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: 'pllSlowFATUnit|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[1&#93;': Per-clock Keeper TNS">0.000 ns</RESULT>
 <RESULT name="Clock Hold: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Per-clock Edge TNS">0.000 ns</RESULT>
 <RESULT name="Clock Removal: 'altera_reserved_tck': Worst-case Slack">1.191 ns</RESULT>
 <RESULT name="Clock Setup: 'SDTiming|altpll_component|auto_generated|pll1|clk[2&#93;': Actual Time">10.602 ns</RESULT>
 <RESULT name="Clock Recovery: 'SDTiming|altpll_component|auto_generated|pll1|clk[0&#93;': Worst-case Slack">9996.057 ns</RESULT>
 <RESULT name="Clock Setup: 'CLK': Worst-case Slack">19.056 ns</RESULT>
</RESULTS>

