Release 14.2 - xst P.28xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xst_cichbcic_core.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "cichbcic_core.ngc"
Output Format                      : NGC
Target Device                      : xc6vsx475t-1ff1759

---- Source Options
Entity Name                        : cichbcic_core
Top Module Name                    : cichbcic_core
Automatic Register Balancing       : no

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : Auto

---- General Options
Keep Hierarchy                     : NO
Bus Delimiter                      : ()
Hierarchy Separator                : /

---- Other Options
report_timing_constraint_problems  : warning

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" into library work
Parsing entity <mult_11_2_893416810381d560>.
Parsing architecture <mult_11_2_893416810381d560_a> of entity <mult_11_2_893416810381d560>.
Parsing entity <addsb_11_0_e35a3bf39f366fd8>.
Parsing architecture <addsb_11_0_e35a3bf39f366fd8_a> of entity <addsb_11_0_e35a3bf39f366fd8>.
Parsing entity <cntr_11_0_6400a835b899f648>.
Parsing architecture <cntr_11_0_6400a835b899f648_a> of entity <cntr_11_0_6400a835b899f648>.
Parsing entity <addsb_11_0_5bfb73f1589643d3>.
Parsing architecture <addsb_11_0_5bfb73f1589643d3_a> of entity <addsb_11_0_5bfb73f1589643d3>.
Parsing entity <addsb_11_0_5de09ee679db1560>.
Parsing architecture <addsb_11_0_5de09ee679db1560_a> of entity <addsb_11_0_5de09ee679db1560>.
Parsing entity <addsb_11_0_a6179ec1a236388e>.
Parsing architecture <addsb_11_0_a6179ec1a236388e_a> of entity <addsb_11_0_a6179ec1a236388e>.
Parsing entity <cntr_11_0_a0d692c18ceb283e>.
Parsing architecture <cntr_11_0_a0d692c18ceb283e_a> of entity <cntr_11_0_a0d692c18ceb283e>.
Parsing package <conv_pkg>.
Parsing package body <conv_pkg>.
Parsing entity <srl17e>.
Parsing architecture <structural> of entity <srl17e>.
Parsing entity <synth_reg>.
Parsing architecture <structural> of entity <synth_reg>.
Parsing entity <synth_reg_reg>.
Parsing architecture <behav> of entity <synth_reg_reg>.
Parsing entity <single_reg_w_init>.
Parsing architecture <structural> of entity <single_reg_w_init>.
Parsing entity <synth_reg_w_init>.
Parsing architecture <structural> of entity <synth_reg_w_init>.
Parsing entity <xladdsub_cichbcic_core>.
Parsing architecture <behavior> of entity <xladdsub_cichbcic_core>.
Parsing entity <delay_d5831e814a>.
Parsing architecture <behavior> of entity <delay_d5831e814a>.
Parsing entity <constant_9f5572ba51>.
Parsing architecture <behavior> of entity <constant_9f5572ba51>.
Parsing entity <counter_4d9f59591b>.
Parsing architecture <behavior> of entity <counter_4d9f59591b>.
Parsing entity <logical_aacf6e1b0e>.
Parsing architecture <behavior> of entity <logical_aacf6e1b0e>.
Parsing entity <relational_af078c6141>.
Parsing architecture <behavior> of entity <relational_af078c6141>.
Parsing entity <xlmult_cichbcic_core>.
Parsing architecture <behavior> of entity <xlmult_cichbcic_core>.
Parsing entity <constant_37b2f0b7ea>.
Parsing architecture <behavior> of entity <constant_37b2f0b7ea>.
Parsing entity <constant_d4111c362e>.
Parsing architecture <behavior> of entity <constant_d4111c362e>.
Parsing entity <constant_b0dd5d0cf3>.
Parsing architecture <behavior> of entity <constant_b0dd5d0cf3>.
Parsing entity <constant_32e8526bad>.
Parsing architecture <behavior> of entity <constant_32e8526bad>.
Parsing entity <constant_6c8e1bed76>.
Parsing architecture <behavior> of entity <constant_6c8e1bed76>.
Parsing entity <xldelay>.
Parsing architecture <behavior> of entity <xldelay>.
Parsing entity <addsub_6eb5f4740f>.
Parsing architecture <behavior> of entity <addsub_6eb5f4740f>.
Parsing entity <addsub_b4fd6cc060>.
Parsing architecture <behavior> of entity <addsub_b4fd6cc060>.
Parsing entity <addsub_f6988cbd01>.
Parsing architecture <behavior> of entity <addsub_f6988cbd01>.
Parsing entity <addsub_7d1974bd4f>.
Parsing architecture <behavior> of entity <addsub_7d1974bd4f>.
Parsing entity <addsub_a6d6abc1fb>.
Parsing architecture <behavior> of entity <addsub_a6d6abc1fb>.
Parsing entity <addsub_2de4d085a7>.
Parsing architecture <behavior> of entity <addsub_2de4d085a7>.
Parsing entity <addsub_78fc83082e>.
Parsing architecture <behavior> of entity <addsub_78fc83082e>.
Parsing entity <addsub_2a7fe08e67>.
Parsing architecture <behavior> of entity <addsub_2a7fe08e67>.
Parsing entity <addsub_f1849463e9>.
Parsing architecture <behavior> of entity <addsub_f1849463e9>.
Parsing entity <addsub_e63f1751f5>.
Parsing architecture <behavior> of entity <addsub_e63f1751f5>.
Parsing entity <addsub_5d08e5a27e>.
Parsing architecture <behavior> of entity <addsub_5d08e5a27e>.
Parsing entity <addsub_849323e8f6>.
Parsing architecture <behavior> of entity <addsub_849323e8f6>.
Parsing entity <addsub_f62aecf512>.
Parsing architecture <behavior> of entity <addsub_f62aecf512>.
Parsing entity <addsub_fa63be3dfe>.
Parsing architecture <behavior> of entity <addsub_fa63be3dfe>.
Parsing entity <addsub_8f8925e093>.
Parsing architecture <behavior> of entity <addsub_8f8925e093>.
Parsing entity <addsub_958f59c040>.
Parsing architecture <behavior> of entity <addsub_958f59c040>.
Parsing entity <xlregister>.
Parsing architecture <behavior> of entity <xlregister>.
Parsing entity <addsub_4b2650d0e6>.
Parsing architecture <behavior> of entity <addsub_4b2650d0e6>.
Parsing entity <addsub_614a30f654>.
Parsing architecture <behavior> of entity <addsub_614a30f654>.
Parsing entity <addsub_b829aecccd>.
Parsing architecture <behavior> of entity <addsub_b829aecccd>.
Parsing entity <addsub_d65218df4d>.
Parsing architecture <behavior> of entity <addsub_d65218df4d>.
Parsing entity <xlcounter_limit_cichbcic_core>.
Parsing architecture <behavior> of entity <xlcounter_limit_cichbcic_core>.
Parsing entity <relational_0c602bf0fd>.
Parsing architecture <behavior> of entity <relational_0c602bf0fd>.
Parsing entity <addsub_b17f382b30>.
Parsing architecture <behavior> of entity <addsub_b17f382b30>.
Parsing entity <addsub_1f7f5d69b1>.
Parsing architecture <behavior> of entity <addsub_1f7f5d69b1>.
Parsing entity <addsub_619c589516>.
Parsing architecture <behavior> of entity <addsub_619c589516>.
Parsing entity <relational_fda93ba512>.
Parsing architecture <behavior> of entity <relational_fda93ba512>.
Parsing entity <addsub_38883d04b4>.
Parsing architecture <behavior> of entity <addsub_38883d04b4>.
Parsing entity <addsub_20d573ab12>.
Parsing architecture <behavior> of entity <addsub_20d573ab12>.
Parsing entity <addsub_a3fafab502>.
Parsing architecture <behavior> of entity <addsub_a3fafab502>.
Parsing entity <convert_func_call>.
Parsing architecture <behavior> of entity <convert_func_call>.
Parsing entity <xlconvert>.
Parsing architecture <behavior> of entity <xlconvert>.
Parsing entity <reinterpret_41e5bd5e40>.
Parsing architecture <behavior> of entity <reinterpret_41e5bd5e40>.
Parsing entity <addr1_entity_7a7c1e47fe>.
Parsing architecture <structural> of entity <addr1_entity_7a7c1e47fe>.
Parsing entity <addr11_entity_4dc2a4fe75>.
Parsing architecture <structural> of entity <addr11_entity_4dc2a4fe75>.
Parsing entity <addr6_entity_6c203a7cff>.
Parsing architecture <structural> of entity <addr6_entity_6c203a7cff>.
Parsing entity <addr9_entity_9ae2508b3a>.
Parsing architecture <structural> of entity <addr9_entity_9ae2508b3a>.
Parsing entity <adder_tree_entity_418f80e00e>.
Parsing architecture <structural> of entity <adder_tree_entity_418f80e00e>.
Parsing entity <en_gen_entity_f6c8ec71ed>.
Parsing architecture <structural> of entity <en_gen_entity_f6c8ec71ed>.
Parsing entity <hold_fir_tap1_entity_a0f1aa4837>.
Parsing architecture <structural> of entity <hold_fir_tap1_entity_a0f1aa4837>.
Parsing entity <hold_fir_tap11_entity_907c07f1f7>.
Parsing architecture <structural> of entity <hold_fir_tap11_entity_907c07f1f7>.
Parsing entity <hold_fir_tap13_entity_9a70db5048>.
Parsing architecture <structural> of entity <hold_fir_tap13_entity_9a70db5048>.
Parsing entity <hold_fir_tap7_entity_3449d19f28>.
Parsing architecture <structural> of entity <hold_fir_tap7_entity_3449d19f28>.
Parsing entity <hold_fir_tap8_entity_2e0727bf4e>.
Parsing architecture <structural> of entity <hold_fir_tap8_entity_2e0727bf4e>.
Parsing entity <halfband1_entity_83ad1d234b>.
Parsing architecture <structural> of entity <halfband1_entity_83ad1d234b>.
Parsing entity <adder_tree1_entity_d35da23fe2>.
Parsing architecture <structural> of entity <adder_tree1_entity_d35da23fe2>.
Parsing entity <p_adder1_entity_7661d8894d>.
Parsing architecture <structural> of entity <p_adder1_entity_7661d8894d>.
Parsing entity <adder_tree1_entity_e78d1e76b6>.
Parsing architecture <structural> of entity <adder_tree1_entity_e78d1e76b6>.
Parsing entity <p_adder2_entity_252974f8c2>.
Parsing architecture <structural> of entity <p_adder2_entity_252974f8c2>.
Parsing entity <adder_tree1_entity_f971f51b01>.
Parsing architecture <structural> of entity <adder_tree1_entity_f971f51b01>.
Parsing entity <p_adder3_entity_cdc32c2ca9>.
Parsing architecture <structural> of entity <p_adder3_entity_cdc32c2ca9>.
Parsing entity <adder_tree10_entity_eeb237a269>.
Parsing architecture <structural> of entity <adder_tree10_entity_eeb237a269>.
Parsing entity <p_adder4_entity_9312cee7d8>.
Parsing architecture <structural> of entity <p_adder4_entity_9312cee7d8>.
Parsing entity <stage1_dec2_entity_3e8ab687de>.
Parsing architecture <structural> of entity <stage1_dec2_entity_3e8ab687de>.
Parsing entity <adder_tree1_entity_7d910c0945>.
Parsing architecture <structural> of entity <adder_tree1_entity_7d910c0945>.
Parsing entity <p_adder1_entity_3c6ffc487b>.
Parsing architecture <structural> of entity <p_adder1_entity_3c6ffc487b>.
Parsing entity <adder_tree1_entity_63a86f4f14>.
Parsing architecture <structural> of entity <adder_tree1_entity_63a86f4f14>.
Parsing entity <p_adder2_entity_4a295385cb>.
Parsing architecture <structural> of entity <p_adder2_entity_4a295385cb>.
Parsing entity <adder_tree1_entity_578796265e>.
Parsing architecture <structural> of entity <adder_tree1_entity_578796265e>.
Parsing entity <p_adder3_entity_6a24f9e40a>.
Parsing architecture <structural> of entity <p_adder3_entity_6a24f9e40a>.
Parsing entity <adder_tree2_entity_5c5381b772>.
Parsing architecture <structural> of entity <adder_tree2_entity_5c5381b772>.
Parsing entity <p_adder4_entity_a5092f85da>.
Parsing architecture <structural> of entity <p_adder4_entity_a5092f85da>.
Parsing entity <stage2_dec2_entity_0b5dc5c0dd>.
Parsing architecture <structural> of entity <stage2_dec2_entity_0b5dc5c0dd>.
Parsing entity <adder_tree1_entity_bf524f6f6a>.
Parsing architecture <structural> of entity <adder_tree1_entity_bf524f6f6a>.
Parsing entity <p_adder1_entity_a818d6e68b>.
Parsing architecture <structural> of entity <p_adder1_entity_a818d6e68b>.
Parsing entity <adder_tree1_entity_c6fca0fcfb>.
Parsing architecture <structural> of entity <adder_tree1_entity_c6fca0fcfb>.
Parsing entity <p_adder2_entity_bb24f12742>.
Parsing architecture <structural> of entity <p_adder2_entity_bb24f12742>.
Parsing entity <adder_tree1_entity_48b7c822d0>.
Parsing architecture <structural> of entity <adder_tree1_entity_48b7c822d0>.
Parsing entity <p_adder3_entity_aed56babbd>.
Parsing architecture <structural> of entity <p_adder3_entity_aed56babbd>.
Parsing entity <adder_tree2_entity_9be1cbe10a>.
Parsing architecture <structural> of entity <adder_tree2_entity_9be1cbe10a>.
Parsing entity <p_adder4_entity_4081ffc9c0>.
Parsing architecture <structural> of entity <p_adder4_entity_4081ffc9c0>.
Parsing entity <stage3_dec2_entity_4774a9beac>.
Parsing architecture <structural> of entity <stage3_dec2_entity_4774a9beac>.
Parsing entity <adder_tree1_entity_34871ad021>.
Parsing architecture <structural> of entity <adder_tree1_entity_34871ad021>.
Parsing entity <p_adder1_entity_bbc5e9a942>.
Parsing architecture <structural> of entity <p_adder1_entity_bbc5e9a942>.
Parsing entity <adder_tree1_entity_7dd3bbbaf1>.
Parsing architecture <structural> of entity <adder_tree1_entity_7dd3bbbaf1>.
Parsing entity <p_adder2_entity_5994a06339>.
Parsing architecture <structural> of entity <p_adder2_entity_5994a06339>.
Parsing entity <adder_tree1_entity_4cd7ebfdc8>.
Parsing architecture <structural> of entity <adder_tree1_entity_4cd7ebfdc8>.
Parsing entity <p_adder3_entity_2993de1819>.
Parsing architecture <structural> of entity <p_adder3_entity_2993de1819>.
Parsing entity <adder_tree2_entity_fc900cfa40>.
Parsing architecture <structural> of entity <adder_tree2_entity_fc900cfa40>.
Parsing entity <p_adder4_entity_9a926c16f6>.
Parsing architecture <structural> of entity <p_adder4_entity_9a926c16f6>.
Parsing entity <stage4_dec2_entity_2bbbcaeeb8>.
Parsing architecture <structural> of entity <stage4_dec2_entity_2bbbcaeeb8>.
Parsing entity <down_sample1_entity_624e61f010>.
Parsing architecture <structural> of entity <down_sample1_entity_624e61f010>.
Parsing entity <adder_tree1_entity_31b1833c76>.
Parsing architecture <structural> of entity <adder_tree1_entity_31b1833c76>.
Parsing entity <adder_tree2_entity_1691d44791>.
Parsing architecture <structural> of entity <adder_tree2_entity_1691d44791>.
Parsing entity <adder_tree3_entity_3a13a2d488>.
Parsing architecture <structural> of entity <adder_tree3_entity_3a13a2d488>.
Parsing entity <adder_tree4_entity_86755ab36c>.
Parsing architecture <structural> of entity <adder_tree4_entity_86755ab36c>.
Parsing entity <stage5_dec2_entity_b7d1cdd330>.
Parsing architecture <structural> of entity <stage5_dec2_entity_b7d1cdd330>.
Parsing entity <cic_pow2_1_entity_ce4f7e0900>.
Parsing architecture <structural> of entity <cic_pow2_1_entity_ce4f7e0900>.
Parsing entity <en_gen_entity_81dc93b558>.
Parsing architecture <structural> of entity <en_gen_entity_81dc93b558>.
Parsing entity <down_sample1_entity_fc13de9a72>.
Parsing architecture <structural> of entity <down_sample1_entity_fc13de9a72>.
Parsing entity <adder_tree1_entity_3c800f7509>.
Parsing architecture <structural> of entity <adder_tree1_entity_3c800f7509>.
Parsing entity <adder_tree2_entity_b339f32084>.
Parsing architecture <structural> of entity <adder_tree2_entity_b339f32084>.
Parsing entity <adder_tree3_entity_aa7fdc046c>.
Parsing architecture <structural> of entity <adder_tree3_entity_aa7fdc046c>.
Parsing entity <cic_stage_dec3_entity_441469ff8f>.
Parsing architecture <structural> of entity <cic_stage_dec3_entity_441469ff8f>.
Parsing entity <en_gen_entity_0997d4c2e5>.
Parsing architecture <structural> of entity <en_gen_entity_0997d4c2e5>.
Parsing entity <down_sample1_entity_ccf3fb6119>.
Parsing architecture <structural> of entity <down_sample1_entity_ccf3fb6119>.
Parsing entity <adder_tree1_entity_9d526316a6>.
Parsing architecture <structural> of entity <adder_tree1_entity_9d526316a6>.
Parsing entity <adder_tree2_entity_ea67e82413>.
Parsing architecture <structural> of entity <adder_tree2_entity_ea67e82413>.
Parsing entity <adder_tree3_entity_dcacedd84b>.
Parsing architecture <structural> of entity <adder_tree3_entity_dcacedd84b>.
Parsing entity <cic_stage_dec4_entity_b6f00e3969>.
Parsing architecture <structural> of entity <cic_stage_dec4_entity_b6f00e3969>.
Parsing entity <cichbcic_core>.
Parsing architecture <structural> of entity <cichbcic_core>.
Parsing VHDL file "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core_cw.vhd" into library work
Parsing entity <xlclockdriver>.
Parsing architecture <behavior> of entity <xlclockdriver>.
Parsing entity <default_clock_driver_cichbcic_core>.
Parsing architecture <structural> of entity <default_clock_driver_cichbcic_core>.
Parsing entity <cichbcic_core_cw>.
Parsing architecture <structural> of entity <cichbcic_core_cw>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <cichbcic_core> (architecture <structural>) from library <work>.

Elaborating entity <cic_pow2_1_entity_ce4f7e0900> (architecture <structural>) from library <work>.

Elaborating entity <stage1_dec2_entity_3e8ab687de> (architecture <structural>) from library <work>.

Elaborating entity <p_adder1_entity_7661d8894d> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree1_entity_d35da23fe2> (architecture <structural>) from library <work>.

Elaborating entity <addsub_6eb5f4740f> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 3475: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 3487: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 2466: <fdre> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 2477: <fdse> remains a black-box since it has no binding entity.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 2241: <fde> remains a black-box since it has no binding entity.

Elaborating entity <p_adder2_entity_252974f8c2> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree1_entity_e78d1e76b6> (architecture <structural>) from library <work>.

Elaborating entity <addsub_b4fd6cc060> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 3563: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 3575: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <p_adder3_entity_cdc32c2ca9> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree1_entity_f971f51b01> (architecture <structural>) from library <work>.

Elaborating entity <addsub_f6988cbd01> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 3651: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 3663: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <p_adder4_entity_9312cee7d8> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree10_entity_eeb237a269> (architecture <structural>) from library <work>.

Elaborating entity <addsub_7d1974bd4f> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 3739: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 3751: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <stage2_dec2_entity_0b5dc5c0dd> (architecture <structural>) from library <work>.

Elaborating entity <p_adder1_entity_3c6ffc487b> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree1_entity_7d910c0945> (architecture <structural>) from library <work>.

Elaborating entity <addsub_a6d6abc1fb> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 3827: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 3839: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <p_adder2_entity_4a295385cb> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree1_entity_63a86f4f14> (architecture <structural>) from library <work>.

Elaborating entity <addsub_2de4d085a7> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 3915: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 3927: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <p_adder3_entity_6a24f9e40a> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree1_entity_578796265e> (architecture <structural>) from library <work>.

Elaborating entity <addsub_78fc83082e> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4003: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4015: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <p_adder4_entity_a5092f85da> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree2_entity_5c5381b772> (architecture <structural>) from library <work>.

Elaborating entity <addsub_2a7fe08e67> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4091: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4103: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <stage3_dec2_entity_4774a9beac> (architecture <structural>) from library <work>.

Elaborating entity <p_adder1_entity_a818d6e68b> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree1_entity_bf524f6f6a> (architecture <structural>) from library <work>.

Elaborating entity <addsub_f1849463e9> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4179: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4191: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <p_adder2_entity_bb24f12742> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree1_entity_c6fca0fcfb> (architecture <structural>) from library <work>.

Elaborating entity <addsub_e63f1751f5> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4267: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4279: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <p_adder3_entity_aed56babbd> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree1_entity_48b7c822d0> (architecture <structural>) from library <work>.

Elaborating entity <addsub_5d08e5a27e> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4355: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4367: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <p_adder4_entity_4081ffc9c0> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree2_entity_9be1cbe10a> (architecture <structural>) from library <work>.

Elaborating entity <addsub_849323e8f6> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4443: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4455: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <stage4_dec2_entity_2bbbcaeeb8> (architecture <structural>) from library <work>.

Elaborating entity <p_adder1_entity_bbc5e9a942> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree1_entity_34871ad021> (architecture <structural>) from library <work>.

Elaborating entity <addsub_f62aecf512> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4531: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4543: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <p_adder2_entity_5994a06339> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree1_entity_7dd3bbbaf1> (architecture <structural>) from library <work>.

Elaborating entity <addsub_fa63be3dfe> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4619: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4631: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <p_adder3_entity_2993de1819> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree1_entity_4cd7ebfdc8> (architecture <structural>) from library <work>.

Elaborating entity <addsub_8f8925e093> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4707: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4719: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <p_adder4_entity_9a926c16f6> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree2_entity_fc900cfa40> (architecture <structural>) from library <work>.

Elaborating entity <addsub_958f59c040> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4795: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4807: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <stage5_dec2_entity_b7d1cdd330> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree1_entity_31b1833c76> (architecture <structural>) from library <work>.

Elaborating entity <addsub_4b2650d0e6> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4963: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 4975: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <adder_tree2_entity_1691d44791> (architecture <structural>) from library <work>.

Elaborating entity <addsub_614a30f654> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 5051: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 5063: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <adder_tree3_entity_3a13a2d488> (architecture <structural>) from library <work>.

Elaborating entity <addsub_b829aecccd> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 5139: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 5151: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <adder_tree4_entity_86755ab36c> (architecture <structural>) from library <work>.

Elaborating entity <addsub_d65218df4d> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 5227: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 5239: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <down_sample1_entity_624e61f010> (architecture <structural>) from library <work>.

Elaborating entity <en_gen_entity_f6c8ec71ed> (architecture <structural>) from library <work>.

Elaborating entity <constant_9f5572ba51> (architecture <behavior>) from library <work>.

Elaborating entity <counter_4d9f59591b> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 2976: Assignment to rst_limit_join_44_1 ignored, since the identifier is never used

Elaborating entity <logical_aacf6e1b0e> (architecture <behavior>) from library <work>.

Elaborating entity <relational_af078c6141> (architecture <behavior>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <cic_stage_dec3_entity_441469ff8f> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree1_entity_3c800f7509> (architecture <structural>) from library <work>.

Elaborating entity <addsub_b17f382b30> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 5535: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 5550: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <adder_tree2_entity_b339f32084> (architecture <structural>) from library <work>.

Elaborating entity <addsub_1f7f5d69b1> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 5643: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 5658: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <adder_tree3_entity_aa7fdc046c> (architecture <structural>) from library <work>.

Elaborating entity <addsub_619c589516> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 5751: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 5766: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 2229: <srl16e> remains a black-box since it has no binding entity.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <down_sample1_entity_fc13de9a72> (architecture <structural>) from library <work>.

Elaborating entity <en_gen_entity_81dc93b558> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_limit_cichbcic_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_6400a835b899f648> (architecture <>) from library <work>.

Elaborating entity <relational_0c602bf0fd> (architecture <behavior>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <cic_stage_dec4_entity_b6f00e3969> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree1_entity_9d526316a6> (architecture <structural>) from library <work>.

Elaborating entity <addsub_38883d04b4> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 5882: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 5897: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <adder_tree2_entity_ea67e82413> (architecture <structural>) from library <work>.

Elaborating entity <addsub_20d573ab12> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 5982: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 5997: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <adder_tree3_entity_dcacedd84b> (architecture <structural>) from library <work>.

Elaborating entity <addsub_a3fafab502> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 6082: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 6097: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <down_sample1_entity_ccf3fb6119> (architecture <structural>) from library <work>.

Elaborating entity <en_gen_entity_0997d4c2e5> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_limit_cichbcic_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_a0d692c18ceb283e> (architecture <>) from library <work>.

Elaborating entity <relational_fda93ba512> (architecture <behavior>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <halfband1_entity_83ad1d234b> (architecture <structural>) from library <work>.

Elaborating entity <adder_tree_entity_418f80e00e> (architecture <structural>) from library <work>.

Elaborating entity <addr11_entity_4dc2a4fe75> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub_cichbcic_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_5bfb73f1589643d3> (architecture <addsb_11_0_5bfb73f1589643d3_a>) from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <addr1_entity_7a7c1e47fe> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub_cichbcic_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_a6179ec1a236388e> (architecture <addsb_11_0_a6179ec1a236388e_a>) from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <addr6_entity_6c203a7cff> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub_cichbcic_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_e35a3bf39f366fd8> (architecture <addsb_11_0_e35a3bf39f366fd8_a>) from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <addr9_entity_9ae2508b3a> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub_cichbcic_core> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_5de09ee679db1560> (architecture <addsb_11_0_5de09ee679db1560_a>) from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <delay_d5831e814a> (architecture <behavior>) from library <work>.

Elaborating entity <hold_fir_tap11_entity_907c07f1f7> (architecture <structural>) from library <work>.

Elaborating entity <constant_d4111c362e> (architecture <behavior>) from library <work>.

Elaborating entity <xlmult_cichbcic_core> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 3188: Assignment to internal_core_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" Line 3190: Assignment to nd ignored, since the identifier is never used

Elaborating entity <mult_11_2_893416810381d560> (architecture <>) from library <work>.

Elaborating entity <hold_fir_tap13_entity_9a70db5048> (architecture <structural>) from library <work>.

Elaborating entity <constant_b0dd5d0cf3> (architecture <behavior>) from library <work>.

Elaborating entity <hold_fir_tap1_entity_a0f1aa4837> (architecture <structural>) from library <work>.

Elaborating entity <constant_37b2f0b7ea> (architecture <behavior>) from library <work>.

Elaborating entity <hold_fir_tap7_entity_3449d19f28> (architecture <structural>) from library <work>.

Elaborating entity <constant_32e8526bad> (architecture <behavior>) from library <work>.

Elaborating entity <hold_fir_tap8_entity_2e0727bf4e> (architecture <structural>) from library <work>.

Elaborating entity <constant_6c8e1bed76> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_41e5bd5e40> (architecture <behavior>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cichbcic_core>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <cichbcic_core> synthesized.

Synthesizing Unit <cic_pow2_1_entity_ce4f7e0900>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <cic_pow2_1_entity_ce4f7e0900> synthesized.

Synthesizing Unit <stage1_dec2_entity_3e8ab687de>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <stage1_dec2_entity_3e8ab687de> synthesized.

Synthesizing Unit <p_adder1_entity_7661d8894d>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <p_adder1_entity_7661d8894d> synthesized.

Synthesizing Unit <adder_tree1_entity_d35da23fe2>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree1_entity_d35da23fe2> synthesized.

Synthesizing Unit <addsub_6eb5f4740f>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 3488: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 25-bit register for signal <op_mem_91_20(0)>.
    Found 25-bit adder for signal <internal_s_69_5_addsub> created at line 3502.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <addsub_6eb5f4740f> synthesized.

Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 3
        init_index = 2
        init_value = "010"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_1> synthesized.

Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 3
        init_index = 2
        init_value = "010"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_1.fdse_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_1> synthesized.

Synthesizing Unit <xldelay_1>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 24
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_1> synthesized.

Synthesizing Unit <synth_reg_1>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 24
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_1> synthesized.

Synthesizing Unit <srl17e_1>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 24
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_1> synthesized.

Synthesizing Unit <p_adder2_entity_252974f8c2>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <p_adder2_entity_252974f8c2> synthesized.

Synthesizing Unit <adder_tree1_entity_e78d1e76b6>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree1_entity_e78d1e76b6> synthesized.

Synthesizing Unit <addsub_b4fd6cc060>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 3576: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 26-bit register for signal <op_mem_91_20(0)>.
    Found 26-bit adder for signal <internal_s_69_5_addsub> created at line 3590.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <addsub_b4fd6cc060> synthesized.

Synthesizing Unit <xldelay_2>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 25
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_2> synthesized.

Synthesizing Unit <synth_reg_2>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 25
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_2> synthesized.

Synthesizing Unit <srl17e_2>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 25
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_2> synthesized.

Synthesizing Unit <p_adder3_entity_cdc32c2ca9>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <p_adder3_entity_cdc32c2ca9> synthesized.

Synthesizing Unit <adder_tree1_entity_f971f51b01>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree1_entity_f971f51b01> synthesized.

Synthesizing Unit <addsub_f6988cbd01>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 3664: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 27-bit register for signal <op_mem_91_20(0)>.
    Found 27-bit adder for signal <internal_s_69_5_addsub> created at line 3678.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <addsub_f6988cbd01> synthesized.

Synthesizing Unit <xldelay_3>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 26
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_3> synthesized.

Synthesizing Unit <synth_reg_3>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 26
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_3> synthesized.

Synthesizing Unit <srl17e_3>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 26
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_3> synthesized.

Synthesizing Unit <p_adder4_entity_9312cee7d8>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <p_adder4_entity_9312cee7d8> synthesized.

Synthesizing Unit <adder_tree10_entity_eeb237a269>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree10_entity_eeb237a269> synthesized.

Synthesizing Unit <addsub_7d1974bd4f>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 3752: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 28-bit register for signal <op_mem_91_20(0)>.
    Found 28-bit adder for signal <internal_s_69_5_addsub> created at line 3766.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <addsub_7d1974bd4f> synthesized.

Synthesizing Unit <stage2_dec2_entity_0b5dc5c0dd>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <stage2_dec2_entity_0b5dc5c0dd> synthesized.

Synthesizing Unit <p_adder1_entity_3c6ffc487b>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <p_adder1_entity_3c6ffc487b> synthesized.

Synthesizing Unit <adder_tree1_entity_7d910c0945>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree1_entity_7d910c0945> synthesized.

Synthesizing Unit <addsub_a6d6abc1fb>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 3840: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 29-bit register for signal <op_mem_91_20(0)>.
    Found 29-bit adder for signal <internal_s_69_5_addsub> created at line 3854.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
Unit <addsub_a6d6abc1fb> synthesized.

Synthesizing Unit <xldelay_4>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 28
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_4> synthesized.

Synthesizing Unit <synth_reg_4>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 28
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_4> synthesized.

Synthesizing Unit <srl17e_4>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 28
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_4> synthesized.

Synthesizing Unit <p_adder2_entity_4a295385cb>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <p_adder2_entity_4a295385cb> synthesized.

Synthesizing Unit <adder_tree1_entity_63a86f4f14>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree1_entity_63a86f4f14> synthesized.

Synthesizing Unit <addsub_2de4d085a7>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 3928: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 30-bit register for signal <op_mem_91_20(0)>.
    Found 30-bit adder for signal <internal_s_69_5_addsub> created at line 3942.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
Unit <addsub_2de4d085a7> synthesized.

Synthesizing Unit <xldelay_5>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 29
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_5> synthesized.

Synthesizing Unit <synth_reg_5>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 29
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_5> synthesized.

Synthesizing Unit <srl17e_5>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 29
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_5> synthesized.

Synthesizing Unit <p_adder3_entity_6a24f9e40a>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <p_adder3_entity_6a24f9e40a> synthesized.

Synthesizing Unit <adder_tree1_entity_578796265e>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree1_entity_578796265e> synthesized.

Synthesizing Unit <addsub_78fc83082e>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 4016: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 31-bit register for signal <op_mem_91_20(0)>.
    Found 31-bit adder for signal <internal_s_69_5_addsub> created at line 4030.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
Unit <addsub_78fc83082e> synthesized.

Synthesizing Unit <xldelay_6>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 30
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_6> synthesized.

Synthesizing Unit <synth_reg_6>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 30
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_6> synthesized.

Synthesizing Unit <srl17e_6>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 30
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_6> synthesized.

Synthesizing Unit <p_adder4_entity_a5092f85da>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <p_adder4_entity_a5092f85da> synthesized.

Synthesizing Unit <adder_tree2_entity_5c5381b772>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree2_entity_5c5381b772> synthesized.

Synthesizing Unit <addsub_2a7fe08e67>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 4104: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <op_mem_91_20(0)>.
    Found 32-bit adder for signal <internal_s_69_5_addsub> created at line 4118.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <addsub_2a7fe08e67> synthesized.

Synthesizing Unit <stage3_dec2_entity_4774a9beac>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <stage3_dec2_entity_4774a9beac> synthesized.

Synthesizing Unit <p_adder1_entity_a818d6e68b>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <p_adder1_entity_a818d6e68b> synthesized.

Synthesizing Unit <adder_tree1_entity_bf524f6f6a>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree1_entity_bf524f6f6a> synthesized.

Synthesizing Unit <addsub_f1849463e9>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 4192: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 33-bit register for signal <op_mem_91_20(0)>.
    Found 33-bit adder for signal <internal_s_69_5_addsub> created at line 4206.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <addsub_f1849463e9> synthesized.

Synthesizing Unit <xldelay_7>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 32
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_7> synthesized.

Synthesizing Unit <synth_reg_7>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 32
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_7> synthesized.

Synthesizing Unit <srl17e_7>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 32
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_7> synthesized.

Synthesizing Unit <p_adder2_entity_bb24f12742>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <p_adder2_entity_bb24f12742> synthesized.

Synthesizing Unit <adder_tree1_entity_c6fca0fcfb>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree1_entity_c6fca0fcfb> synthesized.

Synthesizing Unit <addsub_e63f1751f5>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 4280: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 34-bit register for signal <op_mem_91_20(0)>.
    Found 34-bit adder for signal <internal_s_69_5_addsub> created at line 4294.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <addsub_e63f1751f5> synthesized.

Synthesizing Unit <xldelay_8>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 33
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_8> synthesized.

Synthesizing Unit <synth_reg_8>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 33
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_8> synthesized.

Synthesizing Unit <srl17e_8>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 33
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_8> synthesized.

Synthesizing Unit <p_adder3_entity_aed56babbd>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <p_adder3_entity_aed56babbd> synthesized.

Synthesizing Unit <adder_tree1_entity_48b7c822d0>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree1_entity_48b7c822d0> synthesized.

Synthesizing Unit <addsub_5d08e5a27e>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 4368: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 35-bit register for signal <op_mem_91_20(0)>.
    Found 35-bit adder for signal <internal_s_69_5_addsub> created at line 4382.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
Unit <addsub_5d08e5a27e> synthesized.

Synthesizing Unit <xldelay_9>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 34
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_9> synthesized.

Synthesizing Unit <synth_reg_9>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 34
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_9> synthesized.

Synthesizing Unit <srl17e_9>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 34
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_9> synthesized.

Synthesizing Unit <p_adder4_entity_4081ffc9c0>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <p_adder4_entity_4081ffc9c0> synthesized.

Synthesizing Unit <adder_tree2_entity_9be1cbe10a>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree2_entity_9be1cbe10a> synthesized.

Synthesizing Unit <addsub_849323e8f6>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 4456: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 36-bit register for signal <op_mem_91_20(0)>.
    Found 36-bit adder for signal <internal_s_69_5_addsub> created at line 4470.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
Unit <addsub_849323e8f6> synthesized.

Synthesizing Unit <stage4_dec2_entity_2bbbcaeeb8>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <stage4_dec2_entity_2bbbcaeeb8> synthesized.

Synthesizing Unit <p_adder1_entity_bbc5e9a942>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <p_adder1_entity_bbc5e9a942> synthesized.

Synthesizing Unit <adder_tree1_entity_34871ad021>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree1_entity_34871ad021> synthesized.

Synthesizing Unit <addsub_f62aecf512>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 4544: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 37-bit register for signal <op_mem_91_20(0)>.
    Found 37-bit adder for signal <internal_s_69_5_addsub> created at line 4558.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
Unit <addsub_f62aecf512> synthesized.

Synthesizing Unit <xldelay_10>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 36
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_10> synthesized.

Synthesizing Unit <synth_reg_10>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 36
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_10> synthesized.

Synthesizing Unit <srl17e_10>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 36
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_10> synthesized.

Synthesizing Unit <p_adder2_entity_5994a06339>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <p_adder2_entity_5994a06339> synthesized.

Synthesizing Unit <adder_tree1_entity_7dd3bbbaf1>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree1_entity_7dd3bbbaf1> synthesized.

Synthesizing Unit <addsub_fa63be3dfe>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 4632: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 38-bit register for signal <op_mem_91_20(0)>.
    Found 38-bit adder for signal <internal_s_69_5_addsub> created at line 4646.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
Unit <addsub_fa63be3dfe> synthesized.

Synthesizing Unit <xldelay_11>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 37
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_11> synthesized.

Synthesizing Unit <synth_reg_11>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 37
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_11> synthesized.

Synthesizing Unit <srl17e_11>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 37
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_11> synthesized.

Synthesizing Unit <p_adder3_entity_2993de1819>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <p_adder3_entity_2993de1819> synthesized.

Synthesizing Unit <adder_tree1_entity_4cd7ebfdc8>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree1_entity_4cd7ebfdc8> synthesized.

Synthesizing Unit <addsub_8f8925e093>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 4720: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 39-bit register for signal <op_mem_91_20(0)>.
    Found 39-bit adder for signal <internal_s_69_5_addsub> created at line 4734.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
Unit <addsub_8f8925e093> synthesized.

Synthesizing Unit <xldelay_12>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 38
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_12> synthesized.

Synthesizing Unit <synth_reg_12>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 38
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_12> synthesized.

Synthesizing Unit <srl17e_12>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 38
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[37].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_12> synthesized.

Synthesizing Unit <p_adder4_entity_9a926c16f6>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <p_adder4_entity_9a926c16f6> synthesized.

Synthesizing Unit <adder_tree2_entity_fc900cfa40>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree2_entity_fc900cfa40> synthesized.

Synthesizing Unit <addsub_958f59c040>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 4808: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 40-bit register for signal <op_mem_91_20(0)>.
    Found 40-bit adder for signal <internal_s_69_5_addsub> created at line 4822.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
Unit <addsub_958f59c040> synthesized.

Synthesizing Unit <stage5_dec2_entity_b7d1cdd330>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <stage5_dec2_entity_b7d1cdd330> synthesized.

Synthesizing Unit <adder_tree1_entity_31b1833c76>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree1_entity_31b1833c76> synthesized.

Synthesizing Unit <addsub_4b2650d0e6>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 4976: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 41-bit register for signal <op_mem_91_20(0)>.
    Found 41-bit adder for signal <internal_s_69_5_addsub> created at line 4990.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
Unit <addsub_4b2650d0e6> synthesized.

Synthesizing Unit <adder_tree2_entity_1691d44791>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree2_entity_1691d44791> synthesized.

Synthesizing Unit <addsub_614a30f654>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 5064: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 42-bit register for signal <op_mem_91_20(0)>.
    Found 42-bit adder for signal <internal_s_69_5_addsub> created at line 5078.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
Unit <addsub_614a30f654> synthesized.

Synthesizing Unit <adder_tree3_entity_3a13a2d488>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree3_entity_3a13a2d488> synthesized.

Synthesizing Unit <addsub_b829aecccd>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 5152: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 43-bit register for signal <op_mem_91_20(0)>.
    Found 43-bit adder for signal <internal_s_69_5_addsub> created at line 5166.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
Unit <addsub_b829aecccd> synthesized.

Synthesizing Unit <adder_tree4_entity_86755ab36c>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree4_entity_86755ab36c> synthesized.

Synthesizing Unit <addsub_d65218df4d>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 5240: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 44-bit register for signal <op_mem_91_20(0)>.
    Found 44-bit adder for signal <internal_s_69_5_addsub> created at line 5254.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
Unit <addsub_d65218df4d> synthesized.

Synthesizing Unit <xldelay_13>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 40
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_13> synthesized.

Synthesizing Unit <synth_reg_13>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 40
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_13> synthesized.

Synthesizing Unit <srl17e_13>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 40
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[37].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[38].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[39].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_13> synthesized.

Synthesizing Unit <xldelay_14>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 41
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_14> synthesized.

Synthesizing Unit <synth_reg_14>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 41
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_14> synthesized.

Synthesizing Unit <srl17e_14>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 41
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[37].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[38].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[39].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[40].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_14> synthesized.

Synthesizing Unit <xldelay_15>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 42
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_15> synthesized.

Synthesizing Unit <synth_reg_15>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 42
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_15> synthesized.

Synthesizing Unit <srl17e_15>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 42
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[37].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[38].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[39].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[40].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[41].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_15> synthesized.

Synthesizing Unit <xldelay_16>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 43
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_16> synthesized.

Synthesizing Unit <synth_reg_16>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 43
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_16> synthesized.

Synthesizing Unit <srl17e_16>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 43
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[37].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[38].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[39].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[40].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[41].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[42].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_16> synthesized.

Synthesizing Unit <down_sample1_entity_624e61f010>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <down_sample1_entity_624e61f010> synthesized.

Synthesizing Unit <en_gen_entity_f6c8ec71ed>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <en_gen_entity_f6c8ec71ed> synthesized.

Synthesizing Unit <constant_9f5572ba51>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_9f5572ba51> synthesized.

Synthesizing Unit <counter_4d9f59591b>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count_reg_20_23>.
    Found 2-bit subtractor for signal <n0013> created at line 2961.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_4d9f59591b> synthesized.

Synthesizing Unit <logical_aacf6e1b0e>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_aacf6e1b0e> synthesized.

Synthesizing Unit <relational_af078c6141>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit comparator equal for signal <result_12_3_rel> created at line 3046
    Summary:
	inferred   1 Comparator(s).
Unit <relational_af078c6141> synthesized.

Synthesizing Unit <xlregister_1>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        d_width = 44
        init_value = "00000000000000000000000000000000000000000000"
    Summary:
	no macro.
Unit <xlregister_1> synthesized.

Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 44
        init_index = 2
        init_value = "00000000000000000000000000000000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_2> synthesized.

Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 44
        init_index = 2
        init_value = "00000000000000000000000000000000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[24].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[25].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[26].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[27].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[28].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[29].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[30].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[31].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[32].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[33].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[34].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[35].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[36].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[37].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[38].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[39].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[40].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[41].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[42].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[43].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_2> synthesized.

Synthesizing Unit <xldelay_17>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 1
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_17> synthesized.

Synthesizing Unit <synth_reg_17>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 1
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_17> synthesized.

Synthesizing Unit <srl17e_17>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 1
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_17> synthesized.

Synthesizing Unit <cic_stage_dec3_entity_441469ff8f>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <cic_stage_dec3_entity_441469ff8f> synthesized.

Synthesizing Unit <adder_tree1_entity_3c800f7509>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree1_entity_3c800f7509> synthesized.

Synthesizing Unit <addsub_b17f382b30>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 5551: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 36-bit register for signal <op_mem_91_20(1)>.
    Found 36-bit register for signal <op_mem_91_20(2)>.
    Found 36-bit register for signal <op_mem_91_20(3)>.
    Found 36-bit register for signal <op_mem_91_20(4)>.
    Found 36-bit register for signal <op_mem_91_20(5)>.
    Found 36-bit register for signal <op_mem_91_20(6)>.
    Found 36-bit register for signal <op_mem_91_20(7)>.
    Found 36-bit register for signal <op_mem_91_20(0)>.
    Found 36-bit adder for signal <internal_s_69_5_addsub> created at line 5565.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 288 D-type flip-flop(s).
Unit <addsub_b17f382b30> synthesized.

Synthesizing Unit <adder_tree2_entity_b339f32084>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree2_entity_b339f32084> synthesized.

Synthesizing Unit <addsub_1f7f5d69b1>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 5659: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 37-bit register for signal <op_mem_91_20(1)>.
    Found 37-bit register for signal <op_mem_91_20(2)>.
    Found 37-bit register for signal <op_mem_91_20(3)>.
    Found 37-bit register for signal <op_mem_91_20(4)>.
    Found 37-bit register for signal <op_mem_91_20(5)>.
    Found 37-bit register for signal <op_mem_91_20(6)>.
    Found 37-bit register for signal <op_mem_91_20(7)>.
    Found 37-bit register for signal <op_mem_91_20(0)>.
    Found 37-bit adder for signal <internal_s_69_5_addsub> created at line 5673.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 296 D-type flip-flop(s).
Unit <addsub_1f7f5d69b1> synthesized.

Synthesizing Unit <adder_tree3_entity_aa7fdc046c>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree3_entity_aa7fdc046c> synthesized.

Synthesizing Unit <addsub_619c589516>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 5767: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 38-bit register for signal <op_mem_91_20(1)>.
    Found 38-bit register for signal <op_mem_91_20(2)>.
    Found 38-bit register for signal <op_mem_91_20(3)>.
    Found 38-bit register for signal <op_mem_91_20(4)>.
    Found 38-bit register for signal <op_mem_91_20(5)>.
    Found 38-bit register for signal <op_mem_91_20(6)>.
    Found 38-bit register for signal <op_mem_91_20(7)>.
    Found 38-bit register for signal <op_mem_91_20(0)>.
    Found 38-bit adder for signal <internal_s_69_5_addsub> created at line 5781.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 304 D-type flip-flop(s).
Unit <addsub_619c589516> synthesized.

Synthesizing Unit <xldelay_18>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 35
        latency = 4
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_18> synthesized.

Synthesizing Unit <synth_reg_18>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 35
        latency = 4
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_18> synthesized.

Synthesizing Unit <srl17e_18>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 35
        latency = 4
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_18> synthesized.

Synthesizing Unit <xldelay_19>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 36
        latency = 4
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_19> synthesized.

Synthesizing Unit <synth_reg_19>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 36
        latency = 4
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_19> synthesized.

Synthesizing Unit <srl17e_19>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 36
        latency = 4
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_19> synthesized.

Synthesizing Unit <xldelay_20>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 37
        latency = 4
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_20> synthesized.

Synthesizing Unit <synth_reg_20>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 37
        latency = 4
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_20> synthesized.

Synthesizing Unit <srl17e_20>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 37
        latency = 4
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_20> synthesized.

Synthesizing Unit <down_sample1_entity_fc13de9a72>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <down_sample1_entity_fc13de9a72> synthesized.

Synthesizing Unit <en_gen_entity_81dc93b558>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <en_gen_entity_81dc93b558> synthesized.

Synthesizing Unit <xlcounter_limit_cichbcic_core_1>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        core_name0 = "cntr_11_0_6400a835b899f648"
        op_width = 3
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 0
        count_limited = 0
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_cichbcic_core_1> synthesized.

Synthesizing Unit <relational_0c602bf0fd>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit comparator equal for signal <result_12_3_rel> created at line 5462
    Summary:
	inferred   1 Comparator(s).
Unit <relational_0c602bf0fd> synthesized.

Synthesizing Unit <xlregister_2>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        d_width = 38
        init_value = "00000000000000000000000000000000000000"
    Summary:
	no macro.
Unit <xlregister_2> synthesized.

Synthesizing Unit <synth_reg_w_init_3>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 38
        init_index = 2
        init_value = "00000000000000000000000000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_3> synthesized.

Synthesizing Unit <single_reg_w_init_3>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 38
        init_index = 2
        init_value = "00000000000000000000000000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[24].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[25].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[26].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[27].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[28].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[29].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[30].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[31].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[32].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[33].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[34].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[35].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[36].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[37].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_3> synthesized.

Synthesizing Unit <cic_stage_dec4_entity_b6f00e3969>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <cic_stage_dec4_entity_b6f00e3969> synthesized.

Synthesizing Unit <adder_tree1_entity_9d526316a6>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree1_entity_9d526316a6> synthesized.

Synthesizing Unit <addsub_38883d04b4>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 5898: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 33-bit register for signal <op_mem_91_20(1)>.
    Found 33-bit register for signal <op_mem_91_20(2)>.
    Found 33-bit register for signal <op_mem_91_20(3)>.
    Found 33-bit register for signal <op_mem_91_20(0)>.
    Found 33-bit adder for signal <internal_s_69_5_addsub> created at line 5912.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
Unit <addsub_38883d04b4> synthesized.

Synthesizing Unit <adder_tree2_entity_ea67e82413>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree2_entity_ea67e82413> synthesized.

Synthesizing Unit <addsub_20d573ab12>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 5998: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 34-bit register for signal <op_mem_91_20(1)>.
    Found 34-bit register for signal <op_mem_91_20(2)>.
    Found 34-bit register for signal <op_mem_91_20(3)>.
    Found 34-bit register for signal <op_mem_91_20(0)>.
    Found 34-bit adder for signal <internal_s_69_5_addsub> created at line 6012.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 136 D-type flip-flop(s).
Unit <addsub_20d573ab12> synthesized.

Synthesizing Unit <adder_tree3_entity_dcacedd84b>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree3_entity_dcacedd84b> synthesized.

Synthesizing Unit <addsub_a3fafab502>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 6098: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
    Found 35-bit register for signal <op_mem_91_20(1)>.
    Found 35-bit register for signal <op_mem_91_20(2)>.
    Found 35-bit register for signal <op_mem_91_20(3)>.
    Found 35-bit register for signal <op_mem_91_20(0)>.
    Found 35-bit adder for signal <internal_s_69_5_addsub> created at line 6112.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 140 D-type flip-flop(s).
Unit <addsub_a3fafab502> synthesized.

Synthesizing Unit <xldelay_21>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 32
        latency = 2
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_21> synthesized.

Synthesizing Unit <synth_reg_21>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 32
        latency = 2
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_21> synthesized.

Synthesizing Unit <srl17e_21>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 32
        latency = 2
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_21> synthesized.

Synthesizing Unit <xldelay_22>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 33
        latency = 2
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_22> synthesized.

Synthesizing Unit <synth_reg_22>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 33
        latency = 2
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_22> synthesized.

Synthesizing Unit <srl17e_22>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 33
        latency = 2
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_22> synthesized.

Synthesizing Unit <xldelay_23>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 34
        latency = 2
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_23> synthesized.

Synthesizing Unit <synth_reg_23>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 34
        latency = 2
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_23> synthesized.

Synthesizing Unit <srl17e_23>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 34
        latency = 2
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_23> synthesized.

Synthesizing Unit <down_sample1_entity_ccf3fb6119>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <down_sample1_entity_ccf3fb6119> synthesized.

Synthesizing Unit <en_gen_entity_0997d4c2e5>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <en_gen_entity_0997d4c2e5> synthesized.

Synthesizing Unit <xlcounter_limit_cichbcic_core_2>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        core_name0 = "cntr_11_0_a0d692c18ceb283e"
        op_width = 2
        op_arith = 1
        cnt_63_48 = 0
        cnt_47_32 = 0
        cnt_31_16 = 0
        cnt_15_0 = 0
        count_limited = 0
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_limit_cichbcic_core_2> synthesized.

Synthesizing Unit <relational_fda93ba512>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 17-bit comparator equal for signal <result_12_3_rel> created at line 5817
    Summary:
	inferred   1 Comparator(s).
Unit <relational_fda93ba512> synthesized.

Synthesizing Unit <xlregister_3>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        d_width = 35
        init_value = "00000000000000000000000000000000000"
    Summary:
	no macro.
Unit <xlregister_3> synthesized.

Synthesizing Unit <synth_reg_w_init_4>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 35
        init_index = 2
        init_value = "00000000000000000000000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_4> synthesized.

Synthesizing Unit <single_reg_w_init_4>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 35
        init_index = 2
        init_value = "00000000000000000000000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[24].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[25].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[26].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[27].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[28].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[29].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[30].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[31].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[32].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[33].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[34].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_4> synthesized.

Synthesizing Unit <xlconvert_1>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        din_width = 44
        din_bin_pt = 30
        din_arith = 2
        dout_width = 32
        dout_bin_pt = 18
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <xlconvert_1> synthesized.

Synthesizing Unit <convert_func_call_1>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        din_width = 44
        din_bin_pt = 30
        din_arith = 2
        dout_width = 32
        dout_bin_pt = 18
        dout_arith = 2
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <din<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <convert_func_call_1> synthesized.

Synthesizing Unit <xlconvert_2>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        din_width = 52
        din_bin_pt = 32
        din_arith = 2
        dout_width = 32
        dout_bin_pt = 12
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <xlconvert_2> synthesized.

Synthesizing Unit <convert_func_call_2>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        din_width = 52
        din_bin_pt = 32
        din_arith = 2
        dout_width = 32
        dout_bin_pt = 12
        dout_arith = 2
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <din<19:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <convert_func_call_2> synthesized.

Synthesizing Unit <xlconvert_3>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        din_width = 38
        din_bin_pt = 12
        din_arith = 2
        dout_width = 32
        dout_bin_pt = 6
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <xlconvert_3> synthesized.

Synthesizing Unit <convert_func_call_3>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        din_width = 38
        din_bin_pt = 12
        din_arith = 2
        dout_width = 32
        dout_bin_pt = 6
        dout_arith = 2
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <din<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <convert_func_call_3> synthesized.

Synthesizing Unit <halfband1_entity_83ad1d234b>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <halfband1_entity_83ad1d234b> synthesized.

Synthesizing Unit <adder_tree_entity_418f80e00e>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <adder_tree_entity_418f80e00e> synthesized.

Synthesizing Unit <addr11_entity_4dc2a4fe75>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 6402: Output port <c_out> of the instance <addsub> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <addr11_entity_4dc2a4fe75> synthesized.

Synthesizing Unit <xladdsub_cichbcic_core_1>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        core_name0 = "addsb_11_0_5bfb73f1589643d3"
        a_width = 48
        a_bin_pt = 32
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 51
        b_bin_pt = 32
        b_arith = 2
        s_width = 52
        s_bin_pt = 32
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 52
        full_s_arith = 2
        mode = 1
        extra_registers = 1
        latency = 2
        quantization = 1
        overflow = 1
        c_latency = 1
        c_output_width = 52
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_cichbcic_core_1> synthesized.

Synthesizing Unit <synth_reg_24>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 52
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_24> synthesized.

Synthesizing Unit <srl17e_24>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 52
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[37].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[38].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[39].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[40].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[41].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[42].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[43].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[44].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[45].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[46].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[47].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[48].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[49].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[50].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[51].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_24> synthesized.

Synthesizing Unit <addr1_entity_7a7c1e47fe>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 6333: Output port <c_out> of the instance <addsub> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <addr1_entity_7a7c1e47fe> synthesized.

Synthesizing Unit <xladdsub_cichbcic_core_2>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        core_name0 = "addsb_11_0_a6179ec1a236388e"
        a_width = 48
        a_bin_pt = 32
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 48
        b_bin_pt = 32
        b_arith = 2
        s_width = 49
        s_bin_pt = 32
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 49
        full_s_arith = 2
        mode = 1
        extra_registers = 1
        latency = 2
        quantization = 1
        overflow = 1
        c_latency = 1
        c_output_width = 49
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_cichbcic_core_2> synthesized.

Synthesizing Unit <synth_reg_25>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 49
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_25> synthesized.

Synthesizing Unit <srl17e_25>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 49
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[37].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[38].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[39].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[40].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[41].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[42].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[43].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[44].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[45].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[46].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[47].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[48].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_25> synthesized.

Synthesizing Unit <addr6_entity_6c203a7cff>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 6471: Output port <c_out> of the instance <addsub> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <addr6_entity_6c203a7cff> synthesized.

Synthesizing Unit <xladdsub_cichbcic_core_3>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        core_name0 = "addsb_11_0_e35a3bf39f366fd8"
        a_width = 49
        a_bin_pt = 32
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 49
        b_bin_pt = 32
        b_arith = 2
        s_width = 50
        s_bin_pt = 32
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 50
        full_s_arith = 2
        mode = 1
        extra_registers = 1
        latency = 2
        quantization = 1
        overflow = 1
        c_latency = 1
        c_output_width = 50
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_cichbcic_core_3> synthesized.

Synthesizing Unit <synth_reg_26>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 50
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_26> synthesized.

Synthesizing Unit <srl17e_26>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 50
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[37].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[38].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[39].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[40].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[41].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[42].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[43].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[44].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[45].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[46].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[47].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[48].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[49].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_26> synthesized.

Synthesizing Unit <addr9_entity_9ae2508b3a>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
INFO:Xst:3210 - "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd" line 6540: Output port <c_out> of the instance <addsub> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <addr9_entity_9ae2508b3a> synthesized.

Synthesizing Unit <xladdsub_cichbcic_core_4>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        core_name0 = "addsb_11_0_5de09ee679db1560"
        a_width = 50
        a_bin_pt = 32
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 50
        b_bin_pt = 32
        b_arith = 2
        s_width = 51
        s_bin_pt = 32
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 51
        full_s_arith = 2
        mode = 1
        extra_registers = 1
        latency = 2
        quantization = 1
        overflow = 1
        c_latency = 1
        c_output_width = 51
        c_has_c_in = 0
        c_has_c_out = 0
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_cichbcic_core_4> synthesized.

Synthesizing Unit <synth_reg_27>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 51
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_27> synthesized.

Synthesizing Unit <srl17e_27>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        width = 51
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[26].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[27].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[28].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[29].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[30].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[31].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[32].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[33].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[34].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[35].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[36].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[37].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[38].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[39].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[40].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[41].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[42].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[43].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[44].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[45].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[46].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[47].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[48].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[49].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[50].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_27> synthesized.

Synthesizing Unit <delay_d5831e814a>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 48-bit register for signal <op_mem_20_24(1)>.
    Found 48-bit register for signal <op_mem_20_24(2)>.
    Found 48-bit register for signal <op_mem_20_24(3)>.
    Found 48-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred 192 D-type flip-flop(s).
Unit <delay_d5831e814a> synthesized.

Synthesizing Unit <hold_fir_tap11_entity_907c07f1f7>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <hold_fir_tap11_entity_907c07f1f7> synthesized.

Synthesizing Unit <constant_d4111c362e>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_d4111c362e> synthesized.

Synthesizing Unit <xlmult_cichbcic_core>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
        core_name0 = "mult_11_2_893416810381d560"
        a_width = 16
        a_bin_pt = 14
        a_arith = 2
        b_width = 32
        b_bin_pt = 18
        b_arith = 2
        p_width = 48
        p_bin_pt = 32
        p_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        quantization = 1
        overflow = 1
        extra_registers = 0
        c_a_width = 16
        c_b_width = 32
        c_type = 0
        c_a_type = 0
        c_b_type = 0
        c_pipelined = 1
        c_baat = 16
        multsign = 2
        c_output_width = 48
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <core_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlmult_cichbcic_core> synthesized.

Synthesizing Unit <hold_fir_tap13_entity_9a70db5048>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <hold_fir_tap13_entity_9a70db5048> synthesized.

Synthesizing Unit <constant_b0dd5d0cf3>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_b0dd5d0cf3> synthesized.

Synthesizing Unit <hold_fir_tap1_entity_a0f1aa4837>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <hold_fir_tap1_entity_a0f1aa4837> synthesized.

Synthesizing Unit <constant_37b2f0b7ea>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_37b2f0b7ea> synthesized.

Synthesizing Unit <hold_fir_tap7_entity_3449d19f28>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <hold_fir_tap7_entity_3449d19f28> synthesized.

Synthesizing Unit <constant_32e8526bad>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_32e8526bad> synthesized.

Synthesizing Unit <hold_fir_tap8_entity_2e0727bf4e>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
    Summary:
	no macro.
Unit <hold_fir_tap8_entity_2e0727bf4e> synthesized.

Synthesizing Unit <constant_6c8e1bed76>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_6c8e1bed76> synthesized.

Synthesizing Unit <reinterpret_41e5bd5e40>.
    Related source file is "/tools/casper/projects/hong/my_vegas_devel/mode13/cichbcic_core/synth_model/cichbcic_core.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_41e5bd5e40> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 117
 2-bit subtractor                                      : 2
 25-bit adder                                          : 16
 26-bit adder                                          : 16
 27-bit adder                                          : 16
 28-bit adder                                          : 8
 29-bit adder                                          : 8
 30-bit adder                                          : 8
 31-bit adder                                          : 8
 32-bit adder                                          : 4
 33-bit adder                                          : 5
 34-bit adder                                          : 5
 35-bit adder                                          : 5
 36-bit adder                                          : 3
 37-bit adder                                          : 3
 38-bit adder                                          : 3
 39-bit adder                                          : 2
 40-bit adder                                          : 1
 41-bit adder                                          : 1
 42-bit adder                                          : 1
 43-bit adder                                          : 1
 44-bit adder                                          : 1
# Registers                                            : 159
 1-bit register                                        : 2
 25-bit register                                       : 16
 26-bit register                                       : 16
 27-bit register                                       : 16
 28-bit register                                       : 8
 29-bit register                                       : 8
 30-bit register                                       : 8
 31-bit register                                       : 8
 32-bit register                                       : 4
 33-bit register                                       : 8
 34-bit register                                       : 8
 35-bit register                                       : 8
 36-bit register                                       : 10
 37-bit register                                       : 10
 38-bit register                                       : 10
 39-bit register                                       : 2
 40-bit register                                       : 1
 41-bit register                                       : 1
 42-bit register                                       : 1
 43-bit register                                       : 1
 44-bit register                                       : 1
 48-bit register                                       : 12
# Comparators                                          : 4
 16-bit comparator equal                               : 2
 17-bit comparator equal                               : 1
 18-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <cntr_11_0_6400a835b899f648.ngc>.
Reading core <cntr_11_0_a0d692c18ceb283e.ngc>.
Reading core <mult_11_2_893416810381d560.ngc>.
Reading core <addsb_11_0_a6179ec1a236388e.ngc>.
Reading core <addsb_11_0_5bfb73f1589643d3.ngc>.
Reading core <addsb_11_0_e35a3bf39f366fd8.ngc>.
Reading core <addsb_11_0_5de09ee679db1560.ngc>.
Loading core <cntr_11_0_6400a835b899f648> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_a0d692c18ceb283e> for timing and area information for instance <comp1.core_instance1>.
Loading core <mult_11_2_893416810381d560> for timing and area information for instance <comp0.core_instance0>.
Loading core <addsb_11_0_a6179ec1a236388e> for timing and area information for instance <comp0.core_instance0>.
Loading core <addsb_11_0_5bfb73f1589643d3> for timing and area information for instance <comp1.core_instance1>.
Loading core <addsb_11_0_e35a3bf39f366fd8> for timing and area information for instance <comp2.core_instance2>.
Loading core <addsb_11_0_5de09ee679db1560> for timing and area information for instance <comp3.core_instance3>.

Synthesizing (advanced) Unit <counter_4d9f59591b>.
The following registers are absorbed into counter <count_reg_20_23_0>: 1 register on signal <count_reg_20_23_0>.
Unit <counter_4d9f59591b> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 115
 25-bit adder                                          : 16
 26-bit adder                                          : 16
 27-bit adder                                          : 16
 28-bit adder                                          : 8
 29-bit adder                                          : 8
 30-bit adder                                          : 8
 31-bit adder                                          : 8
 32-bit adder                                          : 4
 33-bit adder                                          : 5
 34-bit adder                                          : 5
 35-bit adder                                          : 5
 36-bit adder                                          : 3
 37-bit adder                                          : 3
 38-bit adder                                          : 3
 39-bit adder                                          : 2
 40-bit adder                                          : 1
 41-bit adder                                          : 1
 42-bit adder                                          : 1
 43-bit adder                                          : 1
 44-bit adder                                          : 1
# Counters                                             : 2
 1-bit down counter                                    : 2
# Registers                                            : 7262
 Flip-Flops                                            : 7262
# Comparators                                          : 4
 16-bit comparator equal                               : 2
 17-bit comparator equal                               : 1
 18-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <p_adder1_entity_7661d8894d> ...

Optimizing unit <addsub_6eb5f4740f> ...

Optimizing unit <srl17e_1> ...

Optimizing unit <p_adder2_entity_252974f8c2> ...

Optimizing unit <addsub_b4fd6cc060> ...

Optimizing unit <srl17e_2> ...

Optimizing unit <p_adder3_entity_cdc32c2ca9> ...

Optimizing unit <addsub_f6988cbd01> ...

Optimizing unit <srl17e_3> ...

Optimizing unit <p_adder4_entity_9312cee7d8> ...

Optimizing unit <addsub_7d1974bd4f> ...

Optimizing unit <p_adder1_entity_3c6ffc487b> ...

Optimizing unit <addsub_a6d6abc1fb> ...

Optimizing unit <srl17e_4> ...

Optimizing unit <p_adder2_entity_4a295385cb> ...

Optimizing unit <addsub_2de4d085a7> ...

Optimizing unit <srl17e_5> ...

Optimizing unit <p_adder3_entity_6a24f9e40a> ...

Optimizing unit <addsub_78fc83082e> ...

Optimizing unit <srl17e_6> ...

Optimizing unit <addsub_2a7fe08e67> ...

Optimizing unit <addsub_f1849463e9> ...

Optimizing unit <srl17e_7> ...

Optimizing unit <addsub_e63f1751f5> ...

Optimizing unit <srl17e_8> ...

Optimizing unit <addsub_5d08e5a27e> ...

Optimizing unit <srl17e_9> ...

Optimizing unit <addsub_849323e8f6> ...

Optimizing unit <addsub_f62aecf512> ...

Optimizing unit <srl17e_10> ...

Optimizing unit <addsub_fa63be3dfe> ...

Optimizing unit <srl17e_11> ...

Optimizing unit <addsub_8f8925e093> ...

Optimizing unit <srl17e_12> ...

Optimizing unit <addsub_958f59c040> ...

Optimizing unit <addsub_4b2650d0e6> ...

Optimizing unit <srl17e_13> ...

Optimizing unit <addsub_614a30f654> ...

Optimizing unit <addsub_b829aecccd> ...

Optimizing unit <addsub_d65218df4d> ...

Optimizing unit <srl17e_14> ...

Optimizing unit <srl17e_15> ...

Optimizing unit <srl17e_16> ...

Optimizing unit <single_reg_w_init_2> ...

Optimizing unit <addsub_b17f382b30> ...

Optimizing unit <srl17e_18> ...

Optimizing unit <addsub_1f7f5d69b1> ...

Optimizing unit <addsub_619c589516> ...

Optimizing unit <srl17e_19> ...

Optimizing unit <srl17e_20> ...

Optimizing unit <single_reg_w_init_3> ...

Optimizing unit <addsub_38883d04b4> ...

Optimizing unit <srl17e_21> ...

Optimizing unit <addsub_20d573ab12> ...

Optimizing unit <addsub_a3fafab502> ...

Optimizing unit <srl17e_22> ...

Optimizing unit <srl17e_23> ...

Optimizing unit <single_reg_w_init_4> ...

Optimizing unit <srl17e_25> ...

Optimizing unit <delay_d5831e814a> ...

Optimizing unit <srl17e_24> ...

Optimizing unit <srl17e_26> ...

Optimizing unit <srl17e_27> ...

Optimizing unit <cichbcic_core> ...

Optimizing unit <stage5_dec2_entity_b7d1cdd330> ...

Optimizing unit <halfband1_entity_83ad1d234b> ...

Optimizing unit <adder_tree_entity_418f80e00e> ...
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block cichbcic_core, actual ratio is 3.
INFO:Xst:2260 - The FF/Latch <cic_stage_dec4_b6f00e3969/down_sample1_ccf3fb6119/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <cichbcic_core> is equivalent to the following FF/Latch : <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/down_sample1_624e61f010/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

Processing Unit <cichbcic_core> :
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_35>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_34>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_33>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_32>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_31>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_30>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_29>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_28>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_27>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_26>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_25>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_24>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_23>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_22>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_21>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_20>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_19>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_18>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_17>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_16>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_15>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_14>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_13>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_12>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_11>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_10>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_9>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_8>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_7>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_6>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_5>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_4>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_3>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_2>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_1>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/op_mem_91_20_7_0>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_36>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_35>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_34>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_33>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_32>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_31>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_30>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_29>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_28>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_27>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_26>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_25>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_24>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_23>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_22>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_21>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_20>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_19>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_18>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_17>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_16>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_15>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_14>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_13>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_12>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_11>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_10>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_9>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_8>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_7>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_6>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_5>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_4>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_3>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_2>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_1>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/op_mem_91_20_7_0>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_37>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_36>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_35>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_34>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_33>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_32>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_31>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_30>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_29>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_28>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_27>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_26>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_25>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_24>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_23>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_22>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_21>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_20>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_19>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_18>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_17>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_16>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_15>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_14>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_13>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_12>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_11>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_10>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_9>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_8>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_7>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_6>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_5>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_4>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_3>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_2>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_1>.
	Found 8-bit shift register for signal <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/op_mem_91_20_7_0>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_32>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_31>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_30>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_29>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_28>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_27>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_26>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_25>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_24>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_23>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_22>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_21>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_20>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_19>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_18>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_17>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_16>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_15>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_14>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_13>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_12>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_11>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_10>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_9>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_8>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_7>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_6>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_5>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_4>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_3>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_2>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_1>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/op_mem_91_20_3_0>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_33>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_32>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_31>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_30>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_29>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_28>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_27>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_26>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_25>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_24>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_23>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_22>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_21>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_20>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_19>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_18>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_17>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_16>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_15>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_14>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_13>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_12>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_11>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_10>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_9>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_8>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_7>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_6>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_5>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_4>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_3>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_2>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_1>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/op_mem_91_20_3_0>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_34>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_33>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_32>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_31>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_30>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_29>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_28>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_27>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_26>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_25>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_24>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_23>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_22>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_21>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_20>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_19>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_18>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_17>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_16>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_15>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_14>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_13>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_12>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_11>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_10>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_9>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_8>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_7>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_6>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_5>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_4>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_3>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_2>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_1>.
	Found 4-bit shift register for signal <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/op_mem_91_20_3_0>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_47>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_46>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_45>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_44>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_43>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_42>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_41>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_40>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_39>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_38>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_37>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_36>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_35>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_34>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_33>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_32>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_31>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_30>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_29>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_28>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_27>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_26>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_25>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_24>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_23>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_22>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_21>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_20>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_19>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_18>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_17>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_16>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_15>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_14>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_13>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_12>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_11>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_10>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_9>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_8>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_7>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_6>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_5>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_4>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_3>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_2>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_1>.
	Found 12-bit shift register for signal <halfband1_83ad1d234b/adder_tree_418f80e00e/dly10/op_mem_20_24_3_0>.
Unit <cichbcic_core> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5392
 Flip-Flops                                            : 5392
# Shift Registers                                      : 261
 12-bit shift register                                 : 48
 4-bit shift register                                  : 102
 8-bit shift register                                  : 111

=========================================================================
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree1_578796265e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree2_26191ce105/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree3_85b4eca831/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree4_72a5a00334/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree5_4b1f19d7fe/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree6_63c9ecdd20/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree7_42eb138323/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder3_6a24f9e40a/adder_tree8_4f6aa57901/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree2_5c5381b772/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree4_1579e19049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree6_39c8f3079e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder4_a5092f85da/adder_tree8_b0adb61240/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree1_bf524f6f6a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree2_482ffc1f87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree3_3e1d61a054/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree4_a787865502/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree5_6a7e8deed6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree6_40e7f1cf0f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree7_7141b4ee2a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree8_204fd407b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree1_63a86f4f14/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree2_73fc4c9507/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree3_979ae67a92/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree4_704d3158e8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree5_7a237bb74c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree6_102587b5d3/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree7_51f7a38670/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder2_4a295385cb/adder_tree8_abad0302e7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree2_6e12bd810f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree1_4cd7ebfdc8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder3_2993de1819/adder_tree2_48817cd60d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder4_9a926c16f6/adder_tree2_fc900cfa40/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree1_31b1833c76/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree2_1691d44791/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree3_3a13a2d488/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage5_dec2_b7d1cdd330/adder_tree4_86755ab36c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree1_3c800f7509/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree2_b339f32084/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec3_441469ff8f/adder_tree3_aa7fdc046c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree1_9d526316a6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree2_ea67e82413/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_stage_dec4_b6f00e3969/adder_tree3_dcacedd84b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree3_07d9ce4dd7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder1_a818d6e68b/adder_tree4_9f2016bc46/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree1_c6fca0fcfb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree2_09e4231899/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree3_f3f25ff4ec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder2_bb24f12742/adder_tree4_1110c2967f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree1_48b7c822d0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree2_4160717c08/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree3_9e72ba98ea/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder3_aed56babbd/adder_tree4_d9f39834f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree2_9be1cbe10a/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage3_dec2_4774a9beac/p_adder4_4081ffc9c0/adder_tree4_0fd4508c12/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree1_34871ad021/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder1_bbc5e9a942/adder_tree2_14ba0870da/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage4_dec2_2bbbcaeeb8/p_adder2_5994a06339/adder_tree1_7dd3bbbaf1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree9_3b3c4c377d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree1_e78d1e76b6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree2_72e2a15525/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree10_967948ff0c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree11_f89f10e45c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree12_fb6ac476f7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree13_5a14e6a5bd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree14_c78a02fd93/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree15_89ad06e1d9/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree16_d6669a3049/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree3_2fa18602ae/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree4_ff6cd1ed21/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree5_702d090325/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree1_d35da23fe2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree2_b5887d0a69/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree10_b9fe764fa5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree11_3a456232ee/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree12_aeb18274f6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree13_083fe0b0e6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree14_32b7da6bba/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree15_8ec7f672ff/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree16_eaecd7aacd/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree3_f615e36a15/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree4_71aee21cd2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree5_c0ca6e8436/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree6_593693c3d6/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree7_66290f969b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder1_7661d8894d/adder_tree8_544a037d9e/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree5_8f54c91d17/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree6_d8d8e75d9f/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree7_5e30398bc2/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree8_bec60f1354/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree9_3d142897fb/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree2_b7f37c926d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree10_eeb237a269/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree12_e94a681297/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree14_11f616223c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree16_63a9406dec/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree4_a2e9d1ea3c/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree6_1970ed789d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder4_9312cee7d8/adder_tree8_a328fd35b7/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree1_7d910c0945/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage2_dec2_0b5dc5c0dd/p_adder1_3c6ffc487b/adder_tree2_d412ea32ce/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree6_a38ce31f3d/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree7_2fd7efa680/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree8_8abdebecb8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder2_252974f8c2/adder_tree9_dd42dc42c1/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree1_f971f51b01/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree2_9a7f690c87/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree10_f1bf6e90a0/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree11_8b0919cb77/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree12_6eb5e76407/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree13_2f0caafb4b/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree14_440b0d96c8/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree15_36dc6b3d62/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree16_0bf81da524/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree3_b9508e8adf/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cic_pow2_1_ce4f7e0900/stage1_dec2_3e8ab687de/p_adder3_cdc32c2ca9/adder_tree4_986da3c7d5/adder_0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cichbcic_core>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cichbcic_core.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 11487
#      GND                         : 20
#      INV                         : 3
#      LUT1                        : 2
#      LUT2                        : 3859
#      LUT3                        : 4
#      LUT4                        : 1
#      LUT5                        : 1
#      MUXCY                       : 3730
#      VCC                         : 12
#      XORCY                       : 3855
# FlipFlops/Latches                : 6137
#      FD                          : 2
#      FDE                         : 5515
#      FDRE                        : 500
#      FDSE                        : 120
# Shift Registers                  : 916
#      SRL16E                      : 655
#      SRLC16E                     : 261
# DSPs                             : 18
#      DSP48E1                     : 18

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1759-1 


Slice Logic Utilization: 
 Number of Slice Registers:            6137  out of  595200     1%  
 Number of Slice LUTs:                 4786  out of  297600     1%  
    Number used as Logic:              3870  out of  297600     1%  
    Number used as Memory:              916  out of  122240     0%  
       Number used as SRL:              916

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6735
   Number with an unused Flip Flop:     598  out of   6735     8%  
   Number with an unused LUT:          1949  out of   6735    28%  
   Number of fully used LUT-FF pairs:  4188  out of   6735    62%  
   Number of unique control sets:        26

IO Utilization: 
 Number of IOs:                         419
 Number of bonded IOBs:                   0  out of    840     0%  

Specific Feature Utilization:
 Number of DSP48E1s:                     18  out of   2016     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                           | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk_1                              | NONE(cic_stage_dec4_b6f00e3969/down_sample1_ccf3fb6119/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2)| 7071  |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.700ns (Maximum Frequency: 270.270MHz)
   Minimum input arrival time before clock: 2.060ns
   Maximum output required time after clock: 0.375ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1'
  Clock period: 3.700ns (frequency: 270.270MHz)
  Total number of paths / destination ports: 182811 / 8667
-------------------------------------------------------------------------
Delay:               3.700ns (Levels of Logic = 0)
  Source:            halfband1_83ad1d234b/hold_fir_tap8_2e0727bf4e/mult/comp0.core_instance0/blk00000004 (DSP)
  Destination:       halfband1_83ad1d234b/hold_fir_tap8_2e0727bf4e/mult/comp0.core_instance0/blk00000003 (DSP)
  Source Clock:      clk_1 rising
  Destination Clock: clk_1 rising

  Data Path: halfband1_83ad1d234b/hold_fir_tap8_2e0727bf4e/mult/comp0.core_instance0/blk00000004 to halfband1_83ad1d234b/hold_fir_tap8_2e0727bf4e/mult/comp0.core_instance0/blk00000003
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->PCOUT47    1   2.362   0.000  blk00000004 (sig00000033)
     DSP48E1:PCIN47            1.338          blk00000003
    ----------------------------------------
    Total                      3.700ns (3.700ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_1'
  Total number of paths / destination ports: 22011 / 7754
-------------------------------------------------------------------------
Offset:              2.060ns (Levels of Logic = 3)
  Source:            ce_1 (PAD)
  Destination:       halfband1_83ad1d234b/hold_fir_tap8_2e0727bf4e/mult/comp0.core_instance0/blk00000005 (FF)
  Destination Clock: clk_1 rising

  Data Path: ce_1 to halfband1_83ad1d234b/hold_fir_tap8_2e0727bf4e/mult/comp0.core_instance0/blk00000005
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O         1023   0.068   0.769  halfband1_83ad1d234b/hold_fir_tap11_907c07f1f7/mult/internal_ce1 (halfband1_83ad1d234b/adder_tree_418f80e00e/addr11_4dc2a4fe75/addsub/extra_reg_ce)
     begin scope: 'halfband1_83ad1d234b/hold_fir_tap8_2e0727bf4e/mult/comp0.core_instance0:ce'
     LUT2:I0->O           23   0.068   0.539  blk00000016 (sig00000003)
     FDRE:R                    0.434          blk00000015
    ----------------------------------------
    Total                      2.060ns (0.752ns logic, 1.308ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            convert6/latency_test.reg/partial_one.last_srl17e/reg_array[31].fde_used.u2 (FF)
  Destination:       out_x0(31) (PAD)
  Source Clock:      clk_1 rising

  Data Path: convert6/latency_test.reg/partial_one.last_srl17e/reg_array[31].fde_used.u2 to out_x0(31)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.375   0.000  convert6/latency_test.reg/partial_one.last_srl17e/reg_array[31].fde_used.u2 (out_x0(31))
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1          |    3.700|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 63.00 secs
Total CPU time to Xst completion: 49.96 secs
 
--> 


Total memory usage is 568460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 3965 (   0 filtered)
Number of infos    :   32 (   0 filtered)

