
*** Running vivado
    with args -log Fir_filter_PmodAD1_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Fir_filter_PmodAD1_0_0.tcl



****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Tue Nov 12 08:22:46 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Fir_filter_PmodAD1_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 691.664 ; gain = 237.859
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/ERN24004/Projects/ip_repo/ad1_dma_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/ERN24004/Projects/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Fir_filter_PmodAD1_0_0
Command: synth_design -top Fir_filter_PmodAD1_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Device 21-9227] Part: xc7z007sclg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26208
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1558.004 ; gain = 445.570
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'adc_data_valid', assumed default net type 'wire' [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0.v:201]
INFO: [Synth 8-6157] synthesizing module 'Fir_filter_PmodAD1_0_0' [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/synth/Fir_filter_PmodAD1_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'PmodAD1_v1_0' [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'PmodAD1_v1_0_S00_AXI' [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0_S00_AXI.v:235]
INFO: [Synth 8-226] default block is never used [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0_S00_AXI.v:376]
INFO: [Synth 8-6155] done synthesizing module 'PmodAD1_v1_0_S00_AXI' (0#1) [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'ad1_dma_master_lite_v1_0_M_AXI' [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/ad1_dma_master_lite_v1_0_M_AXI.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/ad1_dma_master_lite_v1_0_M_AXI.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/ad1_dma_master_lite_v1_0_M_AXI.v:347]
INFO: [Synth 8-226] default block is never used [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/ad1_dma_master_lite_v1_0_M_AXI.v:444]
INFO: [Synth 8-6157] synthesizing module 'ad1_spi' [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/src/ad1_spi.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ad1_spi' (0#1) [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/src/ad1_spi.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ad1_dma_master_lite_v1_0_M_AXI' (0#1) [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/ad1_dma_master_lite_v1_0_M_AXI.v:4]
WARNING: [Synth 8-7071] port 'ad1_cs' of module 'ad1_dma_master_lite_v1_0_M_AXI' is unconnected for instance 'ad1_dma_master_lite_v1_0_M_AXI_inst' [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0.v:163]
WARNING: [Synth 8-7071] port 'ad1_sdin0' of module 'ad1_dma_master_lite_v1_0_M_AXI' is unconnected for instance 'ad1_dma_master_lite_v1_0_M_AXI_inst' [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0.v:163]
WARNING: [Synth 8-7071] port 'ad1_sdin1' of module 'ad1_dma_master_lite_v1_0_M_AXI' is unconnected for instance 'ad1_dma_master_lite_v1_0_M_AXI_inst' [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0.v:163]
WARNING: [Synth 8-7071] port 'ad1_sclk' of module 'ad1_dma_master_lite_v1_0_M_AXI' is unconnected for instance 'ad1_dma_master_lite_v1_0_M_AXI_inst' [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0.v:163]
WARNING: [Synth 8-7071] port 'led' of module 'ad1_dma_master_lite_v1_0_M_AXI' is unconnected for instance 'ad1_dma_master_lite_v1_0_M_AXI_inst' [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0.v:163]
WARNING: [Synth 8-7023] instance 'ad1_dma_master_lite_v1_0_M_AXI_inst' of module 'ad1_dma_master_lite_v1_0_M_AXI' has 32 connections declared, but only 27 given [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0.v:163]
INFO: [Synth 8-6157] synthesizing module 'pmod_bridge_0' [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/src/pmod_bridge_0/synth/pmod_bridge_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pmod_concat' [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/src/pmod_bridge_0/src/pmod_concat.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pmod_concat' (0#1) [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/src/pmod_bridge_0/src/pmod_concat.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pmod_bridge_0' (0#1) [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/src/pmod_bridge_0/synth/pmod_bridge_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'PmodAD1_v1_0' (0#1) [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Fir_filter_PmodAD1_0_0' (0#1) [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/synth/Fir_filter_PmodAD1_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0_S00_AXI.v:227]
WARNING: [Synth 8-3848] Net ad1_cs in module/entity PmodAD1_v1_0_S00_AXI does not have driver. [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0_S00_AXI.v:22]
WARNING: [Synth 8-3848] Net ad1_sclk in module/entity PmodAD1_v1_0_S00_AXI does not have driver. [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0_S00_AXI.v:25]
WARNING: [Synth 8-3848] Net led in module/entity PmodAD1_v1_0_S00_AXI does not have driver. [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0_S00_AXI.v:26]
WARNING: [Synth 8-3848] Net ad1_data_r in module/entity PmodAD1_v1_0_S00_AXI does not have driver. [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0_S00_AXI.v:93]
WARNING: [Synth 8-3848] Net led in module/entity ad1_spi does not have driver. [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/src/ad1_spi.v:50]
WARNING: [Synth 8-6014] Unused sequential element buffer_reg was removed. 
WARNING: [Synth 8-3848] Net in_top_bus_I in module/entity pmod_concat does not have driver. [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/src/pmod_bridge_0/src/pmod_concat.v:84]
WARNING: [Synth 8-3848] Net in_top_uart_gpio_bus_I in module/entity pmod_concat does not have driver. [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/src/pmod_bridge_0/src/pmod_concat.v:87]
WARNING: [Synth 8-3848] Net in_top_i2c_gpio_bus_I in module/entity pmod_concat does not have driver. [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/src/pmod_bridge_0/src/pmod_concat.v:90]
WARNING: [Synth 8-3848] Net in_bottom_bus_I in module/entity pmod_concat does not have driver. [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/src/pmod_bridge_0/src/pmod_concat.v:94]
WARNING: [Synth 8-3848] Net in_bottom_uart_gpio_bus_I in module/entity pmod_concat does not have driver. [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/src/pmod_bridge_0/src/pmod_concat.v:97]
WARNING: [Synth 8-3848] Net in_bottom_i2c_gpio_bus_I in module/entity pmod_concat does not have driver. [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/src/pmod_bridge_0/src/pmod_concat.v:100]
WARNING: [Synth 8-3848] Net sample_data in module/entity PmodAD1_v1_0 does not have driver. [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0.v:105]
WARNING: [Synth 8-3848] Net adc_data_valid in module/entity PmodAD1_v1_0 does not have driver. [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/PmodAD1_v1_0.v:201]
WARNING: [Synth 8-7129] Port in_top_bus_I[3] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_I[2] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_uart_gpio_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_uart_gpio_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_I[3] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_I[2] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_O[3] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_O[2] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_T[3] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_T[2] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_T[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_uart_gpio_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_uart_gpio_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_uart_gpio_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_uart_gpio_bus_T[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_T[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_O[3] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_O[2] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_T[3] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_T[2] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_bus_T[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_T[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_T[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module ad1_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module ad1_spi is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[0] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[0] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[31] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[30] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[29] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[28] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[27] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[26] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[25] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[24] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[23] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[22] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[21] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[20] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[19] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[18] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[17] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[16] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[15] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[14] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[13] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[12] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[11] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[10] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[9] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[8] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[7] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[6] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[5] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[4] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[3] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[2] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[1] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data[0] in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_data_valid in module ad1_dma_master_lite_v1_0_M_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port ad1_cs in module PmodAD1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port ad1_sclk in module PmodAD1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module PmodAD1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module PmodAD1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port ad1_sdin0 in module PmodAD1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port ad1_sdin1 in module PmodAD1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module PmodAD1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module PmodAD1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module PmodAD1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module PmodAD1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module PmodAD1_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module PmodAD1_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1680.047 ; gain = 567.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1680.047 ; gain = 567.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1680.047 ; gain = 567.613
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1680.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/src/pmod_bridge_0/pmod_bridge_0_board.xdc] for cell 'inst/PmodAD1_pmod_bridge_0_0/inst'
Finished Parsing XDC File [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/src/pmod_bridge_0/pmod_bridge_0_board.xdc] for cell 'inst/PmodAD1_pmod_bridge_0_0/inst'
Parsing XDC File [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/Fir_filter_PmodAD1_0_0_board.xdc] for cell 'inst'
CRITICAL WARNING: [Common 17-69] Command failed: BOARD_PART_PIN cannot be assigned to more than one port [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/Fir_filter_PmodAD1_0_0_board.xdc:3]
CRITICAL WARNING: [Common 17-69] Command failed: BOARD_PART_PIN cannot be assigned to more than one port [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/Fir_filter_PmodAD1_0_0_board.xdc:4]
CRITICAL WARNING: [Common 17-69] Command failed: BOARD_PART_PIN cannot be assigned to more than one port [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/Fir_filter_PmodAD1_0_0_board.xdc:5]
CRITICAL WARNING: [Common 17-69] Command failed: BOARD_PART_PIN cannot be assigned to more than one port [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/Fir_filter_PmodAD1_0_0_board.xdc:6]
CRITICAL WARNING: [Common 17-69] Command failed: BOARD_PART_PIN cannot be assigned to more than one port [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/Fir_filter_PmodAD1_0_0_board.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: BOARD_PART_PIN cannot be assigned to more than one port [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/Fir_filter_PmodAD1_0_0_board.xdc:8]
CRITICAL WARNING: [Common 17-69] Command failed: BOARD_PART_PIN cannot be assigned to more than one port [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/Fir_filter_PmodAD1_0_0_board.xdc:9]
CRITICAL WARNING: [Common 17-69] Command failed: BOARD_PART_PIN cannot be assigned to more than one port [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/Fir_filter_PmodAD1_0_0_board.xdc:10]
Finished Parsing XDC File [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ip/Fir_filter_PmodAD1_0_0/Fir_filter_PmodAD1_0_0_board.xdc] for cell 'inst'
Parsing XDC File [C:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.runs/Fir_filter_PmodAD1_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.runs/Fir_filter_PmodAD1_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.runs/Fir_filter_PmodAD1_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Fir_filter_PmodAD1_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Fir_filter_PmodAD1_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1681.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1687.711 ; gain = 6.309
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1687.711 ; gain = 575.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1687.711 ; gain = 575.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/PmodAD1_pmod_bridge_0_0/inst. (constraint file  C:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.runs/Fir_filter_PmodAD1_0_0_synth_1/dont_touch.xdc, line 11).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.runs/Fir_filter_PmodAD1_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property KEEP_HIERARCHY = SOFT for inst/PmodAD1_pmod_bridge_0_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1687.711 ; gain = 575.277
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ad1_spi'
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'ad1_dma_master_lite_v1_0_M_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'ad1_dma_master_lite_v1_0_M_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'ad1_dma_master_lite_v1_0_M_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_HOLD |                               00 |                               00
           S_FRONT_PORCH |                               01 |                               01
              S_SHIFTING |                               10 |                               10
            S_BACK_PORCH |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ad1_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   WADDR |                               01 |                               10
                   WDATA |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'ad1_dma_master_lite_v1_0_M_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   RADDR |                               01 |                               10
                   RDATA |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'ad1_dma_master_lite_v1_0_M_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
              INIT_WRITE |                             0010 |                               01
               INIT_READ |                             0100 |                               10
            INIT_COMPARE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'one-hot' in module 'ad1_dma_master_lite_v1_0_M_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1687.711 ; gain = 575.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 6     
	   4 Input   16 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port in_top_bus_I[3] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_I[2] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_I[1] in module pmod_concat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module ad1_spi.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module ad1_spi.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin TXN_DONE with 1st driver pin 'inst/ad1_dma_master_lite_v1_0_M_AXI_inst/compare_done_reg/Q' [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/ad1_dma_master_lite_v1_0_M_AXI.v:204]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin TXN_DONE with 2nd driver pin 'GND' [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/ad1_dma_master_lite_v1_0_M_AXI.v:204]
CRITICAL WARNING: [Synth 8-6858] multi-driven net TXN_DONE is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.gen/sources_1/bd/Fir_filter/ipshared/cd92/hdl/ad1_dma_master_lite_v1_0_M_AXI.v:204]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1687.711 ; gain = 575.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1687.711 ; gain = 575.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1687.711 ; gain = 575.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1687.711 ; gain = 575.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1687.711 ; gain = 575.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1687.711 ; gain = 575.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1687.711 ; gain = 575.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1687.711 ; gain = 575.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1687.711 ; gain = 575.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1687.711 ; gain = 575.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    29|
|2     |LUT1   |     8|
|3     |LUT2   |     9|
|4     |LUT3   |    15|
|5     |LUT4   |    26|
|6     |LUT5   |    72|
|7     |LUT6   |    22|
|8     |FDRE   |   254|
|9     |FDSE   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1687.711 ; gain = 575.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 63 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1687.711 ; gain = 567.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1687.711 ; gain = 575.277
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1687.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1687.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: aa3e8b19
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 126 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 1687.711 ; gain = 976.293
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1687.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.runs/Fir_filter_PmodAD1_0_0_synth_1/Fir_filter_PmodAD1_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1687.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/ERN24004/Projects/Cora-Z7-07S-AD1_DMA/Cora-Z7-07S-AD1_DMA.runs/Fir_filter_PmodAD1_0_0_synth_1/Fir_filter_PmodAD1_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Fir_filter_PmodAD1_0_0_utilization_synth.rpt -pb Fir_filter_PmodAD1_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 08:23:45 2024...
