// Seed: 2479877136
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  logic id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd30
) (
    input  tri  id_0,
    output tri  id_1,
    input  tri1 id_2,
    output tri1 id_3,
    output tri  _id_4
    , id_6
);
  integer [id_4 : 1] id_7;
  ;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_6
  );
  assign id_6 = 1;
endmodule
