/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [25:0] _01_;
  reg [12:0] _02_;
  wire [2:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [26:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [16:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [14:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = _00_ ^ celloutsig_0_3z;
  assign celloutsig_1_2z = celloutsig_1_0z ^ celloutsig_1_1z;
  assign celloutsig_1_7z = celloutsig_1_5z ^ celloutsig_1_2z;
  assign celloutsig_1_14z = celloutsig_1_7z ^ celloutsig_1_2z;
  assign celloutsig_0_4z = ~(in_data[1] ^ celloutsig_0_2z);
  reg [25:0] _08_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _08_ <= 26'h0000000;
    else _08_ <= in_data[38:13];
  assign { _00_, _01_[24:0] } = _08_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 13'h0000;
    else _02_ <= { in_data[158:150], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_7z = in_data[66:52] / { 1'h1, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_1z = { in_data[115:110], celloutsig_1_0z } > { in_data[135], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_13z = { _01_[9:4], celloutsig_0_8z } % { 1'h1, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_15z[12:7], celloutsig_1_10z } % { 1'h1, celloutsig_1_13z[12:5], celloutsig_1_13z[13], celloutsig_1_0z };
  assign celloutsig_0_9z = in_data[83:66] % { 1'h1, celloutsig_0_7z[10:6], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_15z = { _01_[16:4], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_3z } % { 1'h1, _01_[22:18], celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_1z = _01_[17:10] % { 1'h1, _01_[20:14] };
  assign celloutsig_0_2z = & _01_[5:2];
  assign celloutsig_1_5z = | { _02_[5:1], celloutsig_1_2z };
  assign celloutsig_0_3z = ^ { _01_[6], _00_, _01_[24:0], celloutsig_0_2z };
  assign celloutsig_1_0z = ^ in_data[130:120];
  assign celloutsig_0_10z = { in_data[25], celloutsig_0_2z, celloutsig_0_4z } << { celloutsig_0_9z[9:8], celloutsig_0_2z };
  assign celloutsig_1_10z = { _02_[6:3], celloutsig_1_1z } << { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_11z = { in_data[190:184], celloutsig_1_6z } << { _02_[7:1], celloutsig_1_1z };
  assign celloutsig_1_15z = { _02_[4:0], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_5z } << { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_4z[3:2], celloutsig_1_14z } <<< celloutsig_1_13z[3:1];
  assign celloutsig_0_6z = { _01_[13:9], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z } <<< { celloutsig_0_1z[5:0], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_8z = { _01_[19:16], celloutsig_0_2z } - { celloutsig_0_6z[9:6], celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_6z[4:3], celloutsig_0_4z } - celloutsig_0_10z;
  assign celloutsig_1_4z = _02_[8:4] - _02_[7:3];
  assign celloutsig_0_14z = ~((in_data[27] & celloutsig_0_9z[4]) | celloutsig_0_4z);
  assign celloutsig_1_12z = ~((celloutsig_1_1z & celloutsig_1_5z) | celloutsig_1_7z);
  assign celloutsig_1_6z = ~((in_data[110] & celloutsig_1_2z) | (in_data[96] & celloutsig_1_5z));
  assign celloutsig_1_8z = ~((celloutsig_1_1z & celloutsig_1_6z) | (celloutsig_1_1z & celloutsig_1_0z));
  assign { celloutsig_1_13z[3], celloutsig_1_13z[16:14], celloutsig_1_13z[2], celloutsig_1_13z[12], celloutsig_1_13z[5], celloutsig_1_13z[10:6], celloutsig_1_13z[13], celloutsig_1_13z[11], celloutsig_1_13z[1] } = ~ { celloutsig_1_12z, celloutsig_1_10z[3:1], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign _01_[25] = _00_;
  assign { celloutsig_1_13z[4], celloutsig_1_13z[0] } = { celloutsig_1_13z[13], celloutsig_1_13z[13] };
  assign { out_data[138:128], out_data[98:96], out_data[32], out_data[26:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
