{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 25 21:53:19 2020 " "Info: Processing started: Fri Dec 25 21:53:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off stabilizer -c stabilizer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off stabilizer -c stabilizer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[0\] " "Warning: Node \"temp\[0\]\" is a latch" {  } { { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[1\] " "Warning: Node \"temp\[1\]\" is a latch" {  } { { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[2\] " "Warning: Node \"temp\[2\]\" is a latch" {  } { { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[3\] " "Warning: Node \"temp\[3\]\" is a latch" {  } { { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[4\] " "Warning: Node \"temp\[4\]\" is a latch" {  } { { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[5\] " "Warning: Node \"temp\[5\]\" is a latch" {  } { { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[6\] " "Warning: Node \"temp\[6\]\" is a latch" {  } { { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[7\] " "Warning: Node \"temp\[7\]\" is a latch" {  } { { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "EN " "Info: Assuming node \"EN\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "clk " "Info: Assuming node \"clk\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "temp\[1\]~0 " "Info: Detected gated clock \"temp\[1\]~0\" as buffer" {  } { { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "temp\[1\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "temp\[4\] X\[4\] EN 2.381 ns register " "Info: tsu for register \"temp\[4\]\" (data pin = \"X\[4\]\", clock pin = \"EN\") is 2.381 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.172 ns + Longest pin register " "Info: + Longest pin to register delay is 5.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns X\[4\] 1 PIN PIN_U16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 1; PIN Node = 'X\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { X[4] } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.201 ns) + CELL(0.154 ns) 5.172 ns temp\[4\] 2 REG LCCOMB_X1_Y17_N16 1 " "Info: 2: + IC(4.201 ns) + CELL(0.154 ns) = 5.172 ns; Loc. = LCCOMB_X1_Y17_N16; Fanout = 1; REG Node = 'temp\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.355 ns" { X[4] temp[4] } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.971 ns ( 18.77 % ) " "Info: Total cell delay = 0.971 ns ( 18.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.201 ns ( 81.23 % ) " "Info: Total interconnect delay = 4.201 ns ( 81.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.172 ns" { X[4] temp[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.172 ns" { X[4] {} X[4]~combout {} temp[4] {} } { 0.000ns 0.000ns 4.201ns } { 0.000ns 0.817ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.570 ns + " "Info: + Micro setup delay of destination is 0.570 ns" {  } { { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN destination 3.361 ns - Shortest register " "Info: - Shortest clock path from clock \"EN\" to destination register is 3.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns EN 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'EN'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.053 ns) 1.720 ns temp\[1\]~0 2 COMB LCCOMB_X1_Y11_N24 1 " "Info: 2: + IC(0.813 ns) + CELL(0.053 ns) = 1.720 ns; Loc. = LCCOMB_X1_Y11_N24; Fanout = 1; COMB Node = 'temp\[1\]~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { EN temp[1]~0 } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.000 ns) 2.431 ns temp\[1\]~0clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(0.711 ns) + CELL(0.000 ns) = 2.431 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'temp\[1\]~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { temp[1]~0 temp[1]~0clkctrl } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.053 ns) 3.361 ns temp\[4\] 4 REG LCCOMB_X1_Y17_N16 1 " "Info: 4: + IC(0.877 ns) + CELL(0.053 ns) = 3.361 ns; Loc. = LCCOMB_X1_Y17_N16; Fanout = 1; REG Node = 'temp\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { temp[1]~0clkctrl temp[4] } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 28.56 % ) " "Info: Total cell delay = 0.960 ns ( 28.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.401 ns ( 71.44 % ) " "Info: Total interconnect delay = 2.401 ns ( 71.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.361 ns" { EN temp[1]~0 temp[1]~0clkctrl temp[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.361 ns" { EN {} EN~combout {} temp[1]~0 {} temp[1]~0clkctrl {} temp[4] {} } { 0.000ns 0.000ns 0.813ns 0.711ns 0.877ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.172 ns" { X[4] temp[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.172 ns" { X[4] {} X[4]~combout {} temp[4] {} } { 0.000ns 0.000ns 4.201ns } { 0.000ns 0.817ns 0.154ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.361 ns" { EN temp[1]~0 temp[1]~0clkctrl temp[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.361 ns" { EN {} EN~combout {} temp[1]~0 {} temp[1]~0clkctrl {} temp[4] {} } { 0.000ns 0.000ns 0.813ns 0.711ns 0.877ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk BU\[6\] temp\[6\] 8.196 ns register " "Info: tco from clock \"clk\" to destination pin \"BU\[6\]\" through register \"temp\[6\]\" is 8.196 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.591 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.154 ns) 1.819 ns temp\[1\]~0 2 COMB LCCOMB_X1_Y11_N24 1 " "Info: 2: + IC(0.811 ns) + CELL(0.154 ns) = 1.819 ns; Loc. = LCCOMB_X1_Y11_N24; Fanout = 1; COMB Node = 'temp\[1\]~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { clk temp[1]~0 } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.000 ns) 2.530 ns temp\[1\]~0clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(0.711 ns) + CELL(0.000 ns) = 2.530 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'temp\[1\]~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { temp[1]~0 temp[1]~0clkctrl } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.154 ns) 3.591 ns temp\[6\] 4 REG LCCOMB_X31_Y23_N16 1 " "Info: 4: + IC(0.907 ns) + CELL(0.154 ns) = 3.591 ns; Loc. = LCCOMB_X31_Y23_N16; Fanout = 1; REG Node = 'temp\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { temp[1]~0clkctrl temp[6] } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.162 ns ( 32.36 % ) " "Info: Total cell delay = 1.162 ns ( 32.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.429 ns ( 67.64 % ) " "Info: Total interconnect delay = 2.429 ns ( 67.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.591 ns" { clk temp[1]~0 temp[1]~0clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.591 ns" { clk {} clk~combout {} temp[1]~0 {} temp[1]~0clkctrl {} temp[6] {} } { 0.000ns 0.000ns 0.811ns 0.711ns 0.907ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.605 ns + Longest register pin " "Info: + Longest register to pin delay is 4.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[6\] 1 REG LCCOMB_X31_Y23_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y23_N16; Fanout = 1; REG Node = 'temp\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[6] } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.501 ns) + CELL(2.104 ns) 4.605 ns BU\[6\] 2 PIN PIN_L16 0 " "Info: 2: + IC(2.501 ns) + CELL(2.104 ns) = 4.605 ns; Loc. = PIN_L16; Fanout = 0; PIN Node = 'BU\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.605 ns" { temp[6] BU[6] } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.104 ns ( 45.69 % ) " "Info: Total cell delay = 2.104 ns ( 45.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.501 ns ( 54.31 % ) " "Info: Total interconnect delay = 2.501 ns ( 54.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.605 ns" { temp[6] BU[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.605 ns" { temp[6] {} BU[6] {} } { 0.000ns 2.501ns } { 0.000ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.591 ns" { clk temp[1]~0 temp[1]~0clkctrl temp[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.591 ns" { clk {} clk~combout {} temp[1]~0 {} temp[1]~0clkctrl {} temp[6] {} } { 0.000ns 0.000ns 0.811ns 0.711ns 0.907ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.154ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.605 ns" { temp[6] BU[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.605 ns" { temp[6] {} BU[6] {} } { 0.000ns 2.501ns } { 0.000ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "EN BU\[2\] 7.800 ns Longest " "Info: Longest tpd from source pin \"EN\" to destination pin \"BU\[2\]\" is 7.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns EN 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'EN'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.816 ns) + CELL(2.130 ns) 7.800 ns BU\[2\] 2 PIN PIN_T4 0 " "Info: 2: + IC(4.816 ns) + CELL(2.130 ns) = 7.800 ns; Loc. = PIN_T4; Fanout = 0; PIN Node = 'BU\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.946 ns" { EN BU[2] } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.984 ns ( 38.26 % ) " "Info: Total cell delay = 2.984 ns ( 38.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.816 ns ( 61.74 % ) " "Info: Total interconnect delay = 4.816 ns ( 61.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { EN BU[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { EN {} EN~combout {} BU[2] {} } { 0.000ns 0.000ns 4.816ns } { 0.000ns 0.854ns 2.130ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "temp\[2\] X\[2\] clk -1.243 ns register " "Info: th for register \"temp\[2\]\" (data pin = \"X\[2\]\", clock pin = \"clk\") is -1.243 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.497 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.154 ns) 1.819 ns temp\[1\]~0 2 COMB LCCOMB_X1_Y11_N24 1 " "Info: 2: + IC(0.811 ns) + CELL(0.154 ns) = 1.819 ns; Loc. = LCCOMB_X1_Y11_N24; Fanout = 1; COMB Node = 'temp\[1\]~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { clk temp[1]~0 } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.000 ns) 2.530 ns temp\[1\]~0clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(0.711 ns) + CELL(0.000 ns) = 2.530 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'temp\[1\]~0clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { temp[1]~0 temp[1]~0clkctrl } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.053 ns) 3.497 ns temp\[2\] 4 REG LCCOMB_X37_Y3_N16 1 " "Info: 4: + IC(0.914 ns) + CELL(0.053 ns) = 3.497 ns; Loc. = LCCOMB_X37_Y3_N16; Fanout = 1; REG Node = 'temp\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { temp[1]~0clkctrl temp[2] } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 30.34 % ) " "Info: Total cell delay = 1.061 ns ( 30.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.436 ns ( 69.66 % ) " "Info: Total interconnect delay = 2.436 ns ( 69.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.497 ns" { clk temp[1]~0 temp[1]~0clkctrl temp[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.497 ns" { clk {} clk~combout {} temp[1]~0 {} temp[1]~0clkctrl {} temp[2] {} } { 0.000ns 0.000ns 0.811ns 0.711ns 0.914ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.740 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns X\[2\] 1 PIN PIN_U6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U6; Fanout = 1; PIN Node = 'X\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { X[2] } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.759 ns) + CELL(0.154 ns) 4.740 ns temp\[2\] 2 REG LCCOMB_X37_Y3_N16 1 " "Info: 2: + IC(3.759 ns) + CELL(0.154 ns) = 4.740 ns; Loc. = LCCOMB_X37_Y3_N16; Fanout = 1; REG Node = 'temp\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.913 ns" { X[2] temp[2] } "NODE_NAME" } } { "stabilizer.vhd" "" { Text "D:/文档/数电实验/稳定器/stabilizer.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.981 ns ( 20.70 % ) " "Info: Total cell delay = 0.981 ns ( 20.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.759 ns ( 79.30 % ) " "Info: Total interconnect delay = 3.759 ns ( 79.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.740 ns" { X[2] temp[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.740 ns" { X[2] {} X[2]~combout {} temp[2] {} } { 0.000ns 0.000ns 3.759ns } { 0.000ns 0.827ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.497 ns" { clk temp[1]~0 temp[1]~0clkctrl temp[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.497 ns" { clk {} clk~combout {} temp[1]~0 {} temp[1]~0clkctrl {} temp[2] {} } { 0.000ns 0.000ns 0.811ns 0.711ns 0.914ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.740 ns" { X[2] temp[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.740 ns" { X[2] {} X[2]~combout {} temp[2] {} } { 0.000ns 0.000ns 3.759ns } { 0.000ns 0.827ns 0.154ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 25 21:53:19 2020 " "Info: Processing ended: Fri Dec 25 21:53:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
