{
    "BENCHMARKS": {
        "DCT": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/DCT/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cva_64_a": {
            "design":"RTL_Benchmark/SVerilog/Cores/cva_64_a/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        }
    }
} 
