Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 03ee8179e1d4465198482efe1c33332d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_EP3_behav xil_defaultlib.tb_EP3 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture arch_mc14028b of entity xil_defaultlib.mc14028b [mc14028b_default]
Compiling architecture tb_arch of entity xil_defaultlib.tb_ep3
Built simulation snapshot tb_EP3_behav
