// Seed: 2036434427
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  inout tri id_18;
  inout wire id_17;
  assign module_1.id_12 = 0;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [1 : -1] id_23;
  assign id_18 = 1;
  wire id_24;
  assign id_9 = id_17;
endmodule
module module_1 #(
    parameter id_5 = 32'd78
) (
    output wor id_0,
    input supply0 id_1
    , id_11,
    input wire id_2,
    input supply0 id_3,
    output logic id_4,
    input tri0 _id_5,
    input tri id_6,
    input supply1 id_7,
    inout uwire id_8,
    input wand id_9
);
  assign id_4 = id_2;
  logic [id_5 : -1] id_12 = -1;
  always id_11 <= id_3;
  always_ff begin : LABEL_0
    id_4 = 1;
  end
  assign id_11 = -1;
  wire id_13 = 1;
  wire [-1 : 1] id_14 = id_11;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_14,
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_13,
      id_14,
      id_12,
      id_12,
      id_14,
      id_13,
      id_12
  );
  logic id_15;
  ;
endmodule
