import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    mem = comb_mem_d1(32, 1, 1);
    add = std_add(32);
    r = std_reg(32);
  }
  wires {
    group incr {
      add.left = mem.read_data;
      add.right = 32'd1;
      r.in = add.out;
      r.write_en = 1'd1;
      incr[done] = r.done;
    }
  }
  control {
    incr;
  }
}
---STDERR---
[WARN  papercut] tests/warnings/papercut/read-missing-write.futil
    11 |    group incr {
       |    ^^^^^^^^^^^^ [Papercut] Required signal not driven inside the group.
    When reading the port `mem.read_data', the ports [mem.addr0] must be written to.
    The primitive type `comb_mem_d1' requires this invariant.
