OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.

==========================================================================
resizer pre check_setup
--------------------------------------------------------------------------

==========================================================================
resizer pre report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer pre report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer pre report_worst_slack
--------------------------------------------------------------------------
worst slack 2.17

==========================================================================
resizer pre report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/_474_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/_474_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ uart_tx_inst/_474_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.37    0.37 v uart_tx_inst/_474_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         txd (net)
                  0.06    0.00    0.37 v uart_tx_inst/_329_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    0.42 ^ uart_tx_inst/_329_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         uart_tx_inst/_077_ (net)
                  0.07    0.00    0.42 ^ uart_tx_inst/_335_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.00    0.07    0.06    0.48 v uart_tx_inst/_335_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         uart_tx_inst/_010_ (net)
                  0.07    0.00    0.48 v uart_tx_inst/_474_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ uart_tx_inst/_474_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
resizer pre report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     2    0.02    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v uart_rx_inst/prescale[0] (uart_rx)
                                  1.20   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ uart_rx_inst/clk (uart_rx)
                         -2.63    3.37   library setup time
                                  3.37   data required time
-----------------------------------------------------------------------------
                                  3.37   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  2.17   slack (MET)



==========================================================================
resizer pre report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     2    0.02    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v uart_rx_inst/prescale[0] (uart_rx)
                                  1.20   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ uart_rx_inst/clk (uart_rx)
                         -2.63    3.37   library setup time
                                  3.37   data required time
-----------------------------------------------------------------------------
                                  3.37   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  2.17   slack (MET)



==========================================================================
resizer pre report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.41e-03   1.76e-03   1.03e-08   1.12e-02  26.3%
Combinational          2.17e-02   9.64e-03   6.74e-08   3.13e-02  73.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.11e-02   1.14e-02   7.77e-08   4.25e-02 100.0%
                          73.2%      26.8%       0.0%

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 54209 u^2 32% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
599

==========================================================================
pin_count
--------------------------------------------------------------------------
871

Perform port buffering...
[INFO RSZ-0027] Inserted 28 input buffers.
[INFO RSZ-0028] Inserted 15 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 15009um.
[INFO RSZ-0039] Resized 8 instances.
Repair tie lo fanout...
Repair tie hi fanout...

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
resizer check_setup
--------------------------------------------------------------------------

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 1.44

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/_474_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/_474_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ uart_tx_inst/_474_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.07    0.37    0.37 v uart_tx_inst/_474_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         net43 (net)
                  0.07    0.00    0.37 v uart_tx_inst/_329_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    0.43 ^ uart_tx_inst/_329_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         uart_tx_inst/_077_ (net)
                  0.07    0.00    0.43 ^ uart_tx_inst/_335_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.00    0.08    0.06    0.49 v uart_tx_inst/_335_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         uart_tx_inst/_010_ (net)
                  0.08    0.00    0.49 v uart_tx_inst/_474_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ uart_tx_inst/_474_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     1    0.00    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.20    0.73    1.93 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.10    0.00    1.93 v uart_rx_inst/prescale[0] (uart_rx)
                                  1.93   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ uart_rx_inst/clk (uart_rx)
                         -2.63    3.37   library setup time
                                  3.37   data required time
-----------------------------------------------------------------------------
                                  3.37   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  1.44   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     1    0.00    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.20    0.73    1.93 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.10    0.00    1.93 v uart_rx_inst/prescale[0] (uart_rx)
                                  1.93   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ uart_rx_inst/clk (uart_rx)
                         -2.63    3.37   library setup time
                                  3.37   data required time
-----------------------------------------------------------------------------
                                  3.37   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  1.44   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.0398991107940674

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7285

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.21644002199172974

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9701

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
1.9307

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
1.4358

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
74.366810

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.41e-03   1.69e-03   1.03e-08   1.11e-02  26.6%
Combinational          2.09e-02   9.80e-03   7.71e-08   3.07e-02  73.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.03e-02   1.15e-02   8.74e-08   4.18e-02 100.0%
                          72.5%      27.5%       0.0%

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 56084 u^2 34% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
642

==========================================================================
pin_count
--------------------------------------------------------------------------
957

Elapsed time: 0:00.52[h:]min:sec. CPU time: user 0.48 sys 0.03 (99%). Peak memory: 129288KB.
