#! /mingw64/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1391-gd480c4d7d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_000002a7ca35b970 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002a7ca35bc90 .scope module, "lfsr_4_tb" "lfsr_4_tb" 3 4;
 .timescale -9 -12;
v000002a7ca3a4330_0 .var "clk_in", 0 0;
v000002a7ca3a43d0_0 .net "q_out", 3 0, v000002a7ca3a4150_0;  1 drivers
v000002a7ca3a4470_0 .var "rst_in", 0 0;
v000002a7ca3a4510_0 .var "seed_in", 3 0;
S_000002a7ca35e150 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 34, 3 34 0, S_000002a7ca35bc90;
 .timescale -9 -12;
v000002a7ca35e2e0_0 .var/2s "i", 31 0;
S_000002a7ca35e380 .scope module, "uut" "lfsr_4" 3 12, 4 1 0, S_000002a7ca35bc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 4 "seed_in";
    .port_info 3 /OUTPUT 4 "q_out";
v000002a7ca35e510_0 .net "clk_in", 0 0, v000002a7ca3a4330_0;  1 drivers
v000002a7ca3566e0_0 .var "q1", 0 0;
v000002a7ca3a3f70_0 .var "q2", 0 0;
v000002a7ca3a4010_0 .var "q3", 0 0;
v000002a7ca3a40b0_0 .var "q4", 0 0;
v000002a7ca3a4150_0 .var "q_out", 3 0;
v000002a7ca3a41f0_0 .net "rst_in", 0 0, v000002a7ca3a4470_0;  1 drivers
v000002a7ca3a4290_0 .net "seed_in", 3 0, v000002a7ca3a4510_0;  1 drivers
E_000002a7ca3a8bd0 .event posedge, v000002a7ca35e510_0;
    .scope S_000002a7ca35e380;
T_0 ;
    %wait E_000002a7ca3a8bd0;
    %load/vec4 v000002a7ca3a41f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000002a7ca3a4290_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002a7ca3566e0_0, 0;
    %load/vec4 v000002a7ca3a4290_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000002a7ca3a3f70_0, 0;
    %load/vec4 v000002a7ca3a4290_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000002a7ca3a4010_0, 0;
    %load/vec4 v000002a7ca3a4290_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v000002a7ca3a40b0_0, 0;
    %load/vec4 v000002a7ca3a4290_0;
    %assign/vec4 v000002a7ca3a4150_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002a7ca3a4010_0;
    %load/vec4 v000002a7ca3a3f70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002a7ca3566e0_0;
    %load/vec4 v000002a7ca3a40b0_0;
    %xor;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002a7ca3a40b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002a7ca3a4150_0, 0;
    %load/vec4 v000002a7ca3a40b0_0;
    %assign/vec4 v000002a7ca3566e0_0, 0;
    %load/vec4 v000002a7ca3566e0_0;
    %load/vec4 v000002a7ca3a40b0_0;
    %xor;
    %assign/vec4 v000002a7ca3a3f70_0, 0;
    %load/vec4 v000002a7ca3a3f70_0;
    %assign/vec4 v000002a7ca3a4010_0, 0;
    %load/vec4 v000002a7ca3a4010_0;
    %assign/vec4 v000002a7ca3a40b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002a7ca35bc90;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v000002a7ca3a4330_0;
    %nor/r;
    %store/vec4 v000002a7ca3a4330_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000002a7ca35bc90;
T_2 ;
    %vpi_call/w 3 24 "$dumpfile", "lfsr_4.vcd" {0 0 0};
    %vpi_call/w 3 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a7ca35bc90 {0 0 0};
    %vpi_call/w 3 26 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a7ca3a4330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a7ca3a4470_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002a7ca3a4510_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a7ca3a4470_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a7ca3a4470_0, 0, 1;
    %fork t_1, S_000002a7ca35e150;
    %jmp t_0;
    .scope S_000002a7ca35e150;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a7ca35e2e0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002a7ca35e2e0_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_2.1, 5;
    %vpi_call/w 3 35 "$display", "%4b", v000002a7ca3a43d0_0 {0 0 0};
    %delay 10000, 0;
    %load/vec4 v000002a7ca35e2e0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000002a7ca35e2e0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_000002a7ca35bc90;
t_0 %join;
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/lfsr_4_tb.sv";
    "src/lfsr_4.sv";
