{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "ADC_CONVST",
					"strict" : false
				},
				{
					"name" : "ADC_SCK",
					"strict" : false
				},
				{
					"name" : "ADC_SDI",
					"strict" : false
				},
				{
					"name" : "servo_pulse[0]",
					"strict" : false
				},
				{
					"name" : "servo_pulse[1]",
					"strict" : false
				},
				{
					"name" : "test_pin1",
					"strict" : false
				},
				{
					"name" : "FPGA_CLK1_50",
					"strict" : false
				},
				{
					"name" : "reset_n",
					"strict" : false
				},
				{
					"name" : "ADC_SDO",
					"strict" : false
				}
			]
		}
	]
}