div_gen_xlslice_0_0.v,verilog,xil_defaultlib,../../../../../ip_repo/div_gen_new/src/div_gen_xlslice_0_0/sim/div_gen_xlslice_0_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
