#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c3d0d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c2fd00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x1c3e490 .functor NOT 1, L_0x1c7e0e0, C4<0>, C4<0>, C4<0>;
L_0x1c7dec0 .functor XOR 298, L_0x1c7dba0, L_0x1c7ddf0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1c7dfd0 .functor XOR 298, L_0x1c7dec0, L_0x1c7df30, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1c7b160_0 .net *"_ivl_10", 297 0, L_0x1c7dec0;  1 drivers
v0x1c7b260_0 .net *"_ivl_12", 297 0, L_0x1c7df30;  1 drivers
v0x1c7b340_0 .net *"_ivl_14", 297 0, L_0x1c7dfd0;  1 drivers
v0x1c7b400_0 .net *"_ivl_4", 297 0, L_0x1c7db00;  1 drivers
v0x1c7b4e0_0 .net *"_ivl_6", 297 0, L_0x1c7dba0;  1 drivers
v0x1c7b610_0 .net *"_ivl_8", 297 0, L_0x1c7ddf0;  1 drivers
v0x1c7b6f0_0 .var "clk", 0 0;
v0x1c7b790_0 .net "in", 99 0, v0x1c79cc0_0;  1 drivers
v0x1c7b830_0 .net "out_any_dut", 99 1, L_0x1c7da10;  1 drivers
v0x1c7b9a0_0 .net "out_any_ref", 99 1, L_0x1c7c790;  1 drivers
v0x1c7ba60_0 .net "out_both_dut", 98 0, L_0x1c7d1a0;  1 drivers
v0x1c7bb30_0 .net "out_both_ref", 98 0, L_0x1c7c380;  1 drivers
v0x1c7bc00_0 .net "out_different_dut", 99 0, L_0x1c7d5b0;  1 drivers
v0x1c7bcd0_0 .net "out_different_ref", 99 0, L_0x1c7ccf0;  1 drivers
v0x1c7bda0_0 .var/2u "stats1", 287 0;
v0x1c7be60_0 .var/2u "strobe", 0 0;
v0x1c7bf20_0 .net "tb_match", 0 0, L_0x1c7e0e0;  1 drivers
v0x1c7bff0_0 .net "tb_mismatch", 0 0, L_0x1c3e490;  1 drivers
E_0x1c432b0/0 .event negedge, v0x1c79be0_0;
E_0x1c432b0/1 .event posedge, v0x1c79be0_0;
E_0x1c432b0 .event/or E_0x1c432b0/0, E_0x1c432b0/1;
L_0x1c7da10 .part L_0x1c7d300, 0, 99;
L_0x1c7db00 .concat [ 100 99 99 0], L_0x1c7ccf0, L_0x1c7c790, L_0x1c7c380;
L_0x1c7dba0 .concat [ 100 99 99 0], L_0x1c7ccf0, L_0x1c7c790, L_0x1c7c380;
L_0x1c7ddf0 .concat [ 100 99 99 0], L_0x1c7d5b0, L_0x1c7da10, L_0x1c7d1a0;
L_0x1c7df30 .concat [ 100 99 99 0], L_0x1c7ccf0, L_0x1c7c790, L_0x1c7c380;
L_0x1c7e0e0 .cmp/eeq 298, L_0x1c7db00, L_0x1c7dfd0;
S_0x1c2faa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x1c2fd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1c7c2c0 .functor AND 100, v0x1c79cc0_0, L_0x1c7c180, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1c7c6d0 .functor OR 100, v0x1c79cc0_0, L_0x1c7c590, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1c7ccf0 .functor XOR 100, v0x1c79cc0_0, L_0x1c7cbb0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1c49fa0_0 .net *"_ivl_1", 98 0, L_0x1c7c0e0;  1 drivers
v0x1c78c50_0 .net *"_ivl_11", 98 0, L_0x1c7c4c0;  1 drivers
v0x1c78d30_0 .net *"_ivl_12", 99 0, L_0x1c7c590;  1 drivers
L_0x7fa8384df060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c78df0_0 .net *"_ivl_15", 0 0, L_0x7fa8384df060;  1 drivers
v0x1c78ed0_0 .net *"_ivl_16", 99 0, L_0x1c7c6d0;  1 drivers
v0x1c79000_0 .net *"_ivl_2", 99 0, L_0x1c7c180;  1 drivers
v0x1c790e0_0 .net *"_ivl_21", 0 0, L_0x1c7c910;  1 drivers
v0x1c791c0_0 .net *"_ivl_23", 98 0, L_0x1c7cac0;  1 drivers
v0x1c792a0_0 .net *"_ivl_24", 99 0, L_0x1c7cbb0;  1 drivers
L_0x7fa8384df018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c79410_0 .net *"_ivl_5", 0 0, L_0x7fa8384df018;  1 drivers
v0x1c794f0_0 .net *"_ivl_6", 99 0, L_0x1c7c2c0;  1 drivers
v0x1c795d0_0 .net "in", 99 0, v0x1c79cc0_0;  alias, 1 drivers
v0x1c796b0_0 .net "out_any", 99 1, L_0x1c7c790;  alias, 1 drivers
v0x1c79790_0 .net "out_both", 98 0, L_0x1c7c380;  alias, 1 drivers
v0x1c79870_0 .net "out_different", 99 0, L_0x1c7ccf0;  alias, 1 drivers
L_0x1c7c0e0 .part v0x1c79cc0_0, 1, 99;
L_0x1c7c180 .concat [ 99 1 0 0], L_0x1c7c0e0, L_0x7fa8384df018;
L_0x1c7c380 .part L_0x1c7c2c0, 0, 99;
L_0x1c7c4c0 .part v0x1c79cc0_0, 1, 99;
L_0x1c7c590 .concat [ 99 1 0 0], L_0x1c7c4c0, L_0x7fa8384df060;
L_0x1c7c790 .part L_0x1c7c6d0, 0, 99;
L_0x1c7c910 .part v0x1c79cc0_0, 0, 1;
L_0x1c7cac0 .part v0x1c79cc0_0, 1, 99;
L_0x1c7cbb0 .concat [ 99 1 0 0], L_0x1c7cac0, L_0x1c7c910;
S_0x1c799d0 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x1c2fd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x1c79be0_0 .net "clk", 0 0, v0x1c7b6f0_0;  1 drivers
v0x1c79cc0_0 .var "in", 99 0;
v0x1c79d80_0 .net "tb_match", 0 0, L_0x1c7e0e0;  alias, 1 drivers
E_0x1c42e30 .event posedge, v0x1c79be0_0;
E_0x1c43740 .event negedge, v0x1c79be0_0;
S_0x1c79e80 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1c2fd00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 100 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1c7d1a0 .functor AND 99, L_0x1c7cfe0, L_0x1c7d080, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1c7d300 .functor OR 100, v0x1c79cc0_0, L_0x1c7cea0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1c7d4f0 .functor XOR 1, L_0x1c7d370, L_0x1c7d410, C4<0>, C4<0>;
L_0x1c7d880 .functor XOR 99, L_0x1c7d6f0, L_0x1c7d7e0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1c7a0f0_0 .net *"_ivl_1", 98 0, L_0x1c7ce00;  1 drivers
v0x1c7a1b0_0 .net *"_ivl_17", 0 0, L_0x1c7d370;  1 drivers
v0x1c7a290_0 .net *"_ivl_19", 0 0, L_0x1c7d410;  1 drivers
L_0x7fa8384df0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c7a380_0 .net/2u *"_ivl_2", 0 0, L_0x7fa8384df0a8;  1 drivers
v0x1c7a460_0 .net *"_ivl_20", 0 0, L_0x1c7d4f0;  1 drivers
v0x1c7a590_0 .net *"_ivl_26", 98 0, L_0x1c7d6f0;  1 drivers
v0x1c7a670_0 .net *"_ivl_28", 98 0, L_0x1c7d7e0;  1 drivers
v0x1c7a750_0 .net *"_ivl_29", 98 0, L_0x1c7d880;  1 drivers
v0x1c7a830_0 .net *"_ivl_7", 98 0, L_0x1c7cfe0;  1 drivers
v0x1c7a9a0_0 .net *"_ivl_9", 98 0, L_0x1c7d080;  1 drivers
v0x1c7aa80_0 .net "in", 99 0, v0x1c79cc0_0;  alias, 1 drivers
v0x1c7ab40_0 .net "in_shifted", 99 0, L_0x1c7cea0;  1 drivers
v0x1c7ac20_0 .net "out_any", 99 0, L_0x1c7d300;  1 drivers
v0x1c7ad00_0 .net "out_both", 98 0, L_0x1c7d1a0;  alias, 1 drivers
v0x1c7ade0_0 .net "out_different", 99 0, L_0x1c7d5b0;  alias, 1 drivers
L_0x1c7ce00 .part v0x1c79cc0_0, 0, 99;
L_0x1c7cea0 .concat [ 1 99 0 0], L_0x7fa8384df0a8, L_0x1c7ce00;
L_0x1c7cfe0 .part v0x1c79cc0_0, 1, 99;
L_0x1c7d080 .part L_0x1c7cea0, 1, 99;
L_0x1c7d370 .part v0x1c79cc0_0, 99, 1;
L_0x1c7d410 .part L_0x1c7cea0, 0, 1;
L_0x1c7d5b0 .concat8 [ 99 1 0 0], L_0x1c7d880, L_0x1c7d4f0;
L_0x1c7d6f0 .part v0x1c79cc0_0, 0, 99;
L_0x1c7d7e0 .part L_0x1c7cea0, 0, 99;
S_0x1c7af40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1c2fd00;
 .timescale -12 -12;
E_0x1c2ca20 .event anyedge, v0x1c7be60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c7be60_0;
    %nor/r;
    %assign/vec4 v0x1c7be60_0, 0;
    %wait E_0x1c2ca20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c799d0;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1c79cc0_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c43740;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1c79cc0_0, 0;
    %wait E_0x1c42e30;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1c79cc0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1c2fd00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c7b6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c7be60_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1c2fd00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c7b6f0_0;
    %inv;
    %store/vec4 v0x1c7b6f0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1c2fd00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c79be0_0, v0x1c7bff0_0, v0x1c7b790_0, v0x1c7bb30_0, v0x1c7ba60_0, v0x1c7b9a0_0, v0x1c7b830_0, v0x1c7bcd0_0, v0x1c7bc00_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1c2fd00;
T_5 ;
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1c2fd00;
T_6 ;
    %wait E_0x1c432b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c7bda0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c7bda0_0, 4, 32;
    %load/vec4 v0x1c7bf20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c7bda0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c7bda0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c7bda0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1c7bb30_0;
    %load/vec4 v0x1c7bb30_0;
    %load/vec4 v0x1c7ba60_0;
    %xor;
    %load/vec4 v0x1c7bb30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c7bda0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c7bda0_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x1c7b9a0_0;
    %load/vec4 v0x1c7b9a0_0;
    %load/vec4 v0x1c7b830_0;
    %xor;
    %load/vec4 v0x1c7b9a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c7bda0_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c7bda0_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x1c7bcd0_0;
    %load/vec4 v0x1c7bcd0_0;
    %load/vec4 v0x1c7bc00_0;
    %xor;
    %load/vec4 v0x1c7bcd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c7bda0_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x1c7bda0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c7bda0_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/gatesv100/iter0/response28/top_module.sv";
