You are optimizing a Triton kernel based on algorithmic analysis.

# PyTorch Reference (Target Behavior)

```python
import torch
import torch.nn as nn

class Model(nn.Module):
    """
    INT8 MatMul with Row-wise Dequantization - PyTorch Reference Implementation

    Performs quantized matrix multiplication with per-row quantization:
    1. Quantize: FP -> INT8 with per-row scale
    2. Compute: INT8 @ INT8 -> INT32
    3. Dequantize: INT32 -> FP with row-wise scales

    Formula:
        output = (A_int8 @ B_int8) * scale_x * scale_w / (127 * 127)

    Where:
        - A_int8: Input activations quantized to INT8 [M, K]
        - B_int8: Weight matrix quantized to INT8 [K, N]
        - scale_x: Per-row scale for input [M]
        - scale_w: Per-column scale for weight [N]

    Used in: INT8 inference optimization for LLMs
    """
    def __init__(self, in_features=2048, out_features=2048):
        super(Model, self).__init__()
        self.in_features = in_features
        self.out_features = out_features

        # Quantized weight matrix (INT8)
        self.weight_int8 = nn.Parameter(
            torch.randint(-128, 127, (out_features, in_features), dtype=torch.int8),
            requires_grad=False
        )

        # Per-column scale for weights
        self.scale_w = nn.Parameter(
            torch.randn(out_features, dtype=torch.float32).abs() * 0.01,
            requires_grad=False
        )

        # Optional bias
        self.bias = nn.Parameter(
            torch.randn(out_features, dtype=torch.float16) * 0.01,
            requires_grad=False
        )

    def forward(self, x: torch.Tensor, scale_x: torch.Tensor) -> torch.Tensor:
        """
        Perform INT8 matrix multiplication with dequantization.

        Args:
            x (torch.Tensor): Quantized input of shape (M, K), dtype=int8
            scale_x (torch.Tensor): Per-row scale for input of shape (M,), dtype=float32

        Returns:
            torch.Tensor: Dequantized output of shape (M, out_features), dtype=float16
        """
        M, K = x.shape

        # 1. INT8 @ INT8 -> INT32
        result_int32 = torch.matmul(
            x.float(),
            self.weight_int8.t().float()
        )  # [M, out_features]

        # 2. Dequantize: apply scales
        divfactor = 1.0 / (127.0 * 127.0)

        # scale_x: [M] -> [M, 1]
        # scale_w: [out_features] -> [1, out_features]
        # result_int32: [M, out_features]
        output = self.scale_w[None, :] * (scale_x[:, None] * (result_int32 * divfactor))

        # 3. Add bias
        output = output + self.bias[None, :]

        return output.to(torch.float16)


# Default configuration
M = 128
IN_FEATURES = 2048
OUT_FEATURES = 2048

def get_inputs():
    """
    Generate test inputs for INT8 matmul with dequantization.

    Returns:
        List containing:
            - x_int8: Quantized input [M, IN_FEATURES], dtype=int8
            - scale_x: Per-row scale [M], dtype=float32
    """
    # Generate random INT8 input
    x_int8 = torch.randint(-128, 127, (M, IN_FEATURES), dtype=torch.int8)

    # Generate per-row scales (simulating quantization scales)
    scale_x = torch.randn(M, dtype=torch.float32).abs() * 0.01

    return [x_int8, scale_x]

def get_init_inputs():
    """
    Get initialization parameters for Model.

    Returns:
        List containing [in_features, out_features]
    """
    return [IN_FEATURES, OUT_FEATURES]
```

**CRITICAL**: Study the PyTorch code carefully to understand:
- What does `forward()` return? (full output sequence vs final hidden state only)
- What is the computational pattern?
- What are the input/output shapes?

Your optimized kernel MUST match this exact behavior.

---

# Analysis Results

**Bottleneck**: Inside the K-loop, the kernel loads int8 tiles `a` and `b`, immediately casts them to fp32 (`a_f32`, `b_f32`), and performs `tl.dot` in fp32, which is much less efficient than native int8×int8→int32 tensor-core/dp4a paths both in throughput and energy; this makes the compute phase the dominant avoidable cost.

**Optimization Strategy**: Replace the fp32 matmul with a true int8×int8→int32 accumulation kernel (dp4a / tensor-core MMA via Triton’s int8 `tl.dot` support), keeping the accumulator in int32 and only converting to fp32 once at the end for dequantization and bias addition.

**Implementation Plan**: Change `acc` to `tl.int32`, drop the `tl.cast` to fp32 inside the K-loop, and use an int8 `tl.dot` variant (or manual dp4a-style unrolling) to accumulate into int32. After the K-loop, cast `acc` to fp32 once, apply `divfactor`, `scale_x`, `scale_w`, and `bias`, and then cast to fp16 for storage. This retains the same numerical semantics (INT8 @ INT8 → INT32 → FP) while routing the GEMM through the hardware’s high-throughput int8 matrix units.

**Expected Speedup**: 1.5-3x for the matmul+dequant section on modern GPUs with int8 tensor cores (overall layer speedup will depend on surrounding model structure).

---

# Current Kernel (needs optimization)

```python
import torch
import torch.nn as nn
import triton
import triton.language as tl


@triton.jit
def int8_matmul_rowwise_dequant_kernel(
    a_ptr,        # int8  [M, K]
    b_ptr,        # int8  [K, N]  (weight_int8.T)
    scale_x_ptr,  # fp32 [M]
    scale_w_ptr,  # fp32 [N]
    bias_ptr,     # fp16 [N]
    c_ptr,        # fp16 [M, N]
    M, N, K,
    stride_am, stride_ak,
    stride_bk, stride_bn,
    stride_cm, stride_cn,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
    BLOCK_K: tl.constexpr,
):
    pid_m = tl.program_id(0)
    pid_n = tl.program_id(1)

    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)
    offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)
    offs_k = tl.arange(0, BLOCK_K)

    # Pointers to first K-slab of A and B
    a_ptrs = a_ptr + offs_m[:, None] * stride_am + offs_k[None, :] * stride_ak
    b_ptrs = b_ptr + offs_k[:, None] * stride_bk + offs_n[None, :] * stride_bn

    acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)

    # Main K-loop
    for k in range(0, K, BLOCK_K):
        k_remaining = K - k

        a = tl.load(
            a_ptrs,
            mask=(offs_m[:, None] < M) & (offs_k[None, :] < k_remaining),
            other=0,
        )
        b = tl.load(
            b_ptrs,
            mask=(offs_k[:, None] < k_remaining) & (offs_n[None, :] < N),
            other=0,
        )

        a_f32 = tl.cast(a, tl.float32)
        b_f32 = tl.cast(b, tl.float32)

        acc += tl.dot(a_f32, b_f32, allow_tf32=True)

        a_ptrs += BLOCK_K * stride_ak
        b_ptrs += BLOCK_K * stride_bk

    # Dequantization and scaling
    divfactor = 1.0 / (127.0 * 127.0)

    scale_x = tl.load(
        scale_x_ptr + offs_m,
        mask=offs_m < M,
        other=0.0,
    )  # [BLOCK_M]
    scale_w = tl.load(
        scale_w_ptr + offs_n,
        mask=offs_n < N,
        other=0.0,
    )  # [BLOCK_N]

    acc = acc * divfactor
    acc = acc * scale_x[:, None]
    acc = acc * scale_w[None, :]

    # Bias add (bias is fp16 -> upcast to fp32)
    bias = tl.load(
        bias_ptr + offs_n,
        mask=offs_n < N,
        other=0.0,
    )  # fp16
    bias_f32 = tl.cast(bias, tl.float32)
    acc = acc + bias_f32[None, :]

    # Store to fp16
    c = tl.cast(acc, tl.float16)
    c_ptrs = c_ptr + offs_m[:, None] * stride_cm + offs_n[None, :] * stride_cn
    mask_out = (offs_m[:, None] < M) & (offs_n[None, :] < N)
    tl.store(c_ptrs, c, mask=mask_out)


def fused_int8_rowwise_dequant_matmul(x, weight_int8, scale_x, scale_w, bias):
    """
    x:           int8  [M, K]
    weight_int8: int8  [N, K]  (original storage, we transpose here)
    scale_x:     fp32 [M]
    scale_w:     fp32 [N]
    bias:        fp16 [N]
    returns:     fp16 [M, N]
    """
    assert x.dtype == torch.int8
    assert weight_int8.dtype == torch.int8
    assert scale_x.dtype == torch.float32
    assert scale_w.dtype == torch.float32
    assert bias.dtype == torch.float16

    M, K = x.shape
    N = weight_int8.shape[0]

    # Prepare B = weight_int8.T [K, N], contiguous for coalesced loads
    b = weight_int8.t().contiguous()

    c = torch.empty((M, N), device=x.device, dtype=torch.float16)

    def grid(META):
        return (
            max(1, triton.cdiv(M, META["BLOCK_M"])),
            max(1, triton.cdiv(N, META["BLOCK_N"])),
        )

    int8_matmul_rowwise_dequant_kernel[grid](
        x, b, scale_x, scale_w, bias, c,
        M, N, K,
        x.stride(0), x.stride(1),
        b.stride(0), b.stride(1),
        c.stride(0), c.stride(1),
        BLOCK_M=64,
        BLOCK_N=64,
        BLOCK_K=32,
        num_warps=4,
        num_stages=3,
    )

    return c


class ModelNew(nn.Module):
    """
    Triton-optimized INT8 MatMul with Row-wise Dequantization.

    Semantics match the reference Model:
        output = (x.float() @ weight_int8.t().float()) * scale_x * scale_w / (127*127) + bias
        output is returned as float16.
    """
    def __init__(self, in_features=2048, out_features=2048):
        super(ModelNew, self).__init__()
        self.in_features = in_features
        self.out_features = out_features

        # Match original parameter shapes & dtypes for easy state_dict loading
        self.weight_int8 = nn.Parameter(
            torch.randint(-128, 127, (out_features, in_features), dtype=torch.int8),
            requires_grad=False,
        )
        self.scale_w = nn.Parameter(
            torch.randn(out_features, dtype=torch.float32).abs() * 0.01,
            requires_grad=False,
        )
        self.bias = nn.Parameter(
            torch.randn(out_features, dtype=torch.float16) * 0.01,
            requires_grad=False,
        )

    def forward(self, x: torch.Tensor, scale_x: torch.Tensor) -> torch.Tensor:
        return fused_int8_rowwise_dequant_matmul(
            x, self.weight_int8, scale_x, self.scale_w, self.bias
        )
```

---

# Your Task

Implement the optimization strategy above. Focus on the specific bottleneck identified.

## Key Requirements

1. **Preserve correctness**: Maintain the same input/output behavior
2. **Apply the optimization**: Follow the implementation plan exactly
3. **Use valid Triton syntax**:
   - Every kernel MUST have `@triton.jit` decorator
   - Grid size MUST be > 0: use `triton.cdiv(N, BLOCK)` or `max(1, N // BLOCK)`
   - BLOCK sizes MUST be power-of-2: 16, 32, 64, 128, 256
   - No `continue`, `break`, `return` inside kernels (use masking)
   - Prefer `tl.dot(a, b, allow_tf32=True)` for matmul operations

4. **CRITICAL for RNN/GRU/LSTM Persistent Kernels**:
   - Time loop MUST be inside @triton.jit kernel, NOT in Python forward()
   - **HYBRID computation strategy** (CRITICAL for performance):
     * Precompute input-side gates OUTSIDE kernel: `gates_x = (T*B, In) @ W_ih` (ONE large GEMM)
     * INSIDE kernel: only recurrent-side: `for t: gates_h = h @ W_hh` (T small GEMMs)
   - CORRECT (FAST - use this):
     ```python
     # Python forward():
     gates_x_all = x.reshape(T*B, In) @ W_ih + b_ih  # ONE large GEMM
     gates_x_all = gates_x_all.view(T, B, 3*H)
     gru_persistent_kernel[grid](gates_x_all, h0, W_hh, ...)  # Launch ONCE

     @triton.jit
     def gru_persistent_kernel(gates_x_ptr, h_ptr, W_hh_ptr, ...):
         for t in range(T):  # Inside kernel
             gates_x_t = tl.load(gates_x_ptr + t*...)  # Precomputed
             gates_h = h @ W_hh  # Only recurrent GEMM
             h = (1-z)*n + z*h   # Fuse and update
     ```

5. **Output format**:
   - Imports: `import torch, torch.nn as nn, triton, triton.language as tl`
   - `@triton.jit` kernel(s)
   - Wrapper function(s)
   - `class ModelNew(nn.Module)` — REQUIRED
   - NO testing code, NO `if __name__ == "__main__"`

---

Generate the optimized kernel now. Output ONLY the complete Python code.
