Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /nfs/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_registres_behav xil_defaultlib.test_registres -log elaborate.log 
Using 8 slave threads.
ERROR: [VRFC 10-3006] '/home/ptm3368a/M1S2/SyntMat/TP5/registres/registres.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/test_registres.vdb' needs to be re-saved since 'xil_defaultlib.registres' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.test_registres' failed to restore
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.test_registres in library work located at xsim.dir/work.
