
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001095                       # Number of seconds simulated
sim_ticks                                  1095402288                       # Number of ticks simulated
final_tick                               398679125433                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 189231                       # Simulator instruction rate (inst/s)
host_op_rate                                   249241                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  35749                       # Simulator tick rate (ticks/s)
host_mem_usage                               67345504                       # Number of bytes of host memory used
host_seconds                                 30641.45                       # Real time elapsed on the host
sim_insts                                  5798298928                       # Number of instructions simulated
sim_ops                                    7637120101                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        61184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        13568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        39552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        16000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        14336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        23296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        22528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data         9216                       # Number of bytes read from this memory
system.physmem.bytes_read::total               221568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        95744                       # Number of bytes written to this memory
system.physmem.bytes_written::total             95744                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          478                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          106                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          309                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          125                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          112                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          182                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          176                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           72                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1731                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             748                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  748                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1519077                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55855279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3155005                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12386317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1752781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     36107283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1635929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14606506                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3388709                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     13087429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3038153                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     21267073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3038153                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     20565960                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2453893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      8413347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               202270894                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1519077                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3155005                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1752781                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1635929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3388709                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3038153                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3038153                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2453893                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           19981700                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          87405331                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               87405331                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          87405331                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1519077                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55855279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3155005                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12386317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1752781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     36107283                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1635929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14606506                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3388709                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     13087429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3038153                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     21267073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3038153                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     20565960                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2453893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      8413347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              289676225                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2626865                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          206179                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       168213                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21811                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        83367                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           78546                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           20571                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          931                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2000919                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1219006                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             206179                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        99117                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               250119                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          67805                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         66095                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124909                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21882                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2362352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.627235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.993597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2112233     89.41%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           13079      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21109      0.89%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31794      1.35%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12957      0.55%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           15409      0.65%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           16210      0.69%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           11551      0.49%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          128010      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2362352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078489                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464054                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1976234                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        91436                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           248437                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1353                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         44891                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        33420                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1478011                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1091                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         44891                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1981223                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          41283                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        35120                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           244952                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        14871                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1475359                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          630                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2506                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         7766                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          896                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      2019184                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6876041                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6876041                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1668978                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          350186                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          326                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          173                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            44111                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       148855                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        82514                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         4041                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15916                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1470609                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          325                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1373897                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2063                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       222515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       514367                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2362352                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581580                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.267885                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1778142     75.27%     75.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       236721     10.02%     85.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       130315      5.52%     90.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86355      3.66%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        78662      3.33%     97.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        24294      1.03%     98.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17675      0.75%     99.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6191      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3997      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2362352                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            401     11.86%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1384     40.93%     52.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1596     47.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1131713     82.37%     82.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25269      1.84%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       135859      9.89%     94.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        80903      5.89%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1373897                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.523018                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3381                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002461                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5115589                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1693514                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1348742                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1377278                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6174                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        30752                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5209                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1081                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         44891                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          31030                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1611                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1470934                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           50                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       148855                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        82514                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          173                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           856                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           43                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11902                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13376                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25278                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1353748                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       128469                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20148                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              209213                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          183617                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             80744                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.515347                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1348835                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1348742                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           797982                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2024409                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.513442                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.394180                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1219330                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       252771                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22212                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2317461                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.526149                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.377259                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1823712     78.69%     78.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       235052     10.14%     88.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97365      4.20%     93.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        50113      2.16%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37309      1.61%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21378      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13016      0.56%     98.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        11141      0.48%     98.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        28375      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2317461                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1219330                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                195405                       # Number of memory references committed
system.switch_cpus0.commit.loads               118100                       # Number of loads committed
system.switch_cpus0.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            169339                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1102366                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        23772                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        28375                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3761187                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2989116                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 264513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1219330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.626860                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.626860                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380683                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380683                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6143371                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1843651                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1400058                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2626865                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          217093                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       177623                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        23001                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        88761                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           83277                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           21948                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1053                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2082003                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1213806                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             217093                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       105225                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               252004                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          63638                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         45810                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines           129017                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        22859                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2420190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.962722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2168186     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           11780      0.49%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18247      0.75%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           24392      1.01%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           25919      1.07%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           21945      0.91%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           11813      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           18524      0.77%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          119384      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2420190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082643                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462074                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2060683                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        67608                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           251361                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          396                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         40137                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        35530                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          212                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1487150                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1273                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         40137                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2066892                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          15363                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        38764                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           245580                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        13449                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1485634                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1778                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         5913                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2074273                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6906522                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6906522                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1766794                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          307479                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          359                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            42527                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       139815                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        74482                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          933                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        30459                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1482539                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1397950                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          319                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       181750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       440770                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2420190                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.577620                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.263661                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1819295     75.17%     75.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       254567     10.52%     85.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       127298      5.26%     90.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        88908      3.67%     94.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        70938      2.93%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        29096      1.20%     98.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        19131      0.79%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         9611      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1346      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2420190                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            327     13.04%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           907     36.18%     49.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1273     50.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1176348     84.15%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20739      1.48%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       126565      9.05%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        74124      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1397950                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.532174                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2507                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001793                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5218916                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1664666                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1374721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1400457                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2784                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        24962                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1459                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         40137                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          12292                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1350                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1482905                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       139815                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        74482                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1141                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12587                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13490                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        26077                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1377020                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       119165                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        20930                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              193263                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          195424                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             74098                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.524207                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1374795                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1374721                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           790766                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2130167                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.523331                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371223                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1029890                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1267252                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       215655                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        23064                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2380053                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.532447                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.366272                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1851777     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       266168     11.18%     88.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        96443      4.05%     93.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        45977      1.93%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        44139      1.85%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        22964      0.96%     97.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        16461      0.69%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8867      0.37%     98.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        27257      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2380053                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1029890                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1267252                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                187876                       # Number of memory references committed
system.switch_cpus1.commit.loads               114853                       # Number of loads committed
system.switch_cpus1.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            182778                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1141738                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        26083                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        27257                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3835690                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3005960                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33481                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 206675                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1029890                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1267252                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1029890                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.550627                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.550627                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392060                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392060                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6195285                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1916954                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1378277                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2626865                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          205541                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       185114                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        12534                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        77315                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           71423                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           11187                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          575                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2158443                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1290426                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             205541                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        82610                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               254324                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          39800                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         50550                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           125616                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        12392                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2490299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.608540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.941757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2235975     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1            9060      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18561      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3            7447      0.30%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           41515      1.67%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           37264      1.50%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            7032      0.28%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           15208      0.61%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          118237      4.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2490299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078246                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491242                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2146346                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        63071                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           253245                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          860                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         26774                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        18151                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1512220                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1267                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         26774                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2149113                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          42574                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        13084                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           251437                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         7314                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1510412                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2759                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         2822                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           35                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1780812                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7108828                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7108828                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1543983                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          236799                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          183                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           97                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            20196                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       353477                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       177513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1604                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         8483                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1505419                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          183                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1436336                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1080                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       137182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       333980                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2490299                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.576773                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.374330                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1980020     79.51%     79.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       152803      6.14%     85.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       125387      5.04%     90.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        54151      2.17%     92.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        68901      2.77%     95.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        66364      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        37651      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3200      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1822      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2490299                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3624     11.13%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         28093     86.28%     97.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          843      2.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       904371     62.96%     62.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        12522      0.87%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           86      0.01%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       342528     23.85%     87.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       176829     12.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1436336                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.546787                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              32560                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022669                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5396609                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1642835                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1421956                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1468896                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2560                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        17330                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1679                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          130                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         26774                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          38804                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1968                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1505602                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           27                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       353477                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       177513                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           97                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1378                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         6586                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7903                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        14489                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1424845                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       341235                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        11489                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              518033                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          186301                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            176798                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.542413                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1422081                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1421956                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           769969                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1520850                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.541313                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.506275                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1145883                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1346650                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       159131                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        12571                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2463525                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.546635                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.368825                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1974608     80.15%     80.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       178676      7.25%     87.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        83767      3.40%     90.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        82799      3.36%     94.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        22208      0.90%     95.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        96147      3.90%     98.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         7416      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         5252      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        12652      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2463525                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1145883                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1346650                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                511980                       # Number of memory references committed
system.switch_cpus2.commit.loads               336146                       # Number of loads committed
system.switch_cpus2.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            177751                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1197602                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        13060                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        12652                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3956654                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3038370                       # The number of ROB writes
system.switch_cpus2.timesIdled                  48734                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 136566                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1145883                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1346650                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1145883                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.292437                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.292437                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.436217                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.436217                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         7036917                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1656284                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1792695                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2626865                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          215024                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       176185                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        22812                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        87014                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           81921                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           21646                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          998                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2055847                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1228168                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             215024                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       103567                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               268837                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          65764                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         55205                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           128215                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        22571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2422488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.620697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.977233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2153651     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           28721      1.19%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           33292      1.37%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           18228      0.75%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           20620      0.85%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           11871      0.49%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            8024      0.33%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20986      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          127095      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2422488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081856                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.467541                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2038791                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        72844                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           266357                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2253                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         42239                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        34887                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1499031                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1999                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         42239                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2042554                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          16299                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        46911                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           264895                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         9586                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1497139                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          2047                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4624                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2082792                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6969059                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6969059                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1744250                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          338542                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          382                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          211                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            27719                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       143372                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        76799                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1793                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16317                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1493390                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1400604                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1944                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       206826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       484602                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2422488                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.578168                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270140                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1833972     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       235835      9.74%     85.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       127333      5.26%     90.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        87817      3.63%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        77308      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        39508      1.63%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         9783      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         6274      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4658      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2422488                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            356     11.27%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1449     45.85%     57.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1355     42.88%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1173502     83.79%     83.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        21860      1.56%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       128892      9.20%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        76180      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1400604                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.533185                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3160                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002256                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5228800                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1700627                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1375423                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1403764                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3459                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27953                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2139                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         42239                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          12009                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1201                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1493775                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       143372                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        76799                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          210                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           801                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12391                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        13382                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        25773                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1378326                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       120731                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        22278                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              196879                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          191956                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             76148                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.524704                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1375502                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1375423                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           818331                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2146456                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.523599                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381248                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1023918                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1256256                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       237536                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        22784                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2380249                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.527783                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.347123                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1867219     78.45%     78.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       238133     10.00%     88.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        99736      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        59522      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        41235      1.73%     96.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        26831      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        14245      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        11104      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        22224      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2380249                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1023918                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1256256                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                190079                       # Number of memory references committed
system.switch_cpus3.commit.loads               115419                       # Number of loads committed
system.switch_cpus3.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            179764                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1132623                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        25576                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        22224                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3851817                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3029825                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 204377                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1023918                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1256256                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1023918                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.565503                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.565503                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.389787                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.389787                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6215521                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1911830                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1396290                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2626865                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          216501                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       177182                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        23109                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        88962                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           83313                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           21881                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1054                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2080722                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1210159                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             216501                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       105194                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               251661                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          63691                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         45989                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines           129041                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        22985                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2418694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.614708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.960745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2167033     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           11752      0.49%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           18510      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           24554      1.02%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           25775      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           21876      0.90%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           11651      0.48%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           18374      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          119169      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2418694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082418                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.460686                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2059528                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        67655                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           251028                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          392                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         40086                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        35391                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          212                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1483538                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1265                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         40086                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2065628                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          15693                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        38724                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           245340                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        13218                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1481973                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1753                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5812                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2069026                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6889778                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6889778                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1762394                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          306518                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          356                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          182                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            41752                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       139819                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        74212                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          890                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        30322                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1478792                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1394358                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          322                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       180866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       440725                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2418694                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.576492                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.262057                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1819069     75.21%     75.21% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       254020     10.50%     85.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       126983      5.25%     90.96% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        89072      3.68%     94.64% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        70678      2.92%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        29043      1.20%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        18883      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         9637      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1309      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2418694                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            323     12.96%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           903     36.22%     49.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1267     50.82%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1173357     84.15%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20671      1.48%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          173      0.01%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       126313      9.06%     94.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        73844      5.30%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1394358                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.530807                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2493                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001788                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5210224                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1660031                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1371132                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1396851                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2698                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        25224                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1363                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         40086                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          12565                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1356                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1479154                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       139819                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        74212                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          183                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1149                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12730                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13444                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        26174                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1373360                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       118775                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        20997                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              192594                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          194922                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             73819                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.522813                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1371204                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1371132                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           788538                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2123749                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.521965                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371295                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1027322                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1264189                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       214890                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          349                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        23169                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2378608                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.531483                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.365217                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1851572     77.84%     77.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       265548     11.16%     89.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        96229      4.05%     93.05% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        45934      1.93%     94.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        44011      1.85%     96.83% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        22792      0.96%     97.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        16456      0.69%     98.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8887      0.37%     98.86% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        27179      1.14%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2378608                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1027322                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1264189                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                187441                       # Number of memory references committed
system.switch_cpus4.commit.loads               114595                       # Number of loads committed
system.switch_cpus4.commit.membars                174                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            182370                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1138974                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        26034                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        27179                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3830495                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2998328                       # The number of ROB writes
system.switch_cpus4.timesIdled                  33637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 208171                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1027322                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1264189                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1027322                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.557003                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.557003                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.391083                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.391083                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6178353                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1912203                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1374084                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           348                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2626865                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          202987                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       179046                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        18372                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       129796                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          123795                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           12954                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          609                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2098500                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1152084                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             202987                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       136749                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               254665                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          59755                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         30751                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           128962                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        17839                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2425187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.537719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.798673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2170522     89.50%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           36755      1.52%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20629      0.85%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           36125      1.49%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12585      0.52%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           33340      1.37%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            5662      0.23%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9884      0.41%     95.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8           99685      4.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2425187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077273                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.438578                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2081410                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        48659                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           253940                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          320                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         40855                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        20658                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          416                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1299074                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1706                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         40855                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2083708                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          26939                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        15221                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           251744                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6717                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1296316                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1111                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4820                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1710810                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5892658                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5892658                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1351383                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          359417                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          187                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          100                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            17913                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       224334                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        40169                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          373                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8921                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1287058                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1192858                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1209                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       254774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       541171                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2425187                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.491862                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.114386                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1906102     78.60%     78.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       167665      6.91%     85.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       166108      6.85%     92.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        98323      4.05%     96.41% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        55109      2.27%     98.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        14784      0.61%     99.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        16351      0.67%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          414      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          331      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2425187                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2274     58.50%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     58.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           894     23.00%     81.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          719     18.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       941037     78.89%     78.89% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         9885      0.83%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           88      0.01%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       202326     16.96%     96.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        39522      3.31%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1192858                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.454099                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3887                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.003259                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4815999                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1542038                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1159205                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1196745                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1012                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        50402                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1666                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         40855                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          20157                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          860                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1287251                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          192                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       224334                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        40169                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           98                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           468                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           19                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11003                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         8417                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        19420                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1174828                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       198592                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        18030                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              238087                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          176989                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             39495                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.447236                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1159830                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1159205                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           699085                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1566859                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.441288                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.446170                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       907087                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1029348                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       257944                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          182                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        18056                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2384332                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.431713                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.294366                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1996630     83.74%     83.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       155227      6.51%     90.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        96229      4.04%     94.29% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        31247      1.31%     95.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        50108      2.10%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        10657      0.45%     98.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6780      0.28%     98.43% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         6107      0.26%     98.69% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        31347      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2384332                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       907087                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1029348                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                212431                       # Number of memory references committed
system.switch_cpus5.commit.loads               173928                       # Number of loads committed
system.switch_cpus5.commit.membars                 90                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            157139                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           902137                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        13686                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        31347                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3640264                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2615477                       # The number of ROB writes
system.switch_cpus5.timesIdled                  48311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 201678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             907087                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1029348                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       907087                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.895935                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.895935                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.345312                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.345312                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5442883                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1521116                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1359857                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           182                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2626865                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          203495                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       179599                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        18356                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       130099                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          124039                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           12870                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          589                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2098276                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1154218                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             203495                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       136909                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               254959                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          59771                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         31248                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           128986                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        17823                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2425785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.538503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.800156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2170826     89.49%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           36741      1.51%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20653      0.85%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           36122      1.49%     93.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           12609      0.52%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           33313      1.37%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            5667      0.23%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            9956      0.41%     95.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8           99898      4.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2425785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077467                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.439390                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2082016                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        48320                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           254228                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          332                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         40886                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        20662                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          417                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1301339                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1706                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         40886                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2084265                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          26799                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        15153                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           252065                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         6614                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1298441                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          1159                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4668                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1714004                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      5901733                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      5901733                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1352391                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          361593                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          186                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            18081                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       224723                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        40100                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          360                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         8903                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1288981                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1193856                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1240                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       255907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       545337                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2425785                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.492152                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.115012                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1906588     78.60%     78.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       167358      6.90%     85.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       166234      6.85%     92.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        98725      4.07%     96.42% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        54896      2.26%     98.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        14707      0.61%     99.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        16530      0.68%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7          420      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8          327      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2425785                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2265     58.38%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           896     23.09%     81.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          719     18.53%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       941862     78.89%     78.89% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult         9866      0.83%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           88      0.01%     79.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     79.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       202541     16.97%     96.69% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        39499      3.31%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1193856                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.454479                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3880                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.003250                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4818617                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1545096                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1160281                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1197736                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         1134                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        50537                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1597                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         40886                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          20417                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          849                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1289175                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          191                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       224723                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        40100                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           98                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           476                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        10969                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         8492                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        19461                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1175936                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       198887                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        17920                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              238360                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          177201                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             39473                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.447658                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1160874                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1160281                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           699808                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1568080                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.441698                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.446283                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       907940                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1030201                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       259011                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          182                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        18041                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2384899                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.431968                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.295249                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1997027     83.74%     83.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       155182      6.51%     90.24% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        96442      4.04%     94.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        31309      1.31%     95.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        50024      2.10%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        10473      0.44%     98.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         6846      0.29%     98.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         6097      0.26%     98.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        31499      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2384899                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       907940                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1030201                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                212684                       # Number of memory references committed
system.switch_cpus6.commit.loads               174181                       # Number of loads committed
system.switch_cpus6.commit.membars                 90                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            157282                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           902847                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        13686                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        31499                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3642599                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2619356                       # The number of ROB writes
system.switch_cpus6.timesIdled                  48367                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 201080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             907940                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1030201                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       907940                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.893214                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.893214                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.345636                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.345636                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5447929                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1522947                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1362228                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           182                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2626865                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          239779                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       199516                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        23160                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        92008                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           85400                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           25486                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1075                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2076269                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1314657                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             239779                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       110886                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               273217                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          65266                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         56573                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           130223                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        22067                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2447943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.660569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.040274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2174726     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           16625      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20812      0.85%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           33250      1.36%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           13693      0.56%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           18142      0.74%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           21053      0.86%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9900      0.40%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          139742      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2447943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.091280                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.500466                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2064147                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        70111                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           271879                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          133                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         41669                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        36442                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          216                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1606162                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         41669                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2066711                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles           5548                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        58350                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           269427                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         6234                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1595321                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents           752                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4407                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2228874                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7414385                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7414385                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1837669                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          391205                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          382                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          200                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            23092                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       150714                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        77388                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          917                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        17352                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1555940                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          384                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1484124                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1822                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       205438                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       430241                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2447943                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.606274                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.328280                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1820464     74.37%     74.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       284909     11.64%     86.01% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       117755      4.81%     90.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        65405      2.67%     93.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        89088      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        27571      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        27155      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        14415      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1181      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2447943                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          10317     78.89%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1428     10.92%     89.81% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1333     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1250024     84.23%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20136      1.36%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          182      0.01%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       136749      9.21%     94.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        77033      5.19%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1484124                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.564979                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              13078                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008812                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5431091                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1761782                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1443242                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1497202                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         1046                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        31278                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1550                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         41669                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           4192                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          520                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1556324                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1148                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       150714                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        77388                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          200                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           438                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12903                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13458                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        26361                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1456845                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       133905                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        27279                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              210911                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          205664                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             77006                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.554595                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1443285                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1443242                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           864690                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2321990                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.549416                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372392                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1069119                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1317302                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       239033                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          369                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        23153                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2406274                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.547445                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.366869                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1848058     76.80%     76.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       283400     11.78%     88.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       102386      4.25%     92.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        51308      2.13%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        46642      1.94%     96.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        19730      0.82%     97.72% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        19402      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9208      0.38%     98.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        26140      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2406274                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1069119                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1317302                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                195274                       # Number of memory references committed
system.switch_cpus7.commit.loads               119436                       # Number of loads committed
system.switch_cpus7.commit.membars                184                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            191000                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1185915                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        27187                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        26140                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3936456                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3154344                       # The number of ROB writes
system.switch_cpus7.timesIdled                  32710                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 178922                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1069119                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1317302                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1069119                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.457037                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.457037                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.406994                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.406994                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6552055                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2018505                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1484061                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           368                       # number of misc regfile writes
system.l2.replacements                           1735                       # number of replacements
system.l2.tagsinuse                      32756.134158                       # Cycle average of tags in use
system.l2.total_refs                           720256                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34494                       # Sample count of references to valid blocks.
system.l2.avg_refs                          20.880617                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1523.599168                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.746375                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    212.311113                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     22.819256                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     59.951246                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     14.487033                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    151.872837                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.840561                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     66.894791                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     24.223126                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     62.583391                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     24.496505                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    100.682620                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     24.747936                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     96.605235                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     11.823573                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     29.955018                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5683.110252                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2807.458542                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4683.744014                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3478.149268                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2818.383171                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4312.821006                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4280.346082                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2238.482039                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.046497                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000389                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.006479                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000696                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001830                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000442                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.004635                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002041                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000739                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001910                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000748                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.003073                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000755                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.002948                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000361                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.000914                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.173435                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.085677                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.142937                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.106145                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.086010                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.131617                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.130626                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.068313                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999638                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          607                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          348                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          519                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          391                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          341                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          407                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          416                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          271                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3308                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1350                       # number of Writeback hits
system.l2.Writeback_hits::total                  1350                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data          607                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          351                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          519                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          391                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          344                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          410                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          419                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          274                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3323                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          607                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          351                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          519                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          391                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          344                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          410                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          419                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          274                       # number of overall hits
system.l2.overall_hits::total                    3323                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          419                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          106                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          309                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          125                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          112                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          182                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          176                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data           72                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1672                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  59                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          478                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          106                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          309                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          125                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          112                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          182                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          176                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           72                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1731                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          478                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          106                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          309                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          125                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          112                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          182                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          176                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           72                       # number of overall misses
system.l2.overall_misses::total                  1731                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2027444                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     63276130                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4040824                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     16246713                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2288887                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     46896462                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2195222                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     18212933                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4507201                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     17076633                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3819354                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     27298219                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4071071                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     26569782                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      3142267                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     11039408                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       252708550                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      8909975                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8909975                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2027444                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     72186105                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4040824                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     16246713                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2288887                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     46896462                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2195222                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     18212933                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4507201                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     17076633                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3819354                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     27298219                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4071071                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     26569782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      3142267                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     11039408                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        261618525                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2027444                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     72186105                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4040824                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     16246713                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2288887                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     46896462                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2195222                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     18212933                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4507201                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     17076633                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3819354                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     27298219                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4071071                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     26569782                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      3142267                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     11039408                       # number of overall miss cycles
system.l2.overall_miss_latency::total       261618525                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         1026                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          454                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          828                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          453                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          589                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          592                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4980                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1350                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1350                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           59                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                74                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         1085                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          457                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          828                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          516                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          456                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          592                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          595                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          346                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5054                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         1085                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          457                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          828                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          516                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          456                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          592                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          595                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          346                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5054                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.408382                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.233480                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.373188                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.242248                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.935484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.247241                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.308998                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.297297                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.209913                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.335743                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.797297                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.440553                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.231947                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.373188                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.242248                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.935484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.245614                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.307432                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.295798                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.208092                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.342501                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.440553                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.231947                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.373188                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.242248                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.935484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.245614                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.307432                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.295798                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.208092                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.342501                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 155957.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151017.016706                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149660.148148                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 153270.877358                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152592.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151768.485437                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 156801.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 145703.464000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 155420.724138                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 152469.937500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 146898.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 149990.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 156579.653846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150964.670455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 149631.761905                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 153325.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151141.477273                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 151016.525424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 151016.525424                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 155957.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151016.956067                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149660.148148                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 153270.877358                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152592.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151768.485437                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 156801.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 145703.464000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 155420.724138                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 152469.937500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 146898.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 149990.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 156579.653846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150964.670455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 149631.761905                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 153325.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151137.218371                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 155957.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151016.956067                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149660.148148                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 153270.877358                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152592.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151768.485437                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 156801.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 145703.464000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 155420.724138                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 152469.937500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 146898.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 149990.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 156579.653846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150964.670455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 149631.761905                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 153325.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151137.218371                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  748                       # number of writebacks
system.l2.writebacks::total                       748                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          419                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          106                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          309                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          125                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          112                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          182                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          176                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data           72                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1672                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             59                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          478                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          125                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1731                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          478                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1731                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1267632                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     38870335                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2470554                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     10075379                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1415126                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     28898760                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1380859                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     10929424                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2821714                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     10552053                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2306919                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     16696594                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2560447                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     16312105                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1919109                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      6842507                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    155319517                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      5472182                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5472182                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1267632                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     44342517                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2470554                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     10075379                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1415126                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     28898760                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1380859                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     10929424                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2821714                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     10552053                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2306919                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     16696594                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2560447                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     16312105                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1919109                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      6842507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    160791699                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1267632                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     44342517                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2470554                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     10075379                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1415126                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     28898760                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1380859                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     10929424                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2821714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     10552053                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2306919                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     16696594                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2560447                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     16312105                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1919109                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      6842507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    160791699                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.408382                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.233480                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.373188                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242248                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.935484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.247241                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.308998                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.297297                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.209913                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.335743                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.797297                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.440553                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.231947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.373188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.242248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.935484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.245614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.307432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.295798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.208092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.342501                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.440553                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.231947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.373188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.242248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.935484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.245614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.307432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.295798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.208092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.342501                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 97510.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92769.295943                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        91502                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95050.745283                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94341.733333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93523.495146                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 98632.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 87435.392000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 97300.482759                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94214.758929                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 88727.653846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91739.527473                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 98478.730769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92682.414773                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 91386.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 95034.819444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92894.447967                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 92748.847458                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92748.847458                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 97510.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92766.771967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        91502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 95050.745283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94341.733333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93523.495146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 98632.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 87435.392000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 97300.482759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 94214.758929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 88727.653846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 91739.527473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 98478.730769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92682.414773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 91386.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 95034.819444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92889.485269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 97510.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92766.771967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        91502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 95050.745283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94341.733333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93523.495146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 98632.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 87435.392000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 97300.482759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 94214.758929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 88727.653846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 91739.527473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 98478.730769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92682.414773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 91386.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 95034.819444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92889.485269                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.745681                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132822                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1494288.490040                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.745681                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          489                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020426                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.783654                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.804080                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124892                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124892                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124892                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124892                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124892                       # number of overall hits
system.cpu0.icache.overall_hits::total         124892                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2634007                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2634007                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2634007                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2634007                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2634007                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2634007                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124909                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124909                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124909                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124909                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124909                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124909                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 154941.588235                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 154941.588235                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 154941.588235                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 154941.588235                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 154941.588235                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 154941.588235                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2136369                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2136369                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2136369                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2136369                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2136369                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2136369                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 164336.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 164336.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 164336.076923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 164336.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 164336.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 164336.076923                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  1085                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               125036024                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  1341                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              93240.882923                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   189.853638                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    66.146362                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.741616                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.258384                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        94614                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94614                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        76470                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         76470                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          152                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       171084                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          171084                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       171084                       # number of overall hits
system.cpu0.dcache.overall_hits::total         171084                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2441                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2441                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          427                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          427                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2868                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2868                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2868                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2868                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    306310294                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    306310294                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     77435342                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     77435342                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    383745636                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    383745636                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    383745636                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    383745636                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97055                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97055                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       173952                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       173952                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       173952                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       173952                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.025151                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.025151                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005553                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005553                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.016487                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016487                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.016487                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016487                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 125485.577222                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 125485.577222                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 181347.405152                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 181347.405152                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 133802.523013                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 133802.523013                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 133802.523013                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 133802.523013                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          555                       # number of writebacks
system.cpu0.dcache.writebacks::total              555                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1415                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1415                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          368                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          368                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1783                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1783                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1783                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1783                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         1026                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1026                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           59                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           59                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         1085                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1085                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         1085                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1085                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    108105098                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    108105098                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9431777                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9431777                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    117536875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    117536875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    117536875                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    117536875                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.010571                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010571                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000767                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000767                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.006237                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006237                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.006237                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006237                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105365.592593                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 105365.592593                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 159860.627119                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 159860.627119                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 108328.917051                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108328.917051                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 108328.917051                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108328.917051                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               499.225908                       # Cycle average of tags in use
system.cpu1.icache.total_refs               746408654                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1480969.551587                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    24.225908                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.038824                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.800042                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       128978                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         128978                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       128978                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          128978                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       128978                       # number of overall hits
system.cpu1.icache.overall_hits::total         128978                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.cpu1.icache.overall_misses::total           39                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5835310                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5835310                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5835310                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5835310                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5835310                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5835310                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       129017                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       129017                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       129017                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       129017                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       129017                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       129017                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000302                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000302                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000302                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000302                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000302                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000302                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 149623.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 149623.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 149623.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 149623.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 149623.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 149623.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           29                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           29                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4522335                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4522335                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4522335                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4522335                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4522335                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4522335                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000225                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000225                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000225                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000225                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000225                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000225                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155942.586207                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 155942.586207                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 155942.586207                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 155942.586207                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 155942.586207                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 155942.586207                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   457                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               112761882                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   713                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              158151.307153                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   158.966306                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    97.033694                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.620962                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.379038                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        87306                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          87306                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        72662                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         72662                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          177                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          176                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       159968                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          159968                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       159968                       # number of overall hits
system.cpu1.dcache.overall_hits::total         159968                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1456                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1456                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           16                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1472                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1472                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1472                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1472                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    159852029                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    159852029                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1240052                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1240052                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    161092081                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    161092081                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    161092081                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    161092081                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        88762                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        88762                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        72678                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        72678                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       161440                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       161440                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       161440                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       161440                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016403                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016403                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000220                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009118                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009118                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009118                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009118                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 109788.481456                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109788.481456                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 77503.250000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77503.250000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 109437.555027                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109437.555027                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 109437.555027                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109437.555027                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           97                       # number of writebacks
system.cpu1.dcache.writebacks::total               97                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1002                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1002                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1015                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1015                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1015                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1015                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          454                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          454                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          457                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          457                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     40403243                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     40403243                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     40595543                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     40595543                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     40595543                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     40595543                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005115                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005115                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002831                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002831                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002831                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002831                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88993.927313                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88993.927313                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88830.509847                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88830.509847                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88830.509847                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88830.509847                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               557.486225                       # Cycle average of tags in use
system.cpu2.icache.total_refs               765406496                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1371696.229391                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.486225                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          543                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.023215                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.870192                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.893407                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       125598                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         125598                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       125598                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          125598                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       125598                       # number of overall hits
system.cpu2.icache.overall_hits::total         125598                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2820202                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2820202                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2820202                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2820202                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2820202                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2820202                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       125616                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       125616                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       125616                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       125616                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       125616                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       125616                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000143                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000143                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000143                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000143                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000143                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000143                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 156677.888889                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 156677.888889                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 156677.888889                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 156677.888889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 156677.888889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 156677.888889                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2427093                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2427093                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2427093                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2427093                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2427093                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2427093                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 161806.200000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 161806.200000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 161806.200000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 161806.200000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 161806.200000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 161806.200000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   828                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               287890428                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1084                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              265581.575646                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   101.572982                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   154.427018                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.396769                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.603231                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       322058                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         322058                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       175661                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        175661                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           86                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           86                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       497719                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          497719                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       497719                       # number of overall hits
system.cpu2.dcache.overall_hits::total         497719                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2965                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2965                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2965                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2965                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2965                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2965                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    335046564                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    335046564                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    335046564                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    335046564                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    335046564                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    335046564                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       325023                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       325023                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       175661                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       175661                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       500684                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       500684                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       500684                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       500684                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009122                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009122                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005922                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005922                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005922                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005922                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 113000.527487                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 113000.527487                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 113000.527487                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113000.527487                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 113000.527487                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113000.527487                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          169                       # number of writebacks
system.cpu2.dcache.writebacks::total              169                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         2137                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         2137                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         2137                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2137                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         2137                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2137                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          828                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          828                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          828                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          828                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          828                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          828                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     85450293                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     85450293                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     85450293                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     85450293                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     85450293                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     85450293                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001654                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001654                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001654                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001654                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 103200.836957                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103200.836957                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 103200.836957                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103200.836957                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 103200.836957                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103200.836957                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.839817                       # Cycle average of tags in use
system.cpu3.icache.total_refs               746972807                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1505993.562500                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.839817                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022179                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794615                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       128195                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         128195                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       128195                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          128195                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       128195                       # number of overall hits
system.cpu3.icache.overall_hits::total         128195                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3255003                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3255003                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3255003                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3255003                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3255003                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3255003                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       128215                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       128215                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       128215                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       128215                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       128215                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       128215                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 162750.150000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 162750.150000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 162750.150000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 162750.150000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 162750.150000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 162750.150000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2311992                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2311992                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2311992                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2311992                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2311992                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2311992                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 165142.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 165142.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 165142.285714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 165142.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 165142.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 165142.285714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   516                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               117715903                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   772                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              152481.739637                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   167.365768                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    88.634232                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.653773                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.346227                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        88436                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          88436                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        74249                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         74249                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          178                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          170                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       162685                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          162685                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       162685                       # number of overall hits
system.cpu3.dcache.overall_hits::total         162685                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1784                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1784                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           51                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1835                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1835                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1835                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1835                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    199147401                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    199147401                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5023584                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5023584                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    204170985                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    204170985                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    204170985                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    204170985                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        90220                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        90220                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        74300                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        74300                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       164520                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       164520                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       164520                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       164520                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019774                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019774                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000686                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000686                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011154                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011154                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011154                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011154                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111629.709081                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111629.709081                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 98501.647059                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 98501.647059                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 111264.841962                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111264.841962                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 111264.841962                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111264.841962                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          208                       # number of writebacks
system.cpu3.dcache.writebacks::total              208                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1268                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1268                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           51                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1319                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1319                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1319                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1319                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          516                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          516                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          516                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     45291524                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     45291524                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     45291524                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     45291524                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     45291524                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     45291524                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005719                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005719                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003136                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003136                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003136                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003136                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 87774.271318                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87774.271318                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 87774.271318                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 87774.271318                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 87774.271318                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 87774.271318                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               500.629324                       # Cycle average of tags in use
system.cpu4.icache.total_refs               746408677                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1475115.962451                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    25.629324                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.041073                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.802291                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       129001                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         129001                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       129001                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          129001                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       129001                       # number of overall hits
system.cpu4.icache.overall_hits::total         129001                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           40                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           40                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           40                       # number of overall misses
system.cpu4.icache.overall_misses::total           40                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6376028                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6376028                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6376028                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6376028                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6376028                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6376028                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       129041                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       129041                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       129041                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       129041                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       129041                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       129041                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000310                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000310                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000310                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000310                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000310                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000310                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 159400.700000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 159400.700000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 159400.700000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 159400.700000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 159400.700000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 159400.700000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           31                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           31                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           31                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5083459                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5083459                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5083459                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5083459                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5083459                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5083459                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000240                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000240                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000240                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000240                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000240                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000240                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 163982.548387                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 163982.548387                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 163982.548387                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 163982.548387                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 163982.548387                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 163982.548387                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   456                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               112761458                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   712                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              158372.834270                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   158.892901                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    97.107099                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.620675                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.379325                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        87063                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          87063                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        72485                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         72485                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          175                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          175                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          174                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          174                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       159548                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          159548                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       159548                       # number of overall hits
system.cpu4.dcache.overall_hits::total         159548                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1458                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1458                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           16                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1474                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1474                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1474                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1474                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    162051509                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    162051509                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1246164                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1246164                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    163297673                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    163297673                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    163297673                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    163297673                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        88521                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        88521                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        72501                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        72501                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          174                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          174                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       161022                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       161022                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       161022                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       161022                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.016471                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.016471                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000221                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000221                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.009154                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.009154                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.009154                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.009154                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 111146.439643                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 111146.439643                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 77885.250000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 77885.250000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 110785.395522                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 110785.395522                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 110785.395522                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 110785.395522                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu4.dcache.writebacks::total               96                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1005                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1005                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1018                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1018                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1018                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1018                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          453                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          456                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          456                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          456                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          456                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     41021148                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     41021148                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     41213448                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     41213448                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     41213448                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     41213448                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005117                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005117                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002832                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002832                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002832                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002832                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90554.410596                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 90554.410596                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 90380.368421                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 90380.368421                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 90380.368421                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 90380.368421                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               550.541455                       # Cycle average of tags in use
system.cpu5.icache.total_refs               643069150                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1162873.688969                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    25.442480                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.098975                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.040773                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841505                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.882278                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       128928                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         128928                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       128928                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          128928                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       128928                       # number of overall hits
system.cpu5.icache.overall_hits::total         128928                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.cpu5.icache.overall_misses::total           34                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      4950395                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      4950395                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      4950395                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      4950395                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      4950395                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      4950395                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       128962                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       128962                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       128962                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       128962                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       128962                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       128962                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000264                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000264                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 145599.852941                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 145599.852941                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 145599.852941                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 145599.852941                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 145599.852941                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 145599.852941                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4267879                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4267879                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4267879                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4267879                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4267879                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4267879                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000209                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000209                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000209                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000209                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 158069.592593                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 158069.592593                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 158069.592593                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 158069.592593                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 158069.592593                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 158069.592593                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   592                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               150603153                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   848                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              177598.057783                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   156.619094                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    99.380906                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.611793                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.388207                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       179714                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         179714                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        38298                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         38298                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           92                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           91                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       218012                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          218012                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       218012                       # number of overall hits
system.cpu5.dcache.overall_hits::total         218012                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1997                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1997                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           15                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2012                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2012                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2012                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2012                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    207018440                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    207018440                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1158511                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1158511                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    208176951                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    208176951                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    208176951                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    208176951                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       181711                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       181711                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        38313                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        38313                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       220024                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       220024                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       220024                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       220024                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010990                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010990                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000392                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000392                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.009144                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.009144                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.009144                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.009144                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 103664.717076                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 103664.717076                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 77234.066667                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 77234.066667                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 103467.669483                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 103467.669483                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 103467.669483                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 103467.669483                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           74                       # number of writebacks
system.cpu5.dcache.writebacks::total               74                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1408                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1408                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1420                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1420                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1420                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1420                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          589                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          589                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          592                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          592                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          592                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          592                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     56583590                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     56583590                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       193710                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       193710                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     56777300                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     56777300                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     56777300                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     56777300                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003241                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003241                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002691                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002691                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002691                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002691                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 96067.215620                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 96067.215620                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64570                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64570                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 95907.601351                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 95907.601351                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 95907.601351                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 95907.601351                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               550.792834                       # Cycle average of tags in use
system.cpu6.icache.total_refs               643069173                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1162873.730561                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    25.693808                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.099026                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.041176                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841505                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.882681                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       128951                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         128951                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       128951                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          128951                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       128951                       # number of overall hits
system.cpu6.icache.overall_hits::total         128951                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.cpu6.icache.overall_misses::total           35                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5578039                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5578039                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5578039                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5578039                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5578039                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5578039                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       128986                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       128986                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       128986                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       128986                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       128986                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       128986                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000271                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000271                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000271                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000271                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000271                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000271                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 159372.542857                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 159372.542857                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 159372.542857                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 159372.542857                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 159372.542857                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 159372.542857                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4636480                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4636480                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4636480                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4636480                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4636480                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4636480                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000209                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000209                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000209                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000209                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 171721.481481                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 171721.481481                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 171721.481481                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 171721.481481                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 171721.481481                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 171721.481481                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   595                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               150603330                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   851                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              176972.185664                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   157.226121                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    98.773879                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.614165                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.385835                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       179891                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         179891                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        38298                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         38298                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           92                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           91                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       218189                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          218189                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       218189                       # number of overall hits
system.cpu6.dcache.overall_hits::total         218189                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2021                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2021                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           15                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2036                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2036                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2036                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2036                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    206938859                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    206938859                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1243186                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1243186                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    208182045                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    208182045                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    208182045                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    208182045                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       181912                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       181912                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        38313                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        38313                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       220225                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       220225                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       220225                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       220225                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.011110                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.011110                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000392                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000392                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.009245                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.009245                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.009245                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.009245                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 102394.289461                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 102394.289461                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 82879.066667                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 82879.066667                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 102250.513261                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 102250.513261                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 102250.513261                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 102250.513261                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           73                       # number of writebacks
system.cpu6.dcache.writebacks::total               73                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1429                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1429                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1441                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1441                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1441                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1441                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          592                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          592                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          595                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          595                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          595                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          595                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     56384442                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     56384442                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     56576742                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     56576742                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     56576742                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     56576742                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003254                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003254                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002702                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002702                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002702                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002702                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 95243.989865                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 95243.989865                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 95086.961345                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 95086.961345                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 95086.961345                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 95086.961345                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               467.205476                       # Cycle average of tags in use
system.cpu7.icache.total_refs               749856669                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   478                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1568737.801255                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.205476                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.019560                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.748727                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       130194                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         130194                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       130194                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          130194                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       130194                       # number of overall hits
system.cpu7.icache.overall_hits::total         130194                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           29                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           29                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            29                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           29                       # number of overall misses
system.cpu7.icache.overall_misses::total           29                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      4300526                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      4300526                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      4300526                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      4300526                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      4300526                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      4300526                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       130223                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       130223                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       130223                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       130223                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       130223                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       130223                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000223                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000223                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000223                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000223                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000223                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000223                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst       148294                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total       148294                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst       148294                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total       148294                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst       148294                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total       148294                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            6                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            6                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           23                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           23                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           23                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      3486755                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      3486755                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      3486755                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      3486755                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      3486755                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      3486755                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000177                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000177                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000177                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 151598.043478                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 151598.043478                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 151598.043478                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 151598.043478                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 151598.043478                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 151598.043478                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   346                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               108861705                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              180833.397010                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   116.749371                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   139.250629                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.456052                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.543948                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       102918                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         102918                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        75451                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         75451                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          190                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          190                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          184                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          184                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       178369                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          178369                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       178369                       # number of overall hits
system.cpu7.dcache.overall_hits::total         178369                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          869                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          869                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           12                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          881                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           881                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          881                       # number of overall misses
system.cpu7.dcache.overall_misses::total          881                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data     82988080                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     82988080                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1075766                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1075766                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data     84063846                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     84063846                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data     84063846                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     84063846                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       103787                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       103787                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        75463                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        75463                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       179250                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       179250                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       179250                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       179250                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008373                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008373                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000159                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000159                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.004915                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.004915                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.004915                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.004915                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 95498.365938                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 95498.365938                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 89647.166667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 89647.166667                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 95418.667423                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 95418.667423                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 95418.667423                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 95418.667423                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           78                       # number of writebacks
system.cpu7.dcache.writebacks::total               78                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          526                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          526                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data            9                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          535                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          535                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          535                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          535                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          343                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          346                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          346                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     29629563                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     29629563                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       208280                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       208280                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     29837843                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     29837843                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     29837843                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     29837843                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003305                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003305                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001930                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001930                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001930                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001930                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 86383.565598                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 86383.565598                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 69426.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 69426.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 86236.540462                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 86236.540462                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 86236.540462                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 86236.540462                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
