Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 18:07:14 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_12/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.065        0.000                      0                 1395        0.005        0.000                      0                 1395        2.197        0.000                       0                  1375  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.472}        4.944           202.265         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.065        0.000                      0                 1395        0.005        0.000                      0                 1395        2.197        0.000                       0                  1375  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 genblk1[24].reg_in/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.472ns period=4.944ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.472ns period=4.944ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.944ns  (vclock rise@4.944ns - vclock rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.954ns (40.921%)  route 2.821ns (59.079%))
  Logic Levels:           17  (CARRY8=10 LUT2=7)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 6.959 - 4.944 ) 
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.442ns (routing 0.582ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.531ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1374, routed)        1.442     2.388    genblk1[24].reg_in/clk_IBUF_BUFG
    SLICE_X109Y506       FDRE                                         r  genblk1[24].reg_in/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y506       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.469 r  genblk1[24].reg_in/reg_out_reg[3]/Q
                         net (fo=3, routed)           0.210     2.679    genblk1[24].reg_in/Q[3]
    SLICE_X109Y506       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     2.729 r  genblk1[24].reg_in/reg_out[0]_i_870/O
                         net (fo=1, routed)           0.009     2.738    conv/mul16/reg_out[0]_i_704[1]
    SLICE_X109Y506       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     2.882 r  conv/mul16/reg_out_reg[0]_i_697/O[4]
                         net (fo=2, routed)           0.224     3.106    conv/add000082/out0_2[4]
    SLICE_X110Y506       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.194 r  conv/add000082/reg_out[0]_i_700/O
                         net (fo=1, routed)           0.022     3.216    conv/add000082/reg_out[0]_i_700_n_0
    SLICE_X110Y506       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.058     3.274 r  conv/add000082/reg_out_reg[0]_i_459/O[5]
                         net (fo=2, routed)           0.703     3.977    conv/add000082/reg_out_reg[0]_i_459_n_10
    SLICE_X112Y506       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.096     4.073 r  conv/add000082/reg_out_reg[0]_i_223/O[6]
                         net (fo=2, routed)           0.283     4.356    conv/add000082/reg_out_reg[0]_i_223_n_9
    SLICE_X113Y507       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     4.408 r  conv/add000082/reg_out[0]_i_226/O
                         net (fo=1, routed)           0.016     4.424    conv/add000082/reg_out[0]_i_226_n_0
    SLICE_X113Y507       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.541 r  conv/add000082/reg_out_reg[0]_i_97/CO[7]
                         net (fo=1, routed)           0.026     4.567    conv/add000082/reg_out_reg[0]_i_97_n_0
    SLICE_X113Y508       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.623 r  conv/add000082/reg_out_reg[21]_i_52/O[0]
                         net (fo=2, routed)           0.178     4.801    conv/add000082/reg_out_reg[21]_i_52_n_15
    SLICE_X114Y509       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     4.925 r  conv/add000082/reg_out[16]_i_44/O
                         net (fo=1, routed)           0.009     4.934    conv/add000082/reg_out[16]_i_44_n_0
    SLICE_X114Y509       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     5.167 r  conv/add000082/reg_out_reg[16]_i_37/O[5]
                         net (fo=1, routed)           0.264     5.431    conv/add000082/reg_out_reg[16]_i_37_n_10
    SLICE_X113Y511       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     5.579 r  conv/add000082/reg_out[16]_i_23/O
                         net (fo=1, routed)           0.022     5.601    conv/add000082/reg_out[16]_i_23_n_0
    SLICE_X113Y511       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.760 r  conv/add000082/reg_out_reg[16]_i_11/CO[7]
                         net (fo=1, routed)           0.026     5.786    conv/add000082/reg_out_reg[16]_i_11_n_0
    SLICE_X113Y512       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.842 r  conv/add000082/reg_out_reg[21]_i_9/O[0]
                         net (fo=2, routed)           0.316     6.158    conv/add000082/reg_out_reg[21]_i_9_n_15
    SLICE_X112Y512       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[4])
                                                      0.176     6.334 r  conv/add000082/reg_out_reg[21]_i_3/O[4]
                         net (fo=1, routed)           0.130     6.464    conv/add000082/reg_out_reg[21]_i_3_n_11
    SLICE_X112Y515       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     6.563 r  conv/add000082/reg_out[21]_i_5/O
                         net (fo=1, routed)           0.009     6.572    conv/add000082/reg_out[21]_i_5_n_0
    SLICE_X112Y515       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.752 r  conv/add000082/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.131     6.883    reg_out/a[21]
    SLICE_X113Y514       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     6.920 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.243     7.163    reg_out/reg_out[21]_i_1_n_0
    SLICE_X112Y514       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.944     4.944 r  
    AP13                                              0.000     4.944 r  clk (IN)
                         net (fo=0)                   0.000     4.944    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.289    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.576    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.600 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1374, routed)        1.359     6.959    reg_out/clk_IBUF_BUFG
    SLICE_X112Y514       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.379     7.338    
                         clock uncertainty           -0.035     7.302    
    SLICE_X112Y514       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     7.228    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.228    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                  0.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 demux/genblk1[53].z_reg[53][4]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.472ns period=4.944ns})
  Destination:            genblk1[53].reg_in/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.472ns period=4.944ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.312%)  route 0.070ns (54.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      1.277ns (routing 0.531ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.582ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1374, routed)        1.277     1.933    demux/clk_IBUF_BUFG
    SLICE_X111Y523       FDRE                                         r  demux/genblk1[53].z_reg[53][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y523       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.991 r  demux/genblk1[53].z_reg[53][4]/Q
                         net (fo=1, routed)           0.070     2.061    genblk1[53].reg_in/D[4]
    SLICE_X111Y521       FDRE                                         r  genblk1[53].reg_in/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1374, routed)        1.476     2.422    genblk1[53].reg_in/clk_IBUF_BUFG
    SLICE_X111Y521       FDRE                                         r  genblk1[53].reg_in/reg_out_reg[4]/C
                         clock pessimism             -0.429     1.993    
    SLICE_X111Y521       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.055    genblk1[53].reg_in/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.005    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.472 }
Period(ns):         4.944
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.944       3.654      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.472       2.197      SLICE_X115Y515  demux/genblk1[1].z_reg[1][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.472       2.197      SLICE_X116Y510  demux/genblk1[1].z_reg[1][6]/C



