# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../median_filter.srcs/sources_1/new/filter.vhd" \
"../../../../median_filter.srcs/sim_1/imports/new/media_filter_tb.vhd" \

# Do not sort compile order
nosort
