$comment
	File created using the following command:
		vcd file Ent1Aula3.msim.vcd -direction
$end
$date
	Tue Sep 20 12:06:05 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module ent1aula3_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " Control_view [11] $end
$var wire 1 # Control_view [10] $end
$var wire 1 $ Control_view [9] $end
$var wire 1 % Control_view [8] $end
$var wire 1 & Control_view [7] $end
$var wire 1 ' Control_view [6] $end
$var wire 1 ( Control_view [5] $end
$var wire 1 ) Control_view [4] $end
$var wire 1 * Control_view [3] $end
$var wire 1 + Control_view [2] $end
$var wire 1 , Control_view [1] $end
$var wire 1 - Control_view [0] $end
$var wire 1 . KEY [3] $end
$var wire 1 / KEY [2] $end
$var wire 1 0 KEY [1] $end
$var wire 1 1 KEY [0] $end
$var wire 1 2 PC_OUT [7] $end
$var wire 1 3 PC_OUT [6] $end
$var wire 1 4 PC_OUT [5] $end
$var wire 1 5 PC_OUT [4] $end
$var wire 1 6 PC_OUT [3] $end
$var wire 1 7 PC_OUT [2] $end
$var wire 1 8 PC_OUT [1] $end
$var wire 1 9 PC_OUT [0] $end
$var wire 1 : REGA [7] $end
$var wire 1 ; REGA [6] $end
$var wire 1 < REGA [5] $end
$var wire 1 = REGA [4] $end
$var wire 1 > REGA [3] $end
$var wire 1 ? REGA [2] $end
$var wire 1 @ REGA [1] $end
$var wire 1 A REGA [0] $end

$scope module i1 $end
$var wire 1 B gnd $end
$var wire 1 C vcc $end
$var wire 1 D unknown $end
$var wire 1 E devoe $end
$var wire 1 F devclrn $end
$var wire 1 G devpor $end
$var wire 1 H ww_devoe $end
$var wire 1 I ww_devclrn $end
$var wire 1 J ww_devpor $end
$var wire 1 K ww_CLOCK_50 $end
$var wire 1 L ww_PC_OUT [7] $end
$var wire 1 M ww_PC_OUT [6] $end
$var wire 1 N ww_PC_OUT [5] $end
$var wire 1 O ww_PC_OUT [4] $end
$var wire 1 P ww_PC_OUT [3] $end
$var wire 1 Q ww_PC_OUT [2] $end
$var wire 1 R ww_PC_OUT [1] $end
$var wire 1 S ww_PC_OUT [0] $end
$var wire 1 T ww_KEY [3] $end
$var wire 1 U ww_KEY [2] $end
$var wire 1 V ww_KEY [1] $end
$var wire 1 W ww_KEY [0] $end
$var wire 1 X ww_REGA [7] $end
$var wire 1 Y ww_REGA [6] $end
$var wire 1 Z ww_REGA [5] $end
$var wire 1 [ ww_REGA [4] $end
$var wire 1 \ ww_REGA [3] $end
$var wire 1 ] ww_REGA [2] $end
$var wire 1 ^ ww_REGA [1] $end
$var wire 1 _ ww_REGA [0] $end
$var wire 1 ` ww_Control_view [11] $end
$var wire 1 a ww_Control_view [10] $end
$var wire 1 b ww_Control_view [9] $end
$var wire 1 c ww_Control_view [8] $end
$var wire 1 d ww_Control_view [7] $end
$var wire 1 e ww_Control_view [6] $end
$var wire 1 f ww_Control_view [5] $end
$var wire 1 g ww_Control_view [4] $end
$var wire 1 h ww_Control_view [3] $end
$var wire 1 i ww_Control_view [2] $end
$var wire 1 j ww_Control_view [1] $end
$var wire 1 k ww_Control_view [0] $end
$var wire 1 l \CLOCK_50~input_o\ $end
$var wire 1 m \KEY[1]~input_o\ $end
$var wire 1 n \KEY[2]~input_o\ $end
$var wire 1 o \KEY[3]~input_o\ $end
$var wire 1 p \PC_OUT[0]~output_o\ $end
$var wire 1 q \PC_OUT[1]~output_o\ $end
$var wire 1 r \PC_OUT[2]~output_o\ $end
$var wire 1 s \PC_OUT[3]~output_o\ $end
$var wire 1 t \PC_OUT[4]~output_o\ $end
$var wire 1 u \PC_OUT[5]~output_o\ $end
$var wire 1 v \PC_OUT[6]~output_o\ $end
$var wire 1 w \PC_OUT[7]~output_o\ $end
$var wire 1 x \REGA[0]~output_o\ $end
$var wire 1 y \REGA[1]~output_o\ $end
$var wire 1 z \REGA[2]~output_o\ $end
$var wire 1 { \REGA[3]~output_o\ $end
$var wire 1 | \REGA[4]~output_o\ $end
$var wire 1 } \REGA[5]~output_o\ $end
$var wire 1 ~ \REGA[6]~output_o\ $end
$var wire 1 !! \REGA[7]~output_o\ $end
$var wire 1 "! \Control_view[0]~output_o\ $end
$var wire 1 #! \Control_view[1]~output_o\ $end
$var wire 1 $! \Control_view[2]~output_o\ $end
$var wire 1 %! \Control_view[3]~output_o\ $end
$var wire 1 &! \Control_view[4]~output_o\ $end
$var wire 1 '! \Control_view[5]~output_o\ $end
$var wire 1 (! \Control_view[6]~output_o\ $end
$var wire 1 )! \Control_view[7]~output_o\ $end
$var wire 1 *! \Control_view[8]~output_o\ $end
$var wire 1 +! \Control_view[9]~output_o\ $end
$var wire 1 ,! \Control_view[10]~output_o\ $end
$var wire 1 -! \Control_view[11]~output_o\ $end
$var wire 1 .! \KEY[0]~input_o\ $end
$var wire 1 /! \incrementaPC_item|Add0~2\ $end
$var wire 1 0! \incrementaPC_item|Add0~6\ $end
$var wire 1 1! \incrementaPC_item|Add0~9_sumout\ $end
$var wire 1 2! \incrementaPC_item|Add0~10\ $end
$var wire 1 3! \incrementaPC_item|Add0~13_sumout\ $end
$var wire 1 4! \ROM_item|memROM~7_combout\ $end
$var wire 1 5! \MUX_JMP|saida_MUX[3]~3_combout\ $end
$var wire 1 6! \ROM_item|memROM~2_combout\ $end
$var wire 1 7! \ROM_item|memROM~3_combout\ $end
$var wire 1 8! \DECODER_item|saida~7_combout\ $end
$var wire 1 9! \ROM_item|memROM~6_combout\ $end
$var wire 1 :! \MUX_JMP|saida_MUX[2]~2_combout\ $end
$var wire 1 ;! \ROM_item|memROM~1_combout\ $end
$var wire 1 <! \DECODER_item|Equal9~0_combout\ $end
$var wire 1 =! \DECODER_item|saida[4]~3_combout\ $end
$var wire 1 >! \DECODER_item|saida[5]~4_combout\ $end
$var wire 1 ?! \RAM_item|ram~161_combout\ $end
$var wire 1 @! \RAM_item|ram~23_q\ $end
$var wire 1 A! \ROM_item|memROM~4_combout\ $end
$var wire 1 B! \ROM_item|memROM~5_combout\ $end
$var wire 1 C! \RAM_item|ram~157_combout\ $end
$var wire 1 D! \RAM_item|ram~158_combout\ $end
$var wire 1 E! \DECODER_item|saida[3]~2_combout\ $end
$var wire 1 F! \DECODER_item|saida[3]~9_combout\ $end
$var wire 1 G! \DECODER_item|saida[6]~5_combout\ $end
$var wire 1 H! \DECODER_item|Equal10~0_combout\ $end
$var wire 1 I! \ULA_item|Add0~34_cout\ $end
$var wire 1 J! \ULA_item|Add0~1_sumout\ $end
$var wire 1 K! \ULA_item|saida[0]~0_combout\ $end
$var wire 1 L! \RAM_item|ram~17_q\ $end
$var wire 1 M! \RAM_item|ram~145_combout\ $end
$var wire 1 N! \RAM_item|ram~146_combout\ $end
$var wire 1 O! \MUX_item|saida_MUX[0]~0_combout\ $end
$var wire 1 P! \ULA_item|Add0~2\ $end
$var wire 1 Q! \ULA_item|Add0~5_sumout\ $end
$var wire 1 R! \ULA_item|saida[1]~1_combout\ $end
$var wire 1 S! \RAM_item|ram~18_q\ $end
$var wire 1 T! \RAM_item|ram~147_combout\ $end
$var wire 1 U! \RAM_item|ram~148_combout\ $end
$var wire 1 V! \MUX_item|saida_MUX[1]~1_combout\ $end
$var wire 1 W! \ULA_item|Add0~6\ $end
$var wire 1 X! \ULA_item|Add0~9_sumout\ $end
$var wire 1 Y! \ULA_item|saida[2]~2_combout\ $end
$var wire 1 Z! \RAM_item|ram~19_q\ $end
$var wire 1 [! \RAM_item|ram~149_combout\ $end
$var wire 1 \! \RAM_item|ram~150_combout\ $end
$var wire 1 ]! \MUX_item|saida_MUX[2]~2_combout\ $end
$var wire 1 ^! \ULA_item|Add0~10\ $end
$var wire 1 _! \ULA_item|Add0~13_sumout\ $end
$var wire 1 `! \ULA_item|saida[3]~3_combout\ $end
$var wire 1 a! \RAM_item|ram~20_q\ $end
$var wire 1 b! \RAM_item|ram~151_combout\ $end
$var wire 1 c! \RAM_item|ram~152_combout\ $end
$var wire 1 d! \MUX_item|saida_MUX[3]~3_combout\ $end
$var wire 1 e! \ULA_item|Add0~14\ $end
$var wire 1 f! \ULA_item|Add0~17_sumout\ $end
$var wire 1 g! \ULA_item|saida[4]~4_combout\ $end
$var wire 1 h! \RAM_item|ram~21_q\ $end
$var wire 1 i! \RAM_item|ram~153_combout\ $end
$var wire 1 j! \RAM_item|ram~154_combout\ $end
$var wire 1 k! \ULA_item|Add0~18\ $end
$var wire 1 l! \ULA_item|Add0~21_sumout\ $end
$var wire 1 m! \ULA_item|saida[5]~5_combout\ $end
$var wire 1 n! \RAM_item|ram~22_q\ $end
$var wire 1 o! \RAM_item|ram~155_combout\ $end
$var wire 1 p! \RAM_item|ram~156_combout\ $end
$var wire 1 q! \ULA_item|Add0~22\ $end
$var wire 1 r! \ULA_item|Add0~25_sumout\ $end
$var wire 1 s! \ULA_item|saida[6]~6_combout\ $end
$var wire 1 t! \RAM_item|ram~24_q\ $end
$var wire 1 u! \RAM_item|ram~159_combout\ $end
$var wire 1 v! \RAM_item|ram~160_combout\ $end
$var wire 1 w! \ULA_item|Add0~26\ $end
$var wire 1 x! \ULA_item|Add0~29_sumout\ $end
$var wire 1 y! \ULA_item|saida[7]~7_combout\ $end
$var wire 1 z! \DECODER_item|saida~1_combout\ $end
$var wire 1 {! \FLAG_zero_item|DOUT~0_combout\ $end
$var wire 1 |! \FLAG_zero_item|DOUT~1_combout\ $end
$var wire 1 }! \FLAG_zero_item|DOUT~2_combout\ $end
$var wire 1 ~! \FLAG_zero_item|DOUT~3_combout\ $end
$var wire 1 !" \FLAG_zero_item|DOUT~4_combout\ $end
$var wire 1 "" \FLAG_zero_item|DOUT~q\ $end
$var wire 1 #" \PC_item|DOUT[2]~0_combout\ $end
$var wire 1 $" \incrementaPC_item|Add0~5_sumout\ $end
$var wire 1 %" \MUX_JMP|saida_MUX[1]~1_combout\ $end
$var wire 1 &" \ROM_item|memROM~0_combout\ $end
$var wire 1 '" \DECODER_item|saida~8_combout\ $end
$var wire 1 (" \incrementaPC_item|Add0~1_sumout\ $end
$var wire 1 )" \MUX_JMP|saida_MUX[0]~0_combout\ $end
$var wire 1 *" \incrementaPC_item|Add0~14\ $end
$var wire 1 +" \incrementaPC_item|Add0~17_sumout\ $end
$var wire 1 ," \DECODER_item|saida~6_combout\ $end
$var wire 1 -" \DECODER_item|Equal4~0_combout\ $end
$var wire 1 ." \MUX_JMP|saida_MUX[4]~4_combout\ $end
$var wire 1 /" \MUX_JMP|saida_MUX[4]~5_combout\ $end
$var wire 1 0" \incrementaPC_item|Add0~18\ $end
$var wire 1 1" \incrementaPC_item|Add0~21_sumout\ $end
$var wire 1 2" \MUX_JMP|saida_MUX[5]~6_combout\ $end
$var wire 1 3" \incrementaPC_item|Add0~22\ $end
$var wire 1 4" \incrementaPC_item|Add0~25_sumout\ $end
$var wire 1 5" \MUX_JMP|saida_MUX[6]~7_combout\ $end
$var wire 1 6" \incrementaPC_item|Add0~26\ $end
$var wire 1 7" \incrementaPC_item|Add0~29_sumout\ $end
$var wire 1 8" \MUX_JMP|saida_MUX[7]~8_combout\ $end
$var wire 1 9" \DECODER_item|Equal5~0_combout\ $end
$var wire 1 :" \DECODER_item|saida[1]~0_combout\ $end
$var wire 1 ;" \PC_item|DOUT\ [8] $end
$var wire 1 <" \PC_item|DOUT\ [7] $end
$var wire 1 =" \PC_item|DOUT\ [6] $end
$var wire 1 >" \PC_item|DOUT\ [5] $end
$var wire 1 ?" \PC_item|DOUT\ [4] $end
$var wire 1 @" \PC_item|DOUT\ [3] $end
$var wire 1 A" \PC_item|DOUT\ [2] $end
$var wire 1 B" \PC_item|DOUT\ [1] $end
$var wire 1 C" \PC_item|DOUT\ [0] $end
$var wire 1 D" \REGA_item|DOUT\ [7] $end
$var wire 1 E" \REGA_item|DOUT\ [6] $end
$var wire 1 F" \REGA_item|DOUT\ [5] $end
$var wire 1 G" \REGA_item|DOUT\ [4] $end
$var wire 1 H" \REGA_item|DOUT\ [3] $end
$var wire 1 I" \REGA_item|DOUT\ [2] $end
$var wire 1 J" \REGA_item|DOUT\ [1] $end
$var wire 1 K" \REGA_item|DOUT\ [0] $end
$var wire 1 L" \END_RET_item|DOUT\ [8] $end
$var wire 1 M" \END_RET_item|DOUT\ [7] $end
$var wire 1 N" \END_RET_item|DOUT\ [6] $end
$var wire 1 O" \END_RET_item|DOUT\ [5] $end
$var wire 1 P" \END_RET_item|DOUT\ [4] $end
$var wire 1 Q" \END_RET_item|DOUT\ [3] $end
$var wire 1 R" \END_RET_item|DOUT\ [2] $end
$var wire 1 S" \END_RET_item|DOUT\ [1] $end
$var wire 1 T" \END_RET_item|DOUT\ [0] $end
$var wire 1 U" \ROM_item|ALT_INV_memROM~6_combout\ $end
$var wire 1 V" \END_RET_item|ALT_INV_DOUT\ [7] $end
$var wire 1 W" \END_RET_item|ALT_INV_DOUT\ [6] $end
$var wire 1 X" \END_RET_item|ALT_INV_DOUT\ [5] $end
$var wire 1 Y" \END_RET_item|ALT_INV_DOUT\ [4] $end
$var wire 1 Z" \END_RET_item|ALT_INV_DOUT\ [3] $end
$var wire 1 [" \END_RET_item|ALT_INV_DOUT\ [2] $end
$var wire 1 \" \END_RET_item|ALT_INV_DOUT\ [1] $end
$var wire 1 ]" \END_RET_item|ALT_INV_DOUT\ [0] $end
$var wire 1 ^" \ROM_item|ALT_INV_memROM~5_combout\ $end
$var wire 1 _" \PC_item|ALT_INV_DOUT[2]~0_combout\ $end
$var wire 1 `" \FLAG_zero_item|ALT_INV_DOUT~q\ $end
$var wire 1 a" \ROM_item|ALT_INV_memROM~4_combout\ $end
$var wire 1 b" \DECODER_item|ALT_INV_Equal4~0_combout\ $end
$var wire 1 c" \DECODER_item|ALT_INV_saida~8_combout\ $end
$var wire 1 d" \DECODER_item|ALT_INV_saida~7_combout\ $end
$var wire 1 e" \DECODER_item|ALT_INV_saida~6_combout\ $end
$var wire 1 f" \DECODER_item|ALT_INV_saida[6]~5_combout\ $end
$var wire 1 g" \DECODER_item|ALT_INV_saida[4]~3_combout\ $end
$var wire 1 h" \DECODER_item|ALT_INV_saida[3]~2_combout\ $end
$var wire 1 i" \DECODER_item|ALT_INV_saida~1_combout\ $end
$var wire 1 j" \ROM_item|ALT_INV_memROM~3_combout\ $end
$var wire 1 k" \ROM_item|ALT_INV_memROM~2_combout\ $end
$var wire 1 l" \ROM_item|ALT_INV_memROM~1_combout\ $end
$var wire 1 m" \ROM_item|ALT_INV_memROM~0_combout\ $end
$var wire 1 n" \REGA_item|ALT_INV_DOUT\ [7] $end
$var wire 1 o" \REGA_item|ALT_INV_DOUT\ [6] $end
$var wire 1 p" \REGA_item|ALT_INV_DOUT\ [5] $end
$var wire 1 q" \REGA_item|ALT_INV_DOUT\ [4] $end
$var wire 1 r" \REGA_item|ALT_INV_DOUT\ [3] $end
$var wire 1 s" \REGA_item|ALT_INV_DOUT\ [2] $end
$var wire 1 t" \REGA_item|ALT_INV_DOUT\ [1] $end
$var wire 1 u" \REGA_item|ALT_INV_DOUT\ [0] $end
$var wire 1 v" \PC_item|ALT_INV_DOUT\ [7] $end
$var wire 1 w" \PC_item|ALT_INV_DOUT\ [6] $end
$var wire 1 x" \PC_item|ALT_INV_DOUT\ [5] $end
$var wire 1 y" \PC_item|ALT_INV_DOUT\ [4] $end
$var wire 1 z" \PC_item|ALT_INV_DOUT\ [3] $end
$var wire 1 {" \PC_item|ALT_INV_DOUT\ [2] $end
$var wire 1 |" \PC_item|ALT_INV_DOUT\ [1] $end
$var wire 1 }" \PC_item|ALT_INV_DOUT\ [0] $end
$var wire 1 ~" \ULA_item|ALT_INV_Add0~29_sumout\ $end
$var wire 1 !# \ULA_item|ALT_INV_Add0~25_sumout\ $end
$var wire 1 "# \ULA_item|ALT_INV_Add0~21_sumout\ $end
$var wire 1 ## \ULA_item|ALT_INV_Add0~17_sumout\ $end
$var wire 1 $# \ULA_item|ALT_INV_Add0~13_sumout\ $end
$var wire 1 %# \ULA_item|ALT_INV_Add0~9_sumout\ $end
$var wire 1 &# \ULA_item|ALT_INV_Add0~5_sumout\ $end
$var wire 1 '# \ULA_item|ALT_INV_Add0~1_sumout\ $end
$var wire 1 (# \incrementaPC_item|ALT_INV_Add0~29_sumout\ $end
$var wire 1 )# \incrementaPC_item|ALT_INV_Add0~25_sumout\ $end
$var wire 1 *# \incrementaPC_item|ALT_INV_Add0~21_sumout\ $end
$var wire 1 +# \incrementaPC_item|ALT_INV_Add0~17_sumout\ $end
$var wire 1 ,# \incrementaPC_item|ALT_INV_Add0~13_sumout\ $end
$var wire 1 -# \incrementaPC_item|ALT_INV_Add0~9_sumout\ $end
$var wire 1 .# \incrementaPC_item|ALT_INV_Add0~5_sumout\ $end
$var wire 1 /# \incrementaPC_item|ALT_INV_Add0~1_sumout\ $end
$var wire 1 0# \DECODER_item|ALT_INV_saida[3]~9_combout\ $end
$var wire 1 1# \DECODER_item|ALT_INV_Equal10~0_combout\ $end
$var wire 1 2# \FLAG_zero_item|ALT_INV_DOUT~3_combout\ $end
$var wire 1 3# \FLAG_zero_item|ALT_INV_DOUT~2_combout\ $end
$var wire 1 4# \FLAG_zero_item|ALT_INV_DOUT~1_combout\ $end
$var wire 1 5# \FLAG_zero_item|ALT_INV_DOUT~0_combout\ $end
$var wire 1 6# \ULA_item|ALT_INV_saida[7]~7_combout\ $end
$var wire 1 7# \RAM_item|ALT_INV_ram~160_combout\ $end
$var wire 1 8# \RAM_item|ALT_INV_ram~159_combout\ $end
$var wire 1 9# \RAM_item|ALT_INV_ram~24_q\ $end
$var wire 1 :# \ULA_item|ALT_INV_saida[6]~6_combout\ $end
$var wire 1 ;# \RAM_item|ALT_INV_ram~158_combout\ $end
$var wire 1 <# \RAM_item|ALT_INV_ram~157_combout\ $end
$var wire 1 =# \RAM_item|ALT_INV_ram~23_q\ $end
$var wire 1 ># \RAM_item|ALT_INV_ram~156_combout\ $end
$var wire 1 ?# \RAM_item|ALT_INV_ram~155_combout\ $end
$var wire 1 @# \RAM_item|ALT_INV_ram~22_q\ $end
$var wire 1 A# \RAM_item|ALT_INV_ram~154_combout\ $end
$var wire 1 B# \RAM_item|ALT_INV_ram~153_combout\ $end
$var wire 1 C# \RAM_item|ALT_INV_ram~21_q\ $end
$var wire 1 D# \DECODER_item|ALT_INV_Equal9~0_combout\ $end
$var wire 1 E# \MUX_item|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 F# \RAM_item|ALT_INV_ram~152_combout\ $end
$var wire 1 G# \RAM_item|ALT_INV_ram~151_combout\ $end
$var wire 1 H# \RAM_item|ALT_INV_ram~20_q\ $end
$var wire 1 I# \MUX_item|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 J# \RAM_item|ALT_INV_ram~150_combout\ $end
$var wire 1 K# \RAM_item|ALT_INV_ram~149_combout\ $end
$var wire 1 L# \RAM_item|ALT_INV_ram~19_q\ $end
$var wire 1 M# \MUX_item|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 N# \RAM_item|ALT_INV_ram~148_combout\ $end
$var wire 1 O# \RAM_item|ALT_INV_ram~147_combout\ $end
$var wire 1 P# \RAM_item|ALT_INV_ram~18_q\ $end
$var wire 1 Q# \MUX_item|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 R# \RAM_item|ALT_INV_ram~146_combout\ $end
$var wire 1 S# \RAM_item|ALT_INV_ram~145_combout\ $end
$var wire 1 T# \RAM_item|ALT_INV_ram~17_q\ $end
$var wire 1 U# \MUX_JMP|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 V# \ROM_item|ALT_INV_memROM~7_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0B
1C
xD
1E
1F
1G
1H
1I
1J
xK
xl
xm
xn
xo
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
1*!
0+!
0,!
1-!
1.!
0/!
00!
01!
02!
03!
14!
15!
16!
07!
18!
19!
1:!
1;!
0<!
0=!
0>!
0?!
0@!
0A!
1B!
0C!
0D!
0E!
0F!
0G!
1H!
1I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
0Q!
0R!
0S!
0T!
0U!
0V!
1W!
0X!
0Y!
0Z!
0[!
0\!
0]!
1^!
0_!
0`!
0a!
0b!
0c!
0d!
1e!
0f!
0g!
0h!
0i!
0j!
1k!
0l!
0m!
0n!
0o!
0p!
1q!
0r!
0s!
0t!
0u!
0v!
1w!
0x!
0y!
0z!
0{!
1|!
0}!
1~!
0!"
0""
1#"
0$"
1%"
0&"
0'"
1("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0U"
0^"
0_"
1`"
1a"
1b"
1c"
0d"
1e"
1f"
1g"
1h"
1i"
1j"
0k"
0l"
1m"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
0/#
10#
01#
02#
13#
04#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
0V#
x.
x/
x0
11
0L
0M
0N
0O
0P
0Q
0R
0S
xT
xU
xV
1W
0X
0Y
0Z
0[
0\
0]
0^
0_
1`
0a
0b
1c
0d
0e
0f
0g
0h
0i
0j
0k
x;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
xL"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
1V"
1W"
1X"
1Y"
1Z"
1["
1\"
1]"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1"
0#
0$
1%
0&
0'
0(
0)
0*
0+
0,
0-
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
$end
#10000
01
0W
0.!
#20000
11
1W
1.!
1@"
1A"
1B"
1T"
0]"
0|"
0{"
0z"
13!
11!
1$"
04!
06!
09!
0;!
0B!
1^"
1l"
1U"
1k"
1V#
0.#
0-#
0,#
1q
1r
1s
05!
0:!
08!
1F!
0H!
0#"
0%"
1R
1Q
1P
1_"
11#
00#
1d"
18
17
16
1."
15!
1:!
1%"
1)"
0U#
0*!
0-!
0c
0`
0%
0"
#30000
01
0W
0.!
#40000
11
1W
1.!
1C"
0}"
0("
1/!
1;!
1&"
0m"
0l"
1/#
1p
0$"
10!
0)"
0F!
1H!
1'"
1.#
1S
01!
12!
0c"
01#
10#
19
0%"
1-#
05!
0:!
1)"
03!
1*"
1,#
1+!
1+"
0+#
1b
1$
#50000
01
0W
0.!
#60000
11
1W
1.!
0@"
0A"
0B"
1|"
1{"
1z"
13!
0*"
11!
02!
1$"
00!
17!
19!
0;!
1A!
0a"
1l"
0U"
0j"
0.#
0-#
0,#
0q
0r
0s
01!
03!
0+"
1#"
0'"
1-"
1+#
1,#
1-#
0R
0Q
0P
0b"
1c"
0_"
08
07
06
1:!
0."
1U#
1,!
0+!
1a
0b
0$
1#
#70000
01
0W
0.!
#80000
11
1W
1.!
1A"
0{"
11!
0&"
1m"
0-#
1r
1=!
1>!
1G!
0#"
0-"
1Q
1b"
1_"
0f"
0g"
17
1O!
1]!
1%"
0)"
1."
0U#
0I#
0Q#
0,!
1(!
1'!
1&!
1J!
0P!
1K!
1X!
0^!
1Y!
0~!
0a
1e
1f
1g
12#
0%#
0'#
1)
1(
1'
0#
1_!
0e!
1Q!
0W!
0&#
0$#
0X!
1f!
0k!
0##
1%#
1l!
0q!
0"#
1r!
0w!
0!#
1x!
0~"
#90000
01
0W
0.!
#100000
11
1W
1.!
1K"
1I"
1B"
0C"
1}"
0|"
0s"
0u"
0J!
1P!
1X!
0$"
10!
1("
0/!
16!
09!
1?!
0A!
1a"
1U"
0k"
0/#
1.#
0%#
1'#
0p
1q
1z
1x
1$"
00!
01!
12!
0Q!
1W!
0%"
0=!
0>!
0G!
19"
0]!
0O!
1)"
1&#
1-#
0.#
0S
1R
1]
1_
0X!
1^!
13!
11!
02!
1Q#
1I#
1f"
1g"
09
18
1A
1?
1%"
0:!
0-#
0,#
1%#
1`!
1g!
1m!
1s!
1y!
0|!
1X!
1J!
0K!
03!
0_!
1e!
0Y!
15!
1:!
1$#
1,#
0'#
0%#
14#
06#
0:#
1"!
0(!
0'!
0&!
0f!
1k!
1Y!
1K!
05!
0`!
1##
1k
0e
0f
0g
0l!
1q!
1-
0)
0(
0'
0g!
1"#
0r!
1w!
0m!
1|!
1!#
0x!
04#
0s!
1~"
1:#
0y!
16#
#110000
01
0W
0.!
#120000
11
1W
1.!
1L!
1Z!
1C"
0}"
0L#
0T#
1M!
1[!
0("
1/!
06!
07!
1;!
0?!
0l"
1j"
1k"
1/#
0K#
0S#
1p
0$"
10!
1N!
1\!
0)"
1z!
09"
1:"
1.#
1S
01!
12!
0i"
0J#
0R#
19
0%"
1-#
1O!
1]!
13!
0:!
0,#
0I#
0Q#
1#!
0"!
1$!
0J!
0X!
15!
1j
0k
1i
1%#
1'#
0-
1,
1+
0K!
1}!
0Y!
1~!
02#
03#
1!"
#130000
01
0W
0.!
#140000
11
1W
1.!
1@"
0A"
1""
0B"
0C"
1}"
1|"
0`"
1{"
0z"
03!
1*"
11!
02!
1$"
00!
1("
0/!
17!
0;!
1B!
1&"
0m"
0^"
1l"
0j"
0/#
0.#
0-#
1,#
0p
0q
0r
1s
0$"
01!
13!
0*"
1+"
05!
1:!
1)"
0M!
0[!
1%"
0z!
1#"
1-"
0:"
0+#
0,#
1-#
1.#
0S
0R
0Q
1P
0+"
0b"
0_"
1i"
1K#
1S#
09
08
07
16
0%"
0:!
15!
1/"
1+#
0N!
0\!
1{!
0}!
05!
1%"
0)"
0."
0/"
1U#
13#
05#
1J#
1R#
0#!
1,!
0$!
0O!
0]!
0j
1a
0i
1I#
1Q#
0,
0+
1#
1J!
1X!
0%#
0'#
1K!
1Y!
0~!
12#
#150000
01
0W
0.!
#160000
11
1W
1.!
0@"
1B"
0|"
1z"
03!
1$"
14!
16!
1A!
0B!
1^"
0a"
0k"
0V#
0.#
1,#
1q
0s
15!
1,"
0-"
1)"
0%"
1R
0P
1b"
0e"
18
06
0,!
1)!
0a
1d
1&
0#
#170000
01
0W
0.!
#180000
11
1W
1.!
1@"
0B"
1C"
0}"
1|"
0z"
13!
0$"
0("
1/!
04!
06!
07!
0A!
0&"
1m"
1a"
1j"
1k"
1V#
1/#
1.#
0,#
1p
0q
1s
1$"
05!
1M!
1[!
0)"
1F!
0H!
0#"
0,"
0.#
1S
0R
1P
1e"
1_"
11#
00#
0K#
0S#
19
08
16
1N!
1\!
15!
1%"
1."
0U#
0J#
0R#
0)!
1O!
1]!
0d
0I#
0Q#
0&
0J!
0X!
1%#
1'#
0K!
0Y!
1~!
02#
#190000
01
0W
0.!
#200000
11
1W
1.!
1B"
0C"
1}"
0|"
0$"
10!
1("
0/!
17!
19!
0U"
0j"
0/#
1.#
0p
1q
1$"
00!
11!
0%"
1)"
1=!
1>!
0F!
1G!
1H!
0N!
0\!
0-#
0.#
0S
1R
01!
1J#
1R#
01#
0f"
10#
0g"
09
18
1%"
1:!
1-#
1K!
1Y!
0~!
0O!
0:!
1Q#
12#
1(!
1'!
1&!
1J!
0K!
1e
1f
1g
0'#
1)
1(
1'
#210000
01
0W
0.!
#220000
11
1W
1.!
0K"
1C"
0}"
1u"
0J!
0("
1/!
07!
09!
1;!
0l"
1U"
1j"
1/#
1'#
1p
0x
0$"
10!
0)"
1N!
1\!
0]!
0=!
0>!
0G!
1z!
1:"
1.#
1S
0_
11!
0i"
1f"
1g"
1I#
0J#
0R#
19
0A
0%"
0-#
1X!
0Y!
1~!
1O!
1]!
0{!
1}!
1:!
03#
15#
0I#
0Q#
02#
0%#
1#!
1$!
0(!
0'!
0&!
1J!
0P!
0X!
1Y!
0~!
1j
1i
0e
0f
0g
12#
1%#
0'#
1,
1+
0)
0(
0'
1Q!
0W!
1K!
0}!
0Y!
1~!
0!"
0&#
1X!
0^!
02#
13#
1R!
0%#
1_!
0e!
1Y!
0~!
0$#
1f!
0k!
12#
1`!
0##
1l!
0q!
1g!
0|!
0"#
1r!
0w!
14#
1m!
0!#
1x!
1s!
0~"
0:#
1y!
06#
#230000
01
0W
0.!
#240000
11
1W
1.!
1A"
0""
0B"
0C"
1}"
1|"
1`"
0{"
01!
12!
1$"
00!
1("
0/!
16!
17!
0;!
1A!
1B!
1&"
0m"
0^"
0a"
1l"
0j"
0k"
0/#
0.#
1-#
0p
0q
1r
0$"
11!
02!
03!
1*"
0:!
1)"
0M!
0[!
1%"
0z!
1,"
0:"
1,#
0-#
1.#
0S
0R
1Q
1+"
13!
0*"
0e"
1i"
1K#
1S#
09
08
17
0%"
1:!
05!
0,#
0+#
0N!
0\!
0+"
1/"
15!
1+#
1J#
1R#
0#!
1)!
0$!
0O!
0]!
0/"
0j
1d
0i
1I#
1Q#
0,
0+
1&
0J!
1P!
0X!
1^!
1%#
1'#
0_!
1e!
0Q!
1W!
0K!
0Y!
1&#
1$#
1X!
0f!
1k!
0`!
1~!
0R!
1##
0%#
0l!
1q!
02#
1Y!
0~!
0g!
1"#
0r!
1w!
12#
0m!
1|!
1!#
0x!
04#
0s!
1~"
1:#
0y!
16#
#250000
01
0W
0.!
#260000
11
1W
1.!
1C"
0}"
0("
1/!
14!
06!
19!
0B!
1^"
0U"
1k"
0V#
1/#
1p
1$"
0)"
1#"
0,"
1-"
0.#
1S
0b"
1e"
0_"
19
1%"
0%"
1)"
0."
1U#
1,!
0)!
1a
0d
0&
1#
#270000
01
0W
0.!
#280000
11
1W
1.!
#290000
01
0W
0.!
#300000
11
1W
1.!
#310000
01
0W
0.!
#320000
11
1W
1.!
#330000
01
0W
0.!
#340000
11
1W
1.!
#350000
01
0W
0.!
#360000
11
1W
1.!
#370000
01
0W
0.!
#380000
11
1W
1.!
#390000
01
0W
0.!
#400000
