Active-HDL 11.1.262.7351 2021-10-02 15:03:23

Elaboration top modules:
Architecture                  programa(puertos)


--------------------------------------------------------------------------------------------------------------------
Entity   | Architecture | Library                            | Info | Compiler Version        | Compilation Options
--------------------------------------------------------------------------------------------------------------------
puertos  | programa     | registrodesplazamientoparalelofull |      | 11.1.262.7351 (Windows) | -O3
Fub1     | Fub1         | registrodesplazamientoparalelofull |      | 11.1.262.7351 (Windows) | -O3
Fub2     | Fub2         | registrodesplazamientoparalelofull |      | 11.1.262.7351 (Windows) | -O3
--------------------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------------
VHDL Package            | Library                            | Info | Compiler Version        | Compilation Options
--------------------------------------------------------------------------------------------------------------------
standard                | std                                |      |                         | <unavailable>
TEXTIO                  | std                                |      |                         | <unavailable>
std_logic_1164          | ieee                               |      |                         | <unavailable>
std_logic_arith         | ieee                               |      |                         | <unavailable>
STD_LOGIC_SIGNED        | ieee                               |      |                         | <unavailable>
STD_LOGIC_UNSIGNED      | ieee                               |      |                         | <unavailable>
--------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------
Library                            | Comment
-------------------------------------------------------------------------------------------------------------------------------
ieee                               | Standard IEEE packages library
registrodesplazamientoparalelofull | None
std                                | Standard VHDL library
-------------------------------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+puertos puertos programa


The performance of simulation is reduced. Version Student Edition
