
IRBE_5_COM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bab0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000554  0800bc50  0800bc50  0001bc50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c1a4  0800c1a4  00020204  2**0
                  CONTENTS
  4 .ARM          00000008  0800c1a4  0800c1a4  0001c1a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c1ac  0800c1ac  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c1ac  0800c1ac  0001c1ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c1b0  0800c1b0  0001c1b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800c1b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000504  20000204  0800c3b8  00020204  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000708  0800c3b8  00020708  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016adc  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fa2  00000000  00000000  00036d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013f8  00000000  00000000  00039cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012e8  00000000  00000000  0003b0b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019f60  00000000  00000000  0003c398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000166cb  00000000  00000000  000562f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e3be  00000000  00000000  0006c9c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010ad81  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066f4  00000000  00000000  0010add4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000204 	.word	0x20000204
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bc38 	.word	0x0800bc38

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000208 	.word	0x20000208
 80001dc:	0800bc38 	.word	0x0800bc38

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b974 	b.w	8000f78 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	4604      	mov	r4, r0
 8000cb0:	468e      	mov	lr, r1
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d14d      	bne.n	8000d52 <__udivmoddi4+0xaa>
 8000cb6:	428a      	cmp	r2, r1
 8000cb8:	4694      	mov	ip, r2
 8000cba:	d969      	bls.n	8000d90 <__udivmoddi4+0xe8>
 8000cbc:	fab2 f282 	clz	r2, r2
 8000cc0:	b152      	cbz	r2, 8000cd8 <__udivmoddi4+0x30>
 8000cc2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cc6:	f1c2 0120 	rsb	r1, r2, #32
 8000cca:	fa20 f101 	lsr.w	r1, r0, r1
 8000cce:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cd6:	4094      	lsls	r4, r2
 8000cd8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cdc:	0c21      	lsrs	r1, r4, #16
 8000cde:	fbbe f6f8 	udiv	r6, lr, r8
 8000ce2:	fa1f f78c 	uxth.w	r7, ip
 8000ce6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cea:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cee:	fb06 f107 	mul.w	r1, r6, r7
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x64>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cfe:	f080 811f 	bcs.w	8000f40 <__udivmoddi4+0x298>
 8000d02:	4299      	cmp	r1, r3
 8000d04:	f240 811c 	bls.w	8000f40 <__udivmoddi4+0x298>
 8000d08:	3e02      	subs	r6, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1a5b      	subs	r3, r3, r1
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d14:	fb08 3310 	mls	r3, r8, r0, r3
 8000d18:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d1c:	fb00 f707 	mul.w	r7, r0, r7
 8000d20:	42a7      	cmp	r7, r4
 8000d22:	d90a      	bls.n	8000d3a <__udivmoddi4+0x92>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2c:	f080 810a 	bcs.w	8000f44 <__udivmoddi4+0x29c>
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	f240 8107 	bls.w	8000f44 <__udivmoddi4+0x29c>
 8000d36:	4464      	add	r4, ip
 8000d38:	3802      	subs	r0, #2
 8000d3a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d3e:	1be4      	subs	r4, r4, r7
 8000d40:	2600      	movs	r6, #0
 8000d42:	b11d      	cbz	r5, 8000d4c <__udivmoddi4+0xa4>
 8000d44:	40d4      	lsrs	r4, r2
 8000d46:	2300      	movs	r3, #0
 8000d48:	e9c5 4300 	strd	r4, r3, [r5]
 8000d4c:	4631      	mov	r1, r6
 8000d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d909      	bls.n	8000d6a <__udivmoddi4+0xc2>
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	f000 80ef 	beq.w	8000f3a <__udivmoddi4+0x292>
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d62:	4630      	mov	r0, r6
 8000d64:	4631      	mov	r1, r6
 8000d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6a:	fab3 f683 	clz	r6, r3
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	d14a      	bne.n	8000e08 <__udivmoddi4+0x160>
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d302      	bcc.n	8000d7c <__udivmoddi4+0xd4>
 8000d76:	4282      	cmp	r2, r0
 8000d78:	f200 80f9 	bhi.w	8000f6e <__udivmoddi4+0x2c6>
 8000d7c:	1a84      	subs	r4, r0, r2
 8000d7e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d82:	2001      	movs	r0, #1
 8000d84:	469e      	mov	lr, r3
 8000d86:	2d00      	cmp	r5, #0
 8000d88:	d0e0      	beq.n	8000d4c <__udivmoddi4+0xa4>
 8000d8a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d8e:	e7dd      	b.n	8000d4c <__udivmoddi4+0xa4>
 8000d90:	b902      	cbnz	r2, 8000d94 <__udivmoddi4+0xec>
 8000d92:	deff      	udf	#255	; 0xff
 8000d94:	fab2 f282 	clz	r2, r2
 8000d98:	2a00      	cmp	r2, #0
 8000d9a:	f040 8092 	bne.w	8000ec2 <__udivmoddi4+0x21a>
 8000d9e:	eba1 010c 	sub.w	r1, r1, ip
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f fe8c 	uxth.w	lr, ip
 8000daa:	2601      	movs	r6, #1
 8000dac:	0c20      	lsrs	r0, r4, #16
 8000dae:	fbb1 f3f7 	udiv	r3, r1, r7
 8000db2:	fb07 1113 	mls	r1, r7, r3, r1
 8000db6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dba:	fb0e f003 	mul.w	r0, lr, r3
 8000dbe:	4288      	cmp	r0, r1
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x12c>
 8000dc2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dc6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x12a>
 8000dcc:	4288      	cmp	r0, r1
 8000dce:	f200 80cb 	bhi.w	8000f68 <__udivmoddi4+0x2c0>
 8000dd2:	4643      	mov	r3, r8
 8000dd4:	1a09      	subs	r1, r1, r0
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ddc:	fb07 1110 	mls	r1, r7, r0, r1
 8000de0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000de4:	fb0e fe00 	mul.w	lr, lr, r0
 8000de8:	45a6      	cmp	lr, r4
 8000dea:	d908      	bls.n	8000dfe <__udivmoddi4+0x156>
 8000dec:	eb1c 0404 	adds.w	r4, ip, r4
 8000df0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000df4:	d202      	bcs.n	8000dfc <__udivmoddi4+0x154>
 8000df6:	45a6      	cmp	lr, r4
 8000df8:	f200 80bb 	bhi.w	8000f72 <__udivmoddi4+0x2ca>
 8000dfc:	4608      	mov	r0, r1
 8000dfe:	eba4 040e 	sub.w	r4, r4, lr
 8000e02:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e06:	e79c      	b.n	8000d42 <__udivmoddi4+0x9a>
 8000e08:	f1c6 0720 	rsb	r7, r6, #32
 8000e0c:	40b3      	lsls	r3, r6
 8000e0e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e12:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e16:	fa20 f407 	lsr.w	r4, r0, r7
 8000e1a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e1e:	431c      	orrs	r4, r3
 8000e20:	40f9      	lsrs	r1, r7
 8000e22:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e26:	fa00 f306 	lsl.w	r3, r0, r6
 8000e2a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e2e:	0c20      	lsrs	r0, r4, #16
 8000e30:	fa1f fe8c 	uxth.w	lr, ip
 8000e34:	fb09 1118 	mls	r1, r9, r8, r1
 8000e38:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e3c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e40:	4288      	cmp	r0, r1
 8000e42:	fa02 f206 	lsl.w	r2, r2, r6
 8000e46:	d90b      	bls.n	8000e60 <__udivmoddi4+0x1b8>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e50:	f080 8088 	bcs.w	8000f64 <__udivmoddi4+0x2bc>
 8000e54:	4288      	cmp	r0, r1
 8000e56:	f240 8085 	bls.w	8000f64 <__udivmoddi4+0x2bc>
 8000e5a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e5e:	4461      	add	r1, ip
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e68:	fb09 1110 	mls	r1, r9, r0, r1
 8000e6c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e70:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e74:	458e      	cmp	lr, r1
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x1e2>
 8000e78:	eb1c 0101 	adds.w	r1, ip, r1
 8000e7c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e80:	d26c      	bcs.n	8000f5c <__udivmoddi4+0x2b4>
 8000e82:	458e      	cmp	lr, r1
 8000e84:	d96a      	bls.n	8000f5c <__udivmoddi4+0x2b4>
 8000e86:	3802      	subs	r0, #2
 8000e88:	4461      	add	r1, ip
 8000e8a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e8e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e92:	eba1 010e 	sub.w	r1, r1, lr
 8000e96:	42a1      	cmp	r1, r4
 8000e98:	46c8      	mov	r8, r9
 8000e9a:	46a6      	mov	lr, r4
 8000e9c:	d356      	bcc.n	8000f4c <__udivmoddi4+0x2a4>
 8000e9e:	d053      	beq.n	8000f48 <__udivmoddi4+0x2a0>
 8000ea0:	b15d      	cbz	r5, 8000eba <__udivmoddi4+0x212>
 8000ea2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ea6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eaa:	fa01 f707 	lsl.w	r7, r1, r7
 8000eae:	fa22 f306 	lsr.w	r3, r2, r6
 8000eb2:	40f1      	lsrs	r1, r6
 8000eb4:	431f      	orrs	r7, r3
 8000eb6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eba:	2600      	movs	r6, #0
 8000ebc:	4631      	mov	r1, r6
 8000ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec2:	f1c2 0320 	rsb	r3, r2, #32
 8000ec6:	40d8      	lsrs	r0, r3
 8000ec8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ecc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ed0:	4091      	lsls	r1, r2
 8000ed2:	4301      	orrs	r1, r0
 8000ed4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ed8:	fa1f fe8c 	uxth.w	lr, ip
 8000edc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ee0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ee4:	0c0b      	lsrs	r3, r1, #16
 8000ee6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eea:	fb00 f60e 	mul.w	r6, r0, lr
 8000eee:	429e      	cmp	r6, r3
 8000ef0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ef4:	d908      	bls.n	8000f08 <__udivmoddi4+0x260>
 8000ef6:	eb1c 0303 	adds.w	r3, ip, r3
 8000efa:	f100 38ff 	add.w	r8, r0, #4294967295
 8000efe:	d22f      	bcs.n	8000f60 <__udivmoddi4+0x2b8>
 8000f00:	429e      	cmp	r6, r3
 8000f02:	d92d      	bls.n	8000f60 <__udivmoddi4+0x2b8>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4463      	add	r3, ip
 8000f08:	1b9b      	subs	r3, r3, r6
 8000f0a:	b289      	uxth	r1, r1
 8000f0c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f10:	fb07 3316 	mls	r3, r7, r6, r3
 8000f14:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f18:	fb06 f30e 	mul.w	r3, r6, lr
 8000f1c:	428b      	cmp	r3, r1
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x28a>
 8000f20:	eb1c 0101 	adds.w	r1, ip, r1
 8000f24:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f28:	d216      	bcs.n	8000f58 <__udivmoddi4+0x2b0>
 8000f2a:	428b      	cmp	r3, r1
 8000f2c:	d914      	bls.n	8000f58 <__udivmoddi4+0x2b0>
 8000f2e:	3e02      	subs	r6, #2
 8000f30:	4461      	add	r1, ip
 8000f32:	1ac9      	subs	r1, r1, r3
 8000f34:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f38:	e738      	b.n	8000dac <__udivmoddi4+0x104>
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e705      	b.n	8000d4c <__udivmoddi4+0xa4>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e3      	b.n	8000d0c <__udivmoddi4+0x64>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6f8      	b.n	8000d3a <__udivmoddi4+0x92>
 8000f48:	454b      	cmp	r3, r9
 8000f4a:	d2a9      	bcs.n	8000ea0 <__udivmoddi4+0x1f8>
 8000f4c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f50:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7a3      	b.n	8000ea0 <__udivmoddi4+0x1f8>
 8000f58:	4646      	mov	r6, r8
 8000f5a:	e7ea      	b.n	8000f32 <__udivmoddi4+0x28a>
 8000f5c:	4620      	mov	r0, r4
 8000f5e:	e794      	b.n	8000e8a <__udivmoddi4+0x1e2>
 8000f60:	4640      	mov	r0, r8
 8000f62:	e7d1      	b.n	8000f08 <__udivmoddi4+0x260>
 8000f64:	46d0      	mov	r8, sl
 8000f66:	e77b      	b.n	8000e60 <__udivmoddi4+0x1b8>
 8000f68:	3b02      	subs	r3, #2
 8000f6a:	4461      	add	r1, ip
 8000f6c:	e732      	b.n	8000dd4 <__udivmoddi4+0x12c>
 8000f6e:	4630      	mov	r0, r6
 8000f70:	e709      	b.n	8000d86 <__udivmoddi4+0xde>
 8000f72:	4464      	add	r4, ip
 8000f74:	3802      	subs	r0, #2
 8000f76:	e742      	b.n	8000dfe <__udivmoddi4+0x156>

08000f78 <__aeabi_idiv0>:
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop

08000f7c <SX1278_hw_init>:

//////////////////////////////////
// logic
//////////////////////////////////

void SX1278_hw_init(SX1278_hw_t * hw) {
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8000f84:	2101      	movs	r1, #1
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f000 f80d 	bl	8000fa6 <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6858      	ldr	r0, [r3, #4]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	b29b      	uxth	r3, r3
 8000f96:	2201      	movs	r2, #1
 8000f98:	4619      	mov	r1, r3
 8000f9a:	f004 fd19 	bl	80059d0 <HAL_GPIO_WritePin>
}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <SX1278_hw_SetNSS>:

void SX1278_hw_SetNSS(SX1278_hw_t * hw, int value) {
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b082      	sub	sp, #8
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
 8000fae:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6958      	ldr	r0, [r3, #20]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	691b      	ldr	r3, [r3, #16]
 8000fb8:	b299      	uxth	r1, r3
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	bf0c      	ite	eq
 8000fc0:	2301      	moveq	r3, #1
 8000fc2:	2300      	movne	r3, #0
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	f004 fd02 	bl	80059d0 <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8000fcc:	bf00      	nop
 8000fce:	3708      	adds	r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <SX1278_hw_Reset>:

void SX1278_hw_Reset(SX1278_hw_t * hw) {
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8000fdc:	2101      	movs	r1, #1
 8000fde:	6878      	ldr	r0, [r7, #4]
 8000fe0:	f7ff ffe1 	bl	8000fa6 <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6858      	ldr	r0, [r3, #4]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	b29b      	uxth	r3, r3
 8000fee:	2200      	movs	r2, #0
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	f004 fced 	bl	80059d0 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(1);
 8000ff6:	2001      	movs	r0, #1
 8000ff8:	f000 f856 	bl	80010a8 <SX1278_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6858      	ldr	r0, [r3, #4]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	b29b      	uxth	r3, r3
 8001006:	2201      	movs	r2, #1
 8001008:	4619      	mov	r1, r3
 800100a:	f004 fce1 	bl	80059d0 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(100);
 800100e:	2064      	movs	r0, #100	; 0x64
 8001010:	f000 f84a 	bl	80010a8 <SX1278_hw_DelayMs>
}
 8001014:	bf00      	nop
 8001016:	3708      	adds	r7, #8
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}

0800101c <SX1278_hw_SPICommand>:

void SX1278_hw_SPICommand(SX1278_hw_t * hw, uint8_t cmd) {
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	460b      	mov	r3, r1
 8001026:	70fb      	strb	r3, [r7, #3]
	SX1278_hw_SetNSS(hw, 0);
 8001028:	2100      	movs	r1, #0
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f7ff ffbb 	bl	8000fa6 <SX1278_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6998      	ldr	r0, [r3, #24]
 8001034:	1cf9      	adds	r1, r7, #3
 8001036:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800103a:	2201      	movs	r2, #1
 800103c:	f005 fa1b 	bl	8006476 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8001040:	bf00      	nop
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	699b      	ldr	r3, [r3, #24]
 8001046:	4618      	mov	r0, r3
 8001048:	f005 fcf3 	bl	8006a32 <HAL_SPI_GetState>
 800104c:	4603      	mov	r3, r0
 800104e:	2b01      	cmp	r3, #1
 8001050:	d1f7      	bne.n	8001042 <SX1278_hw_SPICommand+0x26>
		;
}
 8001052:	bf00      	nop
 8001054:	bf00      	nop
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}

0800105c <SX1278_hw_SPIReadByte>:

uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t * hw) {
 800105c:	b580      	push	{r7, lr}
 800105e:	b086      	sub	sp, #24
 8001060:	af02      	add	r7, sp, #8
 8001062:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 8001064:	2300      	movs	r3, #0
 8001066:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 8001068:	2300      	movs	r3, #0
 800106a:	73bb      	strb	r3, [r7, #14]

	SX1278_hw_SetNSS(hw, 0);
 800106c:	2100      	movs	r1, #0
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	f7ff ff99 	bl	8000fa6 <SX1278_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6998      	ldr	r0, [r3, #24]
 8001078:	f107 020e 	add.w	r2, r7, #14
 800107c:	f107 010f 	add.w	r1, r7, #15
 8001080:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001084:	9300      	str	r3, [sp, #0]
 8001086:	2301      	movs	r3, #1
 8001088:	f005 fb31 	bl	80066ee <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 800108c:	bf00      	nop
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	699b      	ldr	r3, [r3, #24]
 8001092:	4618      	mov	r0, r3
 8001094:	f005 fccd 	bl	8006a32 <HAL_SPI_GetState>
 8001098:	4603      	mov	r3, r0
 800109a:	2b01      	cmp	r3, #1
 800109c:	d1f7      	bne.n	800108e <SX1278_hw_SPIReadByte+0x32>
		;
	return rxByte;
 800109e:	7bbb      	ldrb	r3, [r7, #14]
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3710      	adds	r7, #16
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <SX1278_hw_DelayMs>:

void SX1278_hw_DelayMs(uint32_t msec) {
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f002 ff4f 	bl	8003f54 <HAL_Delay>
}
 80010b6:	bf00      	nop
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}

080010be <SX1278_SPIRead>:

//////////////////////////////////
// logic
//////////////////////////////////

uint8_t SX1278_SPIRead(SX1278_t * module, uint8_t addr) {
 80010be:	b580      	push	{r7, lr}
 80010c0:	b084      	sub	sp, #16
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
 80010c6:	460b      	mov	r3, r1
 80010c8:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1278_hw_SPICommand(module->hw, addr);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	78fa      	ldrb	r2, [r7, #3]
 80010d0:	4611      	mov	r1, r2
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff ffa2 	bl	800101c <SX1278_hw_SPICommand>
	tmp = SX1278_hw_SPIReadByte(module->hw);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ffbd 	bl	800105c <SX1278_hw_SPIReadByte>
 80010e2:	4603      	mov	r3, r0
 80010e4:	73fb      	strb	r3, [r7, #15]
	SX1278_hw_SetNSS(module->hw, 1);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	2101      	movs	r1, #1
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ff5a 	bl	8000fa6 <SX1278_hw_SetNSS>
	return tmp;
 80010f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3710      	adds	r7, #16
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <SX1278_SPIWrite>:

void SX1278_SPIWrite(SX1278_t * module, uint8_t addr, uint8_t cmd) {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	460b      	mov	r3, r1
 8001106:	70fb      	strb	r3, [r7, #3]
 8001108:	4613      	mov	r3, r2
 800110a:	70bb      	strb	r3, [r7, #2]
	SX1278_hw_SetNSS(module->hw, 0);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	2100      	movs	r1, #0
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff ff47 	bl	8000fa6 <SX1278_hw_SetNSS>
	SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	78fb      	ldrb	r3, [r7, #3]
 800111e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001122:	b2db      	uxtb	r3, r3
 8001124:	4619      	mov	r1, r3
 8001126:	4610      	mov	r0, r2
 8001128:	f7ff ff78 	bl	800101c <SX1278_hw_SPICommand>
	SX1278_hw_SPICommand(module->hw, cmd);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	78ba      	ldrb	r2, [r7, #2]
 8001132:	4611      	mov	r1, r2
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff ff71 	bl	800101c <SX1278_hw_SPICommand>
	SX1278_hw_SetNSS(module->hw, 1);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	2101      	movs	r1, #1
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff ff30 	bl	8000fa6 <SX1278_hw_SetNSS>
}
 8001146:	bf00      	nop
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <SX1278_SPIBurstWrite>:
		SX1278_hw_SetNSS(module->hw, 1);
	}
}

void SX1278_SPIBurstWrite(SX1278_t * module, uint8_t addr, uint8_t* txBuf,
		uint8_t length) {
 800114e:	b580      	push	{r7, lr}
 8001150:	b086      	sub	sp, #24
 8001152:	af00      	add	r7, sp, #0
 8001154:	60f8      	str	r0, [r7, #12]
 8001156:	607a      	str	r2, [r7, #4]
 8001158:	461a      	mov	r2, r3
 800115a:	460b      	mov	r3, r1
 800115c:	72fb      	strb	r3, [r7, #11]
 800115e:	4613      	mov	r3, r2
 8001160:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 8001162:	7abb      	ldrb	r3, [r7, #10]
 8001164:	2b01      	cmp	r3, #1
 8001166:	d929      	bls.n	80011bc <SX1278_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2100      	movs	r1, #0
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff ff19 	bl	8000fa6 <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	7afb      	ldrb	r3, [r7, #11]
 800117a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800117e:	b2db      	uxtb	r3, r3
 8001180:	4619      	mov	r1, r3
 8001182:	4610      	mov	r0, r2
 8001184:	f7ff ff4a 	bl	800101c <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8001188:	2300      	movs	r3, #0
 800118a:	75fb      	strb	r3, [r7, #23]
 800118c:	e00b      	b.n	80011a6 <SX1278_SPIBurstWrite+0x58>
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	6818      	ldr	r0, [r3, #0]
 8001192:	7dfb      	ldrb	r3, [r7, #23]
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	4413      	add	r3, r2
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	4619      	mov	r1, r3
 800119c:	f7ff ff3e 	bl	800101c <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 80011a0:	7dfb      	ldrb	r3, [r7, #23]
 80011a2:	3301      	adds	r3, #1
 80011a4:	75fb      	strb	r3, [r7, #23]
 80011a6:	7dfa      	ldrb	r2, [r7, #23]
 80011a8:	7abb      	ldrb	r3, [r7, #10]
 80011aa:	429a      	cmp	r2, r3
 80011ac:	d3ef      	bcc.n	800118e <SX1278_SPIBurstWrite+0x40>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	2101      	movs	r1, #1
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff fef6 	bl	8000fa6 <SX1278_hw_SetNSS>
 80011ba:	e000      	b.n	80011be <SX1278_SPIBurstWrite+0x70>
		return;
 80011bc:	bf00      	nop
	}
}
 80011be:	3718      	adds	r7, #24
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <SX1278_defaultConfig>:

void SX1278_defaultConfig(SX1278_t * module) {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af02      	add	r7, sp, #8
 80011ca:	6078      	str	r0, [r7, #4]
	SX1278_config(module, module->frequency, module->power, module->LoRa_Rate,
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	7919      	ldrb	r1, [r3, #4]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	795a      	ldrb	r2, [r3, #5]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	7998      	ldrb	r0, [r3, #6]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	79db      	ldrb	r3, [r3, #7]
 80011dc:	9300      	str	r3, [sp, #0]
 80011de:	4603      	mov	r3, r0
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	f000 f805 	bl	80011f0 <SX1278_config>
			module->LoRa_BW);
}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
	...

080011f0 <SX1278_config>:

void SX1278_config(SX1278_t * module, uint8_t frequency, uint8_t power,
	uint8_t LoRa_Rate, uint8_t LoRa_BW) {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	4608      	mov	r0, r1
 80011fa:	4611      	mov	r1, r2
 80011fc:	461a      	mov	r2, r3
 80011fe:	4603      	mov	r3, r0
 8001200:	70fb      	strb	r3, [r7, #3]
 8001202:	460b      	mov	r3, r1
 8001204:	70bb      	strb	r3, [r7, #2]
 8001206:	4613      	mov	r3, r2
 8001208:	707b      	strb	r3, [r7, #1]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f000 f976 	bl	80014fc <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 8001210:	200f      	movs	r0, #15
 8001212:	f7ff ff49 	bl	80010a8 <SX1278_hw_DelayMs>

	SX1278_entryLoRa(module);
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	f000 f980 	bl	800151c <SX1278_entryLoRa>
	//SX1278_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	SX1278_SPIBurstWrite(module, LR_RegFrMsb,
	(uint8_t*) SX1278_Frequency[frequency], 3); //setting  frequency parameter
 800121c:	78fa      	ldrb	r2, [r7, #3]
 800121e:	4613      	mov	r3, r2
 8001220:	005b      	lsls	r3, r3, #1
 8001222:	4413      	add	r3, r2
 8001224:	4a41      	ldr	r2, [pc, #260]	; (800132c <SX1278_config+0x13c>)
 8001226:	441a      	add	r2, r3
	SX1278_SPIBurstWrite(module, LR_RegFrMsb,
 8001228:	2303      	movs	r3, #3
 800122a:	2106      	movs	r1, #6
 800122c:	6878      	ldr	r0, [r7, #4]
 800122e:	f7ff ff8e 	bl	800114e <SX1278_SPIBurstWrite>

	//setting base parameter
	SX1278_SPIWrite(module, LR_RegPaConfig, 0b10000000); //Setting output power parameter
 8001232:	2280      	movs	r2, #128	; 0x80
 8001234:	2109      	movs	r1, #9
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f7ff ff60 	bl	80010fc <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 800123c:	220b      	movs	r2, #11
 800123e:	210b      	movs	r1, #11
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f7ff ff5b 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 8001246:	2223      	movs	r2, #35	; 0x23
 8001248:	210c      	movs	r1, #12
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f7ff ff56 	bl	80010fc <SX1278_SPIWrite>
	if (SX1278_SpreadFactor[LoRa_Rate] == 6) {	//SFactor=6
 8001250:	787b      	ldrb	r3, [r7, #1]
 8001252:	4a37      	ldr	r2, [pc, #220]	; (8001330 <SX1278_config+0x140>)
 8001254:	5cd3      	ldrb	r3, [r2, r3]
 8001256:	2b06      	cmp	r3, #6
 8001258:	d131      	bne.n	80012be <SX1278_config+0xce>
		uint8_t tmp;
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[LoRa_BW] << 4) + (SX1278_CR << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 800125a:	7e3b      	ldrb	r3, [r7, #24]
 800125c:	4a35      	ldr	r2, [pc, #212]	; (8001334 <SX1278_config+0x144>)
 800125e:	5cd3      	ldrb	r3, [r2, r3]
 8001260:	011b      	lsls	r3, r3, #4
 8001262:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8001264:	3303      	adds	r3, #3
 8001266:	b2db      	uxtb	r3, r3
 8001268:	461a      	mov	r2, r3
 800126a:	211d      	movs	r1, #29
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f7ff ff45 	bl	80010fc <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[LoRa_Rate] << 4) + (SX1278_CRC << 2)
 8001272:	787b      	ldrb	r3, [r7, #1]
 8001274:	4a2e      	ldr	r2, [pc, #184]	; (8001330 <SX1278_config+0x140>)
 8001276:	5cd3      	ldrb	r3, [r2, r3]
 8001278:	011b      	lsls	r3, r3, #4
 800127a:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 800127c:	3307      	adds	r3, #7
 800127e:	b2db      	uxtb	r3, r3
 8001280:	461a      	mov	r2, r3
 8001282:	211e      	movs	r1, #30
 8001284:	6878      	ldr	r0, [r7, #4]
 8001286:	f7ff ff39 	bl	80010fc <SX1278_SPIWrite>
						+ 0x03));

		tmp = SX1278_SPIRead(module, 0x31);
 800128a:	2131      	movs	r1, #49	; 0x31
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	f7ff ff16 	bl	80010be <SX1278_SPIRead>
 8001292:	4603      	mov	r3, r0
 8001294:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 8001296:	7bfb      	ldrb	r3, [r7, #15]
 8001298:	f023 0307 	bic.w	r3, r3, #7
 800129c:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 800129e:	7bfb      	ldrb	r3, [r7, #15]
 80012a0:	f043 0305 	orr.w	r3, r3, #5
 80012a4:	73fb      	strb	r3, [r7, #15]
		SX1278_SPIWrite(module, 0x31, tmp);
 80012a6:	7bfb      	ldrb	r3, [r7, #15]
 80012a8:	461a      	mov	r2, r3
 80012aa:	2131      	movs	r1, #49	; 0x31
 80012ac:	6878      	ldr	r0, [r7, #4]
 80012ae:	f7ff ff25 	bl	80010fc <SX1278_SPIWrite>
		SX1278_SPIWrite(module, 0x37, 0x0C);
 80012b2:	220c      	movs	r2, #12
 80012b4:	2137      	movs	r1, #55	; 0x37
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f7ff ff20 	bl	80010fc <SX1278_SPIWrite>
 80012bc:	e017      	b.n	80012ee <SX1278_config+0xfe>
	} else {
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[LoRa_BW] << 4) + (SX1278_CR << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 80012be:	7e3b      	ldrb	r3, [r7, #24]
 80012c0:	4a1c      	ldr	r2, [pc, #112]	; (8001334 <SX1278_config+0x144>)
 80012c2:	5cd3      	ldrb	r3, [r2, r3]
 80012c4:	011b      	lsls	r3, r3, #4
 80012c6:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 80012c8:	3302      	adds	r3, #2
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	461a      	mov	r2, r3
 80012ce:	211d      	movs	r1, #29
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f7ff ff13 	bl	80010fc <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[LoRa_Rate] << 4) + (SX1278_CRC << 2)
 80012d6:	787b      	ldrb	r3, [r7, #1]
 80012d8:	4a15      	ldr	r2, [pc, #84]	; (8001330 <SX1278_config+0x140>)
 80012da:	5cd3      	ldrb	r3, [r2, r3]
 80012dc:	011b      	lsls	r3, r3, #4
 80012de:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 80012e0:	3307      	adds	r3, #7
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	461a      	mov	r2, r3
 80012e6:	211e      	movs	r1, #30
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f7ff ff07 	bl	80010fc <SX1278_SPIWrite>
						+ 0x03)); //SFactor &  LNA gain set by the internal AGC loop
	}

	SX1278_SPIWrite(module, LR_RegSymbTimeoutLsb, 0xFF); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 80012ee:	22ff      	movs	r2, #255	; 0xff
 80012f0:	211f      	movs	r1, #31
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f7ff ff02 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 80012f8:	2200      	movs	r2, #0
 80012fa:	2120      	movs	r1, #32
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f7ff fefd 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleLsb, 12); //RegPreambleLsb 8+4=12byte Preamble
 8001302:	220c      	movs	r2, #12
 8001304:	2121      	movs	r1, #33	; 0x21
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f7ff fef8 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 800130c:	2201      	movs	r2, #1
 800130e:	2141      	movs	r1, #65	; 0x41
 8001310:	6878      	ldr	r0, [r7, #4]
 8001312:	f7ff fef3 	bl	80010fc <SX1278_SPIWrite>
	module->readBytes = 0;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2200      	movs	r2, #0
 800131a:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
	SX1278_standby(module); //Entry standby mode
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f000 f8dc 	bl	80014dc <SX1278_standby>
}
 8001324:	bf00      	nop
 8001326:	3710      	adds	r7, #16
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	0800bd94 	.word	0x0800bd94
 8001330:	0800bd98 	.word	0x0800bd98
 8001334:	0800bda0 	.word	0x0800bda0

08001338 <SX1278_RTTY_Config>:

void SX1278_RTTY_Config(SX1278_t * module){
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
	SX1278_FSK_Config(module); // set base parameters
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	f000 f895 	bl	8001470 <SX1278_FSK_Config>
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 8001346:	6878      	ldr	r0, [r7, #4]
 8001348:	f000 f8d8 	bl	80014fc <SX1278_sleep>

	SX1278_SPIWrite(module, LR_RegPaConfig, 0b11110000);//0x87);	//Normal and RX
 800134c:	22f0      	movs	r2, #240	; 0xf0
 800134e:	2109      	movs	r1, #9
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f7ff fed3 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);
 8001356:	2284      	movs	r2, #132	; 0x84
 8001358:	214d      	movs	r1, #77	; 0x4d
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f7ff fece 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41);
 8001360:	2241      	movs	r2, #65	; 0x41
 8001362:	2140      	movs	r1, #64	; 0x40
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f7ff fec9 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, RegPayloadLength, 8); //Payload Length 8 bytes
 800136a:	2208      	movs	r2, #8
 800136c:	2132      	movs	r1, #50	; 0x32
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f7ff fec4 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, RegFifoThresh, 8 - 1);     //Fixed length, packetformat = 0
 8001374:	2207      	movs	r2, #7
 8001376:	2135      	movs	r1, #53	; 0x35
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f7ff febf 	bl	80010fc <SX1278_SPIWrite>

	SX1278_SPIWrite(module, RegFdevLsb, 0);
 800137e:	2200      	movs	r2, #0
 8001380:	2105      	movs	r1, #5
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f7ff feba 	bl	80010fc <SX1278_SPIWrite>
	SX1278_standby(module); //Entry standby mode
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f000 f8a7 	bl	80014dc <SX1278_standby>
	SX1278_hw_DelayMs(1);
 800138e:	2001      	movs	r0, #1
 8001390:	f7ff fe8a 	bl	80010a8 <SX1278_hw_DelayMs>
}
 8001394:	bf00      	nop
 8001396:	3708      	adds	r7, #8
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}

0800139c <SX1278_RTTY_Stop>:

void SX1278_RTTY_Stop(SX1278_t * module){
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
	//SX1278_SPIWrite(module, LR_RegOpMode, 0b1);
	SX1278_standby(module);
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f000 f899 	bl	80014dc <SX1278_standby>
	uint8_t ret = 1;
 80013aa:	2301      	movs	r3, #1
 80013ac:	73fb      	strb	r3, [r7, #15]
	while(1){
		ret = SX1278_SPIRead(module, 0x3e);
 80013ae:	213e      	movs	r1, #62	; 0x3e
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f7ff fe84 	bl	80010be <SX1278_SPIRead>
 80013b6:	4603      	mov	r3, r0
 80013b8:	73fb      	strb	r3, [r7, #15]
		if(ret & 0b10000000){
 80013ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	db00      	blt.n	80013c4 <SX1278_RTTY_Stop+0x28>
		ret = SX1278_SPIRead(module, 0x3e);
 80013c2:	e7f4      	b.n	80013ae <SX1278_RTTY_Stop+0x12>
			break;
 80013c4:	bf00      	nop
		}
	}
}
 80013c6:	bf00      	nop
 80013c8:	3710      	adds	r7, #16
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <SX1278_RTTY_WriteLow>:

void SX1278_RTTY_WriteLow(SX1278_t * module){
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b084      	sub	sp, #16
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
	SX1278_RTTY_Stop(module);
 80013d6:	6878      	ldr	r0, [r7, #4]
 80013d8:	f7ff ffe0 	bl	800139c <SX1278_RTTY_Stop>
	SX1278_SPIWrite(module, RegFreqLsb, 0); //  LSB
 80013dc:	2200      	movs	r2, #0
 80013de:	2108      	movs	r1, #8
 80013e0:	6878      	ldr	r0, [r7, #4]
 80013e2:	f7ff fe8b 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0b1010);
 80013e6:	220a      	movs	r2, #10
 80013e8:	2101      	movs	r1, #1
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f7ff fe86 	bl	80010fc <SX1278_SPIWrite>

	uint8_t ret = 1;
 80013f0:	2301      	movs	r3, #1
 80013f2:	73fb      	strb	r3, [r7, #15]
	while(1){
		ret = SX1278_SPIRead(module, 0x3e);
 80013f4:	213e      	movs	r1, #62	; 0x3e
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f7ff fe61 	bl	80010be <SX1278_SPIRead>
 80013fc:	4603      	mov	r3, r0
 80013fe:	73fb      	strb	r3, [r7, #15]
		if(ret & 0b10000000){
 8001400:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001404:	2b00      	cmp	r3, #0
 8001406:	db00      	blt.n	800140a <SX1278_RTTY_WriteLow+0x3c>
		ret = SX1278_SPIRead(module, 0x3e);
 8001408:	e7f4      	b.n	80013f4 <SX1278_RTTY_WriteLow+0x26>
			break;
 800140a:	bf00      	nop
		}
	}


	SX1278_SPIWrite(module, LR_RegOpMode, 0b1011);
 800140c:	220b      	movs	r2, #11
 800140e:	2101      	movs	r1, #1
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	f7ff fe73 	bl	80010fc <SX1278_SPIWrite>

}
 8001416:	bf00      	nop
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <SX1278_RTTY_WriteHigh>:

void SX1278_RTTY_WriteHigh(SX1278_t * module){
 800141e:	b580      	push	{r7, lr}
 8001420:	b084      	sub	sp, #16
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
	SX1278_RTTY_Stop(module);
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	f7ff ffb8 	bl	800139c <SX1278_RTTY_Stop>
	SX1278_SPIWrite(module, RegFreqLsb, 10); //  HSB
 800142c:	220a      	movs	r2, #10
 800142e:	2108      	movs	r1, #8
 8001430:	6878      	ldr	r0, [r7, #4]
 8001432:	f7ff fe63 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0b1010);
 8001436:	220a      	movs	r2, #10
 8001438:	2101      	movs	r1, #1
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	f7ff fe5e 	bl	80010fc <SX1278_SPIWrite>

	uint8_t ret = 1;
 8001440:	2301      	movs	r3, #1
 8001442:	73fb      	strb	r3, [r7, #15]
	while(1){
		ret = SX1278_SPIRead(module, 0x3e);
 8001444:	213e      	movs	r1, #62	; 0x3e
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f7ff fe39 	bl	80010be <SX1278_SPIRead>
 800144c:	4603      	mov	r3, r0
 800144e:	73fb      	strb	r3, [r7, #15]
		if(ret & 0b10000000){
 8001450:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001454:	2b00      	cmp	r3, #0
 8001456:	db00      	blt.n	800145a <SX1278_RTTY_WriteHigh+0x3c>
		ret = SX1278_SPIRead(module, 0x3e);
 8001458:	e7f4      	b.n	8001444 <SX1278_RTTY_WriteHigh+0x26>
			break;
 800145a:	bf00      	nop
		}
	}
	SX1278_SPIWrite(module, LR_RegOpMode, 0b1011);
 800145c:	220b      	movs	r2, #11
 800145e:	2101      	movs	r1, #1
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f7ff fe4b 	bl	80010fc <SX1278_SPIWrite>
}
 8001466:	bf00      	nop
 8001468:	3710      	adds	r7, #16
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
	...

08001470 <SX1278_FSK_Config>:

void SX1278_FSK_Config(SX1278_t * module) {
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 8001478:	6878      	ldr	r0, [r7, #4]
 800147a:	f000 f83f 	bl	80014fc <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 800147e:	200f      	movs	r0, #15
 8001480:	f7ff fe12 	bl	80010a8 <SX1278_hw_DelayMs>

	SX1278_SPIBurstWrite(module, LR_RegFrMsb,
 8001484:	2303      	movs	r3, #3
 8001486:	4a14      	ldr	r2, [pc, #80]	; (80014d8 <SX1278_FSK_Config+0x68>)
 8001488:	2106      	movs	r1, #6
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f7ff fe5f 	bl	800114e <SX1278_SPIBurstWrite>
	(uint8_t*) SX1278_Frequency[SX1278_433MHZ], 3); //setting  frequency parameter 434 MHz

	//setting base parameter
	SX1278_SPIWrite(module, LR_RegPaConfig, 0b10000000); //Setting output power parameter
 8001490:	2280      	movs	r2, #128	; 0x80
 8001492:	2109      	movs	r1, #9
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f7ff fe31 	bl	80010fc <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 800149a:	220b      	movs	r2, #11
 800149c:	210b      	movs	r1, #11
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f7ff fe2c 	bl	80010fc <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 80014a4:	2223      	movs	r2, #35	; 0x23
 80014a6:	210c      	movs	r1, #12
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f7ff fe27 	bl	80010fc <SX1278_SPIWrite>

	//SX1278_SPIWrite(module, 0x1f, 0x00);		//disable preamble detect
	//SX1278_SPIWrite(module, 0x27, 0b10000000);		//disable sync word

	SX1278_SPIWrite(module, 0x30, 0b1000);     //Fixed length, packetformat = 0
 80014ae:	2208      	movs	r2, #8
 80014b0:	2130      	movs	r1, #48	; 0x30
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f7ff fe22 	bl	80010fc <SX1278_SPIWrite>
	// set datarate
	//datarate 9c40 = 800bps

	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 80014b8:	2201      	movs	r2, #1
 80014ba:	2141      	movs	r1, #65	; 0x41
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff fe1d 	bl	80010fc <SX1278_SPIWrite>
	module->readBytes = 0;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2200      	movs	r2, #0
 80014c6:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
	SX1278_standby(module); //Entry standby mode
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f000 f806 	bl	80014dc <SX1278_standby>
}
 80014d0:	bf00      	nop
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	0800bd94 	.word	0x0800bd94

080014dc <SX1278_standby>:

void SX1278_standby(SX1278_t * module) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 80014e4:	2209      	movs	r2, #9
 80014e6:	2101      	movs	r1, #1
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f7ff fe07 	bl	80010fc <SX1278_SPIWrite>
	module->status = STANDBY;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2201      	movs	r2, #1
 80014f2:	725a      	strb	r2, [r3, #9]
}
 80014f4:	bf00      	nop
 80014f6:	3708      	adds	r7, #8
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}

080014fc <SX1278_sleep>:

void SX1278_sleep(SX1278_t * module) {
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 8001504:	2208      	movs	r2, #8
 8001506:	2101      	movs	r1, #1
 8001508:	6878      	ldr	r0, [r7, #4]
 800150a:	f7ff fdf7 	bl	80010fc <SX1278_SPIWrite>
	module->status = SLEEP;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2200      	movs	r2, #0
 8001512:	725a      	strb	r2, [r3, #9]
}
 8001514:	bf00      	nop
 8001516:	3708      	adds	r7, #8
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}

0800151c <SX1278_entryLoRa>:

void SX1278_entryLoRa(SX1278_t * module) {
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x88);
 8001524:	2288      	movs	r2, #136	; 0x88
 8001526:	2101      	movs	r1, #1
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	f7ff fde7 	bl	80010fc <SX1278_SPIWrite>
}
 800152e:	bf00      	nop
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <SX1278_clearLoRaIrq>:

void SX1278_clearLoRaIrq(SX1278_t * module) {
 8001536:	b580      	push	{r7, lr}
 8001538:	b082      	sub	sp, #8
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 800153e:	22ff      	movs	r2, #255	; 0xff
 8001540:	2112      	movs	r1, #18
 8001542:	6878      	ldr	r0, [r7, #4]
 8001544:	f7ff fdda 	bl	80010fc <SX1278_SPIWrite>
}
 8001548:	bf00      	nop
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}

08001550 <SX1278_FSK_EntryRx>:

int SX1278_FSK_EntryRx(SX1278_t * module, uint8_t length) {
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	460b      	mov	r3, r1
 800155a:	70fb      	strb	r3, [r7, #3]
	module->packetLength = length;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	78fa      	ldrb	r2, [r7, #3]
 8001560:	721a      	strb	r2, [r3, #8]

	SX1278_FSK_Config(module); // set base parameters
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f7ff ff84 	bl	8001470 <SX1278_FSK_Config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 8001568:	2284      	movs	r2, #132	; 0x84
 800156a:	214d      	movs	r1, #77	; 0x4d
 800156c:	6878      	ldr	r0, [r7, #4]
 800156e:	f7ff fdc5 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 8001572:	2201      	movs	r2, #1
 8001574:	2140      	movs	r1, #64	; 0x40
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f7ff fdc0 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, 0x05, 0x52); // 5kHz freq deviation
 800157c:	2252      	movs	r2, #82	; 0x52
 800157e:	2105      	movs	r1, #5
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f7ff fdbb 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, 0x32, length); //Payload Length 8 bytes
 8001586:	78fb      	ldrb	r3, [r7, #3]
 8001588:	461a      	mov	r2, r3
 800158a:	2132      	movs	r1, #50	; 0x32
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	f7ff fdb5 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0b1101);	//Mode//Low Frequency Mode
 8001592:	220d      	movs	r2, #13
 8001594:	2101      	movs	r1, #1
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f7ff fdb0 	bl	80010fc <SX1278_SPIWrite>
	module->readBytes = 0;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2200      	movs	r2, #0
 80015a0:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a

	return 1;
 80015a4:	2301      	movs	r3, #1
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <SX1278_FSK_EntryTx>:

int SX1278_FSK_EntryTx(SX1278_t * module, uint8_t length) {
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b082      	sub	sp, #8
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
 80015b6:	460b      	mov	r3, r1
 80015b8:	70fb      	strb	r3, [r7, #3]
	module->packetLength = length;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	78fa      	ldrb	r2, [r7, #3]
 80015be:	721a      	strb	r2, [r3, #8]

	SX1278_FSK_Config(module); // set base parameters
 80015c0:	6878      	ldr	r0, [r7, #4]
 80015c2:	f7ff ff55 	bl	8001470 <SX1278_FSK_Config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);//0x87);	//Normal and RX
 80015c6:	2284      	movs	r2, #132	; 0x84
 80015c8:	214d      	movs	r1, #77	; 0x4d
 80015ca:	6878      	ldr	r0, [r7, #4]
 80015cc:	f7ff fd96 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41);
 80015d0:	2241      	movs	r2, #65	; 0x41
 80015d2:	2140      	movs	r1, #64	; 0x40
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f7ff fd91 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, RegFdevLsb, 0x52); // 5kHz freq deviation
 80015da:	2252      	movs	r2, #82	; 0x52
 80015dc:	2105      	movs	r1, #5
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f7ff fd8c 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, RegPayloadLength, length); //Payload Length 8 bytes
 80015e4:	78fb      	ldrb	r3, [r7, #3]
 80015e6:	461a      	mov	r2, r3
 80015e8:	2132      	movs	r1, #50	; 0x32
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	f7ff fd86 	bl	80010fc <SX1278_SPIWrite>
	//	SX1278_SPIWrite(module, RegBitRateLsb, 0x2B);	// 1200 bps
	//	SX1278_SPIWrite(module, RegBitRateMsb, 0x68);
	SX1278_SPIWrite(module, RegFifoThresh, length - 1);     //Fixed length, packetformat = 0
 80015f0:	78fb      	ldrb	r3, [r7, #3]
 80015f2:	3b01      	subs	r3, #1
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	461a      	mov	r2, r3
 80015f8:	2135      	movs	r1, #53	; 0x35
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f7ff fd7e 	bl	80010fc <SX1278_SPIWrite>


	module->readBytes = 0;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a

	SX1278_hw_DelayMs(1);
 8001608:	2001      	movs	r0, #1
 800160a:	f7ff fd4d 	bl	80010a8 <SX1278_hw_DelayMs>
	return 1;
 800160e:	2301      	movs	r3, #1
}
 8001610:	4618      	mov	r0, r3
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}

08001618 <SX1278_LoRaEntryRx>:

int SX1278_LoRaEntryRx(SX1278_t * module, uint8_t length, uint32_t timeout) {
 8001618:	b580      	push	{r7, lr}
 800161a:	b086      	sub	sp, #24
 800161c:	af00      	add	r7, sp, #0
 800161e:	60f8      	str	r0, [r7, #12]
 8001620:	460b      	mov	r3, r1
 8001622:	607a      	str	r2, [r7, #4]
 8001624:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;

	module->packetLength = length;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	7afa      	ldrb	r2, [r7, #11]
 800162a:	721a      	strb	r2, [r3, #8]

	SX1278_defaultConfig(module);		//Setting base parameter
 800162c:	68f8      	ldr	r0, [r7, #12]
 800162e:	f7ff fdc9 	bl	80011c4 <SX1278_defaultConfig>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 8001632:	2284      	movs	r2, #132	; 0x84
 8001634:	214d      	movs	r1, #77	; 0x4d
 8001636:	68f8      	ldr	r0, [r7, #12]
 8001638:	f7ff fd60 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0xFF);	//No FHSS
 800163c:	22ff      	movs	r2, #255	; 0xff
 800163e:	2124      	movs	r1, #36	; 0x24
 8001640:	68f8      	ldr	r0, [r7, #12]
 8001642:	f7ff fd5b 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 8001646:	2201      	movs	r2, #1
 8001648:	2140      	movs	r1, #64	; 0x40
 800164a:	68f8      	ldr	r0, [r7, #12]
 800164c:	f7ff fd56 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
 8001650:	223f      	movs	r2, #63	; 0x3f
 8001652:	2111      	movs	r1, #17
 8001654:	68f8      	ldr	r0, [r7, #12]
 8001656:	f7ff fd51 	bl	80010fc <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 800165a:	68f8      	ldr	r0, [r7, #12]
 800165c:	f7ff ff6b 	bl	8001536 <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must difine when the data long of one byte in SF is 6)
 8001660:	7afb      	ldrb	r3, [r7, #11]
 8001662:	461a      	mov	r2, r3
 8001664:	2122      	movs	r1, #34	; 0x22
 8001666:	68f8      	ldr	r0, [r7, #12]
 8001668:	f7ff fd48 	bl	80010fc <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 800166c:	210f      	movs	r1, #15
 800166e:	68f8      	ldr	r0, [r7, #12]
 8001670:	f7ff fd25 	bl	80010be <SX1278_SPIRead>
 8001674:	4603      	mov	r3, r0
 8001676:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 8001678:	7dfb      	ldrb	r3, [r7, #23]
 800167a:	461a      	mov	r2, r3
 800167c:	210d      	movs	r1, #13
 800167e:	68f8      	ldr	r0, [r7, #12]
 8001680:	f7ff fd3c 	bl	80010fc <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8d);	//Mode//Low Frequency Mode
 8001684:	228d      	movs	r2, #141	; 0x8d
 8001686:	2101      	movs	r1, #1
 8001688:	68f8      	ldr	r0, [r7, #12]
 800168a:	f7ff fd37 	bl	80010fc <SX1278_SPIWrite>
	//SX1278_SPIWrite(module, LR_RegOpMode,0x05);	//Continuous Rx Mode //High Frequency Mode
	module->readBytes = 0;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	2200      	movs	r2, #0
 8001692:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a

	while (1) {
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8001696:	2118      	movs	r1, #24
 8001698:	68f8      	ldr	r0, [r7, #12]
 800169a:	f7ff fd10 	bl	80010be <SX1278_SPIRead>
 800169e:	4603      	mov	r3, r0
 80016a0:	f003 0304 	and.w	r3, r3, #4
 80016a4:	2b04      	cmp	r3, #4
 80016a6:	d104      	bne.n	80016b2 <SX1278_LoRaEntryRx+0x9a>
			module->status = RX;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	2203      	movs	r2, #3
 80016ac:	725a      	strb	r2, [r3, #9]
			return 1;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e013      	b.n	80016da <SX1278_LoRaEntryRx+0xc2>
		}
		if (--timeout == 0) {
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	3b01      	subs	r3, #1
 80016b6:	607b      	str	r3, [r7, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d109      	bne.n	80016d2 <SX1278_LoRaEntryRx+0xba>
			SX1278_hw_Reset(module->hw);
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7ff fc86 	bl	8000fd4 <SX1278_hw_Reset>
			SX1278_defaultConfig(module);
 80016c8:	68f8      	ldr	r0, [r7, #12]
 80016ca:	f7ff fd7b 	bl	80011c4 <SX1278_defaultConfig>
			return 0;
 80016ce:	2300      	movs	r3, #0
 80016d0:	e003      	b.n	80016da <SX1278_LoRaEntryRx+0xc2>
		}
		SX1278_hw_DelayMs(1);
 80016d2:	2001      	movs	r0, #1
 80016d4:	f7ff fce8 	bl	80010a8 <SX1278_hw_DelayMs>
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 80016d8:	e7dd      	b.n	8001696 <SX1278_LoRaEntryRx+0x7e>
	}
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3718      	adds	r7, #24
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
	...

080016e4 <SX1278_FSK_TxPacket>:
			return 0;
		}
	}
}

int SX1278_FSK_TxPacket(SX1278_t * module, uint8_t* txBuffer, uint8_t length, uint32_t timeout) {
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b088      	sub	sp, #32
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	603b      	str	r3, [r7, #0]
 80016f0:	4613      	mov	r3, r2
 80016f2:	71fb      	strb	r3, [r7, #7]
    uint8_t gotResponse = 0;
 80016f4:	2300      	movs	r3, #0
 80016f6:	77fb      	strb	r3, [r7, #31]
	uint32_t tickstart = HAL_GetTick();
 80016f8:	f002 fc20 	bl	8003f3c <HAL_GetTick>
 80016fc:	6178      	str	r0, [r7, #20]
	uint32_t wait = timeout;
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	61bb      	str	r3, [r7, #24]
	uint8_t temp = 0;
 8001702:	2300      	movs	r3, #0
 8001704:	74fb      	strb	r3, [r7, #19]

	/* Add a freq to guarantee minimum wait */
	if (wait < HAL_MAX_DELAY){
 8001706:	69bb      	ldr	r3, [r7, #24]
 8001708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800170c:	d005      	beq.n	800171a <SX1278_FSK_TxPacket+0x36>
		wait += (uint32_t)(uwTickFreq);
 800170e:	4b1c      	ldr	r3, [pc, #112]	; (8001780 <SX1278_FSK_TxPacket+0x9c>)
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	461a      	mov	r2, r3
 8001714:	69bb      	ldr	r3, [r7, #24]
 8001716:	4413      	add	r3, r2
 8001718:	61bb      	str	r3, [r7, #24]
	}

	SX1278_FSK_EntryTx(module, length);
 800171a:	79fb      	ldrb	r3, [r7, #7]
 800171c:	4619      	mov	r1, r3
 800171e:	68f8      	ldr	r0, [r7, #12]
 8001720:	f7ff ff45 	bl	80015ae <SX1278_FSK_EntryTx>

	SX1278_SPIBurstWrite(module, 0x00, txBuffer, length);
 8001724:	79fb      	ldrb	r3, [r7, #7]
 8001726:	68ba      	ldr	r2, [r7, #8]
 8001728:	2100      	movs	r1, #0
 800172a:	68f8      	ldr	r0, [r7, #12]
 800172c:	f7ff fd0f 	bl	800114e <SX1278_SPIBurstWrite>

	SX1278_SPIWrite(module, LR_RegOpMode, 0b1011);	//Mode//Low Frequency Mode
 8001730:	220b      	movs	r2, #11
 8001732:	2101      	movs	r1, #1
 8001734:	68f8      	ldr	r0, [r7, #12]
 8001736:	f7ff fce1 	bl	80010fc <SX1278_SPIWrite>

	while(!gotResponse){
 800173a:	e014      	b.n	8001766 <SX1278_FSK_TxPacket+0x82>
	    temp = SX1278_SPIRead(module, RegIrqFlags2); // check if fifo sent is set
 800173c:	213f      	movs	r1, #63	; 0x3f
 800173e:	68f8      	ldr	r0, [r7, #12]
 8001740:	f7ff fcbd 	bl	80010be <SX1278_SPIRead>
 8001744:	4603      	mov	r3, r0
 8001746:	74fb      	strb	r3, [r7, #19]
	    if(temp & 0b1000){
 8001748:	7cfb      	ldrb	r3, [r7, #19]
 800174a:	f003 0308 	and.w	r3, r3, #8
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <SX1278_FSK_TxPacket+0x72>
	    	gotResponse =  1;
 8001752:	2301      	movs	r3, #1
 8001754:	77fb      	strb	r3, [r7, #31]
	    }
		if((HAL_GetTick() - tickstart) >= wait){
 8001756:	f002 fbf1 	bl	8003f3c <HAL_GetTick>
 800175a:	4602      	mov	r2, r0
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	1ad3      	subs	r3, r2, r3
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	429a      	cmp	r2, r3
 8001764:	d903      	bls.n	800176e <SX1278_FSK_TxPacket+0x8a>
	while(!gotResponse){
 8001766:	7ffb      	ldrb	r3, [r7, #31]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d0e7      	beq.n	800173c <SX1278_FSK_TxPacket+0x58>
 800176c:	e000      	b.n	8001770 <SX1278_FSK_TxPacket+0x8c>
			break;								// timeout happened
 800176e:	bf00      	nop
		}
	}
	SX1278_standby(module);
 8001770:	68f8      	ldr	r0, [r7, #12]
 8001772:	f7ff feb3 	bl	80014dc <SX1278_standby>
	return gotResponse;
 8001776:	7ffb      	ldrb	r3, [r7, #31]
}
 8001778:	4618      	mov	r0, r3
 800177a:	3720      	adds	r7, #32
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	20000030 	.word	0x20000030

08001784 <SX1278_FSK_RxPacket>:

int SX1278_FSK_RxPacket(SX1278_t * module, uint8_t* txBuffer, uint8_t length, uint32_t timeout) {
 8001784:	b590      	push	{r4, r7, lr}
 8001786:	b08b      	sub	sp, #44	; 0x2c
 8001788:	af00      	add	r7, sp, #0
 800178a:	60f8      	str	r0, [r7, #12]
 800178c:	60b9      	str	r1, [r7, #8]
 800178e:	603b      	str	r3, [r7, #0]
 8001790:	4613      	mov	r3, r2
 8001792:	71fb      	strb	r3, [r7, #7]
    uint8_t gotResponse = 0;
 8001794:	2300      	movs	r3, #0
 8001796:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t tickstart = HAL_GetTick();
 800179a:	f002 fbcf 	bl	8003f3c <HAL_GetTick>
 800179e:	61b8      	str	r0, [r7, #24]
	uint32_t wait = timeout;
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	623b      	str	r3, [r7, #32]

	/* Add a freq to guarantee minimum wait */
	if (wait < HAL_MAX_DELAY){
 80017a4:	6a3b      	ldr	r3, [r7, #32]
 80017a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017aa:	d005      	beq.n	80017b8 <SX1278_FSK_RxPacket+0x34>
		wait += (uint32_t)(uwTickFreq);
 80017ac:	4b23      	ldr	r3, [pc, #140]	; (800183c <SX1278_FSK_RxPacket+0xb8>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	461a      	mov	r2, r3
 80017b2:	6a3b      	ldr	r3, [r7, #32]
 80017b4:	4413      	add	r3, r2
 80017b6:	623b      	str	r3, [r7, #32]
	}

	uint8_t temp = 0;
 80017b8:	2300      	movs	r3, #0
 80017ba:	75fb      	strb	r3, [r7, #23]

	while(!gotResponse){
 80017bc:	e031      	b.n	8001822 <SX1278_FSK_RxPacket+0x9e>
		temp = SX1278_SPIRead(module, 0x3f);
 80017be:	213f      	movs	r1, #63	; 0x3f
 80017c0:	68f8      	ldr	r0, [r7, #12]
 80017c2:	f7ff fc7c 	bl	80010be <SX1278_SPIRead>
 80017c6:	4603      	mov	r3, r0
 80017c8:	75fb      	strb	r3, [r7, #23]

	    if((temp & 0b100) && temp != 255){
 80017ca:	7dfb      	ldrb	r3, [r7, #23]
 80017cc:	f003 0304 	and.w	r3, r3, #4
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d01e      	beq.n	8001812 <SX1278_FSK_RxPacket+0x8e>
 80017d4:	7dfb      	ldrb	r3, [r7, #23]
 80017d6:	2bff      	cmp	r3, #255	; 0xff
 80017d8:	d01b      	beq.n	8001812 <SX1278_FSK_RxPacket+0x8e>
	    	gotResponse = 1;
 80017da:	2301      	movs	r3, #1
 80017dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	    	for(uint8_t i = 0; i < length; i++){
 80017e0:	2300      	movs	r3, #0
 80017e2:	77fb      	strb	r3, [r7, #31]
 80017e4:	e00b      	b.n	80017fe <SX1278_FSK_RxPacket+0x7a>
	    		txBuffer[i] = SX1278_SPIRead(module, RegFIFO);
 80017e6:	7ffb      	ldrb	r3, [r7, #31]
 80017e8:	68ba      	ldr	r2, [r7, #8]
 80017ea:	18d4      	adds	r4, r2, r3
 80017ec:	2100      	movs	r1, #0
 80017ee:	68f8      	ldr	r0, [r7, #12]
 80017f0:	f7ff fc65 	bl	80010be <SX1278_SPIRead>
 80017f4:	4603      	mov	r3, r0
 80017f6:	7023      	strb	r3, [r4, #0]
	    	for(uint8_t i = 0; i < length; i++){
 80017f8:	7ffb      	ldrb	r3, [r7, #31]
 80017fa:	3301      	adds	r3, #1
 80017fc:	77fb      	strb	r3, [r7, #31]
 80017fe:	7ffa      	ldrb	r2, [r7, #31]
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	429a      	cmp	r2, r3
 8001804:	d3ef      	bcc.n	80017e6 <SX1278_FSK_RxPacket+0x62>
	    	}
	    	temp = SX1278_SPIRead(module, RegIrqFlags2);
 8001806:	213f      	movs	r1, #63	; 0x3f
 8001808:	68f8      	ldr	r0, [r7, #12]
 800180a:	f7ff fc58 	bl	80010be <SX1278_SPIRead>
 800180e:	4603      	mov	r3, r0
 8001810:	75fb      	strb	r3, [r7, #23]

	    }

		if((HAL_GetTick() - tickstart) >= wait){
 8001812:	f002 fb93 	bl	8003f3c <HAL_GetTick>
 8001816:	4602      	mov	r2, r0
 8001818:	69bb      	ldr	r3, [r7, #24]
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	6a3a      	ldr	r2, [r7, #32]
 800181e:	429a      	cmp	r2, r3
 8001820:	d904      	bls.n	800182c <SX1278_FSK_RxPacket+0xa8>
	while(!gotResponse){
 8001822:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001826:	2b00      	cmp	r3, #0
 8001828:	d0c9      	beq.n	80017be <SX1278_FSK_RxPacket+0x3a>
 800182a:	e000      	b.n	800182e <SX1278_FSK_RxPacket+0xaa>
			break;								// timeout happened
 800182c:	bf00      	nop
		}
	}

	return gotResponse;
 800182e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001832:	4618      	mov	r0, r3
 8001834:	372c      	adds	r7, #44	; 0x2c
 8001836:	46bd      	mov	sp, r7
 8001838:	bd90      	pop	{r4, r7, pc}
 800183a:	bf00      	nop
 800183c:	20000030 	.word	0x20000030

08001840 <SX1278_begin>:
		SX1278_hw_DelayMs(1);
	}
}

void SX1278_begin(SX1278_t * module, uint8_t frequency, uint8_t power,
		uint8_t LoRa_Rate, uint8_t LoRa_BW, uint8_t packetLength) {
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	4608      	mov	r0, r1
 800184a:	4611      	mov	r1, r2
 800184c:	461a      	mov	r2, r3
 800184e:	4603      	mov	r3, r0
 8001850:	70fb      	strb	r3, [r7, #3]
 8001852:	460b      	mov	r3, r1
 8001854:	70bb      	strb	r3, [r7, #2]
 8001856:	4613      	mov	r3, r2
 8001858:	707b      	strb	r3, [r7, #1]
	SX1278_hw_init(module->hw);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4618      	mov	r0, r3
 8001860:	f7ff fb8c 	bl	8000f7c <SX1278_hw_init>
	module->frequency = frequency;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	78fa      	ldrb	r2, [r7, #3]
 8001868:	711a      	strb	r2, [r3, #4]
	module->power = power;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	78ba      	ldrb	r2, [r7, #2]
 800186e:	715a      	strb	r2, [r3, #5]
	module->LoRa_Rate = LoRa_Rate;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	787a      	ldrb	r2, [r7, #1]
 8001874:	719a      	strb	r2, [r3, #6]
	module->LoRa_BW = LoRa_BW;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	7c3a      	ldrb	r2, [r7, #16]
 800187a:	71da      	strb	r2, [r3, #7]
	module->packetLength = packetLength;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	7d3a      	ldrb	r2, [r7, #20]
 8001880:	721a      	strb	r2, [r3, #8]
	SX1278_defaultConfig(module);
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f7ff fc9e 	bl	80011c4 <SX1278_defaultConfig>
}
 8001888:	bf00      	nop
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}

08001890 <GPS_init_Uart>:
uint8_t isNewData = 0;

UART_HandleTypeDef *GPS_uart;

/* pass UART handle that will communicate with GPS module*/
uint8_t GPS_init_Uart(UART_HandleTypeDef *huart){
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
	GPS_uart = huart;
 8001898:	4a08      	ldr	r2, [pc, #32]	; (80018bc <GPS_init_Uart+0x2c>)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6013      	str	r3, [r2, #0]
	if(huart != GPS_uart){
 800189e:	4b07      	ldr	r3, [pc, #28]	; (80018bc <GPS_init_Uart+0x2c>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d001      	beq.n	80018ac <GPS_init_Uart+0x1c>
		return HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	e000      	b.n	80018ae <GPS_init_Uart+0x1e>
	}else{
		return HAL_OK;
 80018ac:	2300      	movs	r3, #0
	}
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	200002c8 	.word	0x200002c8

080018c0 <ChecksumUBLOX>:
	HAL_Delay(1);

}


void ChecksumUBLOX(uint8_t *data){
 80018c0:	b480      	push	{r7}
 80018c2:	b087      	sub	sp, #28
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
	unsigned i, j;
	uint8_t a = 0, b = 0;
 80018c8:	2300      	movs	r3, #0
 80018ca:	74fb      	strb	r3, [r7, #19]
 80018cc:	2300      	movs	r3, #0
 80018ce:	74bb      	strb	r3, [r7, #18]

	j = ((unsigned)data[4] + ((unsigned)data[5] << 8) + 6);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	3304      	adds	r3, #4
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	461a      	mov	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	3305      	adds	r3, #5
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	021b      	lsls	r3, r3, #8
 80018e0:	4413      	add	r3, r2
 80018e2:	3306      	adds	r3, #6
 80018e4:	60fb      	str	r3, [r7, #12]

	for(i = 2; i < j; i++){
 80018e6:	2302      	movs	r3, #2
 80018e8:	617b      	str	r3, [r7, #20]
 80018ea:	e00d      	b.n	8001908 <ChecksumUBLOX+0x48>
		a += data[i];
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	4413      	add	r3, r2
 80018f2:	781a      	ldrb	r2, [r3, #0]
 80018f4:	7cfb      	ldrb	r3, [r7, #19]
 80018f6:	4413      	add	r3, r2
 80018f8:	74fb      	strb	r3, [r7, #19]
		b += a;
 80018fa:	7cba      	ldrb	r2, [r7, #18]
 80018fc:	7cfb      	ldrb	r3, [r7, #19]
 80018fe:	4413      	add	r3, r2
 8001900:	74bb      	strb	r3, [r7, #18]
	for(i = 2; i < j; i++){
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	3301      	adds	r3, #1
 8001906:	617b      	str	r3, [r7, #20]
 8001908:	697a      	ldr	r2, [r7, #20]
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	429a      	cmp	r2, r3
 800190e:	d3ed      	bcc.n	80018ec <ChecksumUBLOX+0x2c>
	}
	data[i] = a;
 8001910:	687a      	ldr	r2, [r7, #4]
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	4413      	add	r3, r2
 8001916:	7cfa      	ldrb	r2, [r7, #19]
 8001918:	701a      	strb	r2, [r3, #0]
	data[++i] = b;
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	3301      	adds	r3, #1
 800191e:	617b      	str	r3, [r7, #20]
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	4413      	add	r3, r2
 8001926:	7cba      	ldrb	r2, [r7, #18]
 8001928:	701a      	strb	r2, [r3, #0]
}
 800192a:	bf00      	nop
 800192c:	371c      	adds	r7, #28
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
	...

08001938 <GPS_Receive>:

/* Pass uint8_t of received data */
void GPS_Receive(uint8_t *data){
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
	if(data == '$'){
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2b24      	cmp	r3, #36	; 0x24
 8001944:	d103      	bne.n	800194e <GPS_Receive+0x16>
		gpsTempLen = 0;
 8001946:	4b16      	ldr	r3, [pc, #88]	; (80019a0 <GPS_Receive+0x68>)
 8001948:	2200      	movs	r2, #0
 800194a:	701a      	strb	r2, [r3, #0]
		gpsTempLen = 255;
	}else if(gpsTempLen != 255){
		gpsTemp[gpsTempLen] = data;
		gpsTempLen++;
	}
}
 800194c:	e024      	b.n	8001998 <GPS_Receive+0x60>
	}else if((data == 13 || data == 10) && gpsTempLen != 255){ // looks for new_line or vertical tab
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2b0d      	cmp	r3, #13
 8001952:	d002      	beq.n	800195a <GPS_Receive+0x22>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2b0a      	cmp	r3, #10
 8001958:	d10d      	bne.n	8001976 <GPS_Receive+0x3e>
 800195a:	4b11      	ldr	r3, [pc, #68]	; (80019a0 <GPS_Receive+0x68>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	2bff      	cmp	r3, #255	; 0xff
 8001960:	d009      	beq.n	8001976 <GPS_Receive+0x3e>
		GPS_Parse(gpsTemp, gpsTempLen);
 8001962:	4b0f      	ldr	r3, [pc, #60]	; (80019a0 <GPS_Receive+0x68>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	4619      	mov	r1, r3
 8001968:	480e      	ldr	r0, [pc, #56]	; (80019a4 <GPS_Receive+0x6c>)
 800196a:	f000 f81d 	bl	80019a8 <GPS_Parse>
		gpsTempLen = 255;
 800196e:	4b0c      	ldr	r3, [pc, #48]	; (80019a0 <GPS_Receive+0x68>)
 8001970:	22ff      	movs	r2, #255	; 0xff
 8001972:	701a      	strb	r2, [r3, #0]
}
 8001974:	e010      	b.n	8001998 <GPS_Receive+0x60>
	}else if(gpsTempLen != 255){
 8001976:	4b0a      	ldr	r3, [pc, #40]	; (80019a0 <GPS_Receive+0x68>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	2bff      	cmp	r3, #255	; 0xff
 800197c:	d00c      	beq.n	8001998 <GPS_Receive+0x60>
		gpsTemp[gpsTempLen] = data;
 800197e:	6879      	ldr	r1, [r7, #4]
 8001980:	4b07      	ldr	r3, [pc, #28]	; (80019a0 <GPS_Receive+0x68>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	461a      	mov	r2, r3
 8001986:	b2c9      	uxtb	r1, r1
 8001988:	4b06      	ldr	r3, [pc, #24]	; (80019a4 <GPS_Receive+0x6c>)
 800198a:	5499      	strb	r1, [r3, r2]
		gpsTempLen++;
 800198c:	4b04      	ldr	r3, [pc, #16]	; (80019a0 <GPS_Receive+0x68>)
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	3301      	adds	r3, #1
 8001992:	b2da      	uxtb	r2, r3
 8001994:	4b02      	ldr	r3, [pc, #8]	; (80019a0 <GPS_Receive+0x68>)
 8001996:	701a      	strb	r2, [r3, #0]
}
 8001998:	bf00      	nop
 800199a:	3708      	adds	r7, #8
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	20000000 	.word	0x20000000
 80019a4:	20000274 	.word	0x20000274

080019a8 <GPS_Parse>:
   }
   return --i;
}

/* parses received frame */
uint8_t GPS_Parse(uint8_t *buf, uint8_t len){
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b098      	sub	sp, #96	; 0x60
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	460b      	mov	r3, r1
 80019b2:	70fb      	strb	r3, [r7, #3]
	if(strncmp("GPGGA", (char *)buf, 5) == 0){ // get coordinates and height
 80019b4:	2205      	movs	r2, #5
 80019b6:	6879      	ldr	r1, [r7, #4]
 80019b8:	48c6      	ldr	r0, [pc, #792]	; (8001cd4 <GPS_Parse+0x32c>)
 80019ba:	f007 feca 	bl	8009752 <strncmp>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	f040 814f 	bne.w	8001c64 <GPS_Parse+0x2bc>
		if(GPS_CheckSum(buf, len) == GPS_OK){
 80019c6:	78fb      	ldrb	r3, [r7, #3]
 80019c8:	4619      	mov	r1, r3
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	f000 fb9c 	bl	8002108 <GPS_CheckSum>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	f040 8144 	bne.w	8001c60 <GPS_Parse+0x2b8>
			uint8_t step = 0;
 80019d8:	2300      	movs	r3, #0
 80019da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			uint8_t i = 0;
 80019de:	2300      	movs	r3, #0
 80019e0:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			while(step < 8){
 80019e4:	e12f      	b.n	8001c46 <GPS_Parse+0x29e>
				if(buf[i] == ','){
 80019e6:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	4413      	add	r3, r2
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	2b2c      	cmp	r3, #44	; 0x2c
 80019f2:	f040 8123 	bne.w	8001c3c <GPS_Parse+0x294>
					i++;
 80019f6:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80019fa:	3301      	adds	r3, #1
 80019fc:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
					step++;
 8001a00:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001a04:	3301      	adds	r3, #1
 8001a06:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if(step == 1){
 8001a0a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d13e      	bne.n	8001a90 <GPS_Parse+0xe8>
						uint8_t tempData[6] = {0};
 8001a12:	2300      	movs	r3, #0
 8001a14:	64bb      	str	r3, [r7, #72]	; 0x48
 8001a16:	2300      	movs	r3, #0
 8001a18:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
						uint8_t leng = 0;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
						while(buf[i] != '.'){
 8001a22:	e014      	b.n	8001a4e <GPS_Parse+0xa6>
							tempData[leng] = buf[i];
 8001a24:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	441a      	add	r2, r3
 8001a2c:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001a30:	7812      	ldrb	r2, [r2, #0]
 8001a32:	3360      	adds	r3, #96	; 0x60
 8001a34:	443b      	add	r3, r7
 8001a36:	f803 2c18 	strb.w	r2, [r3, #-24]
							leng++;
 8001a3a:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001a3e:	3301      	adds	r3, #1
 8001a40:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
							i++;
 8001a44:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001a48:	3301      	adds	r3, #1
 8001a4a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
						while(buf[i] != '.'){
 8001a4e:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	4413      	add	r3, r2
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	2b2e      	cmp	r3, #46	; 0x2e
 8001a5a:	d1e3      	bne.n	8001a24 <GPS_Parse+0x7c>
						}
						if(leng == 0){
 8001a5c:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d101      	bne.n	8001a68 <GPS_Parse+0xc0>
							return GPS_NOK;
 8001a64:	2300      	movs	r3, #0
 8001a66:	e349      	b.n	80020fc <GPS_Parse+0x754>
						}
						memset(gpsTime, '0', 6);
 8001a68:	2206      	movs	r2, #6
 8001a6a:	2130      	movs	r1, #48	; 0x30
 8001a6c:	489a      	ldr	r0, [pc, #616]	; (8001cd8 <GPS_Parse+0x330>)
 8001a6e:	f007 f9bd 	bl	8008dec <memset>
						memcpy(gpsTime + (6-leng), tempData, leng);
 8001a72:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001a76:	f1c3 0306 	rsb	r3, r3, #6
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	4b96      	ldr	r3, [pc, #600]	; (8001cd8 <GPS_Parse+0x330>)
 8001a7e:	4413      	add	r3, r2
 8001a80:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 8001a84:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f007 f9a1 	bl	8008dd0 <memcpy>
 8001a8e:	e0d5      	b.n	8001c3c <GPS_Parse+0x294>
					}else if(step == 2 || step == 3){
 8001a90:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d004      	beq.n	8001aa2 <GPS_Parse+0xfa>
 8001a98:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001a9c:	2b03      	cmp	r3, #3
 8001a9e:	f040 8084 	bne.w	8001baa <GPS_Parse+0x202>
						uint8_t tempData[12] = {0};
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001aa6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001aaa:	2200      	movs	r2, #0
 8001aac:	601a      	str	r2, [r3, #0]
 8001aae:	605a      	str	r2, [r3, #4]
						uint8_t leng = 0;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
						while(buf[i] != ','){
 8001ab6:	e014      	b.n	8001ae2 <GPS_Parse+0x13a>
							tempData[leng] = buf[i];
 8001ab8:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	441a      	add	r2, r3
 8001ac0:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8001ac4:	7812      	ldrb	r2, [r2, #0]
 8001ac6:	3360      	adds	r3, #96	; 0x60
 8001ac8:	443b      	add	r3, r7
 8001aca:	f803 2c24 	strb.w	r2, [r3, #-36]
							leng++;
 8001ace:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
							i++;
 8001ad8:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001adc:	3301      	adds	r3, #1
 8001ade:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
						while(buf[i] != ','){
 8001ae2:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001ae6:	687a      	ldr	r2, [r7, #4]
 8001ae8:	4413      	add	r3, r2
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	2b2c      	cmp	r3, #44	; 0x2c
 8001aee:	d1e3      	bne.n	8001ab8 <GPS_Parse+0x110>
						}
						if(leng == 0){
 8001af0:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d101      	bne.n	8001afc <GPS_Parse+0x154>
							return GPS_NOK;
 8001af8:	2300      	movs	r3, #0
 8001afa:	e2ff      	b.n	80020fc <GPS_Parse+0x754>
						}
						i++;
 8001afc:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001b00:	3301      	adds	r3, #1
 8001b02:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
						if(buf[i] == 'N' || buf[i] == 'S' || buf[i] == 'E' || buf[i] == 'W'){
 8001b06:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001b0a:	687a      	ldr	r2, [r7, #4]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	2b4e      	cmp	r3, #78	; 0x4e
 8001b12:	d014      	beq.n	8001b3e <GPS_Parse+0x196>
 8001b14:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001b18:	687a      	ldr	r2, [r7, #4]
 8001b1a:	4413      	add	r3, r2
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	2b53      	cmp	r3, #83	; 0x53
 8001b20:	d00d      	beq.n	8001b3e <GPS_Parse+0x196>
 8001b22:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001b26:	687a      	ldr	r2, [r7, #4]
 8001b28:	4413      	add	r3, r2
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	2b45      	cmp	r3, #69	; 0x45
 8001b2e:	d006      	beq.n	8001b3e <GPS_Parse+0x196>
 8001b30:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001b34:	687a      	ldr	r2, [r7, #4]
 8001b36:	4413      	add	r3, r2
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	2b57      	cmp	r3, #87	; 0x57
 8001b3c:	d133      	bne.n	8001ba6 <GPS_Parse+0x1fe>
							memset((gpsData + (step - 2) * 12), '0', 12);
 8001b3e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001b42:	1e9a      	subs	r2, r3, #2
 8001b44:	4613      	mov	r3, r2
 8001b46:	005b      	lsls	r3, r3, #1
 8001b48:	4413      	add	r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	4b63      	ldr	r3, [pc, #396]	; (8001cdc <GPS_Parse+0x334>)
 8001b50:	4413      	add	r3, r2
 8001b52:	220c      	movs	r2, #12
 8001b54:	2130      	movs	r1, #48	; 0x30
 8001b56:	4618      	mov	r0, r3
 8001b58:	f007 f948 	bl	8008dec <memset>
							gpsData[(step - 2) * 12 + 11] = buf[i];
 8001b5c:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	18d1      	adds	r1, r2, r3
 8001b64:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001b68:	1e9a      	subs	r2, r3, #2
 8001b6a:	4613      	mov	r3, r2
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	4413      	add	r3, r2
 8001b70:	009b      	lsls	r3, r3, #2
 8001b72:	330b      	adds	r3, #11
 8001b74:	7809      	ldrb	r1, [r1, #0]
 8001b76:	4a59      	ldr	r2, [pc, #356]	; (8001cdc <GPS_Parse+0x334>)
 8001b78:	54d1      	strb	r1, [r2, r3]
						}else{
							return GPS_NOK;
						}
						memcpy(gpsData + (step - 2) * 12 + (11 - leng), tempData, leng);
 8001b7a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001b7e:	1e9a      	subs	r2, r3, #2
 8001b80:	4613      	mov	r3, r2
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	4413      	add	r3, r2
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	461a      	mov	r2, r3
 8001b8a:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8001b8e:	1ad3      	subs	r3, r2, r3
 8001b90:	330b      	adds	r3, #11
 8001b92:	4a52      	ldr	r2, [pc, #328]	; (8001cdc <GPS_Parse+0x334>)
 8001b94:	4413      	add	r3, r2
 8001b96:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 8001b9a:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f007 f916 	bl	8008dd0 <memcpy>
					}else if(step == 2 || step == 3){
 8001ba4:	e04a      	b.n	8001c3c <GPS_Parse+0x294>
							return GPS_NOK;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	e2a8      	b.n	80020fc <GPS_Parse+0x754>
					}else if(step == 7){
 8001baa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001bae:	2b07      	cmp	r3, #7
 8001bb0:	d144      	bne.n	8001c3c <GPS_Parse+0x294>
						i++;
 8001bb2:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
						uint8_t tempData[12] = {0};
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	633b      	str	r3, [r7, #48]	; 0x30
 8001bc0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	605a      	str	r2, [r3, #4]
						uint8_t leng = 0;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
						while(buf[i] != ','){
 8001bd0:	e014      	b.n	8001bfc <GPS_Parse+0x254>
							tempData[leng] = buf[i];
 8001bd2:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	441a      	add	r2, r3
 8001bda:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001bde:	7812      	ldrb	r2, [r2, #0]
 8001be0:	3360      	adds	r3, #96	; 0x60
 8001be2:	443b      	add	r3, r7
 8001be4:	f803 2c30 	strb.w	r2, [r3, #-48]
							leng++;
 8001be8:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001bec:	3301      	adds	r3, #1
 8001bee:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
							i++;
 8001bf2:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
						while(buf[i] != ','){
 8001bfc:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001c00:	687a      	ldr	r2, [r7, #4]
 8001c02:	4413      	add	r3, r2
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	2b2c      	cmp	r3, #44	; 0x2c
 8001c08:	d1e3      	bne.n	8001bd2 <GPS_Parse+0x22a>
						}
						if(leng == 0){
 8001c0a:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d101      	bne.n	8001c16 <GPS_Parse+0x26e>
							return GPS_NOK;
 8001c12:	2300      	movs	r3, #0
 8001c14:	e272      	b.n	80020fc <GPS_Parse+0x754>
						}
						memset(gpsHeight, '0', 8);
 8001c16:	2208      	movs	r2, #8
 8001c18:	2130      	movs	r1, #48	; 0x30
 8001c1a:	4831      	ldr	r0, [pc, #196]	; (8001ce0 <GPS_Parse+0x338>)
 8001c1c:	f007 f8e6 	bl	8008dec <memset>
						memcpy(gpsHeight + (8-leng), tempData, leng);
 8001c20:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001c24:	f1c3 0308 	rsb	r3, r3, #8
 8001c28:	461a      	mov	r2, r3
 8001c2a:	4b2d      	ldr	r3, [pc, #180]	; (8001ce0 <GPS_Parse+0x338>)
 8001c2c:	4413      	add	r3, r2
 8001c2e:	f897 205b 	ldrb.w	r2, [r7, #91]	; 0x5b
 8001c32:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001c36:	4618      	mov	r0, r3
 8001c38:	f007 f8ca 	bl	8008dd0 <memcpy>
					}
				}
				i++;
 8001c3c:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001c40:	3301      	adds	r3, #1
 8001c42:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			while(step < 8){
 8001c46:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001c4a:	2b07      	cmp	r3, #7
 8001c4c:	f67f aecb 	bls.w	80019e6 <GPS_Parse+0x3e>
			}
			isNewData = 1;
 8001c50:	4b24      	ldr	r3, [pc, #144]	; (8001ce4 <GPS_Parse+0x33c>)
 8001c52:	2201      	movs	r2, #1
 8001c54:	701a      	strb	r2, [r3, #0]
			isData = 1;
 8001c56:	4b24      	ldr	r3, [pc, #144]	; (8001ce8 <GPS_Parse+0x340>)
 8001c58:	2201      	movs	r2, #1
 8001c5a:	701a      	strb	r2, [r3, #0]
			return GPS_OK;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e24d      	b.n	80020fc <GPS_Parse+0x754>
		}else{
			return GPS_NOK;
 8001c60:	2300      	movs	r3, #0
 8001c62:	e24b      	b.n	80020fc <GPS_Parse+0x754>
		}
	}else if(strncmp("GPVTG", (char *)buf, 5) == 0){ // get speed in km/h
 8001c64:	2205      	movs	r2, #5
 8001c66:	6879      	ldr	r1, [r7, #4]
 8001c68:	4820      	ldr	r0, [pc, #128]	; (8001cec <GPS_Parse+0x344>)
 8001c6a:	f007 fd72 	bl	8009752 <strncmp>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d17f      	bne.n	8001d74 <GPS_Parse+0x3cc>
		if(GPS_CheckSum(buf, len) == GPS_OK){
 8001c74:	78fb      	ldrb	r3, [r7, #3]
 8001c76:	4619      	mov	r1, r3
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f000 fa45 	bl	8002108 <GPS_CheckSum>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d175      	bne.n	8001d70 <GPS_Parse+0x3c8>
			uint8_t step = 0;
 8001c84:	2300      	movs	r3, #0
 8001c86:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
			uint8_t i = 0;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
			while(step < 8){
 8001c90:	e068      	b.n	8001d64 <GPS_Parse+0x3bc>
				if(buf[i] == ','){
 8001c92:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	4413      	add	r3, r2
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	2b2c      	cmp	r3, #44	; 0x2c
 8001c9e:	d15c      	bne.n	8001d5a <GPS_Parse+0x3b2>
					step++;
 8001ca0:	f897 305a 	ldrb.w	r3, [r7, #90]	; 0x5a
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
					if(step == 7){
 8001caa:	f897 305a 	ldrb.w	r3, [r7, #90]	; 0x5a
 8001cae:	2b07      	cmp	r3, #7
 8001cb0:	d153      	bne.n	8001d5a <GPS_Parse+0x3b2>
						i++;
 8001cb2:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8001cb6:	3301      	adds	r3, #1
 8001cb8:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
						uint8_t tempData[12] = {0};
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	627b      	str	r3, [r7, #36]	; 0x24
 8001cc0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	601a      	str	r2, [r3, #0]
 8001cc8:	605a      	str	r2, [r3, #4]
						uint8_t leng = 0;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
						while(buf[i] != ','){
 8001cd0:	e023      	b.n	8001d1a <GPS_Parse+0x372>
 8001cd2:	bf00      	nop
 8001cd4:	0800bcd0 	.word	0x0800bcd0
 8001cd8:	20000248 	.word	0x20000248
 8001cdc:	20000220 	.word	0x20000220
 8001ce0:	20000238 	.word	0x20000238
 8001ce4:	200002c5 	.word	0x200002c5
 8001ce8:	200002c4 	.word	0x200002c4
 8001cec:	0800bcd8 	.word	0x0800bcd8
							tempData[leng] = buf[i];
 8001cf0:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	441a      	add	r2, r3
 8001cf8:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8001cfc:	7812      	ldrb	r2, [r2, #0]
 8001cfe:	3360      	adds	r3, #96	; 0x60
 8001d00:	443b      	add	r3, r7
 8001d02:	f803 2c3c 	strb.w	r2, [r3, #-60]
							leng++;
 8001d06:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
							i++;
 8001d10:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8001d14:	3301      	adds	r3, #1
 8001d16:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
						while(buf[i] != ','){
 8001d1a:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	4413      	add	r3, r2
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	2b2c      	cmp	r3, #44	; 0x2c
 8001d26:	d1e3      	bne.n	8001cf0 <GPS_Parse+0x348>
						}
						if(leng == 0){
 8001d28:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d101      	bne.n	8001d34 <GPS_Parse+0x38c>
							return GPS_NOK;
 8001d30:	2300      	movs	r3, #0
 8001d32:	e1e3      	b.n	80020fc <GPS_Parse+0x754>
						}
						memset(gpsSpeed, '0', 6);
 8001d34:	2206      	movs	r2, #6
 8001d36:	2130      	movs	r1, #48	; 0x30
 8001d38:	48c7      	ldr	r0, [pc, #796]	; (8002058 <GPS_Parse+0x6b0>)
 8001d3a:	f007 f857 	bl	8008dec <memset>
						memcpy(gpsSpeed + (6-leng), tempData, leng);
 8001d3e:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8001d42:	f1c3 0306 	rsb	r3, r3, #6
 8001d46:	461a      	mov	r2, r3
 8001d48:	4bc3      	ldr	r3, [pc, #780]	; (8002058 <GPS_Parse+0x6b0>)
 8001d4a:	4413      	add	r3, r2
 8001d4c:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8001d50:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001d54:	4618      	mov	r0, r3
 8001d56:	f007 f83b 	bl	8008dd0 <memcpy>
					}
				}
				i++;
 8001d5a:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8001d5e:	3301      	adds	r3, #1
 8001d60:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
			while(step < 8){
 8001d64:	f897 305a 	ldrb.w	r3, [r7, #90]	; 0x5a
 8001d68:	2b07      	cmp	r3, #7
 8001d6a:	d992      	bls.n	8001c92 <GPS_Parse+0x2ea>
			}
			return GPS_OK;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e1c5      	b.n	80020fc <GPS_Parse+0x754>
		}else{
			return GPS_NOK;
 8001d70:	2300      	movs	r3, #0
 8001d72:	e1c3      	b.n	80020fc <GPS_Parse+0x754>
		}
	}else if(strncmp("GPZDA", (char *)buf, 5) == 0){ // get precise time
 8001d74:	2205      	movs	r2, #5
 8001d76:	6879      	ldr	r1, [r7, #4]
 8001d78:	48b8      	ldr	r0, [pc, #736]	; (800205c <GPS_Parse+0x6b4>)
 8001d7a:	f007 fcea 	bl	8009752 <strncmp>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	f040 81ba 	bne.w	80020fa <GPS_Parse+0x752>
		if(GPS_CheckSum(buf, len) == GPS_OK){
 8001d86:	78fb      	ldrb	r3, [r7, #3]
 8001d88:	4619      	mov	r1, r3
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	f000 f9bc 	bl	8002108 <GPS_CheckSum>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	f040 81af 	bne.w	80020f6 <GPS_Parse+0x74e>
				uint8_t step = 0;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				uint8_t i = 0;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
				while(step < 6){
 8001da4:	e1a0      	b.n	80020e8 <GPS_Parse+0x740>
					if(buf[i] == ','){
 8001da6:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	4413      	add	r3, r2
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	2b2c      	cmp	r3, #44	; 0x2c
 8001db2:	f040 8194 	bne.w	80020de <GPS_Parse+0x736>
						step++;
 8001db6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001dba:	3301      	adds	r3, #1
 8001dbc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						if(step == 1){
 8001dc0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d13d      	bne.n	8001e44 <GPS_Parse+0x49c>
							uint8_t tempData[8] = {0};
 8001dc8:	2300      	movs	r3, #0
 8001dca:	61fb      	str	r3, [r7, #28]
 8001dcc:	2300      	movs	r3, #0
 8001dce:	623b      	str	r3, [r7, #32]
							uint8_t leng = 0;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
							while(buf[i] != ','){
 8001dd6:	e014      	b.n	8001e02 <GPS_Parse+0x45a>
								tempData[leng] = buf[i];
 8001dd8:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001ddc:	687a      	ldr	r2, [r7, #4]
 8001dde:	441a      	add	r2, r3
 8001de0:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8001de4:	7812      	ldrb	r2, [r2, #0]
 8001de6:	3360      	adds	r3, #96	; 0x60
 8001de8:	443b      	add	r3, r7
 8001dea:	f803 2c44 	strb.w	r2, [r3, #-68]
								leng++;
 8001dee:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8001df2:	3301      	adds	r3, #1
 8001df4:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
								i++;
 8001df8:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
							while(buf[i] != ','){
 8001e02:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	4413      	add	r3, r2
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	2b2c      	cmp	r3, #44	; 0x2c
 8001e0e:	d1e3      	bne.n	8001dd8 <GPS_Parse+0x430>
							}
							if(leng == 0){
 8001e10:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d101      	bne.n	8001e1c <GPS_Parse+0x474>
								return GPS_NOK;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	e16f      	b.n	80020fc <GPS_Parse+0x754>
							}
							memset(gpsTime_UTC, '0', 9);
 8001e1c:	2209      	movs	r2, #9
 8001e1e:	2130      	movs	r1, #48	; 0x30
 8001e20:	488f      	ldr	r0, [pc, #572]	; (8002060 <GPS_Parse+0x6b8>)
 8001e22:	f006 ffe3 	bl	8008dec <memset>
							memcpy(gpsTime_UTC + (8-leng), tempData, leng);
 8001e26:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8001e2a:	f1c3 0308 	rsb	r3, r3, #8
 8001e2e:	461a      	mov	r2, r3
 8001e30:	4b8b      	ldr	r3, [pc, #556]	; (8002060 <GPS_Parse+0x6b8>)
 8001e32:	4413      	add	r3, r2
 8001e34:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 8001e38:	f107 011c 	add.w	r1, r7, #28
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f006 ffc7 	bl	8008dd0 <memcpy>
 8001e42:	e14c      	b.n	80020de <GPS_Parse+0x736>
						}else if(step == 2){
 8001e44:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d13b      	bne.n	8001ec4 <GPS_Parse+0x51c>
							uint8_t tempData[2] = {0};
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	833b      	strh	r3, [r7, #24]
							uint8_t leng = 0;
 8001e50:	2300      	movs	r3, #0
 8001e52:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
							while(buf[i] != ','){
 8001e56:	e014      	b.n	8001e82 <GPS_Parse+0x4da>
								tempData[leng] = buf[i];
 8001e58:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001e5c:	687a      	ldr	r2, [r7, #4]
 8001e5e:	441a      	add	r2, r3
 8001e60:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001e64:	7812      	ldrb	r2, [r2, #0]
 8001e66:	3360      	adds	r3, #96	; 0x60
 8001e68:	443b      	add	r3, r7
 8001e6a:	f803 2c48 	strb.w	r2, [r3, #-72]
								leng++;
 8001e6e:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001e72:	3301      	adds	r3, #1
 8001e74:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
								i++;
 8001e78:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
							while(buf[i] != ','){
 8001e82:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	4413      	add	r3, r2
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	2b2c      	cmp	r3, #44	; 0x2c
 8001e8e:	d1e3      	bne.n	8001e58 <GPS_Parse+0x4b0>
							}
							if(leng == 0){
 8001e90:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d101      	bne.n	8001e9c <GPS_Parse+0x4f4>
								return GPS_NOK;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	e12f      	b.n	80020fc <GPS_Parse+0x754>
							}
							memset(gps_date, '0', 3);
 8001e9c:	2203      	movs	r2, #3
 8001e9e:	2130      	movs	r1, #48	; 0x30
 8001ea0:	4870      	ldr	r0, [pc, #448]	; (8002064 <GPS_Parse+0x6bc>)
 8001ea2:	f006 ffa3 	bl	8008dec <memset>
							memcpy(gps_date + (2-leng), tempData, leng);
 8001ea6:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001eaa:	f1c3 0302 	rsb	r3, r3, #2
 8001eae:	461a      	mov	r2, r3
 8001eb0:	4b6c      	ldr	r3, [pc, #432]	; (8002064 <GPS_Parse+0x6bc>)
 8001eb2:	4413      	add	r3, r2
 8001eb4:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 8001eb8:	f107 0118 	add.w	r1, r7, #24
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f006 ff87 	bl	8008dd0 <memcpy>
 8001ec2:	e10c      	b.n	80020de <GPS_Parse+0x736>
						}else if(step == 3){
 8001ec4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001ec8:	2b03      	cmp	r3, #3
 8001eca:	d13b      	bne.n	8001f44 <GPS_Parse+0x59c>
							uint8_t tempData[2] = {0};
 8001ecc:	2300      	movs	r3, #0
 8001ece:	82bb      	strh	r3, [r7, #20]
							uint8_t leng = 0;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
							while(buf[i] != ','){
 8001ed6:	e014      	b.n	8001f02 <GPS_Parse+0x55a>
								tempData[leng] = buf[i];
 8001ed8:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	441a      	add	r2, r3
 8001ee0:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001ee4:	7812      	ldrb	r2, [r2, #0]
 8001ee6:	3360      	adds	r3, #96	; 0x60
 8001ee8:	443b      	add	r3, r7
 8001eea:	f803 2c4c 	strb.w	r2, [r3, #-76]
								leng++;
 8001eee:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
								i++;
 8001ef8:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001efc:	3301      	adds	r3, #1
 8001efe:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
							while(buf[i] != ','){
 8001f02:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	4413      	add	r3, r2
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	2b2c      	cmp	r3, #44	; 0x2c
 8001f0e:	d1e3      	bne.n	8001ed8 <GPS_Parse+0x530>
							}
							if(leng == 0){
 8001f10:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d101      	bne.n	8001f1c <GPS_Parse+0x574>
								return GPS_NOK;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	e0ef      	b.n	80020fc <GPS_Parse+0x754>
							}
							memset(gps_month, '0', 3);
 8001f1c:	2203      	movs	r2, #3
 8001f1e:	2130      	movs	r1, #48	; 0x30
 8001f20:	4851      	ldr	r0, [pc, #324]	; (8002068 <GPS_Parse+0x6c0>)
 8001f22:	f006 ff63 	bl	8008dec <memset>
							memcpy(gps_month + (2-leng), tempData, leng);
 8001f26:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001f2a:	f1c3 0302 	rsb	r3, r3, #2
 8001f2e:	461a      	mov	r2, r3
 8001f30:	4b4d      	ldr	r3, [pc, #308]	; (8002068 <GPS_Parse+0x6c0>)
 8001f32:	4413      	add	r3, r2
 8001f34:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 8001f38:	f107 0114 	add.w	r1, r7, #20
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f006 ff47 	bl	8008dd0 <memcpy>
 8001f42:	e0cc      	b.n	80020de <GPS_Parse+0x736>
						}else if(step == 4){
 8001f44:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001f48:	2b04      	cmp	r3, #4
 8001f4a:	d13b      	bne.n	8001fc4 <GPS_Parse+0x61c>
							uint8_t tempData[4] = {0};
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	613b      	str	r3, [r7, #16]
							uint8_t leng = 0;
 8001f50:	2300      	movs	r3, #0
 8001f52:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
							while(buf[i] != ','){
 8001f56:	e014      	b.n	8001f82 <GPS_Parse+0x5da>
								tempData[leng] = buf[i];
 8001f58:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	441a      	add	r2, r3
 8001f60:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8001f64:	7812      	ldrb	r2, [r2, #0]
 8001f66:	3360      	adds	r3, #96	; 0x60
 8001f68:	443b      	add	r3, r7
 8001f6a:	f803 2c50 	strb.w	r2, [r3, #-80]
								leng++;
 8001f6e:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8001f72:	3301      	adds	r3, #1
 8001f74:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
								i++;
 8001f78:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
							while(buf[i] != ','){
 8001f82:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	4413      	add	r3, r2
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	2b2c      	cmp	r3, #44	; 0x2c
 8001f8e:	d1e3      	bne.n	8001f58 <GPS_Parse+0x5b0>
							}
							if(leng == 0){
 8001f90:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d101      	bne.n	8001f9c <GPS_Parse+0x5f4>
								return GPS_NOK;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	e0af      	b.n	80020fc <GPS_Parse+0x754>
							}
							memset(gps_year, '0', 5);
 8001f9c:	2205      	movs	r2, #5
 8001f9e:	2130      	movs	r1, #48	; 0x30
 8001fa0:	4832      	ldr	r0, [pc, #200]	; (800206c <GPS_Parse+0x6c4>)
 8001fa2:	f006 ff23 	bl	8008dec <memset>
							memcpy(gps_year + (4-leng), tempData, leng);
 8001fa6:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8001faa:	f1c3 0304 	rsb	r3, r3, #4
 8001fae:	461a      	mov	r2, r3
 8001fb0:	4b2e      	ldr	r3, [pc, #184]	; (800206c <GPS_Parse+0x6c4>)
 8001fb2:	4413      	add	r3, r2
 8001fb4:	f897 2052 	ldrb.w	r2, [r7, #82]	; 0x52
 8001fb8:	f107 0110 	add.w	r1, r7, #16
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f006 ff07 	bl	8008dd0 <memcpy>
 8001fc2:	e08c      	b.n	80020de <GPS_Parse+0x736>
						}else if(step == 5){
 8001fc4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001fc8:	2b05      	cmp	r3, #5
 8001fca:	d13b      	bne.n	8002044 <GPS_Parse+0x69c>
							uint8_t tempData[2] = {0};
 8001fcc:	2300      	movs	r3, #0
 8001fce:	81bb      	strh	r3, [r7, #12]
							uint8_t leng = 0;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
							while(buf[i] != ','){
 8001fd6:	e014      	b.n	8002002 <GPS_Parse+0x65a>
								tempData[leng] = buf[i];
 8001fd8:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	441a      	add	r2, r3
 8001fe0:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001fe4:	7812      	ldrb	r2, [r2, #0]
 8001fe6:	3360      	adds	r3, #96	; 0x60
 8001fe8:	443b      	add	r3, r7
 8001fea:	f803 2c54 	strb.w	r2, [r3, #-84]
								leng++;
 8001fee:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
								i++;
 8001ff8:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
							while(buf[i] != ','){
 8002002:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	4413      	add	r3, r2
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	2b2c      	cmp	r3, #44	; 0x2c
 800200e:	d1e3      	bne.n	8001fd8 <GPS_Parse+0x630>
							}
							if(leng == 0){
 8002010:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8002014:	2b00      	cmp	r3, #0
 8002016:	d101      	bne.n	800201c <GPS_Parse+0x674>
								return GPS_NOK;
 8002018:	2300      	movs	r3, #0
 800201a:	e06f      	b.n	80020fc <GPS_Parse+0x754>
							}
							memset(local_zone_desc, '0', 3);
 800201c:	2203      	movs	r2, #3
 800201e:	2130      	movs	r1, #48	; 0x30
 8002020:	4813      	ldr	r0, [pc, #76]	; (8002070 <GPS_Parse+0x6c8>)
 8002022:	f006 fee3 	bl	8008dec <memset>
							memcpy(local_zone_desc + (2-leng), tempData, leng);
 8002026:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 800202a:	f1c3 0302 	rsb	r3, r3, #2
 800202e:	461a      	mov	r2, r3
 8002030:	4b0f      	ldr	r3, [pc, #60]	; (8002070 <GPS_Parse+0x6c8>)
 8002032:	4413      	add	r3, r2
 8002034:	f897 2051 	ldrb.w	r2, [r7, #81]	; 0x51
 8002038:	f107 010c 	add.w	r1, r7, #12
 800203c:	4618      	mov	r0, r3
 800203e:	f006 fec7 	bl	8008dd0 <memcpy>
 8002042:	e04c      	b.n	80020de <GPS_Parse+0x736>
						}
						else if(step == 5){
 8002044:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002048:	2b05      	cmp	r3, #5
 800204a:	d148      	bne.n	80020de <GPS_Parse+0x736>
							uint8_t tempData[2] = {0};
 800204c:	2300      	movs	r3, #0
 800204e:	813b      	strh	r3, [r7, #8]
							uint8_t leng = 0;
 8002050:	2300      	movs	r3, #0
 8002052:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
							while(buf[i] != ','){
 8002056:	e022      	b.n	800209e <GPS_Parse+0x6f6>
 8002058:	20000240 	.word	0x20000240
 800205c:	0800bce0 	.word	0x0800bce0
 8002060:	20000250 	.word	0x20000250
 8002064:	2000025c 	.word	0x2000025c
 8002068:	20000260 	.word	0x20000260
 800206c:	20000264 	.word	0x20000264
 8002070:	2000026c 	.word	0x2000026c
								tempData[leng] = buf[i];
 8002074:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	441a      	add	r2, r3
 800207c:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8002080:	7812      	ldrb	r2, [r2, #0]
 8002082:	3360      	adds	r3, #96	; 0x60
 8002084:	443b      	add	r3, r7
 8002086:	f803 2c58 	strb.w	r2, [r3, #-88]
								leng++;
 800208a:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800208e:	3301      	adds	r3, #1
 8002090:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
								i++;
 8002094:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8002098:	3301      	adds	r3, #1
 800209a:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
							while(buf[i] != ','){
 800209e:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80020a2:	687a      	ldr	r2, [r7, #4]
 80020a4:	4413      	add	r3, r2
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	2b2c      	cmp	r3, #44	; 0x2c
 80020aa:	d1e3      	bne.n	8002074 <GPS_Parse+0x6cc>
							}
							if(leng == 0){
 80020ac:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d101      	bne.n	80020b8 <GPS_Parse+0x710>
								return GPS_NOK;
 80020b4:	2300      	movs	r3, #0
 80020b6:	e021      	b.n	80020fc <GPS_Parse+0x754>
							}
							memset(local_zone_min_desc, '0', 3);
 80020b8:	2203      	movs	r2, #3
 80020ba:	2130      	movs	r1, #48	; 0x30
 80020bc:	4811      	ldr	r0, [pc, #68]	; (8002104 <GPS_Parse+0x75c>)
 80020be:	f006 fe95 	bl	8008dec <memset>
							memcpy(local_zone_min_desc + (2-leng), tempData, leng);
 80020c2:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80020c6:	f1c3 0302 	rsb	r3, r3, #2
 80020ca:	461a      	mov	r2, r3
 80020cc:	4b0d      	ldr	r3, [pc, #52]	; (8002104 <GPS_Parse+0x75c>)
 80020ce:	4413      	add	r3, r2
 80020d0:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80020d4:	f107 0108 	add.w	r1, r7, #8
 80020d8:	4618      	mov	r0, r3
 80020da:	f006 fe79 	bl	8008dd0 <memcpy>
						}
					}
					i++;
 80020de:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80020e2:	3301      	adds	r3, #1
 80020e4:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
				while(step < 6){
 80020e8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80020ec:	2b05      	cmp	r3, #5
 80020ee:	f67f ae5a 	bls.w	8001da6 <GPS_Parse+0x3fe>
				}
			return GPS_OK;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e002      	b.n	80020fc <GPS_Parse+0x754>
		}else{
			return GPS_NOK;
 80020f6:	2300      	movs	r3, #0
 80020f8:	e000      	b.n	80020fc <GPS_Parse+0x754>
		}
	}else{
		return GPS_NOK;
 80020fa:	2300      	movs	r3, #0
	}
	return GPS_NOK;
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3760      	adds	r7, #96	; 0x60
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	20000270 	.word	0x20000270

08002108 <GPS_CheckSum>:

/* checks checksum returns GPS_ok if data is valid*/
uint8_t GPS_CheckSum(uint8_t *buf, uint8_t len){
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	460b      	mov	r3, r1
 8002112:	70fb      	strb	r3, [r7, #3]
	uint8_t sum;
	uint8_t check = 0;
 8002114:	2300      	movs	r3, #0
 8002116:	73fb      	strb	r3, [r7, #15]

	if(GPS_HexToByte((buf + len - 2), &sum) != GPS_OK){
 8002118:	78fb      	ldrb	r3, [r7, #3]
 800211a:	3b02      	subs	r3, #2
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	4413      	add	r3, r2
 8002120:	f107 020d 	add.w	r2, r7, #13
 8002124:	4611      	mov	r1, r2
 8002126:	4618      	mov	r0, r3
 8002128:	f000 f822 	bl	8002170 <GPS_HexToByte>
 800212c:	4603      	mov	r3, r0
 800212e:	2b01      	cmp	r3, #1
 8002130:	d001      	beq.n	8002136 <GPS_CheckSum+0x2e>
		return GPS_NOK;
 8002132:	2300      	movs	r3, #0
 8002134:	e018      	b.n	8002168 <GPS_CheckSum+0x60>
	}

	for(uint8_t i = 0; i < (len - 3); i++){
 8002136:	2300      	movs	r3, #0
 8002138:	73bb      	strb	r3, [r7, #14]
 800213a:	e009      	b.n	8002150 <GPS_CheckSum+0x48>
		check ^= buf[i];
 800213c:	7bbb      	ldrb	r3, [r7, #14]
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	4413      	add	r3, r2
 8002142:	781a      	ldrb	r2, [r3, #0]
 8002144:	7bfb      	ldrb	r3, [r7, #15]
 8002146:	4053      	eors	r3, r2
 8002148:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 0; i < (len - 3); i++){
 800214a:	7bbb      	ldrb	r3, [r7, #14]
 800214c:	3301      	adds	r3, #1
 800214e:	73bb      	strb	r3, [r7, #14]
 8002150:	7bba      	ldrb	r2, [r7, #14]
 8002152:	78fb      	ldrb	r3, [r7, #3]
 8002154:	3b03      	subs	r3, #3
 8002156:	429a      	cmp	r2, r3
 8002158:	dbf0      	blt.n	800213c <GPS_CheckSum+0x34>
	}

	if(check == sum){
 800215a:	7b7b      	ldrb	r3, [r7, #13]
 800215c:	7bfa      	ldrb	r2, [r7, #15]
 800215e:	429a      	cmp	r2, r3
 8002160:	d101      	bne.n	8002166 <GPS_CheckSum+0x5e>
		return GPS_OK;
 8002162:	2301      	movs	r3, #1
 8002164:	e000      	b.n	8002168 <GPS_CheckSum+0x60>
	}

	return GPS_NOK;
 8002166:	2300      	movs	r3, #0

}
 8002168:	4618      	mov	r0, r3
 800216a:	3710      	adds	r7, #16
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}

08002170 <GPS_HexToByte>:
	}
	 return checksum;
}

/* converts hex string e.g. AB (0xAB) to byte value writes to value, returns GPS_OK if valid hex */
uint8_t GPS_HexToByte(uint8_t *hex, uint8_t *value){
 8002170:	b480      	push	{r7}
 8002172:	b085      	sub	sp, #20
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	6039      	str	r1, [r7, #0]
	uint8_t temp[2];

	for(uint8_t i = 0; i < 2; i++){
 800217a:	2300      	movs	r3, #0
 800217c:	73fb      	strb	r3, [r7, #15]
 800217e:	e043      	b.n	8002208 <GPS_HexToByte+0x98>
		temp[i] = hex[i];
 8002180:	7bfb      	ldrb	r3, [r7, #15]
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	441a      	add	r2, r3
 8002186:	7bfb      	ldrb	r3, [r7, #15]
 8002188:	7812      	ldrb	r2, [r2, #0]
 800218a:	3310      	adds	r3, #16
 800218c:	443b      	add	r3, r7
 800218e:	f803 2c04 	strb.w	r2, [r3, #-4]
		if(temp[i] > 47 && temp[i] < 58){
 8002192:	7bfb      	ldrb	r3, [r7, #15]
 8002194:	3310      	adds	r3, #16
 8002196:	443b      	add	r3, r7
 8002198:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 800219c:	2b2f      	cmp	r3, #47	; 0x2f
 800219e:	d913      	bls.n	80021c8 <GPS_HexToByte+0x58>
 80021a0:	7bfb      	ldrb	r3, [r7, #15]
 80021a2:	3310      	adds	r3, #16
 80021a4:	443b      	add	r3, r7
 80021a6:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 80021aa:	2b39      	cmp	r3, #57	; 0x39
 80021ac:	d80c      	bhi.n	80021c8 <GPS_HexToByte+0x58>
			temp[i] -= 48;
 80021ae:	7bfb      	ldrb	r3, [r7, #15]
 80021b0:	3310      	adds	r3, #16
 80021b2:	443b      	add	r3, r7
 80021b4:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 80021b8:	7bfb      	ldrb	r3, [r7, #15]
 80021ba:	3a30      	subs	r2, #48	; 0x30
 80021bc:	b2d2      	uxtb	r2, r2
 80021be:	3310      	adds	r3, #16
 80021c0:	443b      	add	r3, r7
 80021c2:	f803 2c04 	strb.w	r2, [r3, #-4]
 80021c6:	e01c      	b.n	8002202 <GPS_HexToByte+0x92>
		}else if(temp[i] > 64 && temp[i] < 71){
 80021c8:	7bfb      	ldrb	r3, [r7, #15]
 80021ca:	3310      	adds	r3, #16
 80021cc:	443b      	add	r3, r7
 80021ce:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 80021d2:	2b40      	cmp	r3, #64	; 0x40
 80021d4:	d913      	bls.n	80021fe <GPS_HexToByte+0x8e>
 80021d6:	7bfb      	ldrb	r3, [r7, #15]
 80021d8:	3310      	adds	r3, #16
 80021da:	443b      	add	r3, r7
 80021dc:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 80021e0:	2b46      	cmp	r3, #70	; 0x46
 80021e2:	d80c      	bhi.n	80021fe <GPS_HexToByte+0x8e>
			temp[i] -= 55;
 80021e4:	7bfb      	ldrb	r3, [r7, #15]
 80021e6:	3310      	adds	r3, #16
 80021e8:	443b      	add	r3, r7
 80021ea:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 80021ee:	7bfb      	ldrb	r3, [r7, #15]
 80021f0:	3a37      	subs	r2, #55	; 0x37
 80021f2:	b2d2      	uxtb	r2, r2
 80021f4:	3310      	adds	r3, #16
 80021f6:	443b      	add	r3, r7
 80021f8:	f803 2c04 	strb.w	r2, [r3, #-4]
 80021fc:	e001      	b.n	8002202 <GPS_HexToByte+0x92>
		}else{
			return GPS_NOK;
 80021fe:	2300      	movs	r3, #0
 8002200:	e00e      	b.n	8002220 <GPS_HexToByte+0xb0>
	for(uint8_t i = 0; i < 2; i++){
 8002202:	7bfb      	ldrb	r3, [r7, #15]
 8002204:	3301      	adds	r3, #1
 8002206:	73fb      	strb	r3, [r7, #15]
 8002208:	7bfb      	ldrb	r3, [r7, #15]
 800220a:	2b01      	cmp	r3, #1
 800220c:	d9b8      	bls.n	8002180 <GPS_HexToByte+0x10>
		}
	}

	*value = (temp[0] << 4) + temp[1];
 800220e:	7b3b      	ldrb	r3, [r7, #12]
 8002210:	011b      	lsls	r3, r3, #4
 8002212:	b2da      	uxtb	r2, r3
 8002214:	7b7b      	ldrb	r3, [r7, #13]
 8002216:	4413      	add	r3, r2
 8002218:	b2da      	uxtb	r2, r3
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	701a      	strb	r2, [r3, #0]

	return GPS_OK;
 800221e:	2301      	movs	r3, #1
}
 8002220:	4618      	mov	r0, r3
 8002222:	3714      	adds	r7, #20
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <GPS_GetLat>:

/* Returns latitude of length 12...9*/
void GPS_GetLat(uint8_t *buf){
 800222c:	b480      	push	{r7}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
	isNewData = 0;
 8002234:	4b0d      	ldr	r3, [pc, #52]	; (800226c <GPS_GetLat+0x40>)
 8002236:	2200      	movs	r2, #0
 8002238:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 1; i < 10; i++){
 800223a:	2301      	movs	r3, #1
 800223c:	73fb      	strb	r3, [r7, #15]
 800223e:	e00a      	b.n	8002256 <GPS_GetLat+0x2a>
		buf[i - 1] = gpsData[i];
 8002240:	7bfa      	ldrb	r2, [r7, #15]
 8002242:	7bfb      	ldrb	r3, [r7, #15]
 8002244:	3b01      	subs	r3, #1
 8002246:	6879      	ldr	r1, [r7, #4]
 8002248:	440b      	add	r3, r1
 800224a:	4909      	ldr	r1, [pc, #36]	; (8002270 <GPS_GetLat+0x44>)
 800224c:	5c8a      	ldrb	r2, [r1, r2]
 800224e:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 1; i < 10; i++){
 8002250:	7bfb      	ldrb	r3, [r7, #15]
 8002252:	3301      	adds	r3, #1
 8002254:	73fb      	strb	r3, [r7, #15]
 8002256:	7bfb      	ldrb	r3, [r7, #15]
 8002258:	2b09      	cmp	r3, #9
 800225a:	d9f1      	bls.n	8002240 <GPS_GetLat+0x14>
	}
}
 800225c:	bf00      	nop
 800225e:	bf00      	nop
 8002260:	3714      	adds	r7, #20
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop
 800226c:	200002c5 	.word	0x200002c5
 8002270:	20000220 	.word	0x20000220

08002274 <GPS_GetLon>:

/* Returns longitude of length 12...9*/
void GPS_GetLon(uint8_t *buf){
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
	isNewData = 0;
 800227c:	4b0e      	ldr	r3, [pc, #56]	; (80022b8 <GPS_GetLon+0x44>)
 800227e:	2200      	movs	r2, #0
 8002280:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 1; i < 10; i++){
 8002282:	2301      	movs	r3, #1
 8002284:	73fb      	strb	r3, [r7, #15]
 8002286:	e00c      	b.n	80022a2 <GPS_GetLon+0x2e>
		buf[i - 1] = gpsData[i + 12];
 8002288:	7bfb      	ldrb	r3, [r7, #15]
 800228a:	f103 020c 	add.w	r2, r3, #12
 800228e:	7bfb      	ldrb	r3, [r7, #15]
 8002290:	3b01      	subs	r3, #1
 8002292:	6879      	ldr	r1, [r7, #4]
 8002294:	440b      	add	r3, r1
 8002296:	4909      	ldr	r1, [pc, #36]	; (80022bc <GPS_GetLon+0x48>)
 8002298:	5c8a      	ldrb	r2, [r1, r2]
 800229a:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 1; i < 10; i++){
 800229c:	7bfb      	ldrb	r3, [r7, #15]
 800229e:	3301      	adds	r3, #1
 80022a0:	73fb      	strb	r3, [r7, #15]
 80022a2:	7bfb      	ldrb	r3, [r7, #15]
 80022a4:	2b09      	cmp	r3, #9
 80022a6:	d9ef      	bls.n	8002288 <GPS_GetLon+0x14>
	}
}
 80022a8:	bf00      	nop
 80022aa:	bf00      	nop
 80022ac:	3714      	adds	r7, #20
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	200002c5 	.word	0x200002c5
 80022bc:	20000220 	.word	0x20000220

080022c0 <GPS_GetSpe>:

/* Returns speed of length 6*/
void GPS_GetSpe(uint8_t *buf){
 80022c0:	b480      	push	{r7}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
	isNewData = 0;
 80022c8:	4b0c      	ldr	r3, [pc, #48]	; (80022fc <GPS_GetSpe+0x3c>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 6; i++){
 80022ce:	2300      	movs	r3, #0
 80022d0:	73fb      	strb	r3, [r7, #15]
 80022d2:	e009      	b.n	80022e8 <GPS_GetSpe+0x28>
		buf[i] = gpsSpeed[i];
 80022d4:	7bfa      	ldrb	r2, [r7, #15]
 80022d6:	7bfb      	ldrb	r3, [r7, #15]
 80022d8:	6879      	ldr	r1, [r7, #4]
 80022da:	440b      	add	r3, r1
 80022dc:	4908      	ldr	r1, [pc, #32]	; (8002300 <GPS_GetSpe+0x40>)
 80022de:	5c8a      	ldrb	r2, [r1, r2]
 80022e0:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 6; i++){
 80022e2:	7bfb      	ldrb	r3, [r7, #15]
 80022e4:	3301      	adds	r3, #1
 80022e6:	73fb      	strb	r3, [r7, #15]
 80022e8:	7bfb      	ldrb	r3, [r7, #15]
 80022ea:	2b05      	cmp	r3, #5
 80022ec:	d9f2      	bls.n	80022d4 <GPS_GetSpe+0x14>
	}
}
 80022ee:	bf00      	nop
 80022f0:	bf00      	nop
 80022f2:	3714      	adds	r7, #20
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr
 80022fc:	200002c5 	.word	0x200002c5
 8002300:	20000240 	.word	0x20000240

08002304 <GPS_GetHei>:

/* Returns height of length 8*/
void GPS_GetHei(uint8_t *buf){
 8002304:	b480      	push	{r7}
 8002306:	b085      	sub	sp, #20
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
	isNewData = 0;
 800230c:	4b0c      	ldr	r3, [pc, #48]	; (8002340 <GPS_GetHei+0x3c>)
 800230e:	2200      	movs	r2, #0
 8002310:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0;
 8002312:	2300      	movs	r3, #0
 8002314:	73fb      	strb	r3, [r7, #15]
	for(; i < 8; i++){
 8002316:	e009      	b.n	800232c <GPS_GetHei+0x28>
		buf[i] = gpsHeight[i];
 8002318:	7bfa      	ldrb	r2, [r7, #15]
 800231a:	7bfb      	ldrb	r3, [r7, #15]
 800231c:	6879      	ldr	r1, [r7, #4]
 800231e:	440b      	add	r3, r1
 8002320:	4908      	ldr	r1, [pc, #32]	; (8002344 <GPS_GetHei+0x40>)
 8002322:	5c8a      	ldrb	r2, [r1, r2]
 8002324:	701a      	strb	r2, [r3, #0]
	for(; i < 8; i++){
 8002326:	7bfb      	ldrb	r3, [r7, #15]
 8002328:	3301      	adds	r3, #1
 800232a:	73fb      	strb	r3, [r7, #15]
 800232c:	7bfb      	ldrb	r3, [r7, #15]
 800232e:	2b07      	cmp	r3, #7
 8002330:	d9f2      	bls.n	8002318 <GPS_GetHei+0x14>
	}
}
 8002332:	bf00      	nop
 8002334:	bf00      	nop
 8002336:	3714      	adds	r7, #20
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr
 8002340:	200002c5 	.word	0x200002c5
 8002344:	20000238 	.word	0x20000238

08002348 <GPS_GetTime>:

/* Returns time of length 9 in format "hh:mm:ss.msms" */
void GPS_GetTime(uint8_t *buf){
 8002348:	b480      	push	{r7}
 800234a:	b085      	sub	sp, #20
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
	isNewData = 0;
 8002350:	4b19      	ldr	r3, [pc, #100]	; (80023b8 <GPS_GetTime+0x70>)
 8002352:	2200      	movs	r2, #0
 8002354:	701a      	strb	r2, [r3, #0]
	buf[2] = ':';
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	3302      	adds	r3, #2
 800235a:	223a      	movs	r2, #58	; 0x3a
 800235c:	701a      	strb	r2, [r3, #0]
	buf[5] = ':';
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	3305      	adds	r3, #5
 8002362:	223a      	movs	r2, #58	; 0x3a
 8002364:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 2; i++){
 8002366:	2300      	movs	r3, #0
 8002368:	73fb      	strb	r3, [r7, #15]
 800236a:	e01b      	b.n	80023a4 <GPS_GetTime+0x5c>
		buf[i] = gpsTime[i];
 800236c:	7bfa      	ldrb	r2, [r7, #15]
 800236e:	7bfb      	ldrb	r3, [r7, #15]
 8002370:	6879      	ldr	r1, [r7, #4]
 8002372:	440b      	add	r3, r1
 8002374:	4911      	ldr	r1, [pc, #68]	; (80023bc <GPS_GetTime+0x74>)
 8002376:	5c8a      	ldrb	r2, [r1, r2]
 8002378:	701a      	strb	r2, [r3, #0]
		buf[i + 3] = gpsTime[i + 2];
 800237a:	7bfb      	ldrb	r3, [r7, #15]
 800237c:	1c9a      	adds	r2, r3, #2
 800237e:	7bfb      	ldrb	r3, [r7, #15]
 8002380:	3303      	adds	r3, #3
 8002382:	6879      	ldr	r1, [r7, #4]
 8002384:	440b      	add	r3, r1
 8002386:	490d      	ldr	r1, [pc, #52]	; (80023bc <GPS_GetTime+0x74>)
 8002388:	5c8a      	ldrb	r2, [r1, r2]
 800238a:	701a      	strb	r2, [r3, #0]
		buf[i + 6] = gpsTime[i + 4];
 800238c:	7bfb      	ldrb	r3, [r7, #15]
 800238e:	1d1a      	adds	r2, r3, #4
 8002390:	7bfb      	ldrb	r3, [r7, #15]
 8002392:	3306      	adds	r3, #6
 8002394:	6879      	ldr	r1, [r7, #4]
 8002396:	440b      	add	r3, r1
 8002398:	4908      	ldr	r1, [pc, #32]	; (80023bc <GPS_GetTime+0x74>)
 800239a:	5c8a      	ldrb	r2, [r1, r2]
 800239c:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 2; i++){
 800239e:	7bfb      	ldrb	r3, [r7, #15]
 80023a0:	3301      	adds	r3, #1
 80023a2:	73fb      	strb	r3, [r7, #15]
 80023a4:	7bfb      	ldrb	r3, [r7, #15]
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d9e0      	bls.n	800236c <GPS_GetTime+0x24>
	}
}
 80023aa:	bf00      	nop
 80023ac:	bf00      	nop
 80023ae:	3714      	adds	r7, #20
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr
 80023b8:	200002c5 	.word	0x200002c5
 80023bc:	20000248 	.word	0x20000248

080023c0 <GPS_IsData>:
		buf[i] = gps_date[i];
	}
}

/* Returns GPS_OK if got any data */
uint8_t GPS_IsData(){
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
	if(isData){
 80023c4:	4b07      	ldr	r3, [pc, #28]	; (80023e4 <GPS_IsData+0x24>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d004      	beq.n	80023d6 <GPS_IsData+0x16>
		isData = 0;
 80023cc:	4b05      	ldr	r3, [pc, #20]	; (80023e4 <GPS_IsData+0x24>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	701a      	strb	r2, [r3, #0]
		return GPS_OK;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e000      	b.n	80023d8 <GPS_IsData+0x18>
	}else{
		return GPS_NOK;
 80023d6:	2300      	movs	r3, #0
	}
}
 80023d8:	4618      	mov	r0, r3
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	200002c4 	.word	0x200002c4

080023e8 <GSM_InitUart>:
#define GSM_MSG_SEND										26				//CTRL + Z
//#define GSM_MSG_SPACE										32				//SPACE


/* pass UART handle that will communicate with GSM module*/
uint8_t GSM_InitUart(UART_HandleTypeDef *huart){
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
	uart = huart;
 80023f0:	4a08      	ldr	r2, [pc, #32]	; (8002414 <GSM_InitUart+0x2c>)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6013      	str	r3, [r2, #0]
	if(huart != uart){
 80023f6:	4b07      	ldr	r3, [pc, #28]	; (8002414 <GSM_InitUart+0x2c>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	687a      	ldr	r2, [r7, #4]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d001      	beq.n	8002404 <GSM_InitUart+0x1c>
		return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e000      	b.n	8002406 <GSM_InitUart+0x1e>
	}else{
		return HAL_OK;
 8002404:	2300      	movs	r3, #0
	}
}
 8002406:	4618      	mov	r0, r3
 8002408:	370c      	adds	r7, #12
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop
 8002414:	200002cc 	.word	0x200002cc

08002418 <GSM_On>:
	}

	return 0;
}

void GSM_On(){
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GSM_PWR_GPIO_Port, GSM_PWR_Pin, GPIO_PIN_SET);
 800241c:	2201      	movs	r2, #1
 800241e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002422:	480b      	ldr	r0, [pc, #44]	; (8002450 <GSM_On+0x38>)
 8002424:	f003 fad4 	bl	80059d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GSM_RST_GPIO_Port, GSM_RST_Pin ,GPIO_PIN_SET);
 8002428:	2201      	movs	r2, #1
 800242a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800242e:	4809      	ldr	r0, [pc, #36]	; (8002454 <GSM_On+0x3c>)
 8002430:	f003 face 	bl	80059d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GSM_RTS_GPIO_Port, GSM_RTS_Pin, GPIO_PIN_RESET);
 8002434:	2200      	movs	r2, #0
 8002436:	f44f 7100 	mov.w	r1, #512	; 0x200
 800243a:	4806      	ldr	r0, [pc, #24]	; (8002454 <GSM_On+0x3c>)
 800243c:	f003 fac8 	bl	80059d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GSM_CTS_GPIO_Port, GSM_CTS_Pin, GPIO_PIN_RESET);
 8002440:	2200      	movs	r2, #0
 8002442:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002446:	4802      	ldr	r0, [pc, #8]	; (8002450 <GSM_On+0x38>)
 8002448:	f003 fac2 	bl	80059d0 <HAL_GPIO_WritePin>
}
 800244c:	bf00      	nop
 800244e:	bd80      	pop	{r7, pc}
 8002450:	40020800 	.word	0x40020800
 8002454:	40020400 	.word	0x40020400

08002458 <GSM_Off>:

void GSM_Off(){
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GSM_PWR_GPIO_Port, GSM_PWR_Pin, GPIO_PIN_RESET);
 800245c:	2200      	movs	r2, #0
 800245e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002462:	480b      	ldr	r0, [pc, #44]	; (8002490 <GSM_Off+0x38>)
 8002464:	f003 fab4 	bl	80059d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GSM_RST_GPIO_Port, GSM_RST_Pin ,GPIO_PIN_RESET);
 8002468:	2200      	movs	r2, #0
 800246a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800246e:	4809      	ldr	r0, [pc, #36]	; (8002494 <GSM_Off+0x3c>)
 8002470:	f003 faae 	bl	80059d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GSM_RTS_GPIO_Port, GSM_RTS_Pin, GPIO_PIN_SET);
 8002474:	2201      	movs	r2, #1
 8002476:	f44f 7100 	mov.w	r1, #512	; 0x200
 800247a:	4806      	ldr	r0, [pc, #24]	; (8002494 <GSM_Off+0x3c>)
 800247c:	f003 faa8 	bl	80059d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GSM_CTS_GPIO_Port, GSM_CTS_Pin, GPIO_PIN_SET);
 8002480:	2201      	movs	r2, #1
 8002482:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002486:	4802      	ldr	r0, [pc, #8]	; (8002490 <GSM_Off+0x38>)
 8002488:	f003 faa2 	bl	80059d0 <HAL_GPIO_WritePin>
}
 800248c:	bf00      	nop
 800248e:	bd80      	pop	{r7, pc}
 8002490:	40020800 	.word	0x40020800
 8002494:	40020400 	.word	0x40020400

08002498 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002498:	b5b0      	push	{r4, r5, r7, lr}
 800249a:	b0e0      	sub	sp, #384	; 0x180
 800249c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800249e:	f001 fce7 	bl	8003e70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024a2:	f000 fa01 	bl	80028a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024a6:	f000 fcdb 	bl	8002e60 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80024aa:	f000 fc3b 	bl	8002d24 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80024ae:	f000 fc63 	bl	8002d78 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 80024b2:	f000 fc8b 	bl	8002dcc <MX_USART6_UART_Init>
  MX_DMA_Init();
 80024b6:	f000 fcb3 	bl	8002e20 <MX_DMA_Init>
  MX_SPI1_Init();
 80024ba:	f000 fac5 	bl	8002a48 <MX_SPI1_Init>
  MX_TIM2_Init();
 80024be:	f000 faf9 	bl	8002ab4 <MX_TIM2_Init>
  MX_TIM3_Init();
 80024c2:	f000 fb45 	bl	8002b50 <MX_TIM3_Init>
  MX_CRC_Init();
 80024c6:	f000 faab 	bl	8002a20 <MX_CRC_Init>
  MX_TIM4_Init();
 80024ca:	f000 fb8d 	bl	8002be8 <MX_TIM4_Init>
  MX_TIM5_Init();
 80024ce:	f000 fbd9 	bl	8002c84 <MX_TIM5_Init>
  MX_ADC1_Init();
 80024d2:	f000 fa53 	bl	800297c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  //HAL_TIM_Base_Start_IT(&htim2);
  //HAL_TIM_Base_Start_IT(&htim3);
  HAL_TIM_Base_Start_IT(&htim5);
 80024d6:	48a3      	ldr	r0, [pc, #652]	; (8002764 <main+0x2cc>)
 80024d8:	f004 fbd4 	bl	8006c84 <HAL_TIM_Base_Start_IT>

  SX1278_hw_t SX1278_hw;
  SX1278_t SX1278;

 //initialize LoRa module
 SX1278_hw.dio0.port = RF_DIO0_GPIO_Port;
 80024dc:	4ba2      	ldr	r3, [pc, #648]	; (8002768 <main+0x2d0>)
 80024de:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 SX1278_hw.dio0.pin = RF_DIO0_Pin;
 80024e2:	2320      	movs	r3, #32
 80024e4:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 SX1278_hw.nss.port = RF_NSS_GPIO_Port;
 80024e8:	4ba0      	ldr	r3, [pc, #640]	; (800276c <main+0x2d4>)
 80024ea:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 SX1278_hw.nss.pin = RF_NSS_Pin;
 80024ee:	2310      	movs	r3, #16
 80024f0:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 SX1278_hw.reset.port = RF_RST_GPIO_Port;
 80024f4:	4b9c      	ldr	r3, [pc, #624]	; (8002768 <main+0x2d0>)
 80024f6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 SX1278_hw.reset.pin = RF_RST_Pin;
 80024fa:	2340      	movs	r3, #64	; 0x40
 80024fc:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 SX1278_hw.spi = &hspi1;
 8002500:	4b9b      	ldr	r3, [pc, #620]	; (8002770 <main+0x2d8>)
 8002502:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 SX1278.hw = &SX1278_hw;
 8002506:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 800250a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800250e:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 8002512:	601a      	str	r2, [r3, #0]

// HAL_UART_Receive_IT(&huart1, &rxBuf, 1); // Works like a charm, but not as good as DMA
 //while(HAL_GPIO_ReadPin(RX_GPIO_Port, RX_Pin) == 0);
 //HAL_UART_Receive_IT(&huart6, UART6_RxBuf, UART6_RxBytes);

 HAL_GPIO_WritePin(RF_RST_GPIO_Port, RF_RST_Pin, GPIO_PIN_SET); // very important.
 8002514:	2201      	movs	r2, #1
 8002516:	2140      	movs	r1, #64	; 0x40
 8002518:	4893      	ldr	r0, [pc, #588]	; (8002768 <main+0x2d0>)
 800251a:	f003 fa59 	bl	80059d0 <HAL_GPIO_WritePin>

 SX1278_hw_Reset(&SX1278_hw);
 800251e:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8002522:	4618      	mov	r0, r3
 8002524:	f7fe fd56 	bl	8000fd4 <SX1278_hw_Reset>
//      SX1278_begin(&SX1278, SX1278_433MHZ, MIN_POWER, SX1278_LORA_SF_8, // air time ~ 495ms
//      SX1278_LORA_BW_20_8KHZ, 10);

  	//uint8_t GSM_STATE = 0;

  	GSM_Off();
 8002528:	f7ff ff96 	bl	8002458 <GSM_Off>

  	if(GSM_InitUart(&huart2)){ // if failed, then gg
 800252c:	4891      	ldr	r0, [pc, #580]	; (8002774 <main+0x2dc>)
 800252e:	f7ff ff5b 	bl	80023e8 <GSM_InitUart>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d001      	beq.n	800253c <main+0xa4>
  		return 0;
 8002538:	2300      	movs	r3, #0
 800253a:	e195      	b.n	8002868 <main+0x3d0>
  	}

	MODE_Set(&SX1278, mode);
 800253c:	4b8e      	ldr	r3, [pc, #568]	; (8002778 <main+0x2e0>)
 800253e:	781a      	ldrb	r2, [r3, #0]
 8002540:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002544:	4611      	mov	r1, r2
 8002546:	4618      	mov	r0, r3
 8002548:	f000 fe46 	bl	80031d8 <MODE_Set>
	if(mode == 0){
 800254c:	4b8a      	ldr	r3, [pc, #552]	; (8002778 <main+0x2e0>)
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d10c      	bne.n	800256e <main+0xd6>
		ret = SX1278_LoRaEntryRx(&SX1278, MIN_PACKETLENGTH, 2000);
 8002554:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002558:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800255c:	2108      	movs	r1, #8
 800255e:	4618      	mov	r0, r3
 8002560:	f7ff f85a 	bl	8001618 <SX1278_LoRaEntryRx>
 8002564:	4603      	mov	r3, r0
 8002566:	b2da      	uxtb	r2, r3
 8002568:	4b84      	ldr	r3, [pc, #528]	; (800277c <main+0x2e4>)
 800256a:	701a      	strb	r2, [r3, #0]
 800256c:	e009      	b.n	8002582 <main+0xea>
	}else{
		ret = SX1278_FSK_EntryRx(&SX1278, 8);
 800256e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002572:	2108      	movs	r1, #8
 8002574:	4618      	mov	r0, r3
 8002576:	f7fe ffeb 	bl	8001550 <SX1278_FSK_EntryRx>
 800257a:	4603      	mov	r3, r0
 800257c:	b2da      	uxtb	r2, r3
 800257e:	4b7f      	ldr	r3, [pc, #508]	; (800277c <main+0x2e4>)
 8002580:	701a      	strb	r2, [r3, #0]
	 //HAL_UART_Receive_DMA(&huart6, &cmd_rx_buffer, cmd_rx_buffer_size);
	//	uint8_t check_sum;
	//	uint8_t check_sum_arr[4] = {0, 0, 0, 0};


	memset(tel_dataBuf, 0, sizeof(tel_dataBuf));
 8002582:	226e      	movs	r2, #110	; 0x6e
 8002584:	2100      	movs	r1, #0
 8002586:	487e      	ldr	r0, [pc, #504]	; (8002780 <main+0x2e8>)
 8002588:	f006 fc30 	bl	8008dec <memset>
//	uint8_t date[2];
	uint8_t time[9];
//	GPS_GetYear(year);
//	GPS_GetMonth(month);
//	GPS_GetDate(date);
	GPS_GetTime(time);
 800258c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002590:	4618      	mov	r0, r3
 8002592:	f7ff fed9 	bl	8002348 <GPS_GetTime>
//	UART6_TxBuf[0] = 0x42;
//	UART6_TxBuf[1] = 0x88;
//	UART6_TxBuf[2] = '*';
//	UART6_TxBuf[3] = crc_xor((char *)UART6_TxBuf);
//	HAL_UART_Transmit_IT(&huart6, UART6_TxBuf, strlen((char *)UART6_TxBuf));
	memset(UART6_RxBuf, 0, sizeof(UART6_RxBuf));
 8002596:	2232      	movs	r2, #50	; 0x32
 8002598:	2100      	movs	r1, #0
 800259a:	487a      	ldr	r0, [pc, #488]	; (8002784 <main+0x2ec>)
 800259c:	f006 fc26 	bl	8008dec <memset>
	HAL_ADC_MspInit(&hadc1);
 80025a0:	4879      	ldr	r0, [pc, #484]	; (8002788 <main+0x2f0>)
 80025a2:	f001 f877 	bl	8003694 <HAL_ADC_MspInit>

	if(GPS_init_Uart(&huart1)){
 80025a6:	4879      	ldr	r0, [pc, #484]	; (800278c <main+0x2f4>)
 80025a8:	f7ff f972 	bl	8001890 <GPS_init_Uart>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <main+0x11e>
		return 0;
 80025b2:	2300      	movs	r3, #0
 80025b4:	e158      	b.n	8002868 <main+0x3d0>
	/* TODO with COM PCB
	* - FIX UART connection between MCU and GPS module (wrongly connected RX - RX and TX - TX)
	* - Find different MCU (more available and not as powerful)
	*/

	uint8_t ubx_baud_set[28] = {0xB5, 0x62, 0x06, 0x00, 0x14, 0x00, 0x01,
 80025b6:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 80025ba:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80025be:	4a74      	ldr	r2, [pc, #464]	; (8002790 <main+0x2f8>)
 80025c0:	461c      	mov	r4, r3
 80025c2:	4615      	mov	r5, r2
 80025c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80025cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	0x00, 0x00, 0x00, 0xD0, 0x08, 0x00, 0x00, 0x00, 0xC2, 0x01, 0x00, 0x07, 0x00, 0x03, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00}; // UBX COMMAND TO SET GPS BAUDRATE FROM 9600 TO 115200 <- WORKS perfectly.

	ChecksumUBLOX(ubx_baud_set);
 80025d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80025d4:	4618      	mov	r0, r3
 80025d6:	f7ff f973 	bl	80018c0 <ChecksumUBLOX>
	HAL_UART_Transmit(&huart1, ubx_baud_set, 28, 1000);
 80025da:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80025de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025e2:	221c      	movs	r2, #28
 80025e4:	4869      	ldr	r0, [pc, #420]	; (800278c <main+0x2f4>)
 80025e6:	f004 ffed 	bl	80075c4 <HAL_UART_Transmit>

	/* change baud rate for UART1 to 115200 */
	HAL_UART_Abort_IT(&huart1);
 80025ea:	4868      	ldr	r0, [pc, #416]	; (800278c <main+0x2f4>)
 80025ec:	f005 f922 	bl	8007834 <HAL_UART_Abort_IT>
	HAL_UART_DeInit(&huart1);
 80025f0:	4866      	ldr	r0, [pc, #408]	; (800278c <main+0x2f4>)
 80025f2:	f004 ffb8 	bl	8007566 <HAL_UART_DeInit>
	huart1.Init.BaudRate = 115200;
 80025f6:	4b65      	ldr	r3, [pc, #404]	; (800278c <main+0x2f4>)
 80025f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025fc:	605a      	str	r2, [r3, #4]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 80025fe:	4863      	ldr	r0, [pc, #396]	; (800278c <main+0x2f4>)
 8002600:	f004 ff64 	bl	80074cc <HAL_UART_Init>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <main+0x176>
	    Error_Handler();
 800260a:	f001 f815 	bl	8003638 <Error_Handler>
	}

	uint8_t ubx_cfg_nav5[] = {
 800260e:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8002612:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002616:	4a5f      	ldr	r2, [pc, #380]	; (8002794 <main+0x2fc>)
 8002618:	461c      	mov	r4, r3
 800261a:	4615      	mov	r5, r2
 800261c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800261e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002620:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002622:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002624:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002628:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	0x01,0x00,0x06,0x00,0x00,0x00,0x00,0x00,0x00,
	0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
	0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
	0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
	0x00, 0x00}; //changes to airborne -- won't turn of after 13 km....
	ChecksumUBLOX(ubx_cfg_nav5);
 800262c:	463b      	mov	r3, r7
 800262e:	4618      	mov	r0, r3
 8002630:	f7ff f946 	bl	80018c0 <ChecksumUBLOX>
	HAL_UART_Transmit(&huart1, ubx_cfg_nav5, sizeof(ubx_cfg_nav5), 1000);
 8002634:	4639      	mov	r1, r7
 8002636:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800263a:	222c      	movs	r2, #44	; 0x2c
 800263c:	4853      	ldr	r0, [pc, #332]	; (800278c <main+0x2f4>)
 800263e:	f004 ffc1 	bl	80075c4 <HAL_UART_Transmit>

//	if (HAL_UART_Receive_DMA(&huart1, hallo, 512) != HAL_OK) {
//		Error_Handler();
//	}
	if (HAL_UART_Receive_DMA(&huart1, &rxBuf, 1) != HAL_OK) {
 8002642:	2201      	movs	r2, #1
 8002644:	4954      	ldr	r1, [pc, #336]	; (8002798 <main+0x300>)
 8002646:	4851      	ldr	r0, [pc, #324]	; (800278c <main+0x2f4>)
 8002648:	f005 f8c3 	bl	80077d2 <HAL_UART_Receive_DMA>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <main+0x1be>
		Error_Handler();
 8002652:	f000 fff1 	bl	8003638 <Error_Handler>
	}


	while(GPS_IsData() == GPS_NOK);
 8002656:	bf00      	nop
 8002658:	f7ff feb2 	bl	80023c0 <GPS_IsData>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d0fa      	beq.n	8002658 <main+0x1c0>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if(gsmRec){
 8002662:	4b4e      	ldr	r3, [pc, #312]	; (800279c <main+0x304>)
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d004      	beq.n	8002674 <main+0x1dc>
//		make_string_gsm((char *)gsm_dataBuf, sizeof(gsm_dataBuf));
//		if(GSM_Check_Signal()){
//			GSM_Message_Send(gsm_dataBuf, strlen((char *)gsm_dataBuf), 28654641);
//		}

		GSM_Off();
 800266a:	f7ff fef5 	bl	8002458 <GSM_Off>

		gsmRec = 0;
 800266e:	4b4b      	ldr	r3, [pc, #300]	; (800279c <main+0x304>)
 8002670:	2200      	movs	r2, #0
 8002672:	701a      	strb	r2, [r3, #0]
		//HAL_TIM_Base_Start_IT(&htim5);
	}
	if(do_send_tm){ // TIME TO SEND TELEMETRY
 8002674:	4b4a      	ldr	r3, [pc, #296]	; (80027a0 <main+0x308>)
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d056      	beq.n	800272a <main+0x292>
		 for(uint8_t tries = 0; tries < 5; tries++){
 800267c:	2300      	movs	r3, #0
 800267e:	f887 317f 	strb.w	r3, [r7, #383]	; 0x17f
 8002682:	e045      	b.n	8002710 <main+0x278>
			 UART6_RxBytes = 4;
 8002684:	4b47      	ldr	r3, [pc, #284]	; (80027a4 <main+0x30c>)
 8002686:	2204      	movs	r2, #4
 8002688:	701a      	strb	r2, [r3, #0]
			 HAL_UART_Receive_IT(&huart6, UART6_RxBuf, UART6_RxBytes);
 800268a:	4b46      	ldr	r3, [pc, #280]	; (80027a4 <main+0x30c>)
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	b29b      	uxth	r3, r3
 8002690:	461a      	mov	r2, r3
 8002692:	493c      	ldr	r1, [pc, #240]	; (8002784 <main+0x2ec>)
 8002694:	4844      	ldr	r0, [pc, #272]	; (80027a8 <main+0x310>)
 8002696:	f005 f86c 	bl	8007772 <HAL_UART_Receive_IT>
			 memset(UART6_TxBuf, 0, sizeof(UART6_TxBuf));
 800269a:	2232      	movs	r2, #50	; 0x32
 800269c:	2100      	movs	r1, #0
 800269e:	4843      	ldr	r0, [pc, #268]	; (80027ac <main+0x314>)
 80026a0:	f006 fba4 	bl	8008dec <memset>
			 UART6_TxBuf[0] = 0x03;
 80026a4:	4b41      	ldr	r3, [pc, #260]	; (80027ac <main+0x314>)
 80026a6:	2203      	movs	r2, #3
 80026a8:	701a      	strb	r2, [r3, #0]
			 UART6_TxBuf[1] = 0x99;
 80026aa:	4b40      	ldr	r3, [pc, #256]	; (80027ac <main+0x314>)
 80026ac:	2299      	movs	r2, #153	; 0x99
 80026ae:	705a      	strb	r2, [r3, #1]
			 UART6_TxBuf[2] = '*';
 80026b0:	4b3e      	ldr	r3, [pc, #248]	; (80027ac <main+0x314>)
 80026b2:	222a      	movs	r2, #42	; 0x2a
 80026b4:	709a      	strb	r2, [r3, #2]
			 UART6_TxBuf[3] = crc_xor((char *)UART6_TxBuf);
 80026b6:	483d      	ldr	r0, [pc, #244]	; (80027ac <main+0x314>)
 80026b8:	f000 fe6b 	bl	8003392 <crc_xor>
 80026bc:	4603      	mov	r3, r0
 80026be:	461a      	mov	r2, r3
 80026c0:	4b3a      	ldr	r3, [pc, #232]	; (80027ac <main+0x314>)
 80026c2:	70da      	strb	r2, [r3, #3]
			 HAL_UART_Transmit_IT(&huart6, UART6_TxBuf, UART6_RxBytes);
 80026c4:	4b37      	ldr	r3, [pc, #220]	; (80027a4 <main+0x30c>)
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	461a      	mov	r2, r3
 80026cc:	4937      	ldr	r1, [pc, #220]	; (80027ac <main+0x314>)
 80026ce:	4836      	ldr	r0, [pc, #216]	; (80027a8 <main+0x310>)
 80026d0:	f005 f80a 	bl	80076e8 <HAL_UART_Transmit_IT>
			 //snprintf(UART6_TxBuf + strlen((char *) UART6_TxBuf), sizeof(UART6_TxBuf) - strlen((char *) UART6_TxBuf), "*%d", crc_xor(UART6_TxBuf));
			 HAL_GPIO_WritePin(LED_0_GPIO_Port, LED_0_Pin, GPIO_PIN_SET);
 80026d4:	2201      	movs	r2, #1
 80026d6:	2101      	movs	r1, #1
 80026d8:	4823      	ldr	r0, [pc, #140]	; (8002768 <main+0x2d0>)
 80026da:	f003 f979 	bl	80059d0 <HAL_GPIO_WritePin>
			 make_string((char *)tel_dataBuf, sizeof(tel_dataBuf));
 80026de:	216e      	movs	r1, #110	; 0x6e
 80026e0:	4827      	ldr	r0, [pc, #156]	; (8002780 <main+0x2e8>)
 80026e2:	f000 fe7b 	bl	80033dc <make_string>
			 RTTY_Send(&SX1278, tel_dataBuf, strlen((char *)tel_dataBuf));
 80026e6:	4826      	ldr	r0, [pc, #152]	; (8002780 <main+0x2e8>)
 80026e8:	f7fd fd84 	bl	80001f4 <strlen>
 80026ec:	4603      	mov	r3, r0
 80026ee:	b2da      	uxtb	r2, r3
 80026f0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80026f4:	4922      	ldr	r1, [pc, #136]	; (8002780 <main+0x2e8>)
 80026f6:	4618      	mov	r0, r3
 80026f8:	f000 fdea 	bl	80032d0 <RTTY_Send>
			 HAL_GPIO_WritePin(LED_0_GPIO_Port, LED_0_Pin, GPIO_PIN_RESET);
 80026fc:	2200      	movs	r2, #0
 80026fe:	2101      	movs	r1, #1
 8002700:	4819      	ldr	r0, [pc, #100]	; (8002768 <main+0x2d0>)
 8002702:	f003 f965 	bl	80059d0 <HAL_GPIO_WritePin>
		 for(uint8_t tries = 0; tries < 5; tries++){
 8002706:	f897 317f 	ldrb.w	r3, [r7, #383]	; 0x17f
 800270a:	3301      	adds	r3, #1
 800270c:	f887 317f 	strb.w	r3, [r7, #383]	; 0x17f
 8002710:	f897 317f 	ldrb.w	r3, [r7, #383]	; 0x17f
 8002714:	2b04      	cmp	r3, #4
 8002716:	d9b5      	bls.n	8002684 <main+0x1ec>
		 }
		 do_send_tm = 0;
 8002718:	4b21      	ldr	r3, [pc, #132]	; (80027a0 <main+0x308>)
 800271a:	2200      	movs	r2, #0
 800271c:	701a      	strb	r2, [r3, #0]
		 receive_data = 1;
 800271e:	4b24      	ldr	r3, [pc, #144]	; (80027b0 <main+0x318>)
 8002720:	2201      	movs	r2, #1
 8002722:	701a      	strb	r2, [r3, #0]
		 HAL_TIM_Base_Start_IT(&htim2);
 8002724:	4823      	ldr	r0, [pc, #140]	; (80027b4 <main+0x31c>)
 8002726:	f004 faad 	bl	8006c84 <HAL_TIM_Base_Start_IT>
	}
	if(receive_data){
 800272a:	4b21      	ldr	r3, [pc, #132]	; (80027b0 <main+0x318>)
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d097      	beq.n	8002662 <main+0x1ca>
		if(sec_listening == 0){
 8002732:	4b21      	ldr	r3, [pc, #132]	; (80027b8 <main+0x320>)
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d142      	bne.n	80027c0 <main+0x328>
			SX1278_FSK_TxPacket(&SX1278, receiving, 8, 100);
 800273a:	f107 0054 	add.w	r0, r7, #84	; 0x54
 800273e:	2364      	movs	r3, #100	; 0x64
 8002740:	2208      	movs	r2, #8
 8002742:	491e      	ldr	r1, [pc, #120]	; (80027bc <main+0x324>)
 8002744:	f7fe ffce 	bl	80016e4 <SX1278_FSK_TxPacket>
			SX1278_FSK_EntryRx(&SX1278, 8);
 8002748:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800274c:	2108      	movs	r1, #8
 800274e:	4618      	mov	r0, r3
 8002750:	f7fe fefe 	bl	8001550 <SX1278_FSK_EntryRx>
			HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 8002754:	2201      	movs	r2, #1
 8002756:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800275a:	4803      	ldr	r0, [pc, #12]	; (8002768 <main+0x2d0>)
 800275c:	f003 f938 	bl	80059d0 <HAL_GPIO_WritePin>
 8002760:	e04b      	b.n	80027fa <main+0x362>
 8002762:	bf00      	nop
 8002764:	20000450 	.word	0x20000450
 8002768:	40020400 	.word	0x40020400
 800276c:	40020000 	.word	0x40020000
 8002770:	20000320 	.word	0x20000320
 8002774:	200004dc 	.word	0x200004dc
 8002778:	20000024 	.word	0x20000024
 800277c:	2000063c 	.word	0x2000063c
 8002780:	200005c8 	.word	0x200005c8
 8002784:	200006bc 	.word	0x200006bc
 8002788:	200002d0 	.word	0x200002d0
 800278c:	20000498 	.word	0x20000498
 8002790:	0800bcf4 	.word	0x0800bcf4
 8002794:	0800bd10 	.word	0x0800bd10
 8002798:	200005c4 	.word	0x200005c4
 800279c:	20000650 	.word	0x20000650
 80027a0:	20000025 	.word	0x20000025
 80027a4:	20000026 	.word	0x20000026
 80027a8:	20000520 	.word	0x20000520
 80027ac:	20000654 	.word	0x20000654
 80027b0:	20000651 	.word	0x20000651
 80027b4:	20000378 	.word	0x20000378
 80027b8:	20000652 	.word	0x20000652
 80027bc:	20000004 	.word	0x20000004
		}else if(sec_listening >= 5){
 80027c0:	4b2c      	ldr	r3, [pc, #176]	; (8002874 <main+0x3dc>)
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	2b04      	cmp	r3, #4
 80027c6:	d918      	bls.n	80027fa <main+0x362>
			do_send_tm = 1;		// should send TM data
 80027c8:	4b2b      	ldr	r3, [pc, #172]	; (8002878 <main+0x3e0>)
 80027ca:	2201      	movs	r2, #1
 80027cc:	701a      	strb	r2, [r3, #0]
			receive_data = 0;
 80027ce:	4b2b      	ldr	r3, [pc, #172]	; (800287c <main+0x3e4>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	701a      	strb	r2, [r3, #0]
			sec_listening = 0;
 80027d4:	4b27      	ldr	r3, [pc, #156]	; (8002874 <main+0x3dc>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 80027da:	2200      	movs	r2, #0
 80027dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027e0:	4827      	ldr	r0, [pc, #156]	; (8002880 <main+0x3e8>)
 80027e2:	f003 f8f5 	bl	80059d0 <HAL_GPIO_WritePin>
			SX1278_FSK_TxPacket(&SX1278, not_receiving, 8, 100);
 80027e6:	f107 0054 	add.w	r0, r7, #84	; 0x54
 80027ea:	2364      	movs	r3, #100	; 0x64
 80027ec:	2208      	movs	r2, #8
 80027ee:	4925      	ldr	r1, [pc, #148]	; (8002884 <main+0x3ec>)
 80027f0:	f7fe ff78 	bl	80016e4 <SX1278_FSK_TxPacket>
			HAL_TIM_Base_Stop_IT(&htim2);
 80027f4:	4824      	ldr	r0, [pc, #144]	; (8002888 <main+0x3f0>)
 80027f6:	f004 faa7 	bl	8006d48 <HAL_TIM_Base_Stop_IT>
		}
		if(loraModuleIrq){
 80027fa:	4b24      	ldr	r3, [pc, #144]	; (800288c <main+0x3f4>)
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	f43f af2f 	beq.w	8002662 <main+0x1ca>
			SX1278_FSK_RxPacket(&SX1278, loraBuf, 8, 1000);
 8002804:	f107 0054 	add.w	r0, r7, #84	; 0x54
 8002808:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800280c:	2208      	movs	r2, #8
 800280e:	4920      	ldr	r1, [pc, #128]	; (8002890 <main+0x3f8>)
 8002810:	f7fe ffb8 	bl	8001784 <SX1278_FSK_RxPacket>
			if(strcmp((char *)loraBuf, "cutropeN") == 0){
 8002814:	491f      	ldr	r1, [pc, #124]	; (8002894 <main+0x3fc>)
 8002816:	481e      	ldr	r0, [pc, #120]	; (8002890 <main+0x3f8>)
 8002818:	f7fd fce2 	bl	80001e0 <strcmp>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d117      	bne.n	8002852 <main+0x3ba>
				HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 8002822:	2201      	movs	r2, #1
 8002824:	2104      	movs	r1, #4
 8002826:	4816      	ldr	r0, [pc, #88]	; (8002880 <main+0x3e8>)
 8002828:	f003 f8d2 	bl	80059d0 <HAL_GPIO_WritePin>

				// SENDING COMMAND TO MCU TO CUT THE ROPE
				UART6_TxBuf[0] = 0x4f;
 800282c:	4b1a      	ldr	r3, [pc, #104]	; (8002898 <main+0x400>)
 800282e:	224f      	movs	r2, #79	; 0x4f
 8002830:	701a      	strb	r2, [r3, #0]
				UART6_TxBuf[1] = 0xcc;
 8002832:	4b19      	ldr	r3, [pc, #100]	; (8002898 <main+0x400>)
 8002834:	22cc      	movs	r2, #204	; 0xcc
 8002836:	705a      	strb	r2, [r3, #1]
				HAL_UART_Transmit_IT(&huart6, UART6_TxBuf, 2);
 8002838:	2202      	movs	r2, #2
 800283a:	4917      	ldr	r1, [pc, #92]	; (8002898 <main+0x400>)
 800283c:	4817      	ldr	r0, [pc, #92]	; (800289c <main+0x404>)
 800283e:	f004 ff53 	bl	80076e8 <HAL_UART_Transmit_IT>
				// SENDING COMMAND TO MCU TO CUT THE ROPE

				SX1278_FSK_TxPacket(&SX1278, ok_ack_message, 8, 100);
 8002842:	f107 0054 	add.w	r0, r7, #84	; 0x54
 8002846:	2364      	movs	r3, #100	; 0x64
 8002848:	2208      	movs	r2, #8
 800284a:	4915      	ldr	r1, [pc, #84]	; (80028a0 <main+0x408>)
 800284c:	f7fe ff4a 	bl	80016e4 <SX1278_FSK_TxPacket>
 8002850:	e006      	b.n	8002860 <main+0x3c8>
			}else{
				SX1278_FSK_TxPacket(&SX1278, nok_ack_message, 8, 100);
 8002852:	f107 0054 	add.w	r0, r7, #84	; 0x54
 8002856:	2364      	movs	r3, #100	; 0x64
 8002858:	2208      	movs	r2, #8
 800285a:	4912      	ldr	r1, [pc, #72]	; (80028a4 <main+0x40c>)
 800285c:	f7fe ff42 	bl	80016e4 <SX1278_FSK_TxPacket>
			}
			loraModuleIrq = 0;
 8002860:	4b0a      	ldr	r3, [pc, #40]	; (800288c <main+0x3f4>)
 8002862:	2200      	movs	r2, #0
 8002864:	701a      	strb	r2, [r3, #0]
	if(gsmRec){
 8002866:	e6fc      	b.n	8002662 <main+0x1ca>
  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 8002868:	4618      	mov	r0, r3
 800286a:	f507 77c0 	add.w	r7, r7, #384	; 0x180
 800286e:	46bd      	mov	sp, r7
 8002870:	bdb0      	pop	{r4, r5, r7, pc}
 8002872:	bf00      	nop
 8002874:	20000652 	.word	0x20000652
 8002878:	20000025 	.word	0x20000025
 800287c:	20000651 	.word	0x20000651
 8002880:	40020400 	.word	0x40020400
 8002884:	2000000c 	.word	0x2000000c
 8002888:	20000378 	.word	0x20000378
 800288c:	2000064a 	.word	0x2000064a
 8002890:	20000640 	.word	0x20000640
 8002894:	0800bce8 	.word	0x0800bce8
 8002898:	20000654 	.word	0x20000654
 800289c:	20000520 	.word	0x20000520
 80028a0:	20000014 	.word	0x20000014
 80028a4:	2000001c 	.word	0x2000001c

080028a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b094      	sub	sp, #80	; 0x50
 80028ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80028ae:	f107 0320 	add.w	r3, r7, #32
 80028b2:	2230      	movs	r2, #48	; 0x30
 80028b4:	2100      	movs	r1, #0
 80028b6:	4618      	mov	r0, r3
 80028b8:	f006 fa98 	bl	8008dec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80028bc:	f107 030c 	add.w	r3, r7, #12
 80028c0:	2200      	movs	r2, #0
 80028c2:	601a      	str	r2, [r3, #0]
 80028c4:	605a      	str	r2, [r3, #4]
 80028c6:	609a      	str	r2, [r3, #8]
 80028c8:	60da      	str	r2, [r3, #12]
 80028ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80028cc:	2300      	movs	r3, #0
 80028ce:	60bb      	str	r3, [r7, #8]
 80028d0:	4b28      	ldr	r3, [pc, #160]	; (8002974 <SystemClock_Config+0xcc>)
 80028d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d4:	4a27      	ldr	r2, [pc, #156]	; (8002974 <SystemClock_Config+0xcc>)
 80028d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028da:	6413      	str	r3, [r2, #64]	; 0x40
 80028dc:	4b25      	ldr	r3, [pc, #148]	; (8002974 <SystemClock_Config+0xcc>)
 80028de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028e4:	60bb      	str	r3, [r7, #8]
 80028e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80028e8:	2300      	movs	r3, #0
 80028ea:	607b      	str	r3, [r7, #4]
 80028ec:	4b22      	ldr	r3, [pc, #136]	; (8002978 <SystemClock_Config+0xd0>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80028f4:	4a20      	ldr	r2, [pc, #128]	; (8002978 <SystemClock_Config+0xd0>)
 80028f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028fa:	6013      	str	r3, [r2, #0]
 80028fc:	4b1e      	ldr	r3, [pc, #120]	; (8002978 <SystemClock_Config+0xd0>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002904:	607b      	str	r3, [r7, #4]
 8002906:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002908:	2301      	movs	r3, #1
 800290a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800290c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002910:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002912:	2302      	movs	r3, #2
 8002914:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002916:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800291a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800291c:	2304      	movs	r3, #4
 800291e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8002920:	2354      	movs	r3, #84	; 0x54
 8002922:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002924:	2302      	movs	r3, #2
 8002926:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002928:	2304      	movs	r3, #4
 800292a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800292c:	f107 0320 	add.w	r3, r7, #32
 8002930:	4618      	mov	r0, r3
 8002932:	f003 f87f 	bl	8005a34 <HAL_RCC_OscConfig>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800293c:	f000 fe7c 	bl	8003638 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002940:	230f      	movs	r3, #15
 8002942:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002944:	2302      	movs	r3, #2
 8002946:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002948:	2300      	movs	r3, #0
 800294a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800294c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002950:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002952:	2300      	movs	r3, #0
 8002954:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002956:	f107 030c 	add.w	r3, r7, #12
 800295a:	2102      	movs	r1, #2
 800295c:	4618      	mov	r0, r3
 800295e:	f003 fae1 	bl	8005f24 <HAL_RCC_ClockConfig>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d001      	beq.n	800296c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002968:	f000 fe66 	bl	8003638 <Error_Handler>
  }
}
 800296c:	bf00      	nop
 800296e:	3750      	adds	r7, #80	; 0x50
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	40023800 	.word	0x40023800
 8002978:	40007000 	.word	0x40007000

0800297c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002982:	463b      	mov	r3, r7
 8002984:	2200      	movs	r2, #0
 8002986:	601a      	str	r2, [r3, #0]
 8002988:	605a      	str	r2, [r3, #4]
 800298a:	609a      	str	r2, [r3, #8]
 800298c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800298e:	4b21      	ldr	r3, [pc, #132]	; (8002a14 <MX_ADC1_Init+0x98>)
 8002990:	4a21      	ldr	r2, [pc, #132]	; (8002a18 <MX_ADC1_Init+0x9c>)
 8002992:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002994:	4b1f      	ldr	r3, [pc, #124]	; (8002a14 <MX_ADC1_Init+0x98>)
 8002996:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800299a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800299c:	4b1d      	ldr	r3, [pc, #116]	; (8002a14 <MX_ADC1_Init+0x98>)
 800299e:	2200      	movs	r2, #0
 80029a0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80029a2:	4b1c      	ldr	r3, [pc, #112]	; (8002a14 <MX_ADC1_Init+0x98>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80029a8:	4b1a      	ldr	r3, [pc, #104]	; (8002a14 <MX_ADC1_Init+0x98>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80029ae:	4b19      	ldr	r3, [pc, #100]	; (8002a14 <MX_ADC1_Init+0x98>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80029b6:	4b17      	ldr	r3, [pc, #92]	; (8002a14 <MX_ADC1_Init+0x98>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80029bc:	4b15      	ldr	r3, [pc, #84]	; (8002a14 <MX_ADC1_Init+0x98>)
 80029be:	4a17      	ldr	r2, [pc, #92]	; (8002a1c <MX_ADC1_Init+0xa0>)
 80029c0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80029c2:	4b14      	ldr	r3, [pc, #80]	; (8002a14 <MX_ADC1_Init+0x98>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80029c8:	4b12      	ldr	r3, [pc, #72]	; (8002a14 <MX_ADC1_Init+0x98>)
 80029ca:	2201      	movs	r2, #1
 80029cc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80029ce:	4b11      	ldr	r3, [pc, #68]	; (8002a14 <MX_ADC1_Init+0x98>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80029d6:	4b0f      	ldr	r3, [pc, #60]	; (8002a14 <MX_ADC1_Init+0x98>)
 80029d8:	2201      	movs	r2, #1
 80029da:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80029dc:	480d      	ldr	r0, [pc, #52]	; (8002a14 <MX_ADC1_Init+0x98>)
 80029de:	f001 fadd 	bl	8003f9c <HAL_ADC_Init>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d001      	beq.n	80029ec <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80029e8:	f000 fe26 	bl	8003638 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80029ec:	2310      	movs	r3, #16
 80029ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80029f0:	2301      	movs	r3, #1
 80029f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80029f4:	2300      	movs	r3, #0
 80029f6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80029f8:	463b      	mov	r3, r7
 80029fa:	4619      	mov	r1, r3
 80029fc:	4805      	ldr	r0, [pc, #20]	; (8002a14 <MX_ADC1_Init+0x98>)
 80029fe:	f001 fd8b 	bl	8004518 <HAL_ADC_ConfigChannel>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d001      	beq.n	8002a0c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002a08:	f000 fe16 	bl	8003638 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002a0c:	bf00      	nop
 8002a0e:	3710      	adds	r7, #16
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	200002d0 	.word	0x200002d0
 8002a18:	40012000 	.word	0x40012000
 8002a1c:	0f000001 	.word	0x0f000001

08002a20 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8002a24:	4b06      	ldr	r3, [pc, #24]	; (8002a40 <MX_CRC_Init+0x20>)
 8002a26:	4a07      	ldr	r2, [pc, #28]	; (8002a44 <MX_CRC_Init+0x24>)
 8002a28:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8002a2a:	4805      	ldr	r0, [pc, #20]	; (8002a40 <MX_CRC_Init+0x20>)
 8002a2c:	f002 f8eb 	bl	8004c06 <HAL_CRC_Init>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8002a36:	f000 fdff 	bl	8003638 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	20000318 	.word	0x20000318
 8002a44:	40023000 	.word	0x40023000

08002a48 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002a4c:	4b17      	ldr	r3, [pc, #92]	; (8002aac <MX_SPI1_Init+0x64>)
 8002a4e:	4a18      	ldr	r2, [pc, #96]	; (8002ab0 <MX_SPI1_Init+0x68>)
 8002a50:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a52:	4b16      	ldr	r3, [pc, #88]	; (8002aac <MX_SPI1_Init+0x64>)
 8002a54:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002a58:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a5a:	4b14      	ldr	r3, [pc, #80]	; (8002aac <MX_SPI1_Init+0x64>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a60:	4b12      	ldr	r3, [pc, #72]	; (8002aac <MX_SPI1_Init+0x64>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a66:	4b11      	ldr	r3, [pc, #68]	; (8002aac <MX_SPI1_Init+0x64>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a6c:	4b0f      	ldr	r3, [pc, #60]	; (8002aac <MX_SPI1_Init+0x64>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a72:	4b0e      	ldr	r3, [pc, #56]	; (8002aac <MX_SPI1_Init+0x64>)
 8002a74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a78:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002a7a:	4b0c      	ldr	r3, [pc, #48]	; (8002aac <MX_SPI1_Init+0x64>)
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a80:	4b0a      	ldr	r3, [pc, #40]	; (8002aac <MX_SPI1_Init+0x64>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a86:	4b09      	ldr	r3, [pc, #36]	; (8002aac <MX_SPI1_Init+0x64>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a8c:	4b07      	ldr	r3, [pc, #28]	; (8002aac <MX_SPI1_Init+0x64>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002a92:	4b06      	ldr	r3, [pc, #24]	; (8002aac <MX_SPI1_Init+0x64>)
 8002a94:	220a      	movs	r2, #10
 8002a96:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002a98:	4804      	ldr	r0, [pc, #16]	; (8002aac <MX_SPI1_Init+0x64>)
 8002a9a:	f003 fc63 	bl	8006364 <HAL_SPI_Init>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d001      	beq.n	8002aa8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002aa4:	f000 fdc8 	bl	8003638 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002aa8:	bf00      	nop
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	20000320 	.word	0x20000320
 8002ab0:	40013000 	.word	0x40013000

08002ab4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b086      	sub	sp, #24
 8002ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002aba:	f107 0308 	add.w	r3, r7, #8
 8002abe:	2200      	movs	r2, #0
 8002ac0:	601a      	str	r2, [r3, #0]
 8002ac2:	605a      	str	r2, [r3, #4]
 8002ac4:	609a      	str	r2, [r3, #8]
 8002ac6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ac8:	463b      	mov	r3, r7
 8002aca:	2200      	movs	r2, #0
 8002acc:	601a      	str	r2, [r3, #0]
 8002ace:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002ad0:	4b1e      	ldr	r3, [pc, #120]	; (8002b4c <MX_TIM2_Init+0x98>)
 8002ad2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ad6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32000;
 8002ad8:	4b1c      	ldr	r3, [pc, #112]	; (8002b4c <MX_TIM2_Init+0x98>)
 8002ada:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8002ade:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ae0:	4b1a      	ldr	r3, [pc, #104]	; (8002b4c <MX_TIM2_Init+0x98>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2625;
 8002ae6:	4b19      	ldr	r3, [pc, #100]	; (8002b4c <MX_TIM2_Init+0x98>)
 8002ae8:	f640 2241 	movw	r2, #2625	; 0xa41
 8002aec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002aee:	4b17      	ldr	r3, [pc, #92]	; (8002b4c <MX_TIM2_Init+0x98>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002af4:	4b15      	ldr	r3, [pc, #84]	; (8002b4c <MX_TIM2_Init+0x98>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002afa:	4814      	ldr	r0, [pc, #80]	; (8002b4c <MX_TIM2_Init+0x98>)
 8002afc:	f004 f872 	bl	8006be4 <HAL_TIM_Base_Init>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d001      	beq.n	8002b0a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002b06:	f000 fd97 	bl	8003638 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b0e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002b10:	f107 0308 	add.w	r3, r7, #8
 8002b14:	4619      	mov	r1, r3
 8002b16:	480d      	ldr	r0, [pc, #52]	; (8002b4c <MX_TIM2_Init+0x98>)
 8002b18:	f004 fa4d 	bl	8006fb6 <HAL_TIM_ConfigClockSource>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d001      	beq.n	8002b26 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002b22:	f000 fd89 	bl	8003638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b26:	2300      	movs	r3, #0
 8002b28:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b2e:	463b      	mov	r3, r7
 8002b30:	4619      	mov	r1, r3
 8002b32:	4806      	ldr	r0, [pc, #24]	; (8002b4c <MX_TIM2_Init+0x98>)
 8002b34:	f004 fc48 	bl	80073c8 <HAL_TIMEx_MasterConfigSynchronization>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002b3e:	f000 fd7b 	bl	8003638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002b42:	bf00      	nop
 8002b44:	3718      	adds	r7, #24
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	20000378 	.word	0x20000378

08002b50 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b56:	f107 0308 	add.w	r3, r7, #8
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	601a      	str	r2, [r3, #0]
 8002b5e:	605a      	str	r2, [r3, #4]
 8002b60:	609a      	str	r2, [r3, #8]
 8002b62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b64:	463b      	mov	r3, r7
 8002b66:	2200      	movs	r2, #0
 8002b68:	601a      	str	r2, [r3, #0]
 8002b6a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002b6c:	4b1c      	ldr	r3, [pc, #112]	; (8002be0 <MX_TIM3_Init+0x90>)
 8002b6e:	4a1d      	ldr	r2, [pc, #116]	; (8002be4 <MX_TIM3_Init+0x94>)
 8002b70:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84;
 8002b72:	4b1b      	ldr	r3, [pc, #108]	; (8002be0 <MX_TIM3_Init+0x90>)
 8002b74:	2254      	movs	r2, #84	; 0x54
 8002b76:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b78:	4b19      	ldr	r3, [pc, #100]	; (8002be0 <MX_TIM3_Init+0x90>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 8002b7e:	4b18      	ldr	r3, [pc, #96]	; (8002be0 <MX_TIM3_Init+0x90>)
 8002b80:	2201      	movs	r2, #1
 8002b82:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b84:	4b16      	ldr	r3, [pc, #88]	; (8002be0 <MX_TIM3_Init+0x90>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b8a:	4b15      	ldr	r3, [pc, #84]	; (8002be0 <MX_TIM3_Init+0x90>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002b90:	4813      	ldr	r0, [pc, #76]	; (8002be0 <MX_TIM3_Init+0x90>)
 8002b92:	f004 f827 	bl	8006be4 <HAL_TIM_Base_Init>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d001      	beq.n	8002ba0 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8002b9c:	f000 fd4c 	bl	8003638 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ba0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ba4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002ba6:	f107 0308 	add.w	r3, r7, #8
 8002baa:	4619      	mov	r1, r3
 8002bac:	480c      	ldr	r0, [pc, #48]	; (8002be0 <MX_TIM3_Init+0x90>)
 8002bae:	f004 fa02 	bl	8006fb6 <HAL_TIM_ConfigClockSource>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d001      	beq.n	8002bbc <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8002bb8:	f000 fd3e 	bl	8003638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002bc4:	463b      	mov	r3, r7
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	4805      	ldr	r0, [pc, #20]	; (8002be0 <MX_TIM3_Init+0x90>)
 8002bca:	f004 fbfd 	bl	80073c8 <HAL_TIMEx_MasterConfigSynchronization>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d001      	beq.n	8002bd8 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8002bd4:	f000 fd30 	bl	8003638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002bd8:	bf00      	nop
 8002bda:	3718      	adds	r7, #24
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	200003c0 	.word	0x200003c0
 8002be4:	40000400 	.word	0x40000400

08002be8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b086      	sub	sp, #24
 8002bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bee:	f107 0308 	add.w	r3, r7, #8
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	601a      	str	r2, [r3, #0]
 8002bf6:	605a      	str	r2, [r3, #4]
 8002bf8:	609a      	str	r2, [r3, #8]
 8002bfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bfc:	463b      	mov	r3, r7
 8002bfe:	2200      	movs	r2, #0
 8002c00:	601a      	str	r2, [r3, #0]
 8002c02:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002c04:	4b1d      	ldr	r3, [pc, #116]	; (8002c7c <MX_TIM4_Init+0x94>)
 8002c06:	4a1e      	ldr	r2, [pc, #120]	; (8002c80 <MX_TIM4_Init+0x98>)
 8002c08:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 32000;
 8002c0a:	4b1c      	ldr	r3, [pc, #112]	; (8002c7c <MX_TIM4_Init+0x94>)
 8002c0c:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8002c10:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c12:	4b1a      	ldr	r3, [pc, #104]	; (8002c7c <MX_TIM4_Init+0x94>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7875;
 8002c18:	4b18      	ldr	r3, [pc, #96]	; (8002c7c <MX_TIM4_Init+0x94>)
 8002c1a:	f641 62c3 	movw	r2, #7875	; 0x1ec3
 8002c1e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c20:	4b16      	ldr	r3, [pc, #88]	; (8002c7c <MX_TIM4_Init+0x94>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c26:	4b15      	ldr	r3, [pc, #84]	; (8002c7c <MX_TIM4_Init+0x94>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002c2c:	4813      	ldr	r0, [pc, #76]	; (8002c7c <MX_TIM4_Init+0x94>)
 8002c2e:	f003 ffd9 	bl	8006be4 <HAL_TIM_Base_Init>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d001      	beq.n	8002c3c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002c38:	f000 fcfe 	bl	8003638 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c40:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002c42:	f107 0308 	add.w	r3, r7, #8
 8002c46:	4619      	mov	r1, r3
 8002c48:	480c      	ldr	r0, [pc, #48]	; (8002c7c <MX_TIM4_Init+0x94>)
 8002c4a:	f004 f9b4 	bl	8006fb6 <HAL_TIM_ConfigClockSource>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d001      	beq.n	8002c58 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002c54:	f000 fcf0 	bl	8003638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002c60:	463b      	mov	r3, r7
 8002c62:	4619      	mov	r1, r3
 8002c64:	4805      	ldr	r0, [pc, #20]	; (8002c7c <MX_TIM4_Init+0x94>)
 8002c66:	f004 fbaf 	bl	80073c8 <HAL_TIMEx_MasterConfigSynchronization>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d001      	beq.n	8002c74 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002c70:	f000 fce2 	bl	8003638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002c74:	bf00      	nop
 8002c76:	3718      	adds	r7, #24
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	20000408 	.word	0x20000408
 8002c80:	40000800 	.word	0x40000800

08002c84 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b086      	sub	sp, #24
 8002c88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c8a:	f107 0308 	add.w	r3, r7, #8
 8002c8e:	2200      	movs	r2, #0
 8002c90:	601a      	str	r2, [r3, #0]
 8002c92:	605a      	str	r2, [r3, #4]
 8002c94:	609a      	str	r2, [r3, #8]
 8002c96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c98:	463b      	mov	r3, r7
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	601a      	str	r2, [r3, #0]
 8002c9e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002ca0:	4b1d      	ldr	r3, [pc, #116]	; (8002d18 <MX_TIM5_Init+0x94>)
 8002ca2:	4a1e      	ldr	r2, [pc, #120]	; (8002d1c <MX_TIM5_Init+0x98>)
 8002ca4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 65535;
 8002ca6:	4b1c      	ldr	r3, [pc, #112]	; (8002d18 <MX_TIM5_Init+0x94>)
 8002ca8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002cac:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cae:	4b1a      	ldr	r3, [pc, #104]	; (8002d18 <MX_TIM5_Init+0x94>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 384300;
 8002cb4:	4b18      	ldr	r3, [pc, #96]	; (8002d18 <MX_TIM5_Init+0x94>)
 8002cb6:	4a1a      	ldr	r2, [pc, #104]	; (8002d20 <MX_TIM5_Init+0x9c>)
 8002cb8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cba:	4b17      	ldr	r3, [pc, #92]	; (8002d18 <MX_TIM5_Init+0x94>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cc0:	4b15      	ldr	r3, [pc, #84]	; (8002d18 <MX_TIM5_Init+0x94>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002cc6:	4814      	ldr	r0, [pc, #80]	; (8002d18 <MX_TIM5_Init+0x94>)
 8002cc8:	f003 ff8c 	bl	8006be4 <HAL_TIM_Base_Init>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d001      	beq.n	8002cd6 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002cd2:	f000 fcb1 	bl	8003638 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cda:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002cdc:	f107 0308 	add.w	r3, r7, #8
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	480d      	ldr	r0, [pc, #52]	; (8002d18 <MX_TIM5_Init+0x94>)
 8002ce4:	f004 f967 	bl	8006fb6 <HAL_TIM_ConfigClockSource>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002cee:	f000 fca3 	bl	8003638 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002cfa:	463b      	mov	r3, r7
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	4806      	ldr	r0, [pc, #24]	; (8002d18 <MX_TIM5_Init+0x94>)
 8002d00:	f004 fb62 	bl	80073c8 <HAL_TIMEx_MasterConfigSynchronization>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8002d0a:	f000 fc95 	bl	8003638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002d0e:	bf00      	nop
 8002d10:	3718      	adds	r7, #24
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	20000450 	.word	0x20000450
 8002d1c:	40000c00 	.word	0x40000c00
 8002d20:	0005dd2c 	.word	0x0005dd2c

08002d24 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002d28:	4b11      	ldr	r3, [pc, #68]	; (8002d70 <MX_USART1_UART_Init+0x4c>)
 8002d2a:	4a12      	ldr	r2, [pc, #72]	; (8002d74 <MX_USART1_UART_Init+0x50>)
 8002d2c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002d2e:	4b10      	ldr	r3, [pc, #64]	; (8002d70 <MX_USART1_UART_Init+0x4c>)
 8002d30:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002d34:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d36:	4b0e      	ldr	r3, [pc, #56]	; (8002d70 <MX_USART1_UART_Init+0x4c>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002d3c:	4b0c      	ldr	r3, [pc, #48]	; (8002d70 <MX_USART1_UART_Init+0x4c>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002d42:	4b0b      	ldr	r3, [pc, #44]	; (8002d70 <MX_USART1_UART_Init+0x4c>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002d48:	4b09      	ldr	r3, [pc, #36]	; (8002d70 <MX_USART1_UART_Init+0x4c>)
 8002d4a:	220c      	movs	r2, #12
 8002d4c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d4e:	4b08      	ldr	r3, [pc, #32]	; (8002d70 <MX_USART1_UART_Init+0x4c>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d54:	4b06      	ldr	r3, [pc, #24]	; (8002d70 <MX_USART1_UART_Init+0x4c>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002d5a:	4805      	ldr	r0, [pc, #20]	; (8002d70 <MX_USART1_UART_Init+0x4c>)
 8002d5c:	f004 fbb6 	bl	80074cc <HAL_UART_Init>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d001      	beq.n	8002d6a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002d66:	f000 fc67 	bl	8003638 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002d6a:	bf00      	nop
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	20000498 	.word	0x20000498
 8002d74:	40011000 	.word	0x40011000

08002d78 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d7c:	4b11      	ldr	r3, [pc, #68]	; (8002dc4 <MX_USART2_UART_Init+0x4c>)
 8002d7e:	4a12      	ldr	r2, [pc, #72]	; (8002dc8 <MX_USART2_UART_Init+0x50>)
 8002d80:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d82:	4b10      	ldr	r3, [pc, #64]	; (8002dc4 <MX_USART2_UART_Init+0x4c>)
 8002d84:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002d88:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d8a:	4b0e      	ldr	r3, [pc, #56]	; (8002dc4 <MX_USART2_UART_Init+0x4c>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d90:	4b0c      	ldr	r3, [pc, #48]	; (8002dc4 <MX_USART2_UART_Init+0x4c>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d96:	4b0b      	ldr	r3, [pc, #44]	; (8002dc4 <MX_USART2_UART_Init+0x4c>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d9c:	4b09      	ldr	r3, [pc, #36]	; (8002dc4 <MX_USART2_UART_Init+0x4c>)
 8002d9e:	220c      	movs	r2, #12
 8002da0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002da2:	4b08      	ldr	r3, [pc, #32]	; (8002dc4 <MX_USART2_UART_Init+0x4c>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002da8:	4b06      	ldr	r3, [pc, #24]	; (8002dc4 <MX_USART2_UART_Init+0x4c>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002dae:	4805      	ldr	r0, [pc, #20]	; (8002dc4 <MX_USART2_UART_Init+0x4c>)
 8002db0:	f004 fb8c 	bl	80074cc <HAL_UART_Init>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002dba:	f000 fc3d 	bl	8003638 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002dbe:	bf00      	nop
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	200004dc 	.word	0x200004dc
 8002dc8:	40004400 	.word	0x40004400

08002dcc <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002dd0:	4b11      	ldr	r3, [pc, #68]	; (8002e18 <MX_USART6_UART_Init+0x4c>)
 8002dd2:	4a12      	ldr	r2, [pc, #72]	; (8002e1c <MX_USART6_UART_Init+0x50>)
 8002dd4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002dd6:	4b10      	ldr	r3, [pc, #64]	; (8002e18 <MX_USART6_UART_Init+0x4c>)
 8002dd8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002ddc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002dde:	4b0e      	ldr	r3, [pc, #56]	; (8002e18 <MX_USART6_UART_Init+0x4c>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002de4:	4b0c      	ldr	r3, [pc, #48]	; (8002e18 <MX_USART6_UART_Init+0x4c>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002dea:	4b0b      	ldr	r3, [pc, #44]	; (8002e18 <MX_USART6_UART_Init+0x4c>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002df0:	4b09      	ldr	r3, [pc, #36]	; (8002e18 <MX_USART6_UART_Init+0x4c>)
 8002df2:	220c      	movs	r2, #12
 8002df4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002df6:	4b08      	ldr	r3, [pc, #32]	; (8002e18 <MX_USART6_UART_Init+0x4c>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002dfc:	4b06      	ldr	r3, [pc, #24]	; (8002e18 <MX_USART6_UART_Init+0x4c>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002e02:	4805      	ldr	r0, [pc, #20]	; (8002e18 <MX_USART6_UART_Init+0x4c>)
 8002e04:	f004 fb62 	bl	80074cc <HAL_UART_Init>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002e0e:	f000 fc13 	bl	8003638 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002e12:	bf00      	nop
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	20000520 	.word	0x20000520
 8002e1c:	40011400 	.word	0x40011400

08002e20 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b082      	sub	sp, #8
 8002e24:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002e26:	2300      	movs	r3, #0
 8002e28:	607b      	str	r3, [r7, #4]
 8002e2a:	4b0c      	ldr	r3, [pc, #48]	; (8002e5c <MX_DMA_Init+0x3c>)
 8002e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2e:	4a0b      	ldr	r2, [pc, #44]	; (8002e5c <MX_DMA_Init+0x3c>)
 8002e30:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002e34:	6313      	str	r3, [r2, #48]	; 0x30
 8002e36:	4b09      	ldr	r3, [pc, #36]	; (8002e5c <MX_DMA_Init+0x3c>)
 8002e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e3e:	607b      	str	r3, [r7, #4]
 8002e40:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002e42:	2200      	movs	r2, #0
 8002e44:	2100      	movs	r1, #0
 8002e46:	203a      	movs	r0, #58	; 0x3a
 8002e48:	f001 fe99 	bl	8004b7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002e4c:	203a      	movs	r0, #58	; 0x3a
 8002e4e:	f001 feb2 	bl	8004bb6 <HAL_NVIC_EnableIRQ>

}
 8002e52:	bf00      	nop
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	40023800 	.word	0x40023800

08002e60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b08a      	sub	sp, #40	; 0x28
 8002e64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e66:	f107 0314 	add.w	r3, r7, #20
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	601a      	str	r2, [r3, #0]
 8002e6e:	605a      	str	r2, [r3, #4]
 8002e70:	609a      	str	r2, [r3, #8]
 8002e72:	60da      	str	r2, [r3, #12]
 8002e74:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e76:	2300      	movs	r3, #0
 8002e78:	613b      	str	r3, [r7, #16]
 8002e7a:	4b5d      	ldr	r3, [pc, #372]	; (8002ff0 <MX_GPIO_Init+0x190>)
 8002e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7e:	4a5c      	ldr	r2, [pc, #368]	; (8002ff0 <MX_GPIO_Init+0x190>)
 8002e80:	f043 0304 	orr.w	r3, r3, #4
 8002e84:	6313      	str	r3, [r2, #48]	; 0x30
 8002e86:	4b5a      	ldr	r3, [pc, #360]	; (8002ff0 <MX_GPIO_Init+0x190>)
 8002e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8a:	f003 0304 	and.w	r3, r3, #4
 8002e8e:	613b      	str	r3, [r7, #16]
 8002e90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002e92:	2300      	movs	r3, #0
 8002e94:	60fb      	str	r3, [r7, #12]
 8002e96:	4b56      	ldr	r3, [pc, #344]	; (8002ff0 <MX_GPIO_Init+0x190>)
 8002e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9a:	4a55      	ldr	r2, [pc, #340]	; (8002ff0 <MX_GPIO_Init+0x190>)
 8002e9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ea0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ea2:	4b53      	ldr	r3, [pc, #332]	; (8002ff0 <MX_GPIO_Init+0x190>)
 8002ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eaa:	60fb      	str	r3, [r7, #12]
 8002eac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eae:	2300      	movs	r3, #0
 8002eb0:	60bb      	str	r3, [r7, #8]
 8002eb2:	4b4f      	ldr	r3, [pc, #316]	; (8002ff0 <MX_GPIO_Init+0x190>)
 8002eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb6:	4a4e      	ldr	r2, [pc, #312]	; (8002ff0 <MX_GPIO_Init+0x190>)
 8002eb8:	f043 0301 	orr.w	r3, r3, #1
 8002ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ebe:	4b4c      	ldr	r3, [pc, #304]	; (8002ff0 <MX_GPIO_Init+0x190>)
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec2:	f003 0301 	and.w	r3, r3, #1
 8002ec6:	60bb      	str	r3, [r7, #8]
 8002ec8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eca:	2300      	movs	r3, #0
 8002ecc:	607b      	str	r3, [r7, #4]
 8002ece:	4b48      	ldr	r3, [pc, #288]	; (8002ff0 <MX_GPIO_Init+0x190>)
 8002ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed2:	4a47      	ldr	r2, [pc, #284]	; (8002ff0 <MX_GPIO_Init+0x190>)
 8002ed4:	f043 0302 	orr.w	r3, r3, #2
 8002ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8002eda:	4b45      	ldr	r3, [pc, #276]	; (8002ff0 <MX_GPIO_Init+0x190>)
 8002edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ede:	f003 0302 	and.w	r3, r3, #2
 8002ee2:	607b      	str	r3, [r7, #4]
 8002ee4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GSM_CTS_GPIO_Port, GSM_CTS_Pin, GPIO_PIN_SET);
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002eec:	4841      	ldr	r0, [pc, #260]	; (8002ff4 <MX_GPIO_Init+0x194>)
 8002eee:	f002 fd6f 	bl	80059d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GSM_PWR_GPIO_Port, GSM_PWR_Pin, GPIO_PIN_RESET);
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ef8:	483e      	ldr	r0, [pc, #248]	; (8002ff4 <MX_GPIO_Init+0x194>)
 8002efa:	f002 fd69 	bl	80059d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_NSS_GPIO_Port, RF_NSS_Pin, GPIO_PIN_RESET);
 8002efe:	2200      	movs	r2, #0
 8002f00:	2110      	movs	r1, #16
 8002f02:	483d      	ldr	r0, [pc, #244]	; (8002ff8 <MX_GPIO_Init+0x198>)
 8002f04:	f002 fd64 	bl	80059d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_0_Pin|LED_1_Pin|LED_2_Pin|LED_3_Pin
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f240 7117 	movw	r1, #1815	; 0x717
 8002f0e:	483b      	ldr	r0, [pc, #236]	; (8002ffc <MX_GPIO_Init+0x19c>)
 8002f10:	f002 fd5e 	bl	80059d0 <HAL_GPIO_WritePin>
                          |RF_DIO1_Pin|GSM_RST_Pin|GSM_RTS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : GSM_CTS_Pin GSM_PWR_Pin */
  GPIO_InitStruct.Pin = GSM_CTS_Pin|GSM_PWR_Pin;
 8002f14:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002f18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f22:	2300      	movs	r3, #0
 8002f24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f26:	f107 0314 	add.w	r3, r7, #20
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	4831      	ldr	r0, [pc, #196]	; (8002ff4 <MX_GPIO_Init+0x194>)
 8002f2e:	f002 fae7 	bl	8005500 <HAL_GPIO_Init>

  /*Configure GPIO pin : GSM_GPIO1INT_Pin */
  GPIO_InitStruct.Pin = GSM_GPIO1INT_Pin;
 8002f32:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002f36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GSM_GPIO1INT_GPIO_Port, &GPIO_InitStruct);
 8002f40:	f107 0314 	add.w	r3, r7, #20
 8002f44:	4619      	mov	r1, r3
 8002f46:	482b      	ldr	r0, [pc, #172]	; (8002ff4 <MX_GPIO_Init+0x194>)
 8002f48:	f002 fada 	bl	8005500 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_NSS_Pin */
  GPIO_InitStruct.Pin = RF_NSS_Pin;
 8002f4c:	2310      	movs	r3, #16
 8002f4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f50:	2301      	movs	r3, #1
 8002f52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f54:	2300      	movs	r3, #0
 8002f56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RF_NSS_GPIO_Port, &GPIO_InitStruct);
 8002f5c:	f107 0314 	add.w	r3, r7, #20
 8002f60:	4619      	mov	r1, r3
 8002f62:	4825      	ldr	r0, [pc, #148]	; (8002ff8 <MX_GPIO_Init+0x198>)
 8002f64:	f002 facc 	bl	8005500 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_0_Pin LED_1_Pin LED_2_Pin LED_3_Pin
                           RF_DIO1_Pin GSM_RTS_Pin */
  GPIO_InitStruct.Pin = LED_0_Pin|LED_1_Pin|LED_2_Pin|LED_3_Pin
 8002f68:	f240 6317 	movw	r3, #1559	; 0x617
 8002f6c:	617b      	str	r3, [r7, #20]
                          |RF_DIO1_Pin|GSM_RTS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f72:	2300      	movs	r3, #0
 8002f74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f76:	2300      	movs	r3, #0
 8002f78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f7a:	f107 0314 	add.w	r3, r7, #20
 8002f7e:	4619      	mov	r1, r3
 8002f80:	481e      	ldr	r0, [pc, #120]	; (8002ffc <MX_GPIO_Init+0x19c>)
 8002f82:	f002 fabd 	bl	8005500 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_DIO0_Pin */
  GPIO_InitStruct.Pin = RF_DIO0_Pin;
 8002f86:	2320      	movs	r3, #32
 8002f88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002f8a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002f8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f90:	2300      	movs	r3, #0
 8002f92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RF_DIO0_GPIO_Port, &GPIO_InitStruct);
 8002f94:	f107 0314 	add.w	r3, r7, #20
 8002f98:	4619      	mov	r1, r3
 8002f9a:	4818      	ldr	r0, [pc, #96]	; (8002ffc <MX_GPIO_Init+0x19c>)
 8002f9c:	f002 fab0 	bl	8005500 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_RST_Pin */
  GPIO_InitStruct.Pin = RF_RST_Pin;
 8002fa0:	2340      	movs	r3, #64	; 0x40
 8002fa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RF_RST_GPIO_Port, &GPIO_InitStruct);
 8002fac:	f107 0314 	add.w	r3, r7, #20
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	4812      	ldr	r0, [pc, #72]	; (8002ffc <MX_GPIO_Init+0x19c>)
 8002fb4:	f002 faa4 	bl	8005500 <HAL_GPIO_Init>

  /*Configure GPIO pin : GSM_RST_Pin */
  GPIO_InitStruct.Pin = GSM_RST_Pin;
 8002fb8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002fbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002fc2:	2302      	movs	r3, #2
 8002fc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GSM_RST_GPIO_Port, &GPIO_InitStruct);
 8002fca:	f107 0314 	add.w	r3, r7, #20
 8002fce:	4619      	mov	r1, r3
 8002fd0:	480a      	ldr	r0, [pc, #40]	; (8002ffc <MX_GPIO_Init+0x19c>)
 8002fd2:	f002 fa95 	bl	8005500 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	2100      	movs	r1, #0
 8002fda:	2017      	movs	r0, #23
 8002fdc:	f001 fdcf 	bl	8004b7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002fe0:	2017      	movs	r0, #23
 8002fe2:	f001 fde8 	bl	8004bb6 <HAL_NVIC_EnableIRQ>

}
 8002fe6:	bf00      	nop
 8002fe8:	3728      	adds	r7, #40	; 0x28
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	40023800 	.word	0x40023800
 8002ff4:	40020800 	.word	0x40020800
 8002ff8:	40020000 	.word	0x40020000
 8002ffc:	40020400 	.word	0x40020400

08003000 <HAL_UART_RxCpltCallback>:
	}else{
		return CMD_ERROR;
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8003000:	b590      	push	{r4, r7, lr}
 8003002:	b085      	sub	sp, #20
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
	if(huart == &huart1){
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	4a55      	ldr	r2, [pc, #340]	; (8003160 <HAL_UART_RxCpltCallback+0x160>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d109      	bne.n	8003024 <HAL_UART_RxCpltCallback+0x24>
		//HAL_UART_Receive_IT(&huart1, &rxBuf, 1);
		//HAL_UART_Receive_DMA(&huart1, hallo, 512);
		//GPS_Receive(hallo);
		GPS_Receive(rxBuf);
 8003010:	4b54      	ldr	r3, [pc, #336]	; (8003164 <HAL_UART_RxCpltCallback+0x164>)
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	4618      	mov	r0, r3
 8003016:	f7fe fc8f 	bl	8001938 <GPS_Receive>
		HAL_UART_Receive_DMA(&huart1, &rxBuf, 1);
 800301a:	2201      	movs	r2, #1
 800301c:	4951      	ldr	r1, [pc, #324]	; (8003164 <HAL_UART_RxCpltCallback+0x164>)
 800301e:	4850      	ldr	r0, [pc, #320]	; (8003160 <HAL_UART_RxCpltCallback+0x160>)
 8003020:	f004 fbd7 	bl	80077d2 <HAL_UART_Receive_DMA>
	}

	if(huart == &huart6){
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4a50      	ldr	r2, [pc, #320]	; (8003168 <HAL_UART_RxCpltCallback+0x168>)
 8003028:	4293      	cmp	r3, r2
 800302a:	f040 8095 	bne.w	8003158 <HAL_UART_RxCpltCallback+0x158>
			uint8_t Command = UART6_RxBuf[0];
 800302e:	4b4f      	ldr	r3, [pc, #316]	; (800316c <HAL_UART_RxCpltCallback+0x16c>)
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	73bb      	strb	r3, [r7, #14]
			uint8_t Parameter = UART6_RxBuf[1];
 8003034:	4b4d      	ldr	r3, [pc, #308]	; (800316c <HAL_UART_RxCpltCallback+0x16c>)
 8003036:	785b      	ldrb	r3, [r3, #1]
 8003038:	737b      	strb	r3, [r7, #13]

			if (UART6_RxIsData == 1){
 800303a:	4b4d      	ldr	r3, [pc, #308]	; (8003170 <HAL_UART_RxCpltCallback+0x170>)
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	2b01      	cmp	r3, #1
 8003040:	d131      	bne.n	80030a6 <HAL_UART_RxCpltCallback+0xa6>
				UART6_RxIsData = 0;
 8003042:	4b4b      	ldr	r3, [pc, #300]	; (8003170 <HAL_UART_RxCpltCallback+0x170>)
 8003044:	2200      	movs	r2, #0
 8003046:	701a      	strb	r2, [r3, #0]
				UART6_RxIsData = 0;
 8003048:	4b49      	ldr	r3, [pc, #292]	; (8003170 <HAL_UART_RxCpltCallback+0x170>)
 800304a:	2200      	movs	r2, #0
 800304c:	701a      	strb	r2, [r3, #0]
				UART6_RxBytes = 4;
 800304e:	4b49      	ldr	r3, [pc, #292]	; (8003174 <HAL_UART_RxCpltCallback+0x174>)
 8003050:	2204      	movs	r2, #4
 8003052:	701a      	strb	r2, [r3, #0]
				uint8_t msg_len = strlen((char *)UART6_RxBuf);
 8003054:	4845      	ldr	r0, [pc, #276]	; (800316c <HAL_UART_RxCpltCallback+0x16c>)
 8003056:	f7fd f8cd 	bl	80001f4 <strlen>
 800305a:	4603      	mov	r3, r0
 800305c:	733b      	strb	r3, [r7, #12]

				if(UART6_RxBuf[msg_len-1] == crc_xor((char *)UART6_RxBuf))
 800305e:	7b3b      	ldrb	r3, [r7, #12]
 8003060:	3b01      	subs	r3, #1
 8003062:	4a42      	ldr	r2, [pc, #264]	; (800316c <HAL_UART_RxCpltCallback+0x16c>)
 8003064:	5cd4      	ldrb	r4, [r2, r3]
 8003066:	4841      	ldr	r0, [pc, #260]	; (800316c <HAL_UART_RxCpltCallback+0x16c>)
 8003068:	f000 f993 	bl	8003392 <crc_xor>
 800306c:	4603      	mov	r3, r0
 800306e:	429c      	cmp	r4, r3
 8003070:	d110      	bne.n	8003094 <HAL_UART_RxCpltCallback+0x94>
						for (uint8_t i = 0; i < (msg_len-2); i++)
 8003072:	2300      	movs	r3, #0
 8003074:	73fb      	strb	r3, [r7, #15]
 8003076:	e008      	b.n	800308a <HAL_UART_RxCpltCallback+0x8a>
							UART6_DataBuf[i] = UART6_RxBuf[i];
 8003078:	7bfa      	ldrb	r2, [r7, #15]
 800307a:	7bfb      	ldrb	r3, [r7, #15]
 800307c:	493b      	ldr	r1, [pc, #236]	; (800316c <HAL_UART_RxCpltCallback+0x16c>)
 800307e:	5c89      	ldrb	r1, [r1, r2]
 8003080:	4a3d      	ldr	r2, [pc, #244]	; (8003178 <HAL_UART_RxCpltCallback+0x178>)
 8003082:	54d1      	strb	r1, [r2, r3]
						for (uint8_t i = 0; i < (msg_len-2); i++)
 8003084:	7bfb      	ldrb	r3, [r7, #15]
 8003086:	3301      	adds	r3, #1
 8003088:	73fb      	strb	r3, [r7, #15]
 800308a:	7bfa      	ldrb	r2, [r7, #15]
 800308c:	7b3b      	ldrb	r3, [r7, #12]
 800308e:	3b02      	subs	r3, #2
 8003090:	429a      	cmp	r2, r3
 8003092:	dbf1      	blt.n	8003078 <HAL_UART_RxCpltCallback+0x78>

				//memset(UART6_RxBuf, 0, sizeof(UART6_RxBuf));
				HAL_UART_Receive_IT(&huart6, UART6_RxBuf, UART6_RxBytes);
 8003094:	4b37      	ldr	r3, [pc, #220]	; (8003174 <HAL_UART_RxCpltCallback+0x174>)
 8003096:	781b      	ldrb	r3, [r3, #0]
 8003098:	b29b      	uxth	r3, r3
 800309a:	461a      	mov	r2, r3
 800309c:	4933      	ldr	r1, [pc, #204]	; (800316c <HAL_UART_RxCpltCallback+0x16c>)
 800309e:	4832      	ldr	r0, [pc, #200]	; (8003168 <HAL_UART_RxCpltCallback+0x168>)
 80030a0:	f004 fb67 	bl	8007772 <HAL_UART_Receive_IT>
 80030a4:	e045      	b.n	8003132 <HAL_UART_RxCpltCallback+0x132>


			}else{
				switch(Command){
 80030a6:	7bbb      	ldrb	r3, [r7, #14]
 80030a8:	2b03      	cmp	r3, #3
 80030aa:	d038      	beq.n	800311e <HAL_UART_RxCpltCallback+0x11e>
 80030ac:	2b03      	cmp	r3, #3
 80030ae:	dc3d      	bgt.n	800312c <HAL_UART_RxCpltCallback+0x12c>
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d03d      	beq.n	8003130 <HAL_UART_RxCpltCallback+0x130>
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d000      	beq.n	80030ba <HAL_UART_RxCpltCallback+0xba>
						UART6_TxBuf[1] = Parameter;
					break;
					default:
						//nothing happens
						//HAL_UART_Receive_IT(&huart6, UART6_RxBuf, UART6_RxBytes);
					break;
 80030b8:	e038      	b.n	800312c <HAL_UART_RxCpltCallback+0x12c>
						if(crc_xor((char *)UART6_RxBuf) == UART6_RxBuf[3]){
 80030ba:	482c      	ldr	r0, [pc, #176]	; (800316c <HAL_UART_RxCpltCallback+0x16c>)
 80030bc:	f000 f969 	bl	8003392 <crc_xor>
 80030c0:	4603      	mov	r3, r0
 80030c2:	461a      	mov	r2, r3
 80030c4:	4b29      	ldr	r3, [pc, #164]	; (800316c <HAL_UART_RxCpltCallback+0x16c>)
 80030c6:	78db      	ldrb	r3, [r3, #3]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d107      	bne.n	80030dc <HAL_UART_RxCpltCallback+0xdc>
							UART6_RxIsData = 1;
 80030cc:	4b28      	ldr	r3, [pc, #160]	; (8003170 <HAL_UART_RxCpltCallback+0x170>)
 80030ce:	2201      	movs	r2, #1
 80030d0:	701a      	strb	r2, [r3, #0]
							UART6_RxBytes = UART6_RxBuf[1];
 80030d2:	4b26      	ldr	r3, [pc, #152]	; (800316c <HAL_UART_RxCpltCallback+0x16c>)
 80030d4:	785a      	ldrb	r2, [r3, #1]
 80030d6:	4b27      	ldr	r3, [pc, #156]	; (8003174 <HAL_UART_RxCpltCallback+0x174>)
 80030d8:	701a      	strb	r2, [r3, #0]
 80030da:	e017      	b.n	800310c <HAL_UART_RxCpltCallback+0x10c>
							UART6_RxBytes = 4;
 80030dc:	4b25      	ldr	r3, [pc, #148]	; (8003174 <HAL_UART_RxCpltCallback+0x174>)
 80030de:	2204      	movs	r2, #4
 80030e0:	701a      	strb	r2, [r3, #0]
							 UART6_TxBuf[0] = 0x03;
 80030e2:	4b26      	ldr	r3, [pc, #152]	; (800317c <HAL_UART_RxCpltCallback+0x17c>)
 80030e4:	2203      	movs	r2, #3
 80030e6:	701a      	strb	r2, [r3, #0]
							 UART6_TxBuf[1] = 0x99;
 80030e8:	4b24      	ldr	r3, [pc, #144]	; (800317c <HAL_UART_RxCpltCallback+0x17c>)
 80030ea:	2299      	movs	r2, #153	; 0x99
 80030ec:	705a      	strb	r2, [r3, #1]
							 UART6_TxBuf[2] = '*';
 80030ee:	4b23      	ldr	r3, [pc, #140]	; (800317c <HAL_UART_RxCpltCallback+0x17c>)
 80030f0:	222a      	movs	r2, #42	; 0x2a
 80030f2:	709a      	strb	r2, [r3, #2]
							 UART6_TxBuf[3] = crc_xor((char *)UART6_TxBuf);
 80030f4:	4821      	ldr	r0, [pc, #132]	; (800317c <HAL_UART_RxCpltCallback+0x17c>)
 80030f6:	f000 f94c 	bl	8003392 <crc_xor>
 80030fa:	4603      	mov	r3, r0
 80030fc:	461a      	mov	r2, r3
 80030fe:	4b1f      	ldr	r3, [pc, #124]	; (800317c <HAL_UART_RxCpltCallback+0x17c>)
 8003100:	70da      	strb	r2, [r3, #3]
							HAL_UART_Transmit_IT(&huart6, UART6_TxBuf, 4);
 8003102:	2204      	movs	r2, #4
 8003104:	491d      	ldr	r1, [pc, #116]	; (800317c <HAL_UART_RxCpltCallback+0x17c>)
 8003106:	4818      	ldr	r0, [pc, #96]	; (8003168 <HAL_UART_RxCpltCallback+0x168>)
 8003108:	f004 faee 	bl	80076e8 <HAL_UART_Transmit_IT>
						HAL_UART_Receive_IT(&huart6, UART6_RxBuf, UART6_RxBytes);
 800310c:	4b19      	ldr	r3, [pc, #100]	; (8003174 <HAL_UART_RxCpltCallback+0x174>)
 800310e:	781b      	ldrb	r3, [r3, #0]
 8003110:	b29b      	uxth	r3, r3
 8003112:	461a      	mov	r2, r3
 8003114:	4915      	ldr	r1, [pc, #84]	; (800316c <HAL_UART_RxCpltCallback+0x16c>)
 8003116:	4814      	ldr	r0, [pc, #80]	; (8003168 <HAL_UART_RxCpltCallback+0x168>)
 8003118:	f004 fb2b 	bl	8007772 <HAL_UART_Receive_IT>
					break;
 800311c:	e009      	b.n	8003132 <HAL_UART_RxCpltCallback+0x132>
						UART6_TxBuf[0] = 0x02;
 800311e:	4b17      	ldr	r3, [pc, #92]	; (800317c <HAL_UART_RxCpltCallback+0x17c>)
 8003120:	2202      	movs	r2, #2
 8003122:	701a      	strb	r2, [r3, #0]
						UART6_TxBuf[1] = Parameter;
 8003124:	4a15      	ldr	r2, [pc, #84]	; (800317c <HAL_UART_RxCpltCallback+0x17c>)
 8003126:	7b7b      	ldrb	r3, [r7, #13]
 8003128:	7053      	strb	r3, [r2, #1]
					break;
 800312a:	e002      	b.n	8003132 <HAL_UART_RxCpltCallback+0x132>
					break;
 800312c:	bf00      	nop
 800312e:	e000      	b.n	8003132 <HAL_UART_RxCpltCallback+0x132>
					break;
 8003130:	bf00      	nop
				}
			}
			if(Command != 0x02){
 8003132:	7bbb      	ldrb	r3, [r7, #14]
 8003134:	2b02      	cmp	r3, #2
 8003136:	d00a      	beq.n	800314e <HAL_UART_RxCpltCallback+0x14e>
				UART6_RxBytes = 4;
 8003138:	4b0e      	ldr	r3, [pc, #56]	; (8003174 <HAL_UART_RxCpltCallback+0x174>)
 800313a:	2204      	movs	r2, #4
 800313c:	701a      	strb	r2, [r3, #0]
				//memset(UART6_RxBuf, 0, sizeof(UART6_RxBuf));
				HAL_UART_Receive_IT(&huart6, UART6_RxBuf, UART6_RxBytes);
 800313e:	4b0d      	ldr	r3, [pc, #52]	; (8003174 <HAL_UART_RxCpltCallback+0x174>)
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	b29b      	uxth	r3, r3
 8003144:	461a      	mov	r2, r3
 8003146:	4909      	ldr	r1, [pc, #36]	; (800316c <HAL_UART_RxCpltCallback+0x16c>)
 8003148:	4807      	ldr	r0, [pc, #28]	; (8003168 <HAL_UART_RxCpltCallback+0x168>)
 800314a:	f004 fb12 	bl	8007772 <HAL_UART_Receive_IT>
			}
			 memset(UART6_RxBuf, 0, sizeof(UART6_RxBuf));
 800314e:	2232      	movs	r2, #50	; 0x32
 8003150:	2100      	movs	r1, #0
 8003152:	4806      	ldr	r0, [pc, #24]	; (800316c <HAL_UART_RxCpltCallback+0x16c>)
 8003154:	f005 fe4a 	bl	8008dec <memset>
	}
}
 8003158:	bf00      	nop
 800315a:	3714      	adds	r7, #20
 800315c:	46bd      	mov	sp, r7
 800315e:	bd90      	pop	{r4, r7, pc}
 8003160:	20000498 	.word	0x20000498
 8003164:	200005c4 	.word	0x200005c4
 8003168:	20000520 	.word	0x20000520
 800316c:	200006bc 	.word	0x200006bc
 8003170:	20000653 	.word	0x20000653
 8003174:	20000026 	.word	0x20000026
 8003178:	20000688 	.word	0x20000688
 800317c:	20000654 	.word	0x20000654

08003180 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart){
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
	if(huart == &huart1){
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	4a0e      	ldr	r2, [pc, #56]	; (80031c4 <HAL_UART_ErrorCallback+0x44>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d104      	bne.n	800319a <HAL_UART_ErrorCallback+0x1a>
		//HAL_UART_Receive_IT(&huart1, &rxBuf, 1);
		//HAL_UART_Receive_DMA(&huart1, hallo, 512);
		HAL_UART_Receive_DMA(&huart1, &rxBuf, 1);
 8003190:	2201      	movs	r2, #1
 8003192:	490d      	ldr	r1, [pc, #52]	; (80031c8 <HAL_UART_ErrorCallback+0x48>)
 8003194:	480b      	ldr	r0, [pc, #44]	; (80031c4 <HAL_UART_ErrorCallback+0x44>)
 8003196:	f004 fb1c 	bl	80077d2 <HAL_UART_Receive_DMA>
	}
	if(huart == &huart6){
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4a0b      	ldr	r2, [pc, #44]	; (80031cc <HAL_UART_ErrorCallback+0x4c>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d10c      	bne.n	80031bc <HAL_UART_ErrorCallback+0x3c>
		memset(UART6_RxBuf, 0, sizeof(UART6_RxBuf));
 80031a2:	2232      	movs	r2, #50	; 0x32
 80031a4:	2100      	movs	r1, #0
 80031a6:	480a      	ldr	r0, [pc, #40]	; (80031d0 <HAL_UART_ErrorCallback+0x50>)
 80031a8:	f005 fe20 	bl	8008dec <memset>
		HAL_UART_Receive_IT(&huart6, UART6_RxBuf, UART6_RxBytes);
 80031ac:	4b09      	ldr	r3, [pc, #36]	; (80031d4 <HAL_UART_ErrorCallback+0x54>)
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	461a      	mov	r2, r3
 80031b4:	4906      	ldr	r1, [pc, #24]	; (80031d0 <HAL_UART_ErrorCallback+0x50>)
 80031b6:	4805      	ldr	r0, [pc, #20]	; (80031cc <HAL_UART_ErrorCallback+0x4c>)
 80031b8:	f004 fadb 	bl	8007772 <HAL_UART_Receive_IT>
	}
}
 80031bc:	bf00      	nop
 80031be:	3708      	adds	r7, #8
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	20000498 	.word	0x20000498
 80031c8:	200005c4 	.word	0x200005c4
 80031cc:	20000520 	.word	0x20000520
 80031d0:	200006bc 	.word	0x200006bc
 80031d4:	20000026 	.word	0x20000026

080031d8 <MODE_Set>:

void MODE_Set(SX1278_t * module, uint8_t mode){
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af02      	add	r7, sp, #8
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	460b      	mov	r3, r1
 80031e2:	70fb      	strb	r3, [r7, #3]
	  switch(mode){
 80031e4:	78fb      	ldrb	r3, [r7, #3]
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d015      	beq.n	8003216 <MODE_Set+0x3e>
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	dc17      	bgt.n	800321e <MODE_Set+0x46>
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d002      	beq.n	80031f8 <MODE_Set+0x20>
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d00b      	beq.n	800320e <MODE_Set+0x36>
		  case 2: // RTTY config
			  SX1278_RTTY_Config(module);
		  break;

		  default: // lets ignore that one
		  break;
 80031f6:	e012      	b.n	800321e <MODE_Set+0x46>
			  SX1278_begin(module, SX1278_433MHZ, MIN_POWER, SX1278_LORA_SF_8, // air time ~ 495ms
 80031f8:	2308      	movs	r3, #8
 80031fa:	9301      	str	r3, [sp, #4]
 80031fc:	2303      	movs	r3, #3
 80031fe:	9300      	str	r3, [sp, #0]
 8003200:	2302      	movs	r3, #2
 8003202:	2203      	movs	r2, #3
 8003204:	2100      	movs	r1, #0
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f7fe fb1a 	bl	8001840 <SX1278_begin>
		  break;
 800320c:	e008      	b.n	8003220 <MODE_Set+0x48>
			  SX1278_FSK_Config(module);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f7fe f92e 	bl	8001470 <SX1278_FSK_Config>
		  break;
 8003214:	e004      	b.n	8003220 <MODE_Set+0x48>
			  SX1278_RTTY_Config(module);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f7fe f88e 	bl	8001338 <SX1278_RTTY_Config>
		  break;
 800321c:	e000      	b.n	8003220 <MODE_Set+0x48>
		  break;
 800321e:	bf00      	nop
	  }
}
 8003220:	bf00      	nop
 8003222:	3708      	adds	r7, #8
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003238:	d105      	bne.n	8003246 <HAL_TIM_PeriodElapsedCallback+0x1e>
		sec_listening++;
 800323a:	4b15      	ldr	r3, [pc, #84]	; (8003290 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800323c:	781b      	ldrb	r3, [r3, #0]
 800323e:	3301      	adds	r3, #1
 8003240:	b2da      	uxtb	r2, r3
 8003242:	4b13      	ldr	r3, [pc, #76]	; (8003290 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8003244:	701a      	strb	r2, [r3, #0]
	}

	if(htim->Instance == TIM3){
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a12      	ldr	r2, [pc, #72]	; (8003294 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d102      	bne.n	8003256 <HAL_TIM_PeriodElapsedCallback+0x2e>
		u_sec_delay = 1;
 8003250:	4b11      	ldr	r3, [pc, #68]	; (8003298 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8003252:	2201      	movs	r2, #1
 8003254:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM4){
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a10      	ldr	r2, [pc, #64]	; (800329c <HAL_TIM_PeriodElapsedCallback+0x74>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d105      	bne.n	800326c <HAL_TIM_PeriodElapsedCallback+0x44>
		HAL_TIM_Base_Stop_IT(&htim4);
 8003260:	480f      	ldr	r0, [pc, #60]	; (80032a0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8003262:	f003 fd71 	bl	8006d48 <HAL_TIM_Base_Stop_IT>
		gsmRec = 1;
 8003266:	4b0f      	ldr	r3, [pc, #60]	; (80032a4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8003268:	2201      	movs	r2, #1
 800326a:	701a      	strb	r2, [r3, #0]
	}
	if(htim->Instance == TIM5){
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a0d      	ldr	r2, [pc, #52]	; (80032a8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d107      	bne.n	8003286 <HAL_TIM_PeriodElapsedCallback+0x5e>
		HAL_TIM_Base_Stop_IT(&htim5);
 8003276:	480d      	ldr	r0, [pc, #52]	; (80032ac <HAL_TIM_PeriodElapsedCallback+0x84>)
 8003278:	f003 fd66 	bl	8006d48 <HAL_TIM_Base_Stop_IT>
		GSM_On();
 800327c:	f7ff f8cc 	bl	8002418 <GSM_On>
		HAL_TIM_Base_Start_IT(&htim4);
 8003280:	4807      	ldr	r0, [pc, #28]	; (80032a0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8003282:	f003 fcff 	bl	8006c84 <HAL_TIM_Base_Start_IT>
	}
}
 8003286:	bf00      	nop
 8003288:	3708      	adds	r7, #8
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	20000652 	.word	0x20000652
 8003294:	40000400 	.word	0x40000400
 8003298:	2000064c 	.word	0x2000064c
 800329c:	40000800 	.word	0x40000800
 80032a0:	20000408 	.word	0x20000408
 80032a4:	20000650 	.word	0x20000650
 80032a8:	40000c00 	.word	0x40000c00
 80032ac:	20000450 	.word	0x20000450

080032b0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t pin){
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	4603      	mov	r3, r0
 80032b8:	80fb      	strh	r3, [r7, #6]
	loraModuleIrq = 1;
 80032ba:	4b04      	ldr	r3, [pc, #16]	; (80032cc <HAL_GPIO_EXTI_Callback+0x1c>)
 80032bc:	2201      	movs	r2, #1
 80032be:	701a      	strb	r2, [r3, #0]
}
 80032c0:	bf00      	nop
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr
 80032cc:	2000064a 	.word	0x2000064a

080032d0 <RTTY_Send>:

void RTTY_Send(SX1278_t * module, uint8_t *buf, uint8_t len){
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b086      	sub	sp, #24
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	4613      	mov	r3, r2
 80032dc:	71fb      	strb	r3, [r7, #7]
	uint16_t baudTimeout = 20;
 80032de:	2314      	movs	r3, #20
 80032e0:	82bb      	strh	r3, [r7, #20]
	uint8_t i;
	uint8_t curChar = 0;
 80032e2:	2300      	movs	r3, #0
 80032e4:	74fb      	strb	r3, [r7, #19]

	SX1278_RTTY_Config(module);
 80032e6:	68f8      	ldr	r0, [r7, #12]
 80032e8:	f7fe f826 	bl	8001338 <SX1278_RTTY_Config>

	for(i = 0; i < len; i++){
 80032ec:	2300      	movs	r3, #0
 80032ee:	75fb      	strb	r3, [r7, #23]
 80032f0:	e00e      	b.n	8003310 <RTTY_Send+0x40>
		curChar = buf[i];
 80032f2:	7dfb      	ldrb	r3, [r7, #23]
 80032f4:	68ba      	ldr	r2, [r7, #8]
 80032f6:	4413      	add	r3, r2
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	74fb      	strb	r3, [r7, #19]
		RTTY_SendSingle(module, curChar, baudTimeout);
 80032fc:	8abb      	ldrh	r3, [r7, #20]
 80032fe:	b2da      	uxtb	r2, r3
 8003300:	7cfb      	ldrb	r3, [r7, #19]
 8003302:	4619      	mov	r1, r3
 8003304:	68f8      	ldr	r0, [r7, #12]
 8003306:	f000 f80c 	bl	8003322 <RTTY_SendSingle>
	for(i = 0; i < len; i++){
 800330a:	7dfb      	ldrb	r3, [r7, #23]
 800330c:	3301      	adds	r3, #1
 800330e:	75fb      	strb	r3, [r7, #23]
 8003310:	7dfa      	ldrb	r2, [r7, #23]
 8003312:	79fb      	ldrb	r3, [r7, #7]
 8003314:	429a      	cmp	r2, r3
 8003316:	d3ec      	bcc.n	80032f2 <RTTY_Send+0x22>
	}
}
 8003318:	bf00      	nop
 800331a:	bf00      	nop
 800331c:	3718      	adds	r7, #24
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <RTTY_SendSingle>:

void RTTY_SendSingle(SX1278_t * module, uint8_t buf, uint8_t timeout){
 8003322:	b580      	push	{r7, lr}
 8003324:	b084      	sub	sp, #16
 8003326:	af00      	add	r7, sp, #0
 8003328:	6078      	str	r0, [r7, #4]
 800332a:	460b      	mov	r3, r1
 800332c:	70fb      	strb	r3, [r7, #3]
 800332e:	4613      	mov	r3, r2
 8003330:	70bb      	strb	r3, [r7, #2]
	SX1278_RTTY_WriteLow(module); //start bit
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f7fe f84b 	bl	80013ce <SX1278_RTTY_WriteLow>
	HAL_Delay(timeout);
 8003338:	78bb      	ldrb	r3, [r7, #2]
 800333a:	4618      	mov	r0, r3
 800333c:	f000 fe0a 	bl	8003f54 <HAL_Delay>
	for(uint8_t j = 0; j < 8; j++){
 8003340:	2300      	movs	r3, #0
 8003342:	73fb      	strb	r3, [r7, #15]
 8003344:	e015      	b.n	8003372 <RTTY_SendSingle+0x50>
		if(bit_set(buf, j)){
 8003346:	78fa      	ldrb	r2, [r7, #3]
 8003348:	7bfb      	ldrb	r3, [r7, #15]
 800334a:	fa42 f303 	asr.w	r3, r2, r3
 800334e:	f003 0301 	and.w	r3, r3, #1
 8003352:	2b00      	cmp	r3, #0
 8003354:	d003      	beq.n	800335e <RTTY_SendSingle+0x3c>
			SX1278_RTTY_WriteHigh(module);
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f7fe f861 	bl	800141e <SX1278_RTTY_WriteHigh>
 800335c:	e002      	b.n	8003364 <RTTY_SendSingle+0x42>
		}else{
			SX1278_RTTY_WriteLow(module);
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f7fe f835 	bl	80013ce <SX1278_RTTY_WriteLow>
		}
		HAL_Delay(timeout);
 8003364:	78bb      	ldrb	r3, [r7, #2]
 8003366:	4618      	mov	r0, r3
 8003368:	f000 fdf4 	bl	8003f54 <HAL_Delay>
	for(uint8_t j = 0; j < 8; j++){
 800336c:	7bfb      	ldrb	r3, [r7, #15]
 800336e:	3301      	adds	r3, #1
 8003370:	73fb      	strb	r3, [r7, #15]
 8003372:	7bfb      	ldrb	r3, [r7, #15]
 8003374:	2b07      	cmp	r3, #7
 8003376:	d9e6      	bls.n	8003346 <RTTY_SendSingle+0x24>
	}
	SX1278_RTTY_WriteHigh(module); // stop bit
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f7fe f850 	bl	800141e <SX1278_RTTY_WriteHigh>
	HAL_Delay(30);
 800337e:	201e      	movs	r0, #30
 8003380:	f000 fde8 	bl	8003f54 <HAL_Delay>
	SX1278_RTTY_Stop(module);
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f7fe f809 	bl	800139c <SX1278_RTTY_Stop>
}
 800338a:	bf00      	nop
 800338c:	3710      	adds	r7, #16
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}

08003392 <crc_xor>:

uint8_t crc_xor(char *string){
 8003392:	b590      	push	{r4, r7, lr}
 8003394:	b085      	sub	sp, #20
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
	uint8_t XOR = 0;
 800339a:	2300      	movs	r3, #0
 800339c:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 0; string[i] != '*' && i < strlen(string); i++){
 800339e:	2300      	movs	r3, #0
 80033a0:	73bb      	strb	r3, [r7, #14]
 80033a2:	e009      	b.n	80033b8 <crc_xor+0x26>
		XOR = XOR ^ string[i];
 80033a4:	7bbb      	ldrb	r3, [r7, #14]
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	4413      	add	r3, r2
 80033aa:	781a      	ldrb	r2, [r3, #0]
 80033ac:	7bfb      	ldrb	r3, [r7, #15]
 80033ae:	4053      	eors	r3, r2
 80033b0:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 0; string[i] != '*' && i < strlen(string); i++){
 80033b2:	7bbb      	ldrb	r3, [r7, #14]
 80033b4:	3301      	adds	r3, #1
 80033b6:	73bb      	strb	r3, [r7, #14]
 80033b8:	7bbb      	ldrb	r3, [r7, #14]
 80033ba:	687a      	ldr	r2, [r7, #4]
 80033bc:	4413      	add	r3, r2
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	2b2a      	cmp	r3, #42	; 0x2a
 80033c2:	d006      	beq.n	80033d2 <crc_xor+0x40>
 80033c4:	7bbc      	ldrb	r4, [r7, #14]
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f7fc ff14 	bl	80001f4 <strlen>
 80033cc:	4603      	mov	r3, r0
 80033ce:	429c      	cmp	r4, r3
 80033d0:	d3e8      	bcc.n	80033a4 <crc_xor+0x12>
	}
	return XOR;
 80033d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3714      	adds	r7, #20
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd90      	pop	{r4, r7, pc}

080033dc <make_string>:

void make_string(char *s, uint8_t size){
 80033dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033de:	b09b      	sub	sp, #108	; 0x6c
 80033e0:	af08      	add	r7, sp, #32
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	460b      	mov	r3, r1
 80033e6:	70fb      	strb	r3, [r7, #3]
	uint8_t lon[10];
	uint8_t hei[9];
	uint8_t spe[7];

	//CLEAR TEMP BUFFERS (SOMETIMES IT HAS INFORMATION IN IT, BECAUSE IT USES MEMORY LOCATION THAT WERE TEMP USED FOR OTHER STUFF) ONLY WHEN THERE IS +1 elemt in array
	memset(time, 0, sizeof(time));
 80033e8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80033ec:	220b      	movs	r2, #11
 80033ee:	2100      	movs	r1, #0
 80033f0:	4618      	mov	r0, r3
 80033f2:	f005 fcfb 	bl	8008dec <memset>
	memset(lat, 0, sizeof(lat));
 80033f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80033fa:	220a      	movs	r2, #10
 80033fc:	2100      	movs	r1, #0
 80033fe:	4618      	mov	r0, r3
 8003400:	f005 fcf4 	bl	8008dec <memset>
	memset(lon, 0, sizeof(lon));
 8003404:	f107 031c 	add.w	r3, r7, #28
 8003408:	220a      	movs	r2, #10
 800340a:	2100      	movs	r1, #0
 800340c:	4618      	mov	r0, r3
 800340e:	f005 fced 	bl	8008dec <memset>
	memset(hei, 0, sizeof(hei));
 8003412:	f107 0310 	add.w	r3, r7, #16
 8003416:	2209      	movs	r2, #9
 8003418:	2100      	movs	r1, #0
 800341a:	4618      	mov	r0, r3
 800341c:	f005 fce6 	bl	8008dec <memset>
	memset(spe, 0, sizeof(spe));
 8003420:	f107 0308 	add.w	r3, r7, #8
 8003424:	2207      	movs	r2, #7
 8003426:	2100      	movs	r1, #0
 8003428:	4618      	mov	r0, r3
 800342a:	f005 fcdf 	bl	8008dec <memset>

	//Get all params from satalites data
	GPS_GetTime(time);
 800342e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003432:	4618      	mov	r0, r3
 8003434:	f7fe ff88 	bl	8002348 <GPS_GetTime>
	GPS_GetLat(lat);
 8003438:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800343c:	4618      	mov	r0, r3
 800343e:	f7fe fef5 	bl	800222c <GPS_GetLat>
	GPS_GetLon(lon);
 8003442:	f107 031c 	add.w	r3, r7, #28
 8003446:	4618      	mov	r0, r3
 8003448:	f7fe ff14 	bl	8002274 <GPS_GetLon>
	GPS_GetHei(hei);
 800344c:	f107 0310 	add.w	r3, r7, #16
 8003450:	4618      	mov	r0, r3
 8003452:	f7fe ff57 	bl	8002304 <GPS_GetHei>
	GPS_GetSpe(spe);
 8003456:	f107 0308 	add.w	r3, r7, #8
 800345a:	4618      	mov	r0, r3
 800345c:	f7fe ff30 	bl	80022c0 <GPS_GetSpe>

	snprintf(s, size, "\r\n$$IRBE5,%li,%s,%s,%s,%s,%s,%s,%.2f", ++num, time, lat, lon, hei, spe, UART6_DataBuf, temp_mcu());
 8003460:	78fc      	ldrb	r4, [r7, #3]
 8003462:	4b28      	ldr	r3, [pc, #160]	; (8003504 <make_string+0x128>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	3301      	adds	r3, #1
 8003468:	4a26      	ldr	r2, [pc, #152]	; (8003504 <make_string+0x128>)
 800346a:	6013      	str	r3, [r2, #0]
 800346c:	4b25      	ldr	r3, [pc, #148]	; (8003504 <make_string+0x128>)
 800346e:	681d      	ldr	r5, [r3, #0]
 8003470:	f000 f852 	bl	8003518 <temp_mcu>
 8003474:	ee10 3a10 	vmov	r3, s0
 8003478:	4618      	mov	r0, r3
 800347a:	f7fd f87d 	bl	8000578 <__aeabi_f2d>
 800347e:	4602      	mov	r2, r0
 8003480:	460b      	mov	r3, r1
 8003482:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003486:	4b20      	ldr	r3, [pc, #128]	; (8003508 <make_string+0x12c>)
 8003488:	9305      	str	r3, [sp, #20]
 800348a:	f107 0308 	add.w	r3, r7, #8
 800348e:	9304      	str	r3, [sp, #16]
 8003490:	f107 0310 	add.w	r3, r7, #16
 8003494:	9303      	str	r3, [sp, #12]
 8003496:	f107 031c 	add.w	r3, r7, #28
 800349a:	9302      	str	r3, [sp, #8]
 800349c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80034a0:	9301      	str	r3, [sp, #4]
 80034a2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80034a6:	9300      	str	r3, [sp, #0]
 80034a8:	462b      	mov	r3, r5
 80034aa:	4a18      	ldr	r2, [pc, #96]	; (800350c <make_string+0x130>)
 80034ac:	4621      	mov	r1, r4
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f006 f90e 	bl	80096d0 <sniprintf>
	uint8_t l = strlen((char *)s);
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f7fc fe9d 	bl	80001f4 <strlen>
 80034ba:	4603      	mov	r3, r0
 80034bc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	char *ptr = strrchr(s, '$');
 80034c0:	2124      	movs	r1, #36	; 0x24
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f006 f959 	bl	800977a <strrchr>
 80034c8:	6438      	str	r0, [r7, #64]	; 0x40
	if(snprintf(s + l, size - l, "*%02x\r\n", crc_xor(++ptr))  > size - 4 - 1){
 80034ca:	78fb      	ldrb	r3, [r7, #3]
 80034cc:	1f1c      	subs	r4, r3, #4
 80034ce:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	18d5      	adds	r5, r2, r3
 80034d6:	78fa      	ldrb	r2, [r7, #3]
 80034d8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	461e      	mov	r6, r3
 80034e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034e2:	3301      	adds	r3, #1
 80034e4:	643b      	str	r3, [r7, #64]	; 0x40
 80034e6:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80034e8:	f7ff ff53 	bl	8003392 <crc_xor>
 80034ec:	4603      	mov	r3, r0
 80034ee:	4a08      	ldr	r2, [pc, #32]	; (8003510 <make_string+0x134>)
 80034f0:	4631      	mov	r1, r6
 80034f2:	4628      	mov	r0, r5
 80034f4:	f006 f8ec 	bl	80096d0 <sniprintf>
 80034f8:	4603      	mov	r3, r0
 80034fa:	429c      	cmp	r4, r3
		//buffer overflow
		return;
	}
}
 80034fc:	374c      	adds	r7, #76	; 0x4c
 80034fe:	46bd      	mov	sp, r7
 8003500:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003502:	bf00      	nop
 8003504:	20000638 	.word	0x20000638
 8003508:	20000688 	.word	0x20000688
 800350c:	0800bd3c 	.word	0x0800bd3c
 8003510:	0800bd64 	.word	0x0800bd64
 8003514:	00000000 	.word	0x00000000

08003518 <temp_mcu>:
	GPS_GetHei(hei);

	snprintf(s, size, "Latitude:%s\nLongitude:%s\nHeight ASL:%s",lat, lon, hei);
}

float temp_mcu(void){
 8003518:	b580      	push	{r7, lr}
 800351a:	b082      	sub	sp, #8
 800351c:	af00      	add	r7, sp, #0
	float TemperatureValue = 0;
 800351e:	f04f 0300 	mov.w	r3, #0
 8003522:	607b      	str	r3, [r7, #4]
	uint16_t value = 0;
 8003524:	2300      	movs	r3, #0
 8003526:	807b      	strh	r3, [r7, #2]
	if (HAL_ADC_Start(&hadc1) != HAL_OK){
 8003528:	483f      	ldr	r0, [pc, #252]	; (8003628 <temp_mcu+0x110>)
 800352a:	f000 fd7b 	bl	8004024 <HAL_ADC_Start>
 800352e:	4603      	mov	r3, r0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d002      	beq.n	800353a <temp_mcu+0x22>
		return HAL_ERROR;
 8003534:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003538:	e065      	b.n	8003606 <temp_mcu+0xee>
	}
	if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) != HAL_OK) {
 800353a:	f04f 31ff 	mov.w	r1, #4294967295
 800353e:	483a      	ldr	r0, [pc, #232]	; (8003628 <temp_mcu+0x110>)
 8003540:	f000 fe24 	bl	800418c <HAL_ADC_PollForConversion>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d002      	beq.n	8003550 <temp_mcu+0x38>
		return HAL_ERROR;
 800354a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800354e:	e05a      	b.n	8003606 <temp_mcu+0xee>
	}
	if((HAL_ADC_GetState(&hadc1) & HAL_ADC_STATE_REG_EOC) !=  HAL_ADC_STATE_REG_EOC){
 8003550:	4835      	ldr	r0, [pc, #212]	; (8003628 <temp_mcu+0x110>)
 8003552:	f001 f903 	bl	800475c <HAL_ADC_GetState>
 8003556:	4603      	mov	r3, r0
 8003558:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800355c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003560:	d002      	beq.n	8003568 <temp_mcu+0x50>
		return HAL_ERROR;
 8003562:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003566:	e04e      	b.n	8003606 <temp_mcu+0xee>
	}
	value = HAL_ADC_GetValue(&hadc1);
 8003568:	482f      	ldr	r0, [pc, #188]	; (8003628 <temp_mcu+0x110>)
 800356a:	f000 ffaa 	bl	80044c2 <HAL_ADC_GetValue>
 800356e:	4603      	mov	r3, r0
 8003570:	807b      	strh	r3, [r7, #2]
	TemperatureValue = value & 0x0fff;// 12 bit result
 8003572:	887b      	ldrh	r3, [r7, #2]
 8003574:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003578:	ee07 3a90 	vmov	s15, r3
 800357c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003580:	edc7 7a01 	vstr	s15, [r7, #4]
	TemperatureValue *= 3300;
 8003584:	edd7 7a01 	vldr	s15, [r7, #4]
 8003588:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800362c <temp_mcu+0x114>
 800358c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003590:	edc7 7a01 	vstr	s15, [r7, #4]
	TemperatureValue /= 0xfff; //Reading in mV
 8003594:	ed97 7a01 	vldr	s14, [r7, #4]
 8003598:	eddf 6a25 	vldr	s13, [pc, #148]	; 8003630 <temp_mcu+0x118>
 800359c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80035a0:	edc7 7a01 	vstr	s15, [r7, #4]
	TemperatureValue /= 1000.0; //Reading in Volts
 80035a4:	ed97 7a01 	vldr	s14, [r7, #4]
 80035a8:	eddf 6a22 	vldr	s13, [pc, #136]	; 8003634 <temp_mcu+0x11c>
 80035ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80035b0:	edc7 7a01 	vstr	s15, [r7, #4]
	TemperatureValue -= 0.760; // Subtract the reference voltage at 25�C
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f7fc ffdf 	bl	8000578 <__aeabi_f2d>
 80035ba:	a317      	add	r3, pc, #92	; (adr r3, 8003618 <temp_mcu+0x100>)
 80035bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035c0:	f7fc fe7a 	bl	80002b8 <__aeabi_dsub>
 80035c4:	4602      	mov	r2, r0
 80035c6:	460b      	mov	r3, r1
 80035c8:	4610      	mov	r0, r2
 80035ca:	4619      	mov	r1, r3
 80035cc:	f7fd fb04 	bl	8000bd8 <__aeabi_d2f>
 80035d0:	4603      	mov	r3, r0
 80035d2:	607b      	str	r3, [r7, #4]
	TemperatureValue /= .0025; // Divide by slope 2.5mV
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f7fc ffcf 	bl	8000578 <__aeabi_f2d>
 80035da:	a311      	add	r3, pc, #68	; (adr r3, 8003620 <temp_mcu+0x108>)
 80035dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e0:	f7fd f94c 	bl	800087c <__aeabi_ddiv>
 80035e4:	4602      	mov	r2, r0
 80035e6:	460b      	mov	r3, r1
 80035e8:	4610      	mov	r0, r2
 80035ea:	4619      	mov	r1, r3
 80035ec:	f7fd faf4 	bl	8000bd8 <__aeabi_d2f>
 80035f0:	4603      	mov	r3, r0
 80035f2:	607b      	str	r3, [r7, #4]
	TemperatureValue += 25.0; // Add the 25�C
 80035f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80035f8:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80035fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003600:	edc7 7a01 	vstr	s15, [r7, #4]
	return TemperatureValue;
 8003604:	687b      	ldr	r3, [r7, #4]
  }
 8003606:	ee07 3a90 	vmov	s15, r3
 800360a:	eeb0 0a67 	vmov.f32	s0, s15
 800360e:	3708      	adds	r7, #8
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}
 8003614:	f3af 8000 	nop.w
 8003618:	851eb852 	.word	0x851eb852
 800361c:	3fe851eb 	.word	0x3fe851eb
 8003620:	47ae147b 	.word	0x47ae147b
 8003624:	3f647ae1 	.word	0x3f647ae1
 8003628:	200002d0 	.word	0x200002d0
 800362c:	454e4000 	.word	0x454e4000
 8003630:	457ff000 	.word	0x457ff000
 8003634:	447a0000 	.word	0x447a0000

08003638 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003638:	b480      	push	{r7}
 800363a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800363c:	b672      	cpsid	i
}
 800363e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003640:	e7fe      	b.n	8003640 <Error_Handler+0x8>
	...

08003644 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800364a:	2300      	movs	r3, #0
 800364c:	607b      	str	r3, [r7, #4]
 800364e:	4b10      	ldr	r3, [pc, #64]	; (8003690 <HAL_MspInit+0x4c>)
 8003650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003652:	4a0f      	ldr	r2, [pc, #60]	; (8003690 <HAL_MspInit+0x4c>)
 8003654:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003658:	6453      	str	r3, [r2, #68]	; 0x44
 800365a:	4b0d      	ldr	r3, [pc, #52]	; (8003690 <HAL_MspInit+0x4c>)
 800365c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800365e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003662:	607b      	str	r3, [r7, #4]
 8003664:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003666:	2300      	movs	r3, #0
 8003668:	603b      	str	r3, [r7, #0]
 800366a:	4b09      	ldr	r3, [pc, #36]	; (8003690 <HAL_MspInit+0x4c>)
 800366c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366e:	4a08      	ldr	r2, [pc, #32]	; (8003690 <HAL_MspInit+0x4c>)
 8003670:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003674:	6413      	str	r3, [r2, #64]	; 0x40
 8003676:	4b06      	ldr	r3, [pc, #24]	; (8003690 <HAL_MspInit+0x4c>)
 8003678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800367e:	603b      	str	r3, [r7, #0]
 8003680:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003682:	bf00      	nop
 8003684:	370c      	adds	r7, #12
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	40023800 	.word	0x40023800

08003694 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a0e      	ldr	r2, [pc, #56]	; (80036dc <HAL_ADC_MspInit+0x48>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d115      	bne.n	80036d2 <HAL_ADC_MspInit+0x3e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80036a6:	2300      	movs	r3, #0
 80036a8:	60fb      	str	r3, [r7, #12]
 80036aa:	4b0d      	ldr	r3, [pc, #52]	; (80036e0 <HAL_ADC_MspInit+0x4c>)
 80036ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ae:	4a0c      	ldr	r2, [pc, #48]	; (80036e0 <HAL_ADC_MspInit+0x4c>)
 80036b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036b4:	6453      	str	r3, [r2, #68]	; 0x44
 80036b6:	4b0a      	ldr	r3, [pc, #40]	; (80036e0 <HAL_ADC_MspInit+0x4c>)
 80036b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036be:	60fb      	str	r3, [r7, #12]
 80036c0:	68fb      	ldr	r3, [r7, #12]
    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80036c2:	2200      	movs	r2, #0
 80036c4:	2100      	movs	r1, #0
 80036c6:	2012      	movs	r0, #18
 80036c8:	f001 fa59 	bl	8004b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80036cc:	2012      	movs	r0, #18
 80036ce:	f001 fa72 	bl	8004bb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80036d2:	bf00      	nop
 80036d4:	3710      	adds	r7, #16
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	40012000 	.word	0x40012000
 80036e0:	40023800 	.word	0x40023800

080036e4 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b085      	sub	sp, #20
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a0b      	ldr	r2, [pc, #44]	; (8003720 <HAL_CRC_MspInit+0x3c>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d10d      	bne.n	8003712 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80036f6:	2300      	movs	r3, #0
 80036f8:	60fb      	str	r3, [r7, #12]
 80036fa:	4b0a      	ldr	r3, [pc, #40]	; (8003724 <HAL_CRC_MspInit+0x40>)
 80036fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036fe:	4a09      	ldr	r2, [pc, #36]	; (8003724 <HAL_CRC_MspInit+0x40>)
 8003700:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003704:	6313      	str	r3, [r2, #48]	; 0x30
 8003706:	4b07      	ldr	r3, [pc, #28]	; (8003724 <HAL_CRC_MspInit+0x40>)
 8003708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800370e:	60fb      	str	r3, [r7, #12]
 8003710:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8003712:	bf00      	nop
 8003714:	3714      	adds	r7, #20
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	40023000 	.word	0x40023000
 8003724:	40023800 	.word	0x40023800

08003728 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b08a      	sub	sp, #40	; 0x28
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003730:	f107 0314 	add.w	r3, r7, #20
 8003734:	2200      	movs	r2, #0
 8003736:	601a      	str	r2, [r3, #0]
 8003738:	605a      	str	r2, [r3, #4]
 800373a:	609a      	str	r2, [r3, #8]
 800373c:	60da      	str	r2, [r3, #12]
 800373e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a19      	ldr	r2, [pc, #100]	; (80037ac <HAL_SPI_MspInit+0x84>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d12b      	bne.n	80037a2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800374a:	2300      	movs	r3, #0
 800374c:	613b      	str	r3, [r7, #16]
 800374e:	4b18      	ldr	r3, [pc, #96]	; (80037b0 <HAL_SPI_MspInit+0x88>)
 8003750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003752:	4a17      	ldr	r2, [pc, #92]	; (80037b0 <HAL_SPI_MspInit+0x88>)
 8003754:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003758:	6453      	str	r3, [r2, #68]	; 0x44
 800375a:	4b15      	ldr	r3, [pc, #84]	; (80037b0 <HAL_SPI_MspInit+0x88>)
 800375c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800375e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003762:	613b      	str	r3, [r7, #16]
 8003764:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003766:	2300      	movs	r3, #0
 8003768:	60fb      	str	r3, [r7, #12]
 800376a:	4b11      	ldr	r3, [pc, #68]	; (80037b0 <HAL_SPI_MspInit+0x88>)
 800376c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800376e:	4a10      	ldr	r2, [pc, #64]	; (80037b0 <HAL_SPI_MspInit+0x88>)
 8003770:	f043 0301 	orr.w	r3, r3, #1
 8003774:	6313      	str	r3, [r2, #48]	; 0x30
 8003776:	4b0e      	ldr	r3, [pc, #56]	; (80037b0 <HAL_SPI_MspInit+0x88>)
 8003778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800377a:	f003 0301 	and.w	r3, r3, #1
 800377e:	60fb      	str	r3, [r7, #12]
 8003780:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = RF_SCK_Pin|RF_MISO_Pin|RF_MOSI_Pin;
 8003782:	23e0      	movs	r3, #224	; 0xe0
 8003784:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003786:	2302      	movs	r3, #2
 8003788:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800378a:	2300      	movs	r3, #0
 800378c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800378e:	2303      	movs	r3, #3
 8003790:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003792:	2305      	movs	r3, #5
 8003794:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003796:	f107 0314 	add.w	r3, r7, #20
 800379a:	4619      	mov	r1, r3
 800379c:	4805      	ldr	r0, [pc, #20]	; (80037b4 <HAL_SPI_MspInit+0x8c>)
 800379e:	f001 feaf 	bl	8005500 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80037a2:	bf00      	nop
 80037a4:	3728      	adds	r7, #40	; 0x28
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	40013000 	.word	0x40013000
 80037b0:	40023800 	.word	0x40023800
 80037b4:	40020000 	.word	0x40020000

080037b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b086      	sub	sp, #24
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037c8:	d116      	bne.n	80037f8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80037ca:	2300      	movs	r3, #0
 80037cc:	617b      	str	r3, [r7, #20]
 80037ce:	4b36      	ldr	r3, [pc, #216]	; (80038a8 <HAL_TIM_Base_MspInit+0xf0>)
 80037d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d2:	4a35      	ldr	r2, [pc, #212]	; (80038a8 <HAL_TIM_Base_MspInit+0xf0>)
 80037d4:	f043 0301 	orr.w	r3, r3, #1
 80037d8:	6413      	str	r3, [r2, #64]	; 0x40
 80037da:	4b33      	ldr	r3, [pc, #204]	; (80038a8 <HAL_TIM_Base_MspInit+0xf0>)
 80037dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	617b      	str	r3, [r7, #20]
 80037e4:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80037e6:	2200      	movs	r2, #0
 80037e8:	2100      	movs	r1, #0
 80037ea:	201c      	movs	r0, #28
 80037ec:	f001 f9c7 	bl	8004b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80037f0:	201c      	movs	r0, #28
 80037f2:	f001 f9e0 	bl	8004bb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80037f6:	e052      	b.n	800389e <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM3)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a2b      	ldr	r2, [pc, #172]	; (80038ac <HAL_TIM_Base_MspInit+0xf4>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d116      	bne.n	8003830 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003802:	2300      	movs	r3, #0
 8003804:	613b      	str	r3, [r7, #16]
 8003806:	4b28      	ldr	r3, [pc, #160]	; (80038a8 <HAL_TIM_Base_MspInit+0xf0>)
 8003808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380a:	4a27      	ldr	r2, [pc, #156]	; (80038a8 <HAL_TIM_Base_MspInit+0xf0>)
 800380c:	f043 0302 	orr.w	r3, r3, #2
 8003810:	6413      	str	r3, [r2, #64]	; 0x40
 8003812:	4b25      	ldr	r3, [pc, #148]	; (80038a8 <HAL_TIM_Base_MspInit+0xf0>)
 8003814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	613b      	str	r3, [r7, #16]
 800381c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800381e:	2200      	movs	r2, #0
 8003820:	2100      	movs	r1, #0
 8003822:	201d      	movs	r0, #29
 8003824:	f001 f9ab 	bl	8004b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003828:	201d      	movs	r0, #29
 800382a:	f001 f9c4 	bl	8004bb6 <HAL_NVIC_EnableIRQ>
}
 800382e:	e036      	b.n	800389e <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM4)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a1e      	ldr	r2, [pc, #120]	; (80038b0 <HAL_TIM_Base_MspInit+0xf8>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d116      	bne.n	8003868 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800383a:	2300      	movs	r3, #0
 800383c:	60fb      	str	r3, [r7, #12]
 800383e:	4b1a      	ldr	r3, [pc, #104]	; (80038a8 <HAL_TIM_Base_MspInit+0xf0>)
 8003840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003842:	4a19      	ldr	r2, [pc, #100]	; (80038a8 <HAL_TIM_Base_MspInit+0xf0>)
 8003844:	f043 0304 	orr.w	r3, r3, #4
 8003848:	6413      	str	r3, [r2, #64]	; 0x40
 800384a:	4b17      	ldr	r3, [pc, #92]	; (80038a8 <HAL_TIM_Base_MspInit+0xf0>)
 800384c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384e:	f003 0304 	and.w	r3, r3, #4
 8003852:	60fb      	str	r3, [r7, #12]
 8003854:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003856:	2200      	movs	r2, #0
 8003858:	2100      	movs	r1, #0
 800385a:	201e      	movs	r0, #30
 800385c:	f001 f98f 	bl	8004b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003860:	201e      	movs	r0, #30
 8003862:	f001 f9a8 	bl	8004bb6 <HAL_NVIC_EnableIRQ>
}
 8003866:	e01a      	b.n	800389e <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM5)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a11      	ldr	r2, [pc, #68]	; (80038b4 <HAL_TIM_Base_MspInit+0xfc>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d115      	bne.n	800389e <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003872:	2300      	movs	r3, #0
 8003874:	60bb      	str	r3, [r7, #8]
 8003876:	4b0c      	ldr	r3, [pc, #48]	; (80038a8 <HAL_TIM_Base_MspInit+0xf0>)
 8003878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387a:	4a0b      	ldr	r2, [pc, #44]	; (80038a8 <HAL_TIM_Base_MspInit+0xf0>)
 800387c:	f043 0308 	orr.w	r3, r3, #8
 8003880:	6413      	str	r3, [r2, #64]	; 0x40
 8003882:	4b09      	ldr	r3, [pc, #36]	; (80038a8 <HAL_TIM_Base_MspInit+0xf0>)
 8003884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003886:	f003 0308 	and.w	r3, r3, #8
 800388a:	60bb      	str	r3, [r7, #8]
 800388c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800388e:	2200      	movs	r2, #0
 8003890:	2100      	movs	r1, #0
 8003892:	2032      	movs	r0, #50	; 0x32
 8003894:	f001 f973 	bl	8004b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003898:	2032      	movs	r0, #50	; 0x32
 800389a:	f001 f98c 	bl	8004bb6 <HAL_NVIC_EnableIRQ>
}
 800389e:	bf00      	nop
 80038a0:	3718      	adds	r7, #24
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	40023800 	.word	0x40023800
 80038ac:	40000400 	.word	0x40000400
 80038b0:	40000800 	.word	0x40000800
 80038b4:	40000c00 	.word	0x40000c00

080038b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b08e      	sub	sp, #56	; 0x38
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038c4:	2200      	movs	r2, #0
 80038c6:	601a      	str	r2, [r3, #0]
 80038c8:	605a      	str	r2, [r3, #4]
 80038ca:	609a      	str	r2, [r3, #8]
 80038cc:	60da      	str	r2, [r3, #12]
 80038ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a6f      	ldr	r2, [pc, #444]	; (8003a94 <HAL_UART_MspInit+0x1dc>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d164      	bne.n	80039a4 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80038da:	2300      	movs	r3, #0
 80038dc:	623b      	str	r3, [r7, #32]
 80038de:	4b6e      	ldr	r3, [pc, #440]	; (8003a98 <HAL_UART_MspInit+0x1e0>)
 80038e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038e2:	4a6d      	ldr	r2, [pc, #436]	; (8003a98 <HAL_UART_MspInit+0x1e0>)
 80038e4:	f043 0310 	orr.w	r3, r3, #16
 80038e8:	6453      	str	r3, [r2, #68]	; 0x44
 80038ea:	4b6b      	ldr	r3, [pc, #428]	; (8003a98 <HAL_UART_MspInit+0x1e0>)
 80038ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ee:	f003 0310 	and.w	r3, r3, #16
 80038f2:	623b      	str	r3, [r7, #32]
 80038f4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038f6:	2300      	movs	r3, #0
 80038f8:	61fb      	str	r3, [r7, #28]
 80038fa:	4b67      	ldr	r3, [pc, #412]	; (8003a98 <HAL_UART_MspInit+0x1e0>)
 80038fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fe:	4a66      	ldr	r2, [pc, #408]	; (8003a98 <HAL_UART_MspInit+0x1e0>)
 8003900:	f043 0301 	orr.w	r3, r3, #1
 8003904:	6313      	str	r3, [r2, #48]	; 0x30
 8003906:	4b64      	ldr	r3, [pc, #400]	; (8003a98 <HAL_UART_MspInit+0x1e0>)
 8003908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390a:	f003 0301 	and.w	r3, r3, #1
 800390e:	61fb      	str	r3, [r7, #28]
 8003910:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 8003912:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003916:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003918:	2302      	movs	r3, #2
 800391a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800391c:	2300      	movs	r3, #0
 800391e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003920:	2303      	movs	r3, #3
 8003922:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003924:	2307      	movs	r3, #7
 8003926:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003928:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800392c:	4619      	mov	r1, r3
 800392e:	485b      	ldr	r0, [pc, #364]	; (8003a9c <HAL_UART_MspInit+0x1e4>)
 8003930:	f001 fde6 	bl	8005500 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003934:	4b5a      	ldr	r3, [pc, #360]	; (8003aa0 <HAL_UART_MspInit+0x1e8>)
 8003936:	4a5b      	ldr	r2, [pc, #364]	; (8003aa4 <HAL_UART_MspInit+0x1ec>)
 8003938:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800393a:	4b59      	ldr	r3, [pc, #356]	; (8003aa0 <HAL_UART_MspInit+0x1e8>)
 800393c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003940:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003942:	4b57      	ldr	r3, [pc, #348]	; (8003aa0 <HAL_UART_MspInit+0x1e8>)
 8003944:	2200      	movs	r2, #0
 8003946:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003948:	4b55      	ldr	r3, [pc, #340]	; (8003aa0 <HAL_UART_MspInit+0x1e8>)
 800394a:	2200      	movs	r2, #0
 800394c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800394e:	4b54      	ldr	r3, [pc, #336]	; (8003aa0 <HAL_UART_MspInit+0x1e8>)
 8003950:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003954:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003956:	4b52      	ldr	r3, [pc, #328]	; (8003aa0 <HAL_UART_MspInit+0x1e8>)
 8003958:	2200      	movs	r2, #0
 800395a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800395c:	4b50      	ldr	r3, [pc, #320]	; (8003aa0 <HAL_UART_MspInit+0x1e8>)
 800395e:	2200      	movs	r2, #0
 8003960:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003962:	4b4f      	ldr	r3, [pc, #316]	; (8003aa0 <HAL_UART_MspInit+0x1e8>)
 8003964:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003968:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800396a:	4b4d      	ldr	r3, [pc, #308]	; (8003aa0 <HAL_UART_MspInit+0x1e8>)
 800396c:	2200      	movs	r2, #0
 800396e:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003970:	4b4b      	ldr	r3, [pc, #300]	; (8003aa0 <HAL_UART_MspInit+0x1e8>)
 8003972:	2200      	movs	r2, #0
 8003974:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003976:	484a      	ldr	r0, [pc, #296]	; (8003aa0 <HAL_UART_MspInit+0x1e8>)
 8003978:	f001 f962 	bl	8004c40 <HAL_DMA_Init>
 800397c:	4603      	mov	r3, r0
 800397e:	2b00      	cmp	r3, #0
 8003980:	d001      	beq.n	8003986 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8003982:	f7ff fe59 	bl	8003638 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a45      	ldr	r2, [pc, #276]	; (8003aa0 <HAL_UART_MspInit+0x1e8>)
 800398a:	639a      	str	r2, [r3, #56]	; 0x38
 800398c:	4a44      	ldr	r2, [pc, #272]	; (8003aa0 <HAL_UART_MspInit+0x1e8>)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8003992:	2200      	movs	r2, #0
 8003994:	2101      	movs	r1, #1
 8003996:	2025      	movs	r0, #37	; 0x25
 8003998:	f001 f8f1 	bl	8004b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800399c:	2025      	movs	r0, #37	; 0x25
 800399e:	f001 f90a 	bl	8004bb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80039a2:	e073      	b.n	8003a8c <HAL_UART_MspInit+0x1d4>
  else if(huart->Instance==USART2)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a3f      	ldr	r2, [pc, #252]	; (8003aa8 <HAL_UART_MspInit+0x1f0>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d134      	bne.n	8003a18 <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART2_CLK_ENABLE();
 80039ae:	2300      	movs	r3, #0
 80039b0:	61bb      	str	r3, [r7, #24]
 80039b2:	4b39      	ldr	r3, [pc, #228]	; (8003a98 <HAL_UART_MspInit+0x1e0>)
 80039b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b6:	4a38      	ldr	r2, [pc, #224]	; (8003a98 <HAL_UART_MspInit+0x1e0>)
 80039b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039bc:	6413      	str	r3, [r2, #64]	; 0x40
 80039be:	4b36      	ldr	r3, [pc, #216]	; (8003a98 <HAL_UART_MspInit+0x1e0>)
 80039c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039c6:	61bb      	str	r3, [r7, #24]
 80039c8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039ca:	2300      	movs	r3, #0
 80039cc:	617b      	str	r3, [r7, #20]
 80039ce:	4b32      	ldr	r3, [pc, #200]	; (8003a98 <HAL_UART_MspInit+0x1e0>)
 80039d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d2:	4a31      	ldr	r2, [pc, #196]	; (8003a98 <HAL_UART_MspInit+0x1e0>)
 80039d4:	f043 0301 	orr.w	r3, r3, #1
 80039d8:	6313      	str	r3, [r2, #48]	; 0x30
 80039da:	4b2f      	ldr	r3, [pc, #188]	; (8003a98 <HAL_UART_MspInit+0x1e0>)
 80039dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039de:	f003 0301 	and.w	r3, r3, #1
 80039e2:	617b      	str	r3, [r7, #20]
 80039e4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GSM_TX_Pin|GSM_RX_Pin;
 80039e6:	230c      	movs	r3, #12
 80039e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039ea:	2302      	movs	r3, #2
 80039ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ee:	2300      	movs	r3, #0
 80039f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039f2:	2303      	movs	r3, #3
 80039f4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80039f6:	2307      	movs	r3, #7
 80039f8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039fe:	4619      	mov	r1, r3
 8003a00:	4826      	ldr	r0, [pc, #152]	; (8003a9c <HAL_UART_MspInit+0x1e4>)
 8003a02:	f001 fd7d 	bl	8005500 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8003a06:	2200      	movs	r2, #0
 8003a08:	2101      	movs	r1, #1
 8003a0a:	2026      	movs	r0, #38	; 0x26
 8003a0c:	f001 f8b7 	bl	8004b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003a10:	2026      	movs	r0, #38	; 0x26
 8003a12:	f001 f8d0 	bl	8004bb6 <HAL_NVIC_EnableIRQ>
}
 8003a16:	e039      	b.n	8003a8c <HAL_UART_MspInit+0x1d4>
  else if(huart->Instance==USART6)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a23      	ldr	r2, [pc, #140]	; (8003aac <HAL_UART_MspInit+0x1f4>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d134      	bne.n	8003a8c <HAL_UART_MspInit+0x1d4>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003a22:	2300      	movs	r3, #0
 8003a24:	613b      	str	r3, [r7, #16]
 8003a26:	4b1c      	ldr	r3, [pc, #112]	; (8003a98 <HAL_UART_MspInit+0x1e0>)
 8003a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a2a:	4a1b      	ldr	r2, [pc, #108]	; (8003a98 <HAL_UART_MspInit+0x1e0>)
 8003a2c:	f043 0320 	orr.w	r3, r3, #32
 8003a30:	6453      	str	r3, [r2, #68]	; 0x44
 8003a32:	4b19      	ldr	r3, [pc, #100]	; (8003a98 <HAL_UART_MspInit+0x1e0>)
 8003a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a36:	f003 0320 	and.w	r3, r3, #32
 8003a3a:	613b      	str	r3, [r7, #16]
 8003a3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a3e:	2300      	movs	r3, #0
 8003a40:	60fb      	str	r3, [r7, #12]
 8003a42:	4b15      	ldr	r3, [pc, #84]	; (8003a98 <HAL_UART_MspInit+0x1e0>)
 8003a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a46:	4a14      	ldr	r2, [pc, #80]	; (8003a98 <HAL_UART_MspInit+0x1e0>)
 8003a48:	f043 0301 	orr.w	r3, r3, #1
 8003a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8003a4e:	4b12      	ldr	r3, [pc, #72]	; (8003a98 <HAL_UART_MspInit+0x1e0>)
 8003a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a52:	f003 0301 	and.w	r3, r3, #1
 8003a56:	60fb      	str	r3, [r7, #12]
 8003a58:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TX_Pin|RX_Pin;
 8003a5a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003a5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a60:	2302      	movs	r3, #2
 8003a62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a64:	2300      	movs	r3, #0
 8003a66:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a68:	2303      	movs	r3, #3
 8003a6a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003a6c:	2308      	movs	r3, #8
 8003a6e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a74:	4619      	mov	r1, r3
 8003a76:	4809      	ldr	r0, [pc, #36]	; (8003a9c <HAL_UART_MspInit+0x1e4>)
 8003a78:	f001 fd42 	bl	8005500 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	2100      	movs	r1, #0
 8003a80:	2047      	movs	r0, #71	; 0x47
 8003a82:	f001 f87c 	bl	8004b7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003a86:	2047      	movs	r0, #71	; 0x47
 8003a88:	f001 f895 	bl	8004bb6 <HAL_NVIC_EnableIRQ>
}
 8003a8c:	bf00      	nop
 8003a8e:	3738      	adds	r7, #56	; 0x38
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	40011000 	.word	0x40011000
 8003a98:	40023800 	.word	0x40023800
 8003a9c:	40020000 	.word	0x40020000
 8003aa0:	20000564 	.word	0x20000564
 8003aa4:	40026440 	.word	0x40026440
 8003aa8:	40004400 	.word	0x40004400
 8003aac:	40011400 	.word	0x40011400

08003ab0 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a20      	ldr	r2, [pc, #128]	; (8003b40 <HAL_UART_MspDeInit+0x90>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d113      	bne.n	8003aea <HAL_UART_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8003ac2:	4b20      	ldr	r3, [pc, #128]	; (8003b44 <HAL_UART_MspDeInit+0x94>)
 8003ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ac6:	4a1f      	ldr	r2, [pc, #124]	; (8003b44 <HAL_UART_MspDeInit+0x94>)
 8003ac8:	f023 0310 	bic.w	r3, r3, #16
 8003acc:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPS_TX_Pin|GPS_RX_Pin);
 8003ace:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003ad2:	481d      	ldr	r0, [pc, #116]	; (8003b48 <HAL_UART_MspDeInit+0x98>)
 8003ad4:	f001 fe98 	bl	8005808 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003adc:	4618      	mov	r0, r3
 8003ade:	f001 f95d 	bl	8004d9c <HAL_DMA_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8003ae2:	2025      	movs	r0, #37	; 0x25
 8003ae4:	f001 f875 	bl	8004bd2 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART6_MspDeInit 1 */

  /* USER CODE END USART6_MspDeInit 1 */
  }

}
 8003ae8:	e025      	b.n	8003b36 <HAL_UART_MspDeInit+0x86>
  else if(huart->Instance==USART2)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a17      	ldr	r2, [pc, #92]	; (8003b4c <HAL_UART_MspDeInit+0x9c>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d10d      	bne.n	8003b10 <HAL_UART_MspDeInit+0x60>
    __HAL_RCC_USART2_CLK_DISABLE();
 8003af4:	4b13      	ldr	r3, [pc, #76]	; (8003b44 <HAL_UART_MspDeInit+0x94>)
 8003af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af8:	4a12      	ldr	r2, [pc, #72]	; (8003b44 <HAL_UART_MspDeInit+0x94>)
 8003afa:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003afe:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GSM_TX_Pin|GSM_RX_Pin);
 8003b00:	210c      	movs	r1, #12
 8003b02:	4811      	ldr	r0, [pc, #68]	; (8003b48 <HAL_UART_MspDeInit+0x98>)
 8003b04:	f001 fe80 	bl	8005808 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8003b08:	2026      	movs	r0, #38	; 0x26
 8003b0a:	f001 f862 	bl	8004bd2 <HAL_NVIC_DisableIRQ>
}
 8003b0e:	e012      	b.n	8003b36 <HAL_UART_MspDeInit+0x86>
  else if(huart->Instance==USART6)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a0e      	ldr	r2, [pc, #56]	; (8003b50 <HAL_UART_MspDeInit+0xa0>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d10d      	bne.n	8003b36 <HAL_UART_MspDeInit+0x86>
    __HAL_RCC_USART6_CLK_DISABLE();
 8003b1a:	4b0a      	ldr	r3, [pc, #40]	; (8003b44 <HAL_UART_MspDeInit+0x94>)
 8003b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b1e:	4a09      	ldr	r2, [pc, #36]	; (8003b44 <HAL_UART_MspDeInit+0x94>)
 8003b20:	f023 0320 	bic.w	r3, r3, #32
 8003b24:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_GPIO_DeInit(GPIOA, TX_Pin|RX_Pin);
 8003b26:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003b2a:	4807      	ldr	r0, [pc, #28]	; (8003b48 <HAL_UART_MspDeInit+0x98>)
 8003b2c:	f001 fe6c 	bl	8005808 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 8003b30:	2047      	movs	r0, #71	; 0x47
 8003b32:	f001 f84e 	bl	8004bd2 <HAL_NVIC_DisableIRQ>
}
 8003b36:	bf00      	nop
 8003b38:	3708      	adds	r7, #8
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	40011000 	.word	0x40011000
 8003b44:	40023800 	.word	0x40023800
 8003b48:	40020000 	.word	0x40020000
 8003b4c:	40004400 	.word	0x40004400
 8003b50:	40011400 	.word	0x40011400

08003b54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b54:	b480      	push	{r7}
 8003b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003b58:	e7fe      	b.n	8003b58 <NMI_Handler+0x4>

08003b5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b5a:	b480      	push	{r7}
 8003b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b5e:	e7fe      	b.n	8003b5e <HardFault_Handler+0x4>

08003b60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b60:	b480      	push	{r7}
 8003b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003b64:	e7fe      	b.n	8003b64 <MemManage_Handler+0x4>

08003b66 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b66:	b480      	push	{r7}
 8003b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003b6a:	e7fe      	b.n	8003b6a <BusFault_Handler+0x4>

08003b6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003b70:	e7fe      	b.n	8003b70 <UsageFault_Handler+0x4>

08003b72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003b72:	b480      	push	{r7}
 8003b74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003b76:	bf00      	nop
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr

08003b80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003b80:	b480      	push	{r7}
 8003b82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003b84:	bf00      	nop
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr

08003b8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003b8e:	b480      	push	{r7}
 8003b90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003b92:	bf00      	nop
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ba0:	f000 f9b8 	bl	8003f14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ba4:	bf00      	nop
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003bac:	4802      	ldr	r0, [pc, #8]	; (8003bb8 <ADC_IRQHandler+0x10>)
 8003bae:	f000 fb78 	bl	80042a2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003bb2:	bf00      	nop
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	200002d0 	.word	0x200002d0

08003bbc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RF_DIO0_Pin);
 8003bc0:	2020      	movs	r0, #32
 8003bc2:	f001 ff1f 	bl	8005a04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003bc6:	bf00      	nop
 8003bc8:	bd80      	pop	{r7, pc}
	...

08003bcc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003bd0:	4802      	ldr	r0, [pc, #8]	; (8003bdc <TIM2_IRQHandler+0x10>)
 8003bd2:	f003 f8e8 	bl	8006da6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003bd6:	bf00      	nop
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	20000378 	.word	0x20000378

08003be0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003be4:	4802      	ldr	r0, [pc, #8]	; (8003bf0 <TIM3_IRQHandler+0x10>)
 8003be6:	f003 f8de 	bl	8006da6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003bea:	bf00      	nop
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	200003c0 	.word	0x200003c0

08003bf4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003bf8:	4802      	ldr	r0, [pc, #8]	; (8003c04 <TIM4_IRQHandler+0x10>)
 8003bfa:	f003 f8d4 	bl	8006da6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003bfe:	bf00      	nop
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	20000408 	.word	0x20000408

08003c08 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003c0c:	4802      	ldr	r0, [pc, #8]	; (8003c18 <USART1_IRQHandler+0x10>)
 8003c0e:	f003 ff25 	bl	8007a5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003c12:	bf00      	nop
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	20000498 	.word	0x20000498

08003c1c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003c20:	4802      	ldr	r0, [pc, #8]	; (8003c2c <USART2_IRQHandler+0x10>)
 8003c22:	f003 ff1b 	bl	8007a5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003c26:	bf00      	nop
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	200004dc 	.word	0x200004dc

08003c30 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003c34:	4802      	ldr	r0, [pc, #8]	; (8003c40 <TIM5_IRQHandler+0x10>)
 8003c36:	f003 f8b6 	bl	8006da6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003c3a:	bf00      	nop
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	bf00      	nop
 8003c40:	20000450 	.word	0x20000450

08003c44 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003c48:	4802      	ldr	r0, [pc, #8]	; (8003c54 <DMA2_Stream2_IRQHandler+0x10>)
 8003c4a:	f001 f9ef 	bl	800502c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003c4e:	bf00      	nop
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	20000564 	.word	0x20000564

08003c58 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003c5c:	4802      	ldr	r0, [pc, #8]	; (8003c68 <USART6_IRQHandler+0x10>)
 8003c5e:	f003 fefd 	bl	8007a5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8003c62:	bf00      	nop
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	20000520 	.word	0x20000520

08003c6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	af00      	add	r7, sp, #0
	return 1;
 8003c70:	2301      	movs	r3, #1
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	46bd      	mov	sp, r7
 8003c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7a:	4770      	bx	lr

08003c7c <_kill>:

int _kill(int pid, int sig)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003c86:	f005 f879 	bl	8008d7c <__errno>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2216      	movs	r2, #22
 8003c8e:	601a      	str	r2, [r3, #0]
	return -1;
 8003c90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3708      	adds	r7, #8
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <_exit>:

void _exit (int status)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003ca4:	f04f 31ff 	mov.w	r1, #4294967295
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f7ff ffe7 	bl	8003c7c <_kill>
	while (1) {}		/* Make sure we hang here */
 8003cae:	e7fe      	b.n	8003cae <_exit+0x12>

08003cb0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b086      	sub	sp, #24
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	617b      	str	r3, [r7, #20]
 8003cc0:	e00a      	b.n	8003cd8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003cc2:	f3af 8000 	nop.w
 8003cc6:	4601      	mov	r1, r0
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	1c5a      	adds	r2, r3, #1
 8003ccc:	60ba      	str	r2, [r7, #8]
 8003cce:	b2ca      	uxtb	r2, r1
 8003cd0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	617b      	str	r3, [r7, #20]
 8003cd8:	697a      	ldr	r2, [r7, #20]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	dbf0      	blt.n	8003cc2 <_read+0x12>
	}

return len;
 8003ce0:	687b      	ldr	r3, [r7, #4]
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3718      	adds	r7, #24
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}

08003cea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003cea:	b580      	push	{r7, lr}
 8003cec:	b086      	sub	sp, #24
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	60f8      	str	r0, [r7, #12]
 8003cf2:	60b9      	str	r1, [r7, #8]
 8003cf4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	617b      	str	r3, [r7, #20]
 8003cfa:	e009      	b.n	8003d10 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	1c5a      	adds	r2, r3, #1
 8003d00:	60ba      	str	r2, [r7, #8]
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	4618      	mov	r0, r3
 8003d06:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	3301      	adds	r3, #1
 8003d0e:	617b      	str	r3, [r7, #20]
 8003d10:	697a      	ldr	r2, [r7, #20]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	429a      	cmp	r2, r3
 8003d16:	dbf1      	blt.n	8003cfc <_write+0x12>
	}
	return len;
 8003d18:	687b      	ldr	r3, [r7, #4]
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3718      	adds	r7, #24
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}

08003d22 <_close>:

int _close(int file)
{
 8003d22:	b480      	push	{r7}
 8003d24:	b083      	sub	sp, #12
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	6078      	str	r0, [r7, #4]
	return -1;
 8003d2a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	370c      	adds	r7, #12
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr

08003d3a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d3a:	b480      	push	{r7}
 8003d3c:	b083      	sub	sp, #12
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
 8003d42:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003d4a:	605a      	str	r2, [r3, #4]
	return 0;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	370c      	adds	r7, #12
 8003d52:	46bd      	mov	sp, r7
 8003d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d58:	4770      	bx	lr

08003d5a <_isatty>:

int _isatty(int file)
{
 8003d5a:	b480      	push	{r7}
 8003d5c:	b083      	sub	sp, #12
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	6078      	str	r0, [r7, #4]
	return 1;
 8003d62:	2301      	movs	r3, #1
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	370c      	adds	r7, #12
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr

08003d70 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b085      	sub	sp, #20
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	607a      	str	r2, [r7, #4]
	return 0;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3714      	adds	r7, #20
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr
	...

08003d8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b086      	sub	sp, #24
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003d94:	4a14      	ldr	r2, [pc, #80]	; (8003de8 <_sbrk+0x5c>)
 8003d96:	4b15      	ldr	r3, [pc, #84]	; (8003dec <_sbrk+0x60>)
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003da0:	4b13      	ldr	r3, [pc, #76]	; (8003df0 <_sbrk+0x64>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d102      	bne.n	8003dae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003da8:	4b11      	ldr	r3, [pc, #68]	; (8003df0 <_sbrk+0x64>)
 8003daa:	4a12      	ldr	r2, [pc, #72]	; (8003df4 <_sbrk+0x68>)
 8003dac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003dae:	4b10      	ldr	r3, [pc, #64]	; (8003df0 <_sbrk+0x64>)
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	4413      	add	r3, r2
 8003db6:	693a      	ldr	r2, [r7, #16]
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d207      	bcs.n	8003dcc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003dbc:	f004 ffde 	bl	8008d7c <__errno>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	220c      	movs	r2, #12
 8003dc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8003dca:	e009      	b.n	8003de0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003dcc:	4b08      	ldr	r3, [pc, #32]	; (8003df0 <_sbrk+0x64>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003dd2:	4b07      	ldr	r3, [pc, #28]	; (8003df0 <_sbrk+0x64>)
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4413      	add	r3, r2
 8003dda:	4a05      	ldr	r2, [pc, #20]	; (8003df0 <_sbrk+0x64>)
 8003ddc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003dde:	68fb      	ldr	r3, [r7, #12]
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3718      	adds	r7, #24
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	20018000 	.word	0x20018000
 8003dec:	00000400 	.word	0x00000400
 8003df0:	200006f0 	.word	0x200006f0
 8003df4:	20000708 	.word	0x20000708

08003df8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003dfc:	4b06      	ldr	r3, [pc, #24]	; (8003e18 <SystemInit+0x20>)
 8003dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e02:	4a05      	ldr	r2, [pc, #20]	; (8003e18 <SystemInit+0x20>)
 8003e04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003e0c:	bf00      	nop
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop
 8003e18:	e000ed00 	.word	0xe000ed00

08003e1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003e1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003e54 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003e20:	480d      	ldr	r0, [pc, #52]	; (8003e58 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003e22:	490e      	ldr	r1, [pc, #56]	; (8003e5c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003e24:	4a0e      	ldr	r2, [pc, #56]	; (8003e60 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003e26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e28:	e002      	b.n	8003e30 <LoopCopyDataInit>

08003e2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e2e:	3304      	adds	r3, #4

08003e30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e34:	d3f9      	bcc.n	8003e2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e36:	4a0b      	ldr	r2, [pc, #44]	; (8003e64 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003e38:	4c0b      	ldr	r4, [pc, #44]	; (8003e68 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003e3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e3c:	e001      	b.n	8003e42 <LoopFillZerobss>

08003e3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e40:	3204      	adds	r2, #4

08003e42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e44:	d3fb      	bcc.n	8003e3e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003e46:	f7ff ffd7 	bl	8003df8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003e4a:	f004 ff9d 	bl	8008d88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e4e:	f7fe fb23 	bl	8002498 <main>
  bx  lr    
 8003e52:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003e54:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003e58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e5c:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8003e60:	0800c1b4 	.word	0x0800c1b4
  ldr r2, =_sbss
 8003e64:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8003e68:	20000708 	.word	0x20000708

08003e6c <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e6c:	e7fe      	b.n	8003e6c <DMA1_Stream0_IRQHandler>
	...

08003e70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003e74:	4b0e      	ldr	r3, [pc, #56]	; (8003eb0 <HAL_Init+0x40>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a0d      	ldr	r2, [pc, #52]	; (8003eb0 <HAL_Init+0x40>)
 8003e7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003e80:	4b0b      	ldr	r3, [pc, #44]	; (8003eb0 <HAL_Init+0x40>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a0a      	ldr	r2, [pc, #40]	; (8003eb0 <HAL_Init+0x40>)
 8003e86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e8c:	4b08      	ldr	r3, [pc, #32]	; (8003eb0 <HAL_Init+0x40>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a07      	ldr	r2, [pc, #28]	; (8003eb0 <HAL_Init+0x40>)
 8003e92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e98:	2003      	movs	r0, #3
 8003e9a:	f000 fe65 	bl	8004b68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e9e:	200f      	movs	r0, #15
 8003ea0:	f000 f808 	bl	8003eb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ea4:	f7ff fbce 	bl	8003644 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ea8:	2300      	movs	r3, #0
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	40023c00 	.word	0x40023c00

08003eb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b082      	sub	sp, #8
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003ebc:	4b12      	ldr	r3, [pc, #72]	; (8003f08 <HAL_InitTick+0x54>)
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	4b12      	ldr	r3, [pc, #72]	; (8003f0c <HAL_InitTick+0x58>)
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003eca:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f000 fe8b 	bl	8004bee <HAL_SYSTICK_Config>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d001      	beq.n	8003ee2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e00e      	b.n	8003f00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2b0f      	cmp	r3, #15
 8003ee6:	d80a      	bhi.n	8003efe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ee8:	2200      	movs	r2, #0
 8003eea:	6879      	ldr	r1, [r7, #4]
 8003eec:	f04f 30ff 	mov.w	r0, #4294967295
 8003ef0:	f000 fe45 	bl	8004b7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003ef4:	4a06      	ldr	r2, [pc, #24]	; (8003f10 <HAL_InitTick+0x5c>)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003efa:	2300      	movs	r3, #0
 8003efc:	e000      	b.n	8003f00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	3708      	adds	r7, #8
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	20000028 	.word	0x20000028
 8003f0c:	20000030 	.word	0x20000030
 8003f10:	2000002c 	.word	0x2000002c

08003f14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f18:	4b06      	ldr	r3, [pc, #24]	; (8003f34 <HAL_IncTick+0x20>)
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	4b06      	ldr	r3, [pc, #24]	; (8003f38 <HAL_IncTick+0x24>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4413      	add	r3, r2
 8003f24:	4a04      	ldr	r2, [pc, #16]	; (8003f38 <HAL_IncTick+0x24>)
 8003f26:	6013      	str	r3, [r2, #0]
}
 8003f28:	bf00      	nop
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	20000030 	.word	0x20000030
 8003f38:	200006f4 	.word	0x200006f4

08003f3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	af00      	add	r7, sp, #0
  return uwTick;
 8003f40:	4b03      	ldr	r3, [pc, #12]	; (8003f50 <HAL_GetTick+0x14>)
 8003f42:	681b      	ldr	r3, [r3, #0]
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	200006f4 	.word	0x200006f4

08003f54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f5c:	f7ff ffee 	bl	8003f3c <HAL_GetTick>
 8003f60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f6c:	d005      	beq.n	8003f7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f6e:	4b0a      	ldr	r3, [pc, #40]	; (8003f98 <HAL_Delay+0x44>)
 8003f70:	781b      	ldrb	r3, [r3, #0]
 8003f72:	461a      	mov	r2, r3
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	4413      	add	r3, r2
 8003f78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003f7a:	bf00      	nop
 8003f7c:	f7ff ffde 	bl	8003f3c <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	68fa      	ldr	r2, [r7, #12]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d8f7      	bhi.n	8003f7c <HAL_Delay+0x28>
  {
  }
}
 8003f8c:	bf00      	nop
 8003f8e:	bf00      	nop
 8003f90:	3710      	adds	r7, #16
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	bf00      	nop
 8003f98:	20000030 	.word	0x20000030

08003f9c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d101      	bne.n	8003fb2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e033      	b.n	800401a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d109      	bne.n	8003fce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f7ff fb6a 	bl	8003694 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd2:	f003 0310 	and.w	r3, r3, #16
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d118      	bne.n	800400c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fde:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003fe2:	f023 0302 	bic.w	r3, r3, #2
 8003fe6:	f043 0202 	orr.w	r2, r3, #2
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f000 fbc0 	bl	8004774 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ffe:	f023 0303 	bic.w	r3, r3, #3
 8004002:	f043 0201 	orr.w	r2, r3, #1
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	641a      	str	r2, [r3, #64]	; 0x40
 800400a:	e001      	b.n	8004010 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004018:	7bfb      	ldrb	r3, [r7, #15]
}
 800401a:	4618      	mov	r0, r3
 800401c:	3710      	adds	r7, #16
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
	...

08004024 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004024:	b480      	push	{r7}
 8004026:	b085      	sub	sp, #20
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800402c:	2300      	movs	r3, #0
 800402e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004036:	2b01      	cmp	r3, #1
 8004038:	d101      	bne.n	800403e <HAL_ADC_Start+0x1a>
 800403a:	2302      	movs	r3, #2
 800403c:	e097      	b.n	800416e <HAL_ADC_Start+0x14a>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2201      	movs	r2, #1
 8004042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	f003 0301 	and.w	r3, r3, #1
 8004050:	2b01      	cmp	r3, #1
 8004052:	d018      	beq.n	8004086 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	689a      	ldr	r2, [r3, #8]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f042 0201 	orr.w	r2, r2, #1
 8004062:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004064:	4b45      	ldr	r3, [pc, #276]	; (800417c <HAL_ADC_Start+0x158>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a45      	ldr	r2, [pc, #276]	; (8004180 <HAL_ADC_Start+0x15c>)
 800406a:	fba2 2303 	umull	r2, r3, r2, r3
 800406e:	0c9a      	lsrs	r2, r3, #18
 8004070:	4613      	mov	r3, r2
 8004072:	005b      	lsls	r3, r3, #1
 8004074:	4413      	add	r3, r2
 8004076:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004078:	e002      	b.n	8004080 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	3b01      	subs	r3, #1
 800407e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d1f9      	bne.n	800407a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	f003 0301 	and.w	r3, r3, #1
 8004090:	2b01      	cmp	r3, #1
 8004092:	d15f      	bne.n	8004154 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004098:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800409c:	f023 0301 	bic.w	r3, r3, #1
 80040a0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d007      	beq.n	80040c6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80040be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040d2:	d106      	bne.n	80040e2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040d8:	f023 0206 	bic.w	r2, r3, #6
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	645a      	str	r2, [r3, #68]	; 0x44
 80040e0:	e002      	b.n	80040e8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80040f0:	4b24      	ldr	r3, [pc, #144]	; (8004184 <HAL_ADC_Start+0x160>)
 80040f2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80040fc:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	f003 031f 	and.w	r3, r3, #31
 8004106:	2b00      	cmp	r3, #0
 8004108:	d10f      	bne.n	800412a <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d129      	bne.n	800416c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	689a      	ldr	r2, [r3, #8]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004126:	609a      	str	r2, [r3, #8]
 8004128:	e020      	b.n	800416c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a16      	ldr	r2, [pc, #88]	; (8004188 <HAL_ADC_Start+0x164>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d11b      	bne.n	800416c <HAL_ADC_Start+0x148>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d114      	bne.n	800416c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	689a      	ldr	r2, [r3, #8]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004150:	609a      	str	r2, [r3, #8]
 8004152:	e00b      	b.n	800416c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004158:	f043 0210 	orr.w	r2, r3, #16
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004164:	f043 0201 	orr.w	r2, r3, #1
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800416c:	2300      	movs	r3, #0
}
 800416e:	4618      	mov	r0, r3
 8004170:	3714      	adds	r7, #20
 8004172:	46bd      	mov	sp, r7
 8004174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004178:	4770      	bx	lr
 800417a:	bf00      	nop
 800417c:	20000028 	.word	0x20000028
 8004180:	431bde83 	.word	0x431bde83
 8004184:	40012300 	.word	0x40012300
 8004188:	40012000 	.word	0x40012000

0800418c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b084      	sub	sp, #16
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004196:	2300      	movs	r3, #0
 8004198:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041a8:	d113      	bne.n	80041d2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80041b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041b8:	d10b      	bne.n	80041d2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041be:	f043 0220 	orr.w	r2, r3, #32
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e063      	b.n	800429a <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80041d2:	f7ff feb3 	bl	8003f3c <HAL_GetTick>
 80041d6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80041d8:	e021      	b.n	800421e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041e0:	d01d      	beq.n	800421e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d007      	beq.n	80041f8 <HAL_ADC_PollForConversion+0x6c>
 80041e8:	f7ff fea8 	bl	8003f3c <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	683a      	ldr	r2, [r7, #0]
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d212      	bcs.n	800421e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0302 	and.w	r3, r3, #2
 8004202:	2b02      	cmp	r3, #2
 8004204:	d00b      	beq.n	800421e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800420a:	f043 0204 	orr.w	r2, r3, #4
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e03d      	b.n	800429a <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 0302 	and.w	r3, r3, #2
 8004228:	2b02      	cmp	r3, #2
 800422a:	d1d6      	bne.n	80041da <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f06f 0212 	mvn.w	r2, #18
 8004234:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800424c:	2b00      	cmp	r3, #0
 800424e:	d123      	bne.n	8004298 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004254:	2b00      	cmp	r3, #0
 8004256:	d11f      	bne.n	8004298 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800425e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004262:	2b00      	cmp	r3, #0
 8004264:	d006      	beq.n	8004274 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004270:	2b00      	cmp	r3, #0
 8004272:	d111      	bne.n	8004298 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004278:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004284:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d105      	bne.n	8004298 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004290:	f043 0201 	orr.w	r2, r3, #1
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3710      	adds	r7, #16
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}

080042a2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80042a2:	b580      	push	{r7, lr}
 80042a4:	b086      	sub	sp, #24
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80042aa:	2300      	movs	r3, #0
 80042ac:	617b      	str	r3, [r7, #20]
 80042ae:	2300      	movs	r3, #0
 80042b0:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f003 0302 	and.w	r3, r3, #2
 80042c8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	f003 0320 	and.w	r3, r3, #32
 80042d0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d049      	beq.n	800436c <HAL_ADC_IRQHandler+0xca>
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d046      	beq.n	800436c <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e2:	f003 0310 	and.w	r3, r3, #16
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d105      	bne.n	80042f6 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ee:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004300:	2b00      	cmp	r3, #0
 8004302:	d12b      	bne.n	800435c <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004308:	2b00      	cmp	r3, #0
 800430a:	d127      	bne.n	800435c <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004312:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004316:	2b00      	cmp	r3, #0
 8004318:	d006      	beq.n	8004328 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004324:	2b00      	cmp	r3, #0
 8004326:	d119      	bne.n	800435c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	685a      	ldr	r2, [r3, #4]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f022 0220 	bic.w	r2, r2, #32
 8004336:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800433c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004348:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d105      	bne.n	800435c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004354:	f043 0201 	orr.w	r2, r3, #1
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f000 f8bd 	bl	80044dc <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f06f 0212 	mvn.w	r2, #18
 800436a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f003 0304 	and.w	r3, r3, #4
 8004372:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800437a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d057      	beq.n	8004432 <HAL_ADC_IRQHandler+0x190>
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d054      	beq.n	8004432 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438c:	f003 0310 	and.w	r3, r3, #16
 8004390:	2b00      	cmp	r3, #0
 8004392:	d105      	bne.n	80043a0 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004398:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d139      	bne.n	8004422 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043b4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d006      	beq.n	80043ca <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d12b      	bne.n	8004422 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d124      	bne.n	8004422 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d11d      	bne.n	8004422 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d119      	bne.n	8004422 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	685a      	ldr	r2, [r3, #4]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80043fc:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004402:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800440e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004412:	2b00      	cmp	r3, #0
 8004414:	d105      	bne.n	8004422 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441a:	f043 0201 	orr.w	r2, r3, #1
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f000 faa2 	bl	800496c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f06f 020c 	mvn.w	r2, #12
 8004430:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f003 0301 	and.w	r3, r3, #1
 8004438:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004440:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d017      	beq.n	8004478 <HAL_ADC_IRQHandler+0x1d6>
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d014      	beq.n	8004478 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0301 	and.w	r3, r3, #1
 8004458:	2b01      	cmp	r3, #1
 800445a:	d10d      	bne.n	8004478 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004460:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	f000 f841 	bl	80044f0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f06f 0201 	mvn.w	r2, #1
 8004476:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f003 0320 	and.w	r3, r3, #32
 800447e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004486:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d015      	beq.n	80044ba <HAL_ADC_IRQHandler+0x218>
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d012      	beq.n	80044ba <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004498:	f043 0202 	orr.w	r2, r3, #2
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f06f 0220 	mvn.w	r2, #32
 80044a8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 f82a 	bl	8004504 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f06f 0220 	mvn.w	r2, #32
 80044b8:	601a      	str	r2, [r3, #0]
  }
}
 80044ba:	bf00      	nop
 80044bc:	3718      	adds	r7, #24
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}

080044c2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80044c2:	b480      	push	{r7}
 80044c4:	b083      	sub	sp, #12
 80044c6:	af00      	add	r7, sp, #0
 80044c8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	370c      	adds	r7, #12
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr

080044dc <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80044e4:	bf00      	nop
 80044e6:	370c      	adds	r7, #12
 80044e8:	46bd      	mov	sp, r7
 80044ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ee:	4770      	bx	lr

080044f0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b083      	sub	sp, #12
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80044f8:	bf00      	nop
 80044fa:	370c      	adds	r7, #12
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr

08004504 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004504:	b480      	push	{r7}
 8004506:	b083      	sub	sp, #12
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800450c:	bf00      	nop
 800450e:	370c      	adds	r7, #12
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr

08004518 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004518:	b480      	push	{r7}
 800451a:	b085      	sub	sp, #20
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004522:	2300      	movs	r3, #0
 8004524:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800452c:	2b01      	cmp	r3, #1
 800452e:	d101      	bne.n	8004534 <HAL_ADC_ConfigChannel+0x1c>
 8004530:	2302      	movs	r3, #2
 8004532:	e105      	b.n	8004740 <HAL_ADC_ConfigChannel+0x228>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2b09      	cmp	r3, #9
 8004542:	d925      	bls.n	8004590 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	68d9      	ldr	r1, [r3, #12]
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	b29b      	uxth	r3, r3
 8004550:	461a      	mov	r2, r3
 8004552:	4613      	mov	r3, r2
 8004554:	005b      	lsls	r3, r3, #1
 8004556:	4413      	add	r3, r2
 8004558:	3b1e      	subs	r3, #30
 800455a:	2207      	movs	r2, #7
 800455c:	fa02 f303 	lsl.w	r3, r2, r3
 8004560:	43da      	mvns	r2, r3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	400a      	ands	r2, r1
 8004568:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	68d9      	ldr	r1, [r3, #12]
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	689a      	ldr	r2, [r3, #8]
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	b29b      	uxth	r3, r3
 800457a:	4618      	mov	r0, r3
 800457c:	4603      	mov	r3, r0
 800457e:	005b      	lsls	r3, r3, #1
 8004580:	4403      	add	r3, r0
 8004582:	3b1e      	subs	r3, #30
 8004584:	409a      	lsls	r2, r3
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	430a      	orrs	r2, r1
 800458c:	60da      	str	r2, [r3, #12]
 800458e:	e022      	b.n	80045d6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	6919      	ldr	r1, [r3, #16]
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	b29b      	uxth	r3, r3
 800459c:	461a      	mov	r2, r3
 800459e:	4613      	mov	r3, r2
 80045a0:	005b      	lsls	r3, r3, #1
 80045a2:	4413      	add	r3, r2
 80045a4:	2207      	movs	r2, #7
 80045a6:	fa02 f303 	lsl.w	r3, r2, r3
 80045aa:	43da      	mvns	r2, r3
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	400a      	ands	r2, r1
 80045b2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	6919      	ldr	r1, [r3, #16]
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	689a      	ldr	r2, [r3, #8]
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	4618      	mov	r0, r3
 80045c6:	4603      	mov	r3, r0
 80045c8:	005b      	lsls	r3, r3, #1
 80045ca:	4403      	add	r3, r0
 80045cc:	409a      	lsls	r2, r3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	430a      	orrs	r2, r1
 80045d4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	2b06      	cmp	r3, #6
 80045dc:	d824      	bhi.n	8004628 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	685a      	ldr	r2, [r3, #4]
 80045e8:	4613      	mov	r3, r2
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	4413      	add	r3, r2
 80045ee:	3b05      	subs	r3, #5
 80045f0:	221f      	movs	r2, #31
 80045f2:	fa02 f303 	lsl.w	r3, r2, r3
 80045f6:	43da      	mvns	r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	400a      	ands	r2, r1
 80045fe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	b29b      	uxth	r3, r3
 800460c:	4618      	mov	r0, r3
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	685a      	ldr	r2, [r3, #4]
 8004612:	4613      	mov	r3, r2
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	4413      	add	r3, r2
 8004618:	3b05      	subs	r3, #5
 800461a:	fa00 f203 	lsl.w	r2, r0, r3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	430a      	orrs	r2, r1
 8004624:	635a      	str	r2, [r3, #52]	; 0x34
 8004626:	e04c      	b.n	80046c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	2b0c      	cmp	r3, #12
 800462e:	d824      	bhi.n	800467a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	685a      	ldr	r2, [r3, #4]
 800463a:	4613      	mov	r3, r2
 800463c:	009b      	lsls	r3, r3, #2
 800463e:	4413      	add	r3, r2
 8004640:	3b23      	subs	r3, #35	; 0x23
 8004642:	221f      	movs	r2, #31
 8004644:	fa02 f303 	lsl.w	r3, r2, r3
 8004648:	43da      	mvns	r2, r3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	400a      	ands	r2, r1
 8004650:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	b29b      	uxth	r3, r3
 800465e:	4618      	mov	r0, r3
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	685a      	ldr	r2, [r3, #4]
 8004664:	4613      	mov	r3, r2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	4413      	add	r3, r2
 800466a:	3b23      	subs	r3, #35	; 0x23
 800466c:	fa00 f203 	lsl.w	r2, r0, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	430a      	orrs	r2, r1
 8004676:	631a      	str	r2, [r3, #48]	; 0x30
 8004678:	e023      	b.n	80046c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	685a      	ldr	r2, [r3, #4]
 8004684:	4613      	mov	r3, r2
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	4413      	add	r3, r2
 800468a:	3b41      	subs	r3, #65	; 0x41
 800468c:	221f      	movs	r2, #31
 800468e:	fa02 f303 	lsl.w	r3, r2, r3
 8004692:	43da      	mvns	r2, r3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	400a      	ands	r2, r1
 800469a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	4618      	mov	r0, r3
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	685a      	ldr	r2, [r3, #4]
 80046ae:	4613      	mov	r3, r2
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	4413      	add	r3, r2
 80046b4:	3b41      	subs	r3, #65	; 0x41
 80046b6:	fa00 f203 	lsl.w	r2, r0, r3
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	430a      	orrs	r2, r1
 80046c0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80046c2:	4b22      	ldr	r3, [pc, #136]	; (800474c <HAL_ADC_ConfigChannel+0x234>)
 80046c4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a21      	ldr	r2, [pc, #132]	; (8004750 <HAL_ADC_ConfigChannel+0x238>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d109      	bne.n	80046e4 <HAL_ADC_ConfigChannel+0x1cc>
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2b12      	cmp	r3, #18
 80046d6:	d105      	bne.n	80046e4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a19      	ldr	r2, [pc, #100]	; (8004750 <HAL_ADC_ConfigChannel+0x238>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d123      	bne.n	8004736 <HAL_ADC_ConfigChannel+0x21e>
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	2b10      	cmp	r3, #16
 80046f4:	d003      	beq.n	80046fe <HAL_ADC_ConfigChannel+0x1e6>
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	2b11      	cmp	r3, #17
 80046fc:	d11b      	bne.n	8004736 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	2b10      	cmp	r3, #16
 8004710:	d111      	bne.n	8004736 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004712:	4b10      	ldr	r3, [pc, #64]	; (8004754 <HAL_ADC_ConfigChannel+0x23c>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a10      	ldr	r2, [pc, #64]	; (8004758 <HAL_ADC_ConfigChannel+0x240>)
 8004718:	fba2 2303 	umull	r2, r3, r2, r3
 800471c:	0c9a      	lsrs	r2, r3, #18
 800471e:	4613      	mov	r3, r2
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	4413      	add	r3, r2
 8004724:	005b      	lsls	r3, r3, #1
 8004726:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004728:	e002      	b.n	8004730 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	3b01      	subs	r3, #1
 800472e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d1f9      	bne.n	800472a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800473e:	2300      	movs	r3, #0
}
 8004740:	4618      	mov	r0, r3
 8004742:	3714      	adds	r7, #20
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr
 800474c:	40012300 	.word	0x40012300
 8004750:	40012000 	.word	0x40012000
 8004754:	20000028 	.word	0x20000028
 8004758:	431bde83 	.word	0x431bde83

0800475c <HAL_ADC_GetState>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL state
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef* hadc)
{
 800475c:	b480      	push	{r7}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  /* Return ADC state */
  return hadc->State;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8004768:	4618      	mov	r0, r3
 800476a:	370c      	adds	r7, #12
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr

08004774 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004774:	b480      	push	{r7}
 8004776:	b085      	sub	sp, #20
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800477c:	4b79      	ldr	r3, [pc, #484]	; (8004964 <ADC_Init+0x1f0>)
 800477e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	685a      	ldr	r2, [r3, #4]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	431a      	orrs	r2, r3
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	685a      	ldr	r2, [r3, #4]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80047a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	6859      	ldr	r1, [r3, #4]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	691b      	ldr	r3, [r3, #16]
 80047b4:	021a      	lsls	r2, r3, #8
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	430a      	orrs	r2, r1
 80047bc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	685a      	ldr	r2, [r3, #4]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80047cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	6859      	ldr	r1, [r3, #4]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	689a      	ldr	r2, [r3, #8]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	430a      	orrs	r2, r1
 80047de:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	689a      	ldr	r2, [r3, #8]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	6899      	ldr	r1, [r3, #8]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	68da      	ldr	r2, [r3, #12]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	430a      	orrs	r2, r1
 8004800:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004806:	4a58      	ldr	r2, [pc, #352]	; (8004968 <ADC_Init+0x1f4>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d022      	beq.n	8004852 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	689a      	ldr	r2, [r3, #8]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800481a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	6899      	ldr	r1, [r3, #8]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	430a      	orrs	r2, r1
 800482c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	689a      	ldr	r2, [r3, #8]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800483c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	6899      	ldr	r1, [r3, #8]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	430a      	orrs	r2, r1
 800484e:	609a      	str	r2, [r3, #8]
 8004850:	e00f      	b.n	8004872 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	689a      	ldr	r2, [r3, #8]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004860:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	689a      	ldr	r2, [r3, #8]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004870:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	689a      	ldr	r2, [r3, #8]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f022 0202 	bic.w	r2, r2, #2
 8004880:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	6899      	ldr	r1, [r3, #8]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	7e1b      	ldrb	r3, [r3, #24]
 800488c:	005a      	lsls	r2, r3, #1
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	430a      	orrs	r2, r1
 8004894:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f893 3020 	ldrb.w	r3, [r3, #32]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d01b      	beq.n	80048d8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	685a      	ldr	r2, [r3, #4]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048ae:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	685a      	ldr	r2, [r3, #4]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80048be:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	6859      	ldr	r1, [r3, #4]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ca:	3b01      	subs	r3, #1
 80048cc:	035a      	lsls	r2, r3, #13
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	430a      	orrs	r2, r1
 80048d4:	605a      	str	r2, [r3, #4]
 80048d6:	e007      	b.n	80048e8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	685a      	ldr	r2, [r3, #4]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048e6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80048f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	69db      	ldr	r3, [r3, #28]
 8004902:	3b01      	subs	r3, #1
 8004904:	051a      	lsls	r2, r3, #20
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	430a      	orrs	r2, r1
 800490c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	689a      	ldr	r2, [r3, #8]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800491c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	6899      	ldr	r1, [r3, #8]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800492a:	025a      	lsls	r2, r3, #9
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	430a      	orrs	r2, r1
 8004932:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	689a      	ldr	r2, [r3, #8]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004942:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	6899      	ldr	r1, [r3, #8]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	029a      	lsls	r2, r3, #10
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	430a      	orrs	r2, r1
 8004956:	609a      	str	r2, [r3, #8]
}
 8004958:	bf00      	nop
 800495a:	3714      	adds	r7, #20
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr
 8004964:	40012300 	.word	0x40012300
 8004968:	0f000001 	.word	0x0f000001

0800496c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800496c:	b480      	push	{r7}
 800496e:	b083      	sub	sp, #12
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8004974:	bf00      	nop
 8004976:	370c      	adds	r7, #12
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr

08004980 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004980:	b480      	push	{r7}
 8004982:	b085      	sub	sp, #20
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f003 0307 	and.w	r3, r3, #7
 800498e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004990:	4b0c      	ldr	r3, [pc, #48]	; (80049c4 <__NVIC_SetPriorityGrouping+0x44>)
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004996:	68ba      	ldr	r2, [r7, #8]
 8004998:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800499c:	4013      	ands	r3, r2
 800499e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80049a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80049ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80049b2:	4a04      	ldr	r2, [pc, #16]	; (80049c4 <__NVIC_SetPriorityGrouping+0x44>)
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	60d3      	str	r3, [r2, #12]
}
 80049b8:	bf00      	nop
 80049ba:	3714      	adds	r7, #20
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr
 80049c4:	e000ed00 	.word	0xe000ed00

080049c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80049c8:	b480      	push	{r7}
 80049ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049cc:	4b04      	ldr	r3, [pc, #16]	; (80049e0 <__NVIC_GetPriorityGrouping+0x18>)
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	0a1b      	lsrs	r3, r3, #8
 80049d2:	f003 0307 	and.w	r3, r3, #7
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	46bd      	mov	sp, r7
 80049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049de:	4770      	bx	lr
 80049e0:	e000ed00 	.word	0xe000ed00

080049e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	4603      	mov	r3, r0
 80049ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	db0b      	blt.n	8004a0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80049f6:	79fb      	ldrb	r3, [r7, #7]
 80049f8:	f003 021f 	and.w	r2, r3, #31
 80049fc:	4907      	ldr	r1, [pc, #28]	; (8004a1c <__NVIC_EnableIRQ+0x38>)
 80049fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a02:	095b      	lsrs	r3, r3, #5
 8004a04:	2001      	movs	r0, #1
 8004a06:	fa00 f202 	lsl.w	r2, r0, r2
 8004a0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004a0e:	bf00      	nop
 8004a10:	370c      	adds	r7, #12
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr
 8004a1a:	bf00      	nop
 8004a1c:	e000e100 	.word	0xe000e100

08004a20 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b083      	sub	sp, #12
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	4603      	mov	r3, r0
 8004a28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	db12      	blt.n	8004a58 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a32:	79fb      	ldrb	r3, [r7, #7]
 8004a34:	f003 021f 	and.w	r2, r3, #31
 8004a38:	490a      	ldr	r1, [pc, #40]	; (8004a64 <__NVIC_DisableIRQ+0x44>)
 8004a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a3e:	095b      	lsrs	r3, r3, #5
 8004a40:	2001      	movs	r0, #1
 8004a42:	fa00 f202 	lsl.w	r2, r0, r2
 8004a46:	3320      	adds	r3, #32
 8004a48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004a4c:	f3bf 8f4f 	dsb	sy
}
 8004a50:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004a52:	f3bf 8f6f 	isb	sy
}
 8004a56:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004a58:	bf00      	nop
 8004a5a:	370c      	adds	r7, #12
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr
 8004a64:	e000e100 	.word	0xe000e100

08004a68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	4603      	mov	r3, r0
 8004a70:	6039      	str	r1, [r7, #0]
 8004a72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	db0a      	blt.n	8004a92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	b2da      	uxtb	r2, r3
 8004a80:	490c      	ldr	r1, [pc, #48]	; (8004ab4 <__NVIC_SetPriority+0x4c>)
 8004a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a86:	0112      	lsls	r2, r2, #4
 8004a88:	b2d2      	uxtb	r2, r2
 8004a8a:	440b      	add	r3, r1
 8004a8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a90:	e00a      	b.n	8004aa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	b2da      	uxtb	r2, r3
 8004a96:	4908      	ldr	r1, [pc, #32]	; (8004ab8 <__NVIC_SetPriority+0x50>)
 8004a98:	79fb      	ldrb	r3, [r7, #7]
 8004a9a:	f003 030f 	and.w	r3, r3, #15
 8004a9e:	3b04      	subs	r3, #4
 8004aa0:	0112      	lsls	r2, r2, #4
 8004aa2:	b2d2      	uxtb	r2, r2
 8004aa4:	440b      	add	r3, r1
 8004aa6:	761a      	strb	r2, [r3, #24]
}
 8004aa8:	bf00      	nop
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr
 8004ab4:	e000e100 	.word	0xe000e100
 8004ab8:	e000ed00 	.word	0xe000ed00

08004abc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b089      	sub	sp, #36	; 0x24
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	60f8      	str	r0, [r7, #12]
 8004ac4:	60b9      	str	r1, [r7, #8]
 8004ac6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f003 0307 	and.w	r3, r3, #7
 8004ace:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ad0:	69fb      	ldr	r3, [r7, #28]
 8004ad2:	f1c3 0307 	rsb	r3, r3, #7
 8004ad6:	2b04      	cmp	r3, #4
 8004ad8:	bf28      	it	cs
 8004ada:	2304      	movcs	r3, #4
 8004adc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ade:	69fb      	ldr	r3, [r7, #28]
 8004ae0:	3304      	adds	r3, #4
 8004ae2:	2b06      	cmp	r3, #6
 8004ae4:	d902      	bls.n	8004aec <NVIC_EncodePriority+0x30>
 8004ae6:	69fb      	ldr	r3, [r7, #28]
 8004ae8:	3b03      	subs	r3, #3
 8004aea:	e000      	b.n	8004aee <NVIC_EncodePriority+0x32>
 8004aec:	2300      	movs	r3, #0
 8004aee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004af0:	f04f 32ff 	mov.w	r2, #4294967295
 8004af4:	69bb      	ldr	r3, [r7, #24]
 8004af6:	fa02 f303 	lsl.w	r3, r2, r3
 8004afa:	43da      	mvns	r2, r3
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	401a      	ands	r2, r3
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b04:	f04f 31ff 	mov.w	r1, #4294967295
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8004b0e:	43d9      	mvns	r1, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b14:	4313      	orrs	r3, r2
         );
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3724      	adds	r7, #36	; 0x24
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr
	...

08004b24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b082      	sub	sp, #8
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	3b01      	subs	r3, #1
 8004b30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b34:	d301      	bcc.n	8004b3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b36:	2301      	movs	r3, #1
 8004b38:	e00f      	b.n	8004b5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b3a:	4a0a      	ldr	r2, [pc, #40]	; (8004b64 <SysTick_Config+0x40>)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b42:	210f      	movs	r1, #15
 8004b44:	f04f 30ff 	mov.w	r0, #4294967295
 8004b48:	f7ff ff8e 	bl	8004a68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b4c:	4b05      	ldr	r3, [pc, #20]	; (8004b64 <SysTick_Config+0x40>)
 8004b4e:	2200      	movs	r2, #0
 8004b50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b52:	4b04      	ldr	r3, [pc, #16]	; (8004b64 <SysTick_Config+0x40>)
 8004b54:	2207      	movs	r2, #7
 8004b56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b58:	2300      	movs	r3, #0
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3708      	adds	r7, #8
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	e000e010 	.word	0xe000e010

08004b68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b082      	sub	sp, #8
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f7ff ff05 	bl	8004980 <__NVIC_SetPriorityGrouping>
}
 8004b76:	bf00      	nop
 8004b78:	3708      	adds	r7, #8
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}

08004b7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004b7e:	b580      	push	{r7, lr}
 8004b80:	b086      	sub	sp, #24
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	4603      	mov	r3, r0
 8004b86:	60b9      	str	r1, [r7, #8]
 8004b88:	607a      	str	r2, [r7, #4]
 8004b8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004b90:	f7ff ff1a 	bl	80049c8 <__NVIC_GetPriorityGrouping>
 8004b94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b96:	687a      	ldr	r2, [r7, #4]
 8004b98:	68b9      	ldr	r1, [r7, #8]
 8004b9a:	6978      	ldr	r0, [r7, #20]
 8004b9c:	f7ff ff8e 	bl	8004abc <NVIC_EncodePriority>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ba6:	4611      	mov	r1, r2
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f7ff ff5d 	bl	8004a68 <__NVIC_SetPriority>
}
 8004bae:	bf00      	nop
 8004bb0:	3718      	adds	r7, #24
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}

08004bb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bb6:	b580      	push	{r7, lr}
 8004bb8:	b082      	sub	sp, #8
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f7ff ff0d 	bl	80049e4 <__NVIC_EnableIRQ>
}
 8004bca:	bf00      	nop
 8004bcc:	3708      	adds	r7, #8
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}

08004bd2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004bd2:	b580      	push	{r7, lr}
 8004bd4:	b082      	sub	sp, #8
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	4603      	mov	r3, r0
 8004bda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004be0:	4618      	mov	r0, r3
 8004be2:	f7ff ff1d 	bl	8004a20 <__NVIC_DisableIRQ>
}
 8004be6:	bf00      	nop
 8004be8:	3708      	adds	r7, #8
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}

08004bee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004bee:	b580      	push	{r7, lr}
 8004bf0:	b082      	sub	sp, #8
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f7ff ff94 	bl	8004b24 <SysTick_Config>
 8004bfc:	4603      	mov	r3, r0
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3708      	adds	r7, #8
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}

08004c06 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004c06:	b580      	push	{r7, lr}
 8004c08:	b082      	sub	sp, #8
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d101      	bne.n	8004c18 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	e00e      	b.n	8004c36 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	795b      	ldrb	r3, [r3, #5]
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d105      	bne.n	8004c2e <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	f7fe fd5b 	bl	80036e4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2201      	movs	r2, #1
 8004c32:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3708      	adds	r7, #8
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
	...

08004c40 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b086      	sub	sp, #24
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004c4c:	f7ff f976 	bl	8003f3c <HAL_GetTick>
 8004c50:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d101      	bne.n	8004c5c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e099      	b.n	8004d90 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2202      	movs	r2, #2
 8004c60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f022 0201 	bic.w	r2, r2, #1
 8004c7a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c7c:	e00f      	b.n	8004c9e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004c7e:	f7ff f95d 	bl	8003f3c <HAL_GetTick>
 8004c82:	4602      	mov	r2, r0
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	1ad3      	subs	r3, r2, r3
 8004c88:	2b05      	cmp	r3, #5
 8004c8a:	d908      	bls.n	8004c9e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2220      	movs	r2, #32
 8004c90:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2203      	movs	r2, #3
 8004c96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004c9a:	2303      	movs	r3, #3
 8004c9c:	e078      	b.n	8004d90 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 0301 	and.w	r3, r3, #1
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d1e8      	bne.n	8004c7e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004cb4:	697a      	ldr	r2, [r7, #20]
 8004cb6:	4b38      	ldr	r3, [pc, #224]	; (8004d98 <HAL_DMA_Init+0x158>)
 8004cb8:	4013      	ands	r3, r2
 8004cba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	685a      	ldr	r2, [r3, #4]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	691b      	ldr	r3, [r3, #16]
 8004cd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cd6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	699b      	ldr	r3, [r3, #24]
 8004cdc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ce2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a1b      	ldr	r3, [r3, #32]
 8004ce8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf4:	2b04      	cmp	r3, #4
 8004cf6:	d107      	bne.n	8004d08 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d00:	4313      	orrs	r3, r2
 8004d02:	697a      	ldr	r2, [r7, #20]
 8004d04:	4313      	orrs	r3, r2
 8004d06:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	697a      	ldr	r2, [r7, #20]
 8004d0e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	695b      	ldr	r3, [r3, #20]
 8004d16:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	f023 0307 	bic.w	r3, r3, #7
 8004d1e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d24:	697a      	ldr	r2, [r7, #20]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2e:	2b04      	cmp	r3, #4
 8004d30:	d117      	bne.n	8004d62 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d36:	697a      	ldr	r2, [r7, #20]
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d00e      	beq.n	8004d62 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f000 fb5f 	bl	8005408 <DMA_CheckFifoParam>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d008      	beq.n	8004d62 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2240      	movs	r2, #64	; 0x40
 8004d54:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2201      	movs	r2, #1
 8004d5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e016      	b.n	8004d90 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	697a      	ldr	r2, [r7, #20]
 8004d68:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f000 fb16 	bl	800539c <DMA_CalcBaseAndBitshift>
 8004d70:	4603      	mov	r3, r0
 8004d72:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d78:	223f      	movs	r2, #63	; 0x3f
 8004d7a:	409a      	lsls	r2, r3
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004d8e:	2300      	movs	r3, #0
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3718      	adds	r7, #24
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	f010803f 	.word	0xf010803f

08004d9c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d101      	bne.n	8004dae <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	e050      	b.n	8004e50 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	2b02      	cmp	r3, #2
 8004db8:	d101      	bne.n	8004dbe <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8004dba:	2302      	movs	r3, #2
 8004dbc:	e048      	b.n	8004e50 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f022 0201 	bic.w	r2, r2, #1
 8004dcc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2200      	movs	r2, #0
 8004de4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2200      	movs	r2, #0
 8004dec:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	2200      	movs	r2, #0
 8004df4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	2221      	movs	r2, #33	; 0x21
 8004dfc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f000 facc 	bl	800539c <DMA_CalcBaseAndBitshift>
 8004e04:	4603      	mov	r3, r0
 8004e06:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2200      	movs	r2, #0
 8004e18:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2200      	movs	r2, #0
 8004e24:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e30:	223f      	movs	r2, #63	; 0x3f
 8004e32:	409a      	lsls	r2, r3
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004e4e:	2300      	movs	r3, #0
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3710      	adds	r7, #16
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b086      	sub	sp, #24
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	607a      	str	r2, [r7, #4]
 8004e64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e66:	2300      	movs	r3, #0
 8004e68:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e6e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004e76:	2b01      	cmp	r3, #1
 8004e78:	d101      	bne.n	8004e7e <HAL_DMA_Start_IT+0x26>
 8004e7a:	2302      	movs	r3, #2
 8004e7c:	e040      	b.n	8004f00 <HAL_DMA_Start_IT+0xa8>
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2201      	movs	r2, #1
 8004e82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d12f      	bne.n	8004ef2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2202      	movs	r2, #2
 8004e96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	68b9      	ldr	r1, [r7, #8]
 8004ea6:	68f8      	ldr	r0, [r7, #12]
 8004ea8:	f000 fa4a 	bl	8005340 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004eb0:	223f      	movs	r2, #63	; 0x3f
 8004eb2:	409a      	lsls	r2, r3
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f042 0216 	orr.w	r2, r2, #22
 8004ec6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d007      	beq.n	8004ee0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f042 0208 	orr.w	r2, r2, #8
 8004ede:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f042 0201 	orr.w	r2, r2, #1
 8004eee:	601a      	str	r2, [r3, #0]
 8004ef0:	e005      	b.n	8004efe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004efa:	2302      	movs	r3, #2
 8004efc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004efe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3718      	adds	r7, #24
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}

08004f08 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f14:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004f16:	f7ff f811 	bl	8003f3c <HAL_GetTick>
 8004f1a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	2b02      	cmp	r3, #2
 8004f26:	d008      	beq.n	8004f3a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2280      	movs	r2, #128	; 0x80
 8004f2c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e052      	b.n	8004fe0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f022 0216 	bic.w	r2, r2, #22
 8004f48:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	695a      	ldr	r2, [r3, #20]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f58:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d103      	bne.n	8004f6a <HAL_DMA_Abort+0x62>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d007      	beq.n	8004f7a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f022 0208 	bic.w	r2, r2, #8
 8004f78:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f022 0201 	bic.w	r2, r2, #1
 8004f88:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f8a:	e013      	b.n	8004fb4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004f8c:	f7fe ffd6 	bl	8003f3c <HAL_GetTick>
 8004f90:	4602      	mov	r2, r0
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	1ad3      	subs	r3, r2, r3
 8004f96:	2b05      	cmp	r3, #5
 8004f98:	d90c      	bls.n	8004fb4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2220      	movs	r2, #32
 8004f9e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2203      	movs	r2, #3
 8004fa4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2200      	movs	r2, #0
 8004fac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004fb0:	2303      	movs	r3, #3
 8004fb2:	e015      	b.n	8004fe0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 0301 	and.w	r3, r3, #1
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d1e4      	bne.n	8004f8c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fc6:	223f      	movs	r2, #63	; 0x3f
 8004fc8:	409a      	lsls	r2, r3
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3710      	adds	r7, #16
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	2b02      	cmp	r3, #2
 8004ffa:	d004      	beq.n	8005006 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2280      	movs	r2, #128	; 0x80
 8005000:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e00c      	b.n	8005020 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2205      	movs	r2, #5
 800500a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f022 0201 	bic.w	r2, r2, #1
 800501c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800501e:	2300      	movs	r3, #0
}
 8005020:	4618      	mov	r0, r3
 8005022:	370c      	adds	r7, #12
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr

0800502c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b086      	sub	sp, #24
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005034:	2300      	movs	r3, #0
 8005036:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005038:	4b8e      	ldr	r3, [pc, #568]	; (8005274 <HAL_DMA_IRQHandler+0x248>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a8e      	ldr	r2, [pc, #568]	; (8005278 <HAL_DMA_IRQHandler+0x24c>)
 800503e:	fba2 2303 	umull	r2, r3, r2, r3
 8005042:	0a9b      	lsrs	r3, r3, #10
 8005044:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800504a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005056:	2208      	movs	r2, #8
 8005058:	409a      	lsls	r2, r3
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	4013      	ands	r3, r2
 800505e:	2b00      	cmp	r3, #0
 8005060:	d01a      	beq.n	8005098 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f003 0304 	and.w	r3, r3, #4
 800506c:	2b00      	cmp	r3, #0
 800506e:	d013      	beq.n	8005098 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f022 0204 	bic.w	r2, r2, #4
 800507e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005084:	2208      	movs	r2, #8
 8005086:	409a      	lsls	r2, r3
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005090:	f043 0201 	orr.w	r2, r3, #1
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800509c:	2201      	movs	r2, #1
 800509e:	409a      	lsls	r2, r3
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	4013      	ands	r3, r2
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d012      	beq.n	80050ce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	695b      	ldr	r3, [r3, #20]
 80050ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d00b      	beq.n	80050ce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050ba:	2201      	movs	r2, #1
 80050bc:	409a      	lsls	r2, r3
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050c6:	f043 0202 	orr.w	r2, r3, #2
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050d2:	2204      	movs	r2, #4
 80050d4:	409a      	lsls	r2, r3
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	4013      	ands	r3, r2
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d012      	beq.n	8005104 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f003 0302 	and.w	r3, r3, #2
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d00b      	beq.n	8005104 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050f0:	2204      	movs	r2, #4
 80050f2:	409a      	lsls	r2, r3
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050fc:	f043 0204 	orr.w	r2, r3, #4
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005108:	2210      	movs	r2, #16
 800510a:	409a      	lsls	r2, r3
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	4013      	ands	r3, r2
 8005110:	2b00      	cmp	r3, #0
 8005112:	d043      	beq.n	800519c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0308 	and.w	r3, r3, #8
 800511e:	2b00      	cmp	r3, #0
 8005120:	d03c      	beq.n	800519c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005126:	2210      	movs	r2, #16
 8005128:	409a      	lsls	r2, r3
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005138:	2b00      	cmp	r3, #0
 800513a:	d018      	beq.n	800516e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005146:	2b00      	cmp	r3, #0
 8005148:	d108      	bne.n	800515c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800514e:	2b00      	cmp	r3, #0
 8005150:	d024      	beq.n	800519c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	4798      	blx	r3
 800515a:	e01f      	b.n	800519c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005160:	2b00      	cmp	r3, #0
 8005162:	d01b      	beq.n	800519c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005168:	6878      	ldr	r0, [r7, #4]
 800516a:	4798      	blx	r3
 800516c:	e016      	b.n	800519c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005178:	2b00      	cmp	r3, #0
 800517a:	d107      	bne.n	800518c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f022 0208 	bic.w	r2, r2, #8
 800518a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005190:	2b00      	cmp	r3, #0
 8005192:	d003      	beq.n	800519c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051a0:	2220      	movs	r2, #32
 80051a2:	409a      	lsls	r2, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	4013      	ands	r3, r2
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	f000 808f 	beq.w	80052cc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 0310 	and.w	r3, r3, #16
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	f000 8087 	beq.w	80052cc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051c2:	2220      	movs	r2, #32
 80051c4:	409a      	lsls	r2, r3
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	2b05      	cmp	r3, #5
 80051d4:	d136      	bne.n	8005244 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f022 0216 	bic.w	r2, r2, #22
 80051e4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	695a      	ldr	r2, [r3, #20]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80051f4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d103      	bne.n	8005206 <HAL_DMA_IRQHandler+0x1da>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005202:	2b00      	cmp	r3, #0
 8005204:	d007      	beq.n	8005216 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f022 0208 	bic.w	r2, r2, #8
 8005214:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800521a:	223f      	movs	r2, #63	; 0x3f
 800521c:	409a      	lsls	r2, r3
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2201      	movs	r2, #1
 8005226:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005236:	2b00      	cmp	r3, #0
 8005238:	d07e      	beq.n	8005338 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	4798      	blx	r3
        }
        return;
 8005242:	e079      	b.n	8005338 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800524e:	2b00      	cmp	r3, #0
 8005250:	d01d      	beq.n	800528e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800525c:	2b00      	cmp	r3, #0
 800525e:	d10d      	bne.n	800527c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005264:	2b00      	cmp	r3, #0
 8005266:	d031      	beq.n	80052cc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	4798      	blx	r3
 8005270:	e02c      	b.n	80052cc <HAL_DMA_IRQHandler+0x2a0>
 8005272:	bf00      	nop
 8005274:	20000028 	.word	0x20000028
 8005278:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005280:	2b00      	cmp	r3, #0
 8005282:	d023      	beq.n	80052cc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	4798      	blx	r3
 800528c:	e01e      	b.n	80052cc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005298:	2b00      	cmp	r3, #0
 800529a:	d10f      	bne.n	80052bc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f022 0210 	bic.w	r2, r2, #16
 80052aa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d003      	beq.n	80052cc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052c8:	6878      	ldr	r0, [r7, #4]
 80052ca:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d032      	beq.n	800533a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052d8:	f003 0301 	and.w	r3, r3, #1
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d022      	beq.n	8005326 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2205      	movs	r2, #5
 80052e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	681a      	ldr	r2, [r3, #0]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f022 0201 	bic.w	r2, r2, #1
 80052f6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	3301      	adds	r3, #1
 80052fc:	60bb      	str	r3, [r7, #8]
 80052fe:	697a      	ldr	r2, [r7, #20]
 8005300:	429a      	cmp	r2, r3
 8005302:	d307      	bcc.n	8005314 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 0301 	and.w	r3, r3, #1
 800530e:	2b00      	cmp	r3, #0
 8005310:	d1f2      	bne.n	80052f8 <HAL_DMA_IRQHandler+0x2cc>
 8005312:	e000      	b.n	8005316 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005314:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2201      	movs	r2, #1
 800531a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800532a:	2b00      	cmp	r3, #0
 800532c:	d005      	beq.n	800533a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	4798      	blx	r3
 8005336:	e000      	b.n	800533a <HAL_DMA_IRQHandler+0x30e>
        return;
 8005338:	bf00      	nop
    }
  }
}
 800533a:	3718      	adds	r7, #24
 800533c:	46bd      	mov	sp, r7
 800533e:	bd80      	pop	{r7, pc}

08005340 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005340:	b480      	push	{r7}
 8005342:	b085      	sub	sp, #20
 8005344:	af00      	add	r7, sp, #0
 8005346:	60f8      	str	r0, [r7, #12]
 8005348:	60b9      	str	r1, [r7, #8]
 800534a:	607a      	str	r2, [r7, #4]
 800534c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800535c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	683a      	ldr	r2, [r7, #0]
 8005364:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	2b40      	cmp	r3, #64	; 0x40
 800536c:	d108      	bne.n	8005380 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	687a      	ldr	r2, [r7, #4]
 8005374:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	68ba      	ldr	r2, [r7, #8]
 800537c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800537e:	e007      	b.n	8005390 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68ba      	ldr	r2, [r7, #8]
 8005386:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	687a      	ldr	r2, [r7, #4]
 800538e:	60da      	str	r2, [r3, #12]
}
 8005390:	bf00      	nop
 8005392:	3714      	adds	r7, #20
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr

0800539c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800539c:	b480      	push	{r7}
 800539e:	b085      	sub	sp, #20
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	3b10      	subs	r3, #16
 80053ac:	4a14      	ldr	r2, [pc, #80]	; (8005400 <DMA_CalcBaseAndBitshift+0x64>)
 80053ae:	fba2 2303 	umull	r2, r3, r2, r3
 80053b2:	091b      	lsrs	r3, r3, #4
 80053b4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80053b6:	4a13      	ldr	r2, [pc, #76]	; (8005404 <DMA_CalcBaseAndBitshift+0x68>)
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	4413      	add	r3, r2
 80053bc:	781b      	ldrb	r3, [r3, #0]
 80053be:	461a      	mov	r2, r3
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2b03      	cmp	r3, #3
 80053c8:	d909      	bls.n	80053de <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80053d2:	f023 0303 	bic.w	r3, r3, #3
 80053d6:	1d1a      	adds	r2, r3, #4
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	659a      	str	r2, [r3, #88]	; 0x58
 80053dc:	e007      	b.n	80053ee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80053e6:	f023 0303 	bic.w	r3, r3, #3
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3714      	adds	r7, #20
 80053f6:	46bd      	mov	sp, r7
 80053f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fc:	4770      	bx	lr
 80053fe:	bf00      	nop
 8005400:	aaaaaaab 	.word	0xaaaaaaab
 8005404:	0800bdc4 	.word	0x0800bdc4

08005408 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005408:	b480      	push	{r7}
 800540a:	b085      	sub	sp, #20
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005410:	2300      	movs	r3, #0
 8005412:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005418:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	699b      	ldr	r3, [r3, #24]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d11f      	bne.n	8005462 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	2b03      	cmp	r3, #3
 8005426:	d856      	bhi.n	80054d6 <DMA_CheckFifoParam+0xce>
 8005428:	a201      	add	r2, pc, #4	; (adr r2, 8005430 <DMA_CheckFifoParam+0x28>)
 800542a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800542e:	bf00      	nop
 8005430:	08005441 	.word	0x08005441
 8005434:	08005453 	.word	0x08005453
 8005438:	08005441 	.word	0x08005441
 800543c:	080054d7 	.word	0x080054d7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005444:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005448:	2b00      	cmp	r3, #0
 800544a:	d046      	beq.n	80054da <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005450:	e043      	b.n	80054da <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005456:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800545a:	d140      	bne.n	80054de <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005460:	e03d      	b.n	80054de <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	699b      	ldr	r3, [r3, #24]
 8005466:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800546a:	d121      	bne.n	80054b0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	2b03      	cmp	r3, #3
 8005470:	d837      	bhi.n	80054e2 <DMA_CheckFifoParam+0xda>
 8005472:	a201      	add	r2, pc, #4	; (adr r2, 8005478 <DMA_CheckFifoParam+0x70>)
 8005474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005478:	08005489 	.word	0x08005489
 800547c:	0800548f 	.word	0x0800548f
 8005480:	08005489 	.word	0x08005489
 8005484:	080054a1 	.word	0x080054a1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	73fb      	strb	r3, [r7, #15]
      break;
 800548c:	e030      	b.n	80054f0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005492:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d025      	beq.n	80054e6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800549e:	e022      	b.n	80054e6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054a4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80054a8:	d11f      	bne.n	80054ea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80054ae:	e01c      	b.n	80054ea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	2b02      	cmp	r3, #2
 80054b4:	d903      	bls.n	80054be <DMA_CheckFifoParam+0xb6>
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	2b03      	cmp	r3, #3
 80054ba:	d003      	beq.n	80054c4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80054bc:	e018      	b.n	80054f0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	73fb      	strb	r3, [r7, #15]
      break;
 80054c2:	e015      	b.n	80054f0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d00e      	beq.n	80054ee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	73fb      	strb	r3, [r7, #15]
      break;
 80054d4:	e00b      	b.n	80054ee <DMA_CheckFifoParam+0xe6>
      break;
 80054d6:	bf00      	nop
 80054d8:	e00a      	b.n	80054f0 <DMA_CheckFifoParam+0xe8>
      break;
 80054da:	bf00      	nop
 80054dc:	e008      	b.n	80054f0 <DMA_CheckFifoParam+0xe8>
      break;
 80054de:	bf00      	nop
 80054e0:	e006      	b.n	80054f0 <DMA_CheckFifoParam+0xe8>
      break;
 80054e2:	bf00      	nop
 80054e4:	e004      	b.n	80054f0 <DMA_CheckFifoParam+0xe8>
      break;
 80054e6:	bf00      	nop
 80054e8:	e002      	b.n	80054f0 <DMA_CheckFifoParam+0xe8>
      break;   
 80054ea:	bf00      	nop
 80054ec:	e000      	b.n	80054f0 <DMA_CheckFifoParam+0xe8>
      break;
 80054ee:	bf00      	nop
    }
  } 
  
  return status; 
 80054f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3714      	adds	r7, #20
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop

08005500 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005500:	b480      	push	{r7}
 8005502:	b089      	sub	sp, #36	; 0x24
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
 8005508:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800550a:	2300      	movs	r3, #0
 800550c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800550e:	2300      	movs	r3, #0
 8005510:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005512:	2300      	movs	r3, #0
 8005514:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005516:	2300      	movs	r3, #0
 8005518:	61fb      	str	r3, [r7, #28]
 800551a:	e159      	b.n	80057d0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800551c:	2201      	movs	r2, #1
 800551e:	69fb      	ldr	r3, [r7, #28]
 8005520:	fa02 f303 	lsl.w	r3, r2, r3
 8005524:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	697a      	ldr	r2, [r7, #20]
 800552c:	4013      	ands	r3, r2
 800552e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005530:	693a      	ldr	r2, [r7, #16]
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	429a      	cmp	r2, r3
 8005536:	f040 8148 	bne.w	80057ca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	f003 0303 	and.w	r3, r3, #3
 8005542:	2b01      	cmp	r3, #1
 8005544:	d005      	beq.n	8005552 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800554e:	2b02      	cmp	r3, #2
 8005550:	d130      	bne.n	80055b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005558:	69fb      	ldr	r3, [r7, #28]
 800555a:	005b      	lsls	r3, r3, #1
 800555c:	2203      	movs	r2, #3
 800555e:	fa02 f303 	lsl.w	r3, r2, r3
 8005562:	43db      	mvns	r3, r3
 8005564:	69ba      	ldr	r2, [r7, #24]
 8005566:	4013      	ands	r3, r2
 8005568:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	68da      	ldr	r2, [r3, #12]
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	005b      	lsls	r3, r3, #1
 8005572:	fa02 f303 	lsl.w	r3, r2, r3
 8005576:	69ba      	ldr	r2, [r7, #24]
 8005578:	4313      	orrs	r3, r2
 800557a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	69ba      	ldr	r2, [r7, #24]
 8005580:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005588:	2201      	movs	r2, #1
 800558a:	69fb      	ldr	r3, [r7, #28]
 800558c:	fa02 f303 	lsl.w	r3, r2, r3
 8005590:	43db      	mvns	r3, r3
 8005592:	69ba      	ldr	r2, [r7, #24]
 8005594:	4013      	ands	r3, r2
 8005596:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	091b      	lsrs	r3, r3, #4
 800559e:	f003 0201 	and.w	r2, r3, #1
 80055a2:	69fb      	ldr	r3, [r7, #28]
 80055a4:	fa02 f303 	lsl.w	r3, r2, r3
 80055a8:	69ba      	ldr	r2, [r7, #24]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	69ba      	ldr	r2, [r7, #24]
 80055b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	f003 0303 	and.w	r3, r3, #3
 80055bc:	2b03      	cmp	r3, #3
 80055be:	d017      	beq.n	80055f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	005b      	lsls	r3, r3, #1
 80055ca:	2203      	movs	r2, #3
 80055cc:	fa02 f303 	lsl.w	r3, r2, r3
 80055d0:	43db      	mvns	r3, r3
 80055d2:	69ba      	ldr	r2, [r7, #24]
 80055d4:	4013      	ands	r3, r2
 80055d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	689a      	ldr	r2, [r3, #8]
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	005b      	lsls	r3, r3, #1
 80055e0:	fa02 f303 	lsl.w	r3, r2, r3
 80055e4:	69ba      	ldr	r2, [r7, #24]
 80055e6:	4313      	orrs	r3, r2
 80055e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	69ba      	ldr	r2, [r7, #24]
 80055ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	f003 0303 	and.w	r3, r3, #3
 80055f8:	2b02      	cmp	r3, #2
 80055fa:	d123      	bne.n	8005644 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80055fc:	69fb      	ldr	r3, [r7, #28]
 80055fe:	08da      	lsrs	r2, r3, #3
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	3208      	adds	r2, #8
 8005604:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005608:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	f003 0307 	and.w	r3, r3, #7
 8005610:	009b      	lsls	r3, r3, #2
 8005612:	220f      	movs	r2, #15
 8005614:	fa02 f303 	lsl.w	r3, r2, r3
 8005618:	43db      	mvns	r3, r3
 800561a:	69ba      	ldr	r2, [r7, #24]
 800561c:	4013      	ands	r3, r2
 800561e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	691a      	ldr	r2, [r3, #16]
 8005624:	69fb      	ldr	r3, [r7, #28]
 8005626:	f003 0307 	and.w	r3, r3, #7
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	fa02 f303 	lsl.w	r3, r2, r3
 8005630:	69ba      	ldr	r2, [r7, #24]
 8005632:	4313      	orrs	r3, r2
 8005634:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005636:	69fb      	ldr	r3, [r7, #28]
 8005638:	08da      	lsrs	r2, r3, #3
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	3208      	adds	r2, #8
 800563e:	69b9      	ldr	r1, [r7, #24]
 8005640:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800564a:	69fb      	ldr	r3, [r7, #28]
 800564c:	005b      	lsls	r3, r3, #1
 800564e:	2203      	movs	r2, #3
 8005650:	fa02 f303 	lsl.w	r3, r2, r3
 8005654:	43db      	mvns	r3, r3
 8005656:	69ba      	ldr	r2, [r7, #24]
 8005658:	4013      	ands	r3, r2
 800565a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	f003 0203 	and.w	r2, r3, #3
 8005664:	69fb      	ldr	r3, [r7, #28]
 8005666:	005b      	lsls	r3, r3, #1
 8005668:	fa02 f303 	lsl.w	r3, r2, r3
 800566c:	69ba      	ldr	r2, [r7, #24]
 800566e:	4313      	orrs	r3, r2
 8005670:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	69ba      	ldr	r2, [r7, #24]
 8005676:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005680:	2b00      	cmp	r3, #0
 8005682:	f000 80a2 	beq.w	80057ca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005686:	2300      	movs	r3, #0
 8005688:	60fb      	str	r3, [r7, #12]
 800568a:	4b57      	ldr	r3, [pc, #348]	; (80057e8 <HAL_GPIO_Init+0x2e8>)
 800568c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800568e:	4a56      	ldr	r2, [pc, #344]	; (80057e8 <HAL_GPIO_Init+0x2e8>)
 8005690:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005694:	6453      	str	r3, [r2, #68]	; 0x44
 8005696:	4b54      	ldr	r3, [pc, #336]	; (80057e8 <HAL_GPIO_Init+0x2e8>)
 8005698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800569a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800569e:	60fb      	str	r3, [r7, #12]
 80056a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80056a2:	4a52      	ldr	r2, [pc, #328]	; (80057ec <HAL_GPIO_Init+0x2ec>)
 80056a4:	69fb      	ldr	r3, [r7, #28]
 80056a6:	089b      	lsrs	r3, r3, #2
 80056a8:	3302      	adds	r3, #2
 80056aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80056b0:	69fb      	ldr	r3, [r7, #28]
 80056b2:	f003 0303 	and.w	r3, r3, #3
 80056b6:	009b      	lsls	r3, r3, #2
 80056b8:	220f      	movs	r2, #15
 80056ba:	fa02 f303 	lsl.w	r3, r2, r3
 80056be:	43db      	mvns	r3, r3
 80056c0:	69ba      	ldr	r2, [r7, #24]
 80056c2:	4013      	ands	r3, r2
 80056c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a49      	ldr	r2, [pc, #292]	; (80057f0 <HAL_GPIO_Init+0x2f0>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d019      	beq.n	8005702 <HAL_GPIO_Init+0x202>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a48      	ldr	r2, [pc, #288]	; (80057f4 <HAL_GPIO_Init+0x2f4>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d013      	beq.n	80056fe <HAL_GPIO_Init+0x1fe>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a47      	ldr	r2, [pc, #284]	; (80057f8 <HAL_GPIO_Init+0x2f8>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d00d      	beq.n	80056fa <HAL_GPIO_Init+0x1fa>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a46      	ldr	r2, [pc, #280]	; (80057fc <HAL_GPIO_Init+0x2fc>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d007      	beq.n	80056f6 <HAL_GPIO_Init+0x1f6>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a45      	ldr	r2, [pc, #276]	; (8005800 <HAL_GPIO_Init+0x300>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d101      	bne.n	80056f2 <HAL_GPIO_Init+0x1f2>
 80056ee:	2304      	movs	r3, #4
 80056f0:	e008      	b.n	8005704 <HAL_GPIO_Init+0x204>
 80056f2:	2307      	movs	r3, #7
 80056f4:	e006      	b.n	8005704 <HAL_GPIO_Init+0x204>
 80056f6:	2303      	movs	r3, #3
 80056f8:	e004      	b.n	8005704 <HAL_GPIO_Init+0x204>
 80056fa:	2302      	movs	r3, #2
 80056fc:	e002      	b.n	8005704 <HAL_GPIO_Init+0x204>
 80056fe:	2301      	movs	r3, #1
 8005700:	e000      	b.n	8005704 <HAL_GPIO_Init+0x204>
 8005702:	2300      	movs	r3, #0
 8005704:	69fa      	ldr	r2, [r7, #28]
 8005706:	f002 0203 	and.w	r2, r2, #3
 800570a:	0092      	lsls	r2, r2, #2
 800570c:	4093      	lsls	r3, r2
 800570e:	69ba      	ldr	r2, [r7, #24]
 8005710:	4313      	orrs	r3, r2
 8005712:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005714:	4935      	ldr	r1, [pc, #212]	; (80057ec <HAL_GPIO_Init+0x2ec>)
 8005716:	69fb      	ldr	r3, [r7, #28]
 8005718:	089b      	lsrs	r3, r3, #2
 800571a:	3302      	adds	r3, #2
 800571c:	69ba      	ldr	r2, [r7, #24]
 800571e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005722:	4b38      	ldr	r3, [pc, #224]	; (8005804 <HAL_GPIO_Init+0x304>)
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	43db      	mvns	r3, r3
 800572c:	69ba      	ldr	r2, [r7, #24]
 800572e:	4013      	ands	r3, r2
 8005730:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800573a:	2b00      	cmp	r3, #0
 800573c:	d003      	beq.n	8005746 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800573e:	69ba      	ldr	r2, [r7, #24]
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	4313      	orrs	r3, r2
 8005744:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005746:	4a2f      	ldr	r2, [pc, #188]	; (8005804 <HAL_GPIO_Init+0x304>)
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800574c:	4b2d      	ldr	r3, [pc, #180]	; (8005804 <HAL_GPIO_Init+0x304>)
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	43db      	mvns	r3, r3
 8005756:	69ba      	ldr	r2, [r7, #24]
 8005758:	4013      	ands	r3, r2
 800575a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005764:	2b00      	cmp	r3, #0
 8005766:	d003      	beq.n	8005770 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005768:	69ba      	ldr	r2, [r7, #24]
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	4313      	orrs	r3, r2
 800576e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005770:	4a24      	ldr	r2, [pc, #144]	; (8005804 <HAL_GPIO_Init+0x304>)
 8005772:	69bb      	ldr	r3, [r7, #24]
 8005774:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005776:	4b23      	ldr	r3, [pc, #140]	; (8005804 <HAL_GPIO_Init+0x304>)
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	43db      	mvns	r3, r3
 8005780:	69ba      	ldr	r2, [r7, #24]
 8005782:	4013      	ands	r3, r2
 8005784:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800578e:	2b00      	cmp	r3, #0
 8005790:	d003      	beq.n	800579a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005792:	69ba      	ldr	r2, [r7, #24]
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	4313      	orrs	r3, r2
 8005798:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800579a:	4a1a      	ldr	r2, [pc, #104]	; (8005804 <HAL_GPIO_Init+0x304>)
 800579c:	69bb      	ldr	r3, [r7, #24]
 800579e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80057a0:	4b18      	ldr	r3, [pc, #96]	; (8005804 <HAL_GPIO_Init+0x304>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	43db      	mvns	r3, r3
 80057aa:	69ba      	ldr	r2, [r7, #24]
 80057ac:	4013      	ands	r3, r2
 80057ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d003      	beq.n	80057c4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80057bc:	69ba      	ldr	r2, [r7, #24]
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	4313      	orrs	r3, r2
 80057c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80057c4:	4a0f      	ldr	r2, [pc, #60]	; (8005804 <HAL_GPIO_Init+0x304>)
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80057ca:	69fb      	ldr	r3, [r7, #28]
 80057cc:	3301      	adds	r3, #1
 80057ce:	61fb      	str	r3, [r7, #28]
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	2b0f      	cmp	r3, #15
 80057d4:	f67f aea2 	bls.w	800551c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80057d8:	bf00      	nop
 80057da:	bf00      	nop
 80057dc:	3724      	adds	r7, #36	; 0x24
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	40023800 	.word	0x40023800
 80057ec:	40013800 	.word	0x40013800
 80057f0:	40020000 	.word	0x40020000
 80057f4:	40020400 	.word	0x40020400
 80057f8:	40020800 	.word	0x40020800
 80057fc:	40020c00 	.word	0x40020c00
 8005800:	40021000 	.word	0x40021000
 8005804:	40013c00 	.word	0x40013c00

08005808 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005808:	b480      	push	{r7}
 800580a:	b087      	sub	sp, #28
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
 8005810:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005812:	2300      	movs	r3, #0
 8005814:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8005816:	2300      	movs	r3, #0
 8005818:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800581a:	2300      	movs	r3, #0
 800581c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800581e:	2300      	movs	r3, #0
 8005820:	617b      	str	r3, [r7, #20]
 8005822:	e0bb      	b.n	800599c <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005824:	2201      	movs	r2, #1
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	fa02 f303 	lsl.w	r3, r2, r3
 800582c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800582e:	683a      	ldr	r2, [r7, #0]
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	4013      	ands	r3, r2
 8005834:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8005836:	68fa      	ldr	r2, [r7, #12]
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	429a      	cmp	r2, r3
 800583c:	f040 80ab 	bne.w	8005996 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005840:	4a5c      	ldr	r2, [pc, #368]	; (80059b4 <HAL_GPIO_DeInit+0x1ac>)
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	089b      	lsrs	r3, r3, #2
 8005846:	3302      	adds	r3, #2
 8005848:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800584c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	f003 0303 	and.w	r3, r3, #3
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	220f      	movs	r2, #15
 8005858:	fa02 f303 	lsl.w	r3, r2, r3
 800585c:	68ba      	ldr	r2, [r7, #8]
 800585e:	4013      	ands	r3, r2
 8005860:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a54      	ldr	r2, [pc, #336]	; (80059b8 <HAL_GPIO_DeInit+0x1b0>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d019      	beq.n	800589e <HAL_GPIO_DeInit+0x96>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a53      	ldr	r2, [pc, #332]	; (80059bc <HAL_GPIO_DeInit+0x1b4>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d013      	beq.n	800589a <HAL_GPIO_DeInit+0x92>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4a52      	ldr	r2, [pc, #328]	; (80059c0 <HAL_GPIO_DeInit+0x1b8>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d00d      	beq.n	8005896 <HAL_GPIO_DeInit+0x8e>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a51      	ldr	r2, [pc, #324]	; (80059c4 <HAL_GPIO_DeInit+0x1bc>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d007      	beq.n	8005892 <HAL_GPIO_DeInit+0x8a>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a50      	ldr	r2, [pc, #320]	; (80059c8 <HAL_GPIO_DeInit+0x1c0>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d101      	bne.n	800588e <HAL_GPIO_DeInit+0x86>
 800588a:	2304      	movs	r3, #4
 800588c:	e008      	b.n	80058a0 <HAL_GPIO_DeInit+0x98>
 800588e:	2307      	movs	r3, #7
 8005890:	e006      	b.n	80058a0 <HAL_GPIO_DeInit+0x98>
 8005892:	2303      	movs	r3, #3
 8005894:	e004      	b.n	80058a0 <HAL_GPIO_DeInit+0x98>
 8005896:	2302      	movs	r3, #2
 8005898:	e002      	b.n	80058a0 <HAL_GPIO_DeInit+0x98>
 800589a:	2301      	movs	r3, #1
 800589c:	e000      	b.n	80058a0 <HAL_GPIO_DeInit+0x98>
 800589e:	2300      	movs	r3, #0
 80058a0:	697a      	ldr	r2, [r7, #20]
 80058a2:	f002 0203 	and.w	r2, r2, #3
 80058a6:	0092      	lsls	r2, r2, #2
 80058a8:	4093      	lsls	r3, r2
 80058aa:	68ba      	ldr	r2, [r7, #8]
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d132      	bne.n	8005916 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80058b0:	4b46      	ldr	r3, [pc, #280]	; (80059cc <HAL_GPIO_DeInit+0x1c4>)
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	43db      	mvns	r3, r3
 80058b8:	4944      	ldr	r1, [pc, #272]	; (80059cc <HAL_GPIO_DeInit+0x1c4>)
 80058ba:	4013      	ands	r3, r2
 80058bc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80058be:	4b43      	ldr	r3, [pc, #268]	; (80059cc <HAL_GPIO_DeInit+0x1c4>)
 80058c0:	685a      	ldr	r2, [r3, #4]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	43db      	mvns	r3, r3
 80058c6:	4941      	ldr	r1, [pc, #260]	; (80059cc <HAL_GPIO_DeInit+0x1c4>)
 80058c8:	4013      	ands	r3, r2
 80058ca:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80058cc:	4b3f      	ldr	r3, [pc, #252]	; (80059cc <HAL_GPIO_DeInit+0x1c4>)
 80058ce:	68da      	ldr	r2, [r3, #12]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	43db      	mvns	r3, r3
 80058d4:	493d      	ldr	r1, [pc, #244]	; (80059cc <HAL_GPIO_DeInit+0x1c4>)
 80058d6:	4013      	ands	r3, r2
 80058d8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80058da:	4b3c      	ldr	r3, [pc, #240]	; (80059cc <HAL_GPIO_DeInit+0x1c4>)
 80058dc:	689a      	ldr	r2, [r3, #8]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	43db      	mvns	r3, r3
 80058e2:	493a      	ldr	r1, [pc, #232]	; (80059cc <HAL_GPIO_DeInit+0x1c4>)
 80058e4:	4013      	ands	r3, r2
 80058e6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	f003 0303 	and.w	r3, r3, #3
 80058ee:	009b      	lsls	r3, r3, #2
 80058f0:	220f      	movs	r2, #15
 80058f2:	fa02 f303 	lsl.w	r3, r2, r3
 80058f6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80058f8:	4a2e      	ldr	r2, [pc, #184]	; (80059b4 <HAL_GPIO_DeInit+0x1ac>)
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	089b      	lsrs	r3, r3, #2
 80058fe:	3302      	adds	r3, #2
 8005900:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	43da      	mvns	r2, r3
 8005908:	482a      	ldr	r0, [pc, #168]	; (80059b4 <HAL_GPIO_DeInit+0x1ac>)
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	089b      	lsrs	r3, r3, #2
 800590e:	400a      	ands	r2, r1
 8005910:	3302      	adds	r3, #2
 8005912:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681a      	ldr	r2, [r3, #0]
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	005b      	lsls	r3, r3, #1
 800591e:	2103      	movs	r1, #3
 8005920:	fa01 f303 	lsl.w	r3, r1, r3
 8005924:	43db      	mvns	r3, r3
 8005926:	401a      	ands	r2, r3
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	08da      	lsrs	r2, r3, #3
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	3208      	adds	r2, #8
 8005934:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	f003 0307 	and.w	r3, r3, #7
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	220f      	movs	r2, #15
 8005942:	fa02 f303 	lsl.w	r3, r2, r3
 8005946:	43db      	mvns	r3, r3
 8005948:	697a      	ldr	r2, [r7, #20]
 800594a:	08d2      	lsrs	r2, r2, #3
 800594c:	4019      	ands	r1, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	3208      	adds	r2, #8
 8005952:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	68da      	ldr	r2, [r3, #12]
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	005b      	lsls	r3, r3, #1
 800595e:	2103      	movs	r1, #3
 8005960:	fa01 f303 	lsl.w	r3, r1, r3
 8005964:	43db      	mvns	r3, r3
 8005966:	401a      	ands	r2, r3
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	685a      	ldr	r2, [r3, #4]
 8005970:	2101      	movs	r1, #1
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	fa01 f303 	lsl.w	r3, r1, r3
 8005978:	43db      	mvns	r3, r3
 800597a:	401a      	ands	r2, r3
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	689a      	ldr	r2, [r3, #8]
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	005b      	lsls	r3, r3, #1
 8005988:	2103      	movs	r1, #3
 800598a:	fa01 f303 	lsl.w	r3, r1, r3
 800598e:	43db      	mvns	r3, r3
 8005990:	401a      	ands	r2, r3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	3301      	adds	r3, #1
 800599a:	617b      	str	r3, [r7, #20]
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	2b0f      	cmp	r3, #15
 80059a0:	f67f af40 	bls.w	8005824 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80059a4:	bf00      	nop
 80059a6:	bf00      	nop
 80059a8:	371c      	adds	r7, #28
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr
 80059b2:	bf00      	nop
 80059b4:	40013800 	.word	0x40013800
 80059b8:	40020000 	.word	0x40020000
 80059bc:	40020400 	.word	0x40020400
 80059c0:	40020800 	.word	0x40020800
 80059c4:	40020c00 	.word	0x40020c00
 80059c8:	40021000 	.word	0x40021000
 80059cc:	40013c00 	.word	0x40013c00

080059d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b083      	sub	sp, #12
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	460b      	mov	r3, r1
 80059da:	807b      	strh	r3, [r7, #2]
 80059dc:	4613      	mov	r3, r2
 80059de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80059e0:	787b      	ldrb	r3, [r7, #1]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d003      	beq.n	80059ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80059e6:	887a      	ldrh	r2, [r7, #2]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80059ec:	e003      	b.n	80059f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80059ee:	887b      	ldrh	r3, [r7, #2]
 80059f0:	041a      	lsls	r2, r3, #16
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	619a      	str	r2, [r3, #24]
}
 80059f6:	bf00      	nop
 80059f8:	370c      	adds	r7, #12
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr
	...

08005a04 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b082      	sub	sp, #8
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005a0e:	4b08      	ldr	r3, [pc, #32]	; (8005a30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a10:	695a      	ldr	r2, [r3, #20]
 8005a12:	88fb      	ldrh	r3, [r7, #6]
 8005a14:	4013      	ands	r3, r2
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d006      	beq.n	8005a28 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005a1a:	4a05      	ldr	r2, [pc, #20]	; (8005a30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a1c:	88fb      	ldrh	r3, [r7, #6]
 8005a1e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005a20:	88fb      	ldrh	r3, [r7, #6]
 8005a22:	4618      	mov	r0, r3
 8005a24:	f7fd fc44 	bl	80032b0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005a28:	bf00      	nop
 8005a2a:	3708      	adds	r7, #8
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}
 8005a30:	40013c00 	.word	0x40013c00

08005a34 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b086      	sub	sp, #24
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d101      	bne.n	8005a46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e267      	b.n	8005f16 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 0301 	and.w	r3, r3, #1
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d075      	beq.n	8005b3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a52:	4b88      	ldr	r3, [pc, #544]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	f003 030c 	and.w	r3, r3, #12
 8005a5a:	2b04      	cmp	r3, #4
 8005a5c:	d00c      	beq.n	8005a78 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a5e:	4b85      	ldr	r3, [pc, #532]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a66:	2b08      	cmp	r3, #8
 8005a68:	d112      	bne.n	8005a90 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a6a:	4b82      	ldr	r3, [pc, #520]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a76:	d10b      	bne.n	8005a90 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a78:	4b7e      	ldr	r3, [pc, #504]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d05b      	beq.n	8005b3c <HAL_RCC_OscConfig+0x108>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d157      	bne.n	8005b3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	e242      	b.n	8005f16 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a98:	d106      	bne.n	8005aa8 <HAL_RCC_OscConfig+0x74>
 8005a9a:	4b76      	ldr	r3, [pc, #472]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a75      	ldr	r2, [pc, #468]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005aa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005aa4:	6013      	str	r3, [r2, #0]
 8005aa6:	e01d      	b.n	8005ae4 <HAL_RCC_OscConfig+0xb0>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005ab0:	d10c      	bne.n	8005acc <HAL_RCC_OscConfig+0x98>
 8005ab2:	4b70      	ldr	r3, [pc, #448]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a6f      	ldr	r2, [pc, #444]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005ab8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005abc:	6013      	str	r3, [r2, #0]
 8005abe:	4b6d      	ldr	r3, [pc, #436]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a6c      	ldr	r2, [pc, #432]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005ac4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ac8:	6013      	str	r3, [r2, #0]
 8005aca:	e00b      	b.n	8005ae4 <HAL_RCC_OscConfig+0xb0>
 8005acc:	4b69      	ldr	r3, [pc, #420]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a68      	ldr	r2, [pc, #416]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005ad2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ad6:	6013      	str	r3, [r2, #0]
 8005ad8:	4b66      	ldr	r3, [pc, #408]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a65      	ldr	r2, [pc, #404]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005ade:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ae2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d013      	beq.n	8005b14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aec:	f7fe fa26 	bl	8003f3c <HAL_GetTick>
 8005af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005af2:	e008      	b.n	8005b06 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005af4:	f7fe fa22 	bl	8003f3c <HAL_GetTick>
 8005af8:	4602      	mov	r2, r0
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	1ad3      	subs	r3, r2, r3
 8005afe:	2b64      	cmp	r3, #100	; 0x64
 8005b00:	d901      	bls.n	8005b06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005b02:	2303      	movs	r3, #3
 8005b04:	e207      	b.n	8005f16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b06:	4b5b      	ldr	r3, [pc, #364]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d0f0      	beq.n	8005af4 <HAL_RCC_OscConfig+0xc0>
 8005b12:	e014      	b.n	8005b3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b14:	f7fe fa12 	bl	8003f3c <HAL_GetTick>
 8005b18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b1a:	e008      	b.n	8005b2e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b1c:	f7fe fa0e 	bl	8003f3c <HAL_GetTick>
 8005b20:	4602      	mov	r2, r0
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	2b64      	cmp	r3, #100	; 0x64
 8005b28:	d901      	bls.n	8005b2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b2a:	2303      	movs	r3, #3
 8005b2c:	e1f3      	b.n	8005f16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b2e:	4b51      	ldr	r3, [pc, #324]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d1f0      	bne.n	8005b1c <HAL_RCC_OscConfig+0xe8>
 8005b3a:	e000      	b.n	8005b3e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f003 0302 	and.w	r3, r3, #2
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d063      	beq.n	8005c12 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b4a:	4b4a      	ldr	r3, [pc, #296]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	f003 030c 	and.w	r3, r3, #12
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d00b      	beq.n	8005b6e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b56:	4b47      	ldr	r3, [pc, #284]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b5e:	2b08      	cmp	r3, #8
 8005b60:	d11c      	bne.n	8005b9c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b62:	4b44      	ldr	r3, [pc, #272]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d116      	bne.n	8005b9c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b6e:	4b41      	ldr	r3, [pc, #260]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f003 0302 	and.w	r3, r3, #2
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d005      	beq.n	8005b86 <HAL_RCC_OscConfig+0x152>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	68db      	ldr	r3, [r3, #12]
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d001      	beq.n	8005b86 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	e1c7      	b.n	8005f16 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b86:	4b3b      	ldr	r3, [pc, #236]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	691b      	ldr	r3, [r3, #16]
 8005b92:	00db      	lsls	r3, r3, #3
 8005b94:	4937      	ldr	r1, [pc, #220]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005b96:	4313      	orrs	r3, r2
 8005b98:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b9a:	e03a      	b.n	8005c12 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d020      	beq.n	8005be6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ba4:	4b34      	ldr	r3, [pc, #208]	; (8005c78 <HAL_RCC_OscConfig+0x244>)
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005baa:	f7fe f9c7 	bl	8003f3c <HAL_GetTick>
 8005bae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bb0:	e008      	b.n	8005bc4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005bb2:	f7fe f9c3 	bl	8003f3c <HAL_GetTick>
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	1ad3      	subs	r3, r2, r3
 8005bbc:	2b02      	cmp	r3, #2
 8005bbe:	d901      	bls.n	8005bc4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005bc0:	2303      	movs	r3, #3
 8005bc2:	e1a8      	b.n	8005f16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bc4:	4b2b      	ldr	r3, [pc, #172]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f003 0302 	and.w	r3, r3, #2
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d0f0      	beq.n	8005bb2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bd0:	4b28      	ldr	r3, [pc, #160]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	691b      	ldr	r3, [r3, #16]
 8005bdc:	00db      	lsls	r3, r3, #3
 8005bde:	4925      	ldr	r1, [pc, #148]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005be0:	4313      	orrs	r3, r2
 8005be2:	600b      	str	r3, [r1, #0]
 8005be4:	e015      	b.n	8005c12 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005be6:	4b24      	ldr	r3, [pc, #144]	; (8005c78 <HAL_RCC_OscConfig+0x244>)
 8005be8:	2200      	movs	r2, #0
 8005bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bec:	f7fe f9a6 	bl	8003f3c <HAL_GetTick>
 8005bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005bf2:	e008      	b.n	8005c06 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005bf4:	f7fe f9a2 	bl	8003f3c <HAL_GetTick>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	1ad3      	subs	r3, r2, r3
 8005bfe:	2b02      	cmp	r3, #2
 8005c00:	d901      	bls.n	8005c06 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005c02:	2303      	movs	r3, #3
 8005c04:	e187      	b.n	8005f16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c06:	4b1b      	ldr	r3, [pc, #108]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f003 0302 	and.w	r3, r3, #2
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d1f0      	bne.n	8005bf4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f003 0308 	and.w	r3, r3, #8
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d036      	beq.n	8005c8c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	695b      	ldr	r3, [r3, #20]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d016      	beq.n	8005c54 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c26:	4b15      	ldr	r3, [pc, #84]	; (8005c7c <HAL_RCC_OscConfig+0x248>)
 8005c28:	2201      	movs	r2, #1
 8005c2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c2c:	f7fe f986 	bl	8003f3c <HAL_GetTick>
 8005c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c32:	e008      	b.n	8005c46 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c34:	f7fe f982 	bl	8003f3c <HAL_GetTick>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	2b02      	cmp	r3, #2
 8005c40:	d901      	bls.n	8005c46 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005c42:	2303      	movs	r3, #3
 8005c44:	e167      	b.n	8005f16 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c46:	4b0b      	ldr	r3, [pc, #44]	; (8005c74 <HAL_RCC_OscConfig+0x240>)
 8005c48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c4a:	f003 0302 	and.w	r3, r3, #2
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d0f0      	beq.n	8005c34 <HAL_RCC_OscConfig+0x200>
 8005c52:	e01b      	b.n	8005c8c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c54:	4b09      	ldr	r3, [pc, #36]	; (8005c7c <HAL_RCC_OscConfig+0x248>)
 8005c56:	2200      	movs	r2, #0
 8005c58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c5a:	f7fe f96f 	bl	8003f3c <HAL_GetTick>
 8005c5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c60:	e00e      	b.n	8005c80 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c62:	f7fe f96b 	bl	8003f3c <HAL_GetTick>
 8005c66:	4602      	mov	r2, r0
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	1ad3      	subs	r3, r2, r3
 8005c6c:	2b02      	cmp	r3, #2
 8005c6e:	d907      	bls.n	8005c80 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005c70:	2303      	movs	r3, #3
 8005c72:	e150      	b.n	8005f16 <HAL_RCC_OscConfig+0x4e2>
 8005c74:	40023800 	.word	0x40023800
 8005c78:	42470000 	.word	0x42470000
 8005c7c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c80:	4b88      	ldr	r3, [pc, #544]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005c82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c84:	f003 0302 	and.w	r3, r3, #2
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d1ea      	bne.n	8005c62 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f003 0304 	and.w	r3, r3, #4
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	f000 8097 	beq.w	8005dc8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c9e:	4b81      	ldr	r3, [pc, #516]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d10f      	bne.n	8005cca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005caa:	2300      	movs	r3, #0
 8005cac:	60bb      	str	r3, [r7, #8]
 8005cae:	4b7d      	ldr	r3, [pc, #500]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cb2:	4a7c      	ldr	r2, [pc, #496]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005cb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cb8:	6413      	str	r3, [r2, #64]	; 0x40
 8005cba:	4b7a      	ldr	r3, [pc, #488]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cc2:	60bb      	str	r3, [r7, #8]
 8005cc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cca:	4b77      	ldr	r3, [pc, #476]	; (8005ea8 <HAL_RCC_OscConfig+0x474>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d118      	bne.n	8005d08 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005cd6:	4b74      	ldr	r3, [pc, #464]	; (8005ea8 <HAL_RCC_OscConfig+0x474>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a73      	ldr	r2, [pc, #460]	; (8005ea8 <HAL_RCC_OscConfig+0x474>)
 8005cdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ce0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ce2:	f7fe f92b 	bl	8003f3c <HAL_GetTick>
 8005ce6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ce8:	e008      	b.n	8005cfc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cea:	f7fe f927 	bl	8003f3c <HAL_GetTick>
 8005cee:	4602      	mov	r2, r0
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	1ad3      	subs	r3, r2, r3
 8005cf4:	2b02      	cmp	r3, #2
 8005cf6:	d901      	bls.n	8005cfc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005cf8:	2303      	movs	r3, #3
 8005cfa:	e10c      	b.n	8005f16 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cfc:	4b6a      	ldr	r3, [pc, #424]	; (8005ea8 <HAL_RCC_OscConfig+0x474>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d0f0      	beq.n	8005cea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d106      	bne.n	8005d1e <HAL_RCC_OscConfig+0x2ea>
 8005d10:	4b64      	ldr	r3, [pc, #400]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005d12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d14:	4a63      	ldr	r2, [pc, #396]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005d16:	f043 0301 	orr.w	r3, r3, #1
 8005d1a:	6713      	str	r3, [r2, #112]	; 0x70
 8005d1c:	e01c      	b.n	8005d58 <HAL_RCC_OscConfig+0x324>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	2b05      	cmp	r3, #5
 8005d24:	d10c      	bne.n	8005d40 <HAL_RCC_OscConfig+0x30c>
 8005d26:	4b5f      	ldr	r3, [pc, #380]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d2a:	4a5e      	ldr	r2, [pc, #376]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005d2c:	f043 0304 	orr.w	r3, r3, #4
 8005d30:	6713      	str	r3, [r2, #112]	; 0x70
 8005d32:	4b5c      	ldr	r3, [pc, #368]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005d34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d36:	4a5b      	ldr	r2, [pc, #364]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005d38:	f043 0301 	orr.w	r3, r3, #1
 8005d3c:	6713      	str	r3, [r2, #112]	; 0x70
 8005d3e:	e00b      	b.n	8005d58 <HAL_RCC_OscConfig+0x324>
 8005d40:	4b58      	ldr	r3, [pc, #352]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d44:	4a57      	ldr	r2, [pc, #348]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005d46:	f023 0301 	bic.w	r3, r3, #1
 8005d4a:	6713      	str	r3, [r2, #112]	; 0x70
 8005d4c:	4b55      	ldr	r3, [pc, #340]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d50:	4a54      	ldr	r2, [pc, #336]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005d52:	f023 0304 	bic.w	r3, r3, #4
 8005d56:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d015      	beq.n	8005d8c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d60:	f7fe f8ec 	bl	8003f3c <HAL_GetTick>
 8005d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d66:	e00a      	b.n	8005d7e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d68:	f7fe f8e8 	bl	8003f3c <HAL_GetTick>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	1ad3      	subs	r3, r2, r3
 8005d72:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d901      	bls.n	8005d7e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005d7a:	2303      	movs	r3, #3
 8005d7c:	e0cb      	b.n	8005f16 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d7e:	4b49      	ldr	r3, [pc, #292]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d82:	f003 0302 	and.w	r3, r3, #2
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d0ee      	beq.n	8005d68 <HAL_RCC_OscConfig+0x334>
 8005d8a:	e014      	b.n	8005db6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d8c:	f7fe f8d6 	bl	8003f3c <HAL_GetTick>
 8005d90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d92:	e00a      	b.n	8005daa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d94:	f7fe f8d2 	bl	8003f3c <HAL_GetTick>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	1ad3      	subs	r3, r2, r3
 8005d9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d901      	bls.n	8005daa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005da6:	2303      	movs	r3, #3
 8005da8:	e0b5      	b.n	8005f16 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005daa:	4b3e      	ldr	r3, [pc, #248]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005dac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dae:	f003 0302 	and.w	r3, r3, #2
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1ee      	bne.n	8005d94 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005db6:	7dfb      	ldrb	r3, [r7, #23]
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d105      	bne.n	8005dc8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005dbc:	4b39      	ldr	r3, [pc, #228]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dc0:	4a38      	ldr	r2, [pc, #224]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005dc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005dc6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	699b      	ldr	r3, [r3, #24]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	f000 80a1 	beq.w	8005f14 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005dd2:	4b34      	ldr	r3, [pc, #208]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005dd4:	689b      	ldr	r3, [r3, #8]
 8005dd6:	f003 030c 	and.w	r3, r3, #12
 8005dda:	2b08      	cmp	r3, #8
 8005ddc:	d05c      	beq.n	8005e98 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	699b      	ldr	r3, [r3, #24]
 8005de2:	2b02      	cmp	r3, #2
 8005de4:	d141      	bne.n	8005e6a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005de6:	4b31      	ldr	r3, [pc, #196]	; (8005eac <HAL_RCC_OscConfig+0x478>)
 8005de8:	2200      	movs	r2, #0
 8005dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dec:	f7fe f8a6 	bl	8003f3c <HAL_GetTick>
 8005df0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005df2:	e008      	b.n	8005e06 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005df4:	f7fe f8a2 	bl	8003f3c <HAL_GetTick>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	2b02      	cmp	r3, #2
 8005e00:	d901      	bls.n	8005e06 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005e02:	2303      	movs	r3, #3
 8005e04:	e087      	b.n	8005f16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e06:	4b27      	ldr	r3, [pc, #156]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d1f0      	bne.n	8005df4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	69da      	ldr	r2, [r3, #28]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6a1b      	ldr	r3, [r3, #32]
 8005e1a:	431a      	orrs	r2, r3
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e20:	019b      	lsls	r3, r3, #6
 8005e22:	431a      	orrs	r2, r3
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e28:	085b      	lsrs	r3, r3, #1
 8005e2a:	3b01      	subs	r3, #1
 8005e2c:	041b      	lsls	r3, r3, #16
 8005e2e:	431a      	orrs	r2, r3
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e34:	061b      	lsls	r3, r3, #24
 8005e36:	491b      	ldr	r1, [pc, #108]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e3c:	4b1b      	ldr	r3, [pc, #108]	; (8005eac <HAL_RCC_OscConfig+0x478>)
 8005e3e:	2201      	movs	r2, #1
 8005e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e42:	f7fe f87b 	bl	8003f3c <HAL_GetTick>
 8005e46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e48:	e008      	b.n	8005e5c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e4a:	f7fe f877 	bl	8003f3c <HAL_GetTick>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	1ad3      	subs	r3, r2, r3
 8005e54:	2b02      	cmp	r3, #2
 8005e56:	d901      	bls.n	8005e5c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005e58:	2303      	movs	r3, #3
 8005e5a:	e05c      	b.n	8005f16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e5c:	4b11      	ldr	r3, [pc, #68]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d0f0      	beq.n	8005e4a <HAL_RCC_OscConfig+0x416>
 8005e68:	e054      	b.n	8005f14 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e6a:	4b10      	ldr	r3, [pc, #64]	; (8005eac <HAL_RCC_OscConfig+0x478>)
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e70:	f7fe f864 	bl	8003f3c <HAL_GetTick>
 8005e74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e76:	e008      	b.n	8005e8a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e78:	f7fe f860 	bl	8003f3c <HAL_GetTick>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	1ad3      	subs	r3, r2, r3
 8005e82:	2b02      	cmp	r3, #2
 8005e84:	d901      	bls.n	8005e8a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005e86:	2303      	movs	r3, #3
 8005e88:	e045      	b.n	8005f16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e8a:	4b06      	ldr	r3, [pc, #24]	; (8005ea4 <HAL_RCC_OscConfig+0x470>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d1f0      	bne.n	8005e78 <HAL_RCC_OscConfig+0x444>
 8005e96:	e03d      	b.n	8005f14 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	699b      	ldr	r3, [r3, #24]
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d107      	bne.n	8005eb0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	e038      	b.n	8005f16 <HAL_RCC_OscConfig+0x4e2>
 8005ea4:	40023800 	.word	0x40023800
 8005ea8:	40007000 	.word	0x40007000
 8005eac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005eb0:	4b1b      	ldr	r3, [pc, #108]	; (8005f20 <HAL_RCC_OscConfig+0x4ec>)
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	699b      	ldr	r3, [r3, #24]
 8005eba:	2b01      	cmp	r3, #1
 8005ebc:	d028      	beq.n	8005f10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d121      	bne.n	8005f10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d11a      	bne.n	8005f10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005eda:	68fa      	ldr	r2, [r7, #12]
 8005edc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	687a      	ldr	r2, [r7, #4]
 8005ee4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005ee6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d111      	bne.n	8005f10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ef6:	085b      	lsrs	r3, r3, #1
 8005ef8:	3b01      	subs	r3, #1
 8005efa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d107      	bne.n	8005f10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f0a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	d001      	beq.n	8005f14 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005f10:	2301      	movs	r3, #1
 8005f12:	e000      	b.n	8005f16 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005f14:	2300      	movs	r3, #0
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3718      	adds	r7, #24
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}
 8005f1e:	bf00      	nop
 8005f20:	40023800 	.word	0x40023800

08005f24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b084      	sub	sp, #16
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
 8005f2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d101      	bne.n	8005f38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	e0cc      	b.n	80060d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005f38:	4b68      	ldr	r3, [pc, #416]	; (80060dc <HAL_RCC_ClockConfig+0x1b8>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f003 0307 	and.w	r3, r3, #7
 8005f40:	683a      	ldr	r2, [r7, #0]
 8005f42:	429a      	cmp	r2, r3
 8005f44:	d90c      	bls.n	8005f60 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f46:	4b65      	ldr	r3, [pc, #404]	; (80060dc <HAL_RCC_ClockConfig+0x1b8>)
 8005f48:	683a      	ldr	r2, [r7, #0]
 8005f4a:	b2d2      	uxtb	r2, r2
 8005f4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f4e:	4b63      	ldr	r3, [pc, #396]	; (80060dc <HAL_RCC_ClockConfig+0x1b8>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f003 0307 	and.w	r3, r3, #7
 8005f56:	683a      	ldr	r2, [r7, #0]
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d001      	beq.n	8005f60 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	e0b8      	b.n	80060d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 0302 	and.w	r3, r3, #2
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d020      	beq.n	8005fae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f003 0304 	and.w	r3, r3, #4
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d005      	beq.n	8005f84 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f78:	4b59      	ldr	r3, [pc, #356]	; (80060e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	4a58      	ldr	r2, [pc, #352]	; (80060e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f7e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005f82:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 0308 	and.w	r3, r3, #8
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d005      	beq.n	8005f9c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f90:	4b53      	ldr	r3, [pc, #332]	; (80060e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f92:	689b      	ldr	r3, [r3, #8]
 8005f94:	4a52      	ldr	r2, [pc, #328]	; (80060e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f96:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005f9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f9c:	4b50      	ldr	r3, [pc, #320]	; (80060e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	494d      	ldr	r1, [pc, #308]	; (80060e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005faa:	4313      	orrs	r3, r2
 8005fac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f003 0301 	and.w	r3, r3, #1
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d044      	beq.n	8006044 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	2b01      	cmp	r3, #1
 8005fc0:	d107      	bne.n	8005fd2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005fc2:	4b47      	ldr	r3, [pc, #284]	; (80060e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d119      	bne.n	8006002 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e07f      	b.n	80060d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	2b02      	cmp	r3, #2
 8005fd8:	d003      	beq.n	8005fe2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005fde:	2b03      	cmp	r3, #3
 8005fe0:	d107      	bne.n	8005ff2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005fe2:	4b3f      	ldr	r3, [pc, #252]	; (80060e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d109      	bne.n	8006002 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e06f      	b.n	80060d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ff2:	4b3b      	ldr	r3, [pc, #236]	; (80060e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f003 0302 	and.w	r3, r3, #2
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d101      	bne.n	8006002 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	e067      	b.n	80060d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006002:	4b37      	ldr	r3, [pc, #220]	; (80060e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	f023 0203 	bic.w	r2, r3, #3
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	4934      	ldr	r1, [pc, #208]	; (80060e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006010:	4313      	orrs	r3, r2
 8006012:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006014:	f7fd ff92 	bl	8003f3c <HAL_GetTick>
 8006018:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800601a:	e00a      	b.n	8006032 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800601c:	f7fd ff8e 	bl	8003f3c <HAL_GetTick>
 8006020:	4602      	mov	r2, r0
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	1ad3      	subs	r3, r2, r3
 8006026:	f241 3288 	movw	r2, #5000	; 0x1388
 800602a:	4293      	cmp	r3, r2
 800602c:	d901      	bls.n	8006032 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800602e:	2303      	movs	r3, #3
 8006030:	e04f      	b.n	80060d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006032:	4b2b      	ldr	r3, [pc, #172]	; (80060e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	f003 020c 	and.w	r2, r3, #12
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	009b      	lsls	r3, r3, #2
 8006040:	429a      	cmp	r2, r3
 8006042:	d1eb      	bne.n	800601c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006044:	4b25      	ldr	r3, [pc, #148]	; (80060dc <HAL_RCC_ClockConfig+0x1b8>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f003 0307 	and.w	r3, r3, #7
 800604c:	683a      	ldr	r2, [r7, #0]
 800604e:	429a      	cmp	r2, r3
 8006050:	d20c      	bcs.n	800606c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006052:	4b22      	ldr	r3, [pc, #136]	; (80060dc <HAL_RCC_ClockConfig+0x1b8>)
 8006054:	683a      	ldr	r2, [r7, #0]
 8006056:	b2d2      	uxtb	r2, r2
 8006058:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800605a:	4b20      	ldr	r3, [pc, #128]	; (80060dc <HAL_RCC_ClockConfig+0x1b8>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 0307 	and.w	r3, r3, #7
 8006062:	683a      	ldr	r2, [r7, #0]
 8006064:	429a      	cmp	r2, r3
 8006066:	d001      	beq.n	800606c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006068:	2301      	movs	r3, #1
 800606a:	e032      	b.n	80060d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 0304 	and.w	r3, r3, #4
 8006074:	2b00      	cmp	r3, #0
 8006076:	d008      	beq.n	800608a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006078:	4b19      	ldr	r3, [pc, #100]	; (80060e0 <HAL_RCC_ClockConfig+0x1bc>)
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	68db      	ldr	r3, [r3, #12]
 8006084:	4916      	ldr	r1, [pc, #88]	; (80060e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006086:	4313      	orrs	r3, r2
 8006088:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f003 0308 	and.w	r3, r3, #8
 8006092:	2b00      	cmp	r3, #0
 8006094:	d009      	beq.n	80060aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006096:	4b12      	ldr	r3, [pc, #72]	; (80060e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	691b      	ldr	r3, [r3, #16]
 80060a2:	00db      	lsls	r3, r3, #3
 80060a4:	490e      	ldr	r1, [pc, #56]	; (80060e0 <HAL_RCC_ClockConfig+0x1bc>)
 80060a6:	4313      	orrs	r3, r2
 80060a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80060aa:	f000 f821 	bl	80060f0 <HAL_RCC_GetSysClockFreq>
 80060ae:	4602      	mov	r2, r0
 80060b0:	4b0b      	ldr	r3, [pc, #44]	; (80060e0 <HAL_RCC_ClockConfig+0x1bc>)
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	091b      	lsrs	r3, r3, #4
 80060b6:	f003 030f 	and.w	r3, r3, #15
 80060ba:	490a      	ldr	r1, [pc, #40]	; (80060e4 <HAL_RCC_ClockConfig+0x1c0>)
 80060bc:	5ccb      	ldrb	r3, [r1, r3]
 80060be:	fa22 f303 	lsr.w	r3, r2, r3
 80060c2:	4a09      	ldr	r2, [pc, #36]	; (80060e8 <HAL_RCC_ClockConfig+0x1c4>)
 80060c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80060c6:	4b09      	ldr	r3, [pc, #36]	; (80060ec <HAL_RCC_ClockConfig+0x1c8>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4618      	mov	r0, r3
 80060cc:	f7fd fef2 	bl	8003eb4 <HAL_InitTick>

  return HAL_OK;
 80060d0:	2300      	movs	r3, #0
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3710      	adds	r7, #16
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	bf00      	nop
 80060dc:	40023c00 	.word	0x40023c00
 80060e0:	40023800 	.word	0x40023800
 80060e4:	0800bdac 	.word	0x0800bdac
 80060e8:	20000028 	.word	0x20000028
 80060ec:	2000002c 	.word	0x2000002c

080060f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060f4:	b094      	sub	sp, #80	; 0x50
 80060f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80060f8:	2300      	movs	r3, #0
 80060fa:	647b      	str	r3, [r7, #68]	; 0x44
 80060fc:	2300      	movs	r3, #0
 80060fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006100:	2300      	movs	r3, #0
 8006102:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006104:	2300      	movs	r3, #0
 8006106:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006108:	4b79      	ldr	r3, [pc, #484]	; (80062f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	f003 030c 	and.w	r3, r3, #12
 8006110:	2b08      	cmp	r3, #8
 8006112:	d00d      	beq.n	8006130 <HAL_RCC_GetSysClockFreq+0x40>
 8006114:	2b08      	cmp	r3, #8
 8006116:	f200 80e1 	bhi.w	80062dc <HAL_RCC_GetSysClockFreq+0x1ec>
 800611a:	2b00      	cmp	r3, #0
 800611c:	d002      	beq.n	8006124 <HAL_RCC_GetSysClockFreq+0x34>
 800611e:	2b04      	cmp	r3, #4
 8006120:	d003      	beq.n	800612a <HAL_RCC_GetSysClockFreq+0x3a>
 8006122:	e0db      	b.n	80062dc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006124:	4b73      	ldr	r3, [pc, #460]	; (80062f4 <HAL_RCC_GetSysClockFreq+0x204>)
 8006126:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006128:	e0db      	b.n	80062e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800612a:	4b73      	ldr	r3, [pc, #460]	; (80062f8 <HAL_RCC_GetSysClockFreq+0x208>)
 800612c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800612e:	e0d8      	b.n	80062e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006130:	4b6f      	ldr	r3, [pc, #444]	; (80062f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006138:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800613a:	4b6d      	ldr	r3, [pc, #436]	; (80062f0 <HAL_RCC_GetSysClockFreq+0x200>)
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006142:	2b00      	cmp	r3, #0
 8006144:	d063      	beq.n	800620e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006146:	4b6a      	ldr	r3, [pc, #424]	; (80062f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	099b      	lsrs	r3, r3, #6
 800614c:	2200      	movs	r2, #0
 800614e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006150:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006154:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006158:	633b      	str	r3, [r7, #48]	; 0x30
 800615a:	2300      	movs	r3, #0
 800615c:	637b      	str	r3, [r7, #52]	; 0x34
 800615e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006162:	4622      	mov	r2, r4
 8006164:	462b      	mov	r3, r5
 8006166:	f04f 0000 	mov.w	r0, #0
 800616a:	f04f 0100 	mov.w	r1, #0
 800616e:	0159      	lsls	r1, r3, #5
 8006170:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006174:	0150      	lsls	r0, r2, #5
 8006176:	4602      	mov	r2, r0
 8006178:	460b      	mov	r3, r1
 800617a:	4621      	mov	r1, r4
 800617c:	1a51      	subs	r1, r2, r1
 800617e:	6139      	str	r1, [r7, #16]
 8006180:	4629      	mov	r1, r5
 8006182:	eb63 0301 	sbc.w	r3, r3, r1
 8006186:	617b      	str	r3, [r7, #20]
 8006188:	f04f 0200 	mov.w	r2, #0
 800618c:	f04f 0300 	mov.w	r3, #0
 8006190:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006194:	4659      	mov	r1, fp
 8006196:	018b      	lsls	r3, r1, #6
 8006198:	4651      	mov	r1, sl
 800619a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800619e:	4651      	mov	r1, sl
 80061a0:	018a      	lsls	r2, r1, #6
 80061a2:	4651      	mov	r1, sl
 80061a4:	ebb2 0801 	subs.w	r8, r2, r1
 80061a8:	4659      	mov	r1, fp
 80061aa:	eb63 0901 	sbc.w	r9, r3, r1
 80061ae:	f04f 0200 	mov.w	r2, #0
 80061b2:	f04f 0300 	mov.w	r3, #0
 80061b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80061ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80061be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80061c2:	4690      	mov	r8, r2
 80061c4:	4699      	mov	r9, r3
 80061c6:	4623      	mov	r3, r4
 80061c8:	eb18 0303 	adds.w	r3, r8, r3
 80061cc:	60bb      	str	r3, [r7, #8]
 80061ce:	462b      	mov	r3, r5
 80061d0:	eb49 0303 	adc.w	r3, r9, r3
 80061d4:	60fb      	str	r3, [r7, #12]
 80061d6:	f04f 0200 	mov.w	r2, #0
 80061da:	f04f 0300 	mov.w	r3, #0
 80061de:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80061e2:	4629      	mov	r1, r5
 80061e4:	024b      	lsls	r3, r1, #9
 80061e6:	4621      	mov	r1, r4
 80061e8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80061ec:	4621      	mov	r1, r4
 80061ee:	024a      	lsls	r2, r1, #9
 80061f0:	4610      	mov	r0, r2
 80061f2:	4619      	mov	r1, r3
 80061f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061f6:	2200      	movs	r2, #0
 80061f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80061fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80061fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006200:	f7fa fd3a 	bl	8000c78 <__aeabi_uldivmod>
 8006204:	4602      	mov	r2, r0
 8006206:	460b      	mov	r3, r1
 8006208:	4613      	mov	r3, r2
 800620a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800620c:	e058      	b.n	80062c0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800620e:	4b38      	ldr	r3, [pc, #224]	; (80062f0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	099b      	lsrs	r3, r3, #6
 8006214:	2200      	movs	r2, #0
 8006216:	4618      	mov	r0, r3
 8006218:	4611      	mov	r1, r2
 800621a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800621e:	623b      	str	r3, [r7, #32]
 8006220:	2300      	movs	r3, #0
 8006222:	627b      	str	r3, [r7, #36]	; 0x24
 8006224:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006228:	4642      	mov	r2, r8
 800622a:	464b      	mov	r3, r9
 800622c:	f04f 0000 	mov.w	r0, #0
 8006230:	f04f 0100 	mov.w	r1, #0
 8006234:	0159      	lsls	r1, r3, #5
 8006236:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800623a:	0150      	lsls	r0, r2, #5
 800623c:	4602      	mov	r2, r0
 800623e:	460b      	mov	r3, r1
 8006240:	4641      	mov	r1, r8
 8006242:	ebb2 0a01 	subs.w	sl, r2, r1
 8006246:	4649      	mov	r1, r9
 8006248:	eb63 0b01 	sbc.w	fp, r3, r1
 800624c:	f04f 0200 	mov.w	r2, #0
 8006250:	f04f 0300 	mov.w	r3, #0
 8006254:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006258:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800625c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006260:	ebb2 040a 	subs.w	r4, r2, sl
 8006264:	eb63 050b 	sbc.w	r5, r3, fp
 8006268:	f04f 0200 	mov.w	r2, #0
 800626c:	f04f 0300 	mov.w	r3, #0
 8006270:	00eb      	lsls	r3, r5, #3
 8006272:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006276:	00e2      	lsls	r2, r4, #3
 8006278:	4614      	mov	r4, r2
 800627a:	461d      	mov	r5, r3
 800627c:	4643      	mov	r3, r8
 800627e:	18e3      	adds	r3, r4, r3
 8006280:	603b      	str	r3, [r7, #0]
 8006282:	464b      	mov	r3, r9
 8006284:	eb45 0303 	adc.w	r3, r5, r3
 8006288:	607b      	str	r3, [r7, #4]
 800628a:	f04f 0200 	mov.w	r2, #0
 800628e:	f04f 0300 	mov.w	r3, #0
 8006292:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006296:	4629      	mov	r1, r5
 8006298:	028b      	lsls	r3, r1, #10
 800629a:	4621      	mov	r1, r4
 800629c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80062a0:	4621      	mov	r1, r4
 80062a2:	028a      	lsls	r2, r1, #10
 80062a4:	4610      	mov	r0, r2
 80062a6:	4619      	mov	r1, r3
 80062a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062aa:	2200      	movs	r2, #0
 80062ac:	61bb      	str	r3, [r7, #24]
 80062ae:	61fa      	str	r2, [r7, #28]
 80062b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80062b4:	f7fa fce0 	bl	8000c78 <__aeabi_uldivmod>
 80062b8:	4602      	mov	r2, r0
 80062ba:	460b      	mov	r3, r1
 80062bc:	4613      	mov	r3, r2
 80062be:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80062c0:	4b0b      	ldr	r3, [pc, #44]	; (80062f0 <HAL_RCC_GetSysClockFreq+0x200>)
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	0c1b      	lsrs	r3, r3, #16
 80062c6:	f003 0303 	and.w	r3, r3, #3
 80062ca:	3301      	adds	r3, #1
 80062cc:	005b      	lsls	r3, r3, #1
 80062ce:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80062d0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80062d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80062d8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80062da:	e002      	b.n	80062e2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80062dc:	4b05      	ldr	r3, [pc, #20]	; (80062f4 <HAL_RCC_GetSysClockFreq+0x204>)
 80062de:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80062e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80062e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3750      	adds	r7, #80	; 0x50
 80062e8:	46bd      	mov	sp, r7
 80062ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062ee:	bf00      	nop
 80062f0:	40023800 	.word	0x40023800
 80062f4:	00f42400 	.word	0x00f42400
 80062f8:	007a1200 	.word	0x007a1200

080062fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062fc:	b480      	push	{r7}
 80062fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006300:	4b03      	ldr	r3, [pc, #12]	; (8006310 <HAL_RCC_GetHCLKFreq+0x14>)
 8006302:	681b      	ldr	r3, [r3, #0]
}
 8006304:	4618      	mov	r0, r3
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr
 800630e:	bf00      	nop
 8006310:	20000028 	.word	0x20000028

08006314 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006318:	f7ff fff0 	bl	80062fc <HAL_RCC_GetHCLKFreq>
 800631c:	4602      	mov	r2, r0
 800631e:	4b05      	ldr	r3, [pc, #20]	; (8006334 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	0a9b      	lsrs	r3, r3, #10
 8006324:	f003 0307 	and.w	r3, r3, #7
 8006328:	4903      	ldr	r1, [pc, #12]	; (8006338 <HAL_RCC_GetPCLK1Freq+0x24>)
 800632a:	5ccb      	ldrb	r3, [r1, r3]
 800632c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006330:	4618      	mov	r0, r3
 8006332:	bd80      	pop	{r7, pc}
 8006334:	40023800 	.word	0x40023800
 8006338:	0800bdbc 	.word	0x0800bdbc

0800633c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006340:	f7ff ffdc 	bl	80062fc <HAL_RCC_GetHCLKFreq>
 8006344:	4602      	mov	r2, r0
 8006346:	4b05      	ldr	r3, [pc, #20]	; (800635c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	0b5b      	lsrs	r3, r3, #13
 800634c:	f003 0307 	and.w	r3, r3, #7
 8006350:	4903      	ldr	r1, [pc, #12]	; (8006360 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006352:	5ccb      	ldrb	r3, [r1, r3]
 8006354:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006358:	4618      	mov	r0, r3
 800635a:	bd80      	pop	{r7, pc}
 800635c:	40023800 	.word	0x40023800
 8006360:	0800bdbc 	.word	0x0800bdbc

08006364 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b082      	sub	sp, #8
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d101      	bne.n	8006376 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	e07b      	b.n	800646e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800637a:	2b00      	cmp	r3, #0
 800637c:	d108      	bne.n	8006390 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006386:	d009      	beq.n	800639c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	61da      	str	r2, [r3, #28]
 800638e:	e005      	b.n	800639c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2200      	movs	r2, #0
 8006394:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2200      	movs	r2, #0
 800639a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d106      	bne.n	80063bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f7fd f9b6 	bl	8003728 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2202      	movs	r2, #2
 80063c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063d2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80063e4:	431a      	orrs	r2, r3
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	68db      	ldr	r3, [r3, #12]
 80063ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80063ee:	431a      	orrs	r2, r3
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	691b      	ldr	r3, [r3, #16]
 80063f4:	f003 0302 	and.w	r3, r3, #2
 80063f8:	431a      	orrs	r2, r3
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	695b      	ldr	r3, [r3, #20]
 80063fe:	f003 0301 	and.w	r3, r3, #1
 8006402:	431a      	orrs	r2, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	699b      	ldr	r3, [r3, #24]
 8006408:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800640c:	431a      	orrs	r2, r3
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	69db      	ldr	r3, [r3, #28]
 8006412:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006416:	431a      	orrs	r2, r3
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6a1b      	ldr	r3, [r3, #32]
 800641c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006420:	ea42 0103 	orr.w	r1, r2, r3
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006428:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	430a      	orrs	r2, r1
 8006432:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	699b      	ldr	r3, [r3, #24]
 8006438:	0c1b      	lsrs	r3, r3, #16
 800643a:	f003 0104 	and.w	r1, r3, #4
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006442:	f003 0210 	and.w	r2, r3, #16
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	430a      	orrs	r2, r1
 800644c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	69da      	ldr	r2, [r3, #28]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800645c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2200      	movs	r2, #0
 8006462:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2201      	movs	r2, #1
 8006468:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800646c:	2300      	movs	r3, #0
}
 800646e:	4618      	mov	r0, r3
 8006470:	3708      	adds	r7, #8
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}

08006476 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006476:	b580      	push	{r7, lr}
 8006478:	b088      	sub	sp, #32
 800647a:	af00      	add	r7, sp, #0
 800647c:	60f8      	str	r0, [r7, #12]
 800647e:	60b9      	str	r1, [r7, #8]
 8006480:	603b      	str	r3, [r7, #0]
 8006482:	4613      	mov	r3, r2
 8006484:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006486:	2300      	movs	r3, #0
 8006488:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006490:	2b01      	cmp	r3, #1
 8006492:	d101      	bne.n	8006498 <HAL_SPI_Transmit+0x22>
 8006494:	2302      	movs	r3, #2
 8006496:	e126      	b.n	80066e6 <HAL_SPI_Transmit+0x270>
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2201      	movs	r2, #1
 800649c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80064a0:	f7fd fd4c 	bl	8003f3c <HAL_GetTick>
 80064a4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80064a6:	88fb      	ldrh	r3, [r7, #6]
 80064a8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80064b0:	b2db      	uxtb	r3, r3
 80064b2:	2b01      	cmp	r3, #1
 80064b4:	d002      	beq.n	80064bc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80064b6:	2302      	movs	r3, #2
 80064b8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80064ba:	e10b      	b.n	80066d4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d002      	beq.n	80064c8 <HAL_SPI_Transmit+0x52>
 80064c2:	88fb      	ldrh	r3, [r7, #6]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d102      	bne.n	80064ce <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80064c8:	2301      	movs	r3, #1
 80064ca:	77fb      	strb	r3, [r7, #31]
    goto error;
 80064cc:	e102      	b.n	80066d4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2203      	movs	r2, #3
 80064d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	2200      	movs	r2, #0
 80064da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	68ba      	ldr	r2, [r7, #8]
 80064e0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	88fa      	ldrh	r2, [r7, #6]
 80064e6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	88fa      	ldrh	r2, [r7, #6]
 80064ec:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2200      	movs	r2, #0
 80064f2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2200      	movs	r2, #0
 80064f8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2200      	movs	r2, #0
 80064fe:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2200      	movs	r2, #0
 800650a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	689b      	ldr	r3, [r3, #8]
 8006510:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006514:	d10f      	bne.n	8006536 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	681a      	ldr	r2, [r3, #0]
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006524:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006534:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006540:	2b40      	cmp	r3, #64	; 0x40
 8006542:	d007      	beq.n	8006554 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	681a      	ldr	r2, [r3, #0]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006552:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	68db      	ldr	r3, [r3, #12]
 8006558:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800655c:	d14b      	bne.n	80065f6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d002      	beq.n	800656c <HAL_SPI_Transmit+0xf6>
 8006566:	8afb      	ldrh	r3, [r7, #22]
 8006568:	2b01      	cmp	r3, #1
 800656a:	d13e      	bne.n	80065ea <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006570:	881a      	ldrh	r2, [r3, #0]
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800657c:	1c9a      	adds	r2, r3, #2
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006586:	b29b      	uxth	r3, r3
 8006588:	3b01      	subs	r3, #1
 800658a:	b29a      	uxth	r2, r3
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006590:	e02b      	b.n	80065ea <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	f003 0302 	and.w	r3, r3, #2
 800659c:	2b02      	cmp	r3, #2
 800659e:	d112      	bne.n	80065c6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065a4:	881a      	ldrh	r2, [r3, #0]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065b0:	1c9a      	adds	r2, r3, #2
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	3b01      	subs	r3, #1
 80065be:	b29a      	uxth	r2, r3
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	86da      	strh	r2, [r3, #54]	; 0x36
 80065c4:	e011      	b.n	80065ea <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065c6:	f7fd fcb9 	bl	8003f3c <HAL_GetTick>
 80065ca:	4602      	mov	r2, r0
 80065cc:	69bb      	ldr	r3, [r7, #24]
 80065ce:	1ad3      	subs	r3, r2, r3
 80065d0:	683a      	ldr	r2, [r7, #0]
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d803      	bhi.n	80065de <HAL_SPI_Transmit+0x168>
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065dc:	d102      	bne.n	80065e4 <HAL_SPI_Transmit+0x16e>
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d102      	bne.n	80065ea <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80065e4:	2303      	movs	r3, #3
 80065e6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80065e8:	e074      	b.n	80066d4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065ee:	b29b      	uxth	r3, r3
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d1ce      	bne.n	8006592 <HAL_SPI_Transmit+0x11c>
 80065f4:	e04c      	b.n	8006690 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d002      	beq.n	8006604 <HAL_SPI_Transmit+0x18e>
 80065fe:	8afb      	ldrh	r3, [r7, #22]
 8006600:	2b01      	cmp	r3, #1
 8006602:	d140      	bne.n	8006686 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	330c      	adds	r3, #12
 800660e:	7812      	ldrb	r2, [r2, #0]
 8006610:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006616:	1c5a      	adds	r2, r3, #1
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006620:	b29b      	uxth	r3, r3
 8006622:	3b01      	subs	r3, #1
 8006624:	b29a      	uxth	r2, r3
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800662a:	e02c      	b.n	8006686 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	f003 0302 	and.w	r3, r3, #2
 8006636:	2b02      	cmp	r3, #2
 8006638:	d113      	bne.n	8006662 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	330c      	adds	r3, #12
 8006644:	7812      	ldrb	r2, [r2, #0]
 8006646:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800664c:	1c5a      	adds	r2, r3, #1
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006656:	b29b      	uxth	r3, r3
 8006658:	3b01      	subs	r3, #1
 800665a:	b29a      	uxth	r2, r3
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	86da      	strh	r2, [r3, #54]	; 0x36
 8006660:	e011      	b.n	8006686 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006662:	f7fd fc6b 	bl	8003f3c <HAL_GetTick>
 8006666:	4602      	mov	r2, r0
 8006668:	69bb      	ldr	r3, [r7, #24]
 800666a:	1ad3      	subs	r3, r2, r3
 800666c:	683a      	ldr	r2, [r7, #0]
 800666e:	429a      	cmp	r2, r3
 8006670:	d803      	bhi.n	800667a <HAL_SPI_Transmit+0x204>
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006678:	d102      	bne.n	8006680 <HAL_SPI_Transmit+0x20a>
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d102      	bne.n	8006686 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006680:	2303      	movs	r3, #3
 8006682:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006684:	e026      	b.n	80066d4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800668a:	b29b      	uxth	r3, r3
 800668c:	2b00      	cmp	r3, #0
 800668e:	d1cd      	bne.n	800662c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006690:	69ba      	ldr	r2, [r7, #24]
 8006692:	6839      	ldr	r1, [r7, #0]
 8006694:	68f8      	ldr	r0, [r7, #12]
 8006696:	f000 fa63 	bl	8006b60 <SPI_EndRxTxTransaction>
 800669a:	4603      	mov	r3, r0
 800669c:	2b00      	cmp	r3, #0
 800669e:	d002      	beq.n	80066a6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2220      	movs	r2, #32
 80066a4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d10a      	bne.n	80066c4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80066ae:	2300      	movs	r3, #0
 80066b0:	613b      	str	r3, [r7, #16]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	68db      	ldr	r3, [r3, #12]
 80066b8:	613b      	str	r3, [r7, #16]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	689b      	ldr	r3, [r3, #8]
 80066c0:	613b      	str	r3, [r7, #16]
 80066c2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d002      	beq.n	80066d2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	77fb      	strb	r3, [r7, #31]
 80066d0:	e000      	b.n	80066d4 <HAL_SPI_Transmit+0x25e>
  }

error:
 80066d2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	2200      	movs	r2, #0
 80066e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80066e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3720      	adds	r7, #32
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}

080066ee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80066ee:	b580      	push	{r7, lr}
 80066f0:	b08c      	sub	sp, #48	; 0x30
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	60f8      	str	r0, [r7, #12]
 80066f6:	60b9      	str	r1, [r7, #8]
 80066f8:	607a      	str	r2, [r7, #4]
 80066fa:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80066fc:	2301      	movs	r3, #1
 80066fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006700:	2300      	movs	r3, #0
 8006702:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800670c:	2b01      	cmp	r3, #1
 800670e:	d101      	bne.n	8006714 <HAL_SPI_TransmitReceive+0x26>
 8006710:	2302      	movs	r3, #2
 8006712:	e18a      	b.n	8006a2a <HAL_SPI_TransmitReceive+0x33c>
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2201      	movs	r2, #1
 8006718:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800671c:	f7fd fc0e 	bl	8003f3c <HAL_GetTick>
 8006720:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006728:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006732:	887b      	ldrh	r3, [r7, #2]
 8006734:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006736:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800673a:	2b01      	cmp	r3, #1
 800673c:	d00f      	beq.n	800675e <HAL_SPI_TransmitReceive+0x70>
 800673e:	69fb      	ldr	r3, [r7, #28]
 8006740:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006744:	d107      	bne.n	8006756 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d103      	bne.n	8006756 <HAL_SPI_TransmitReceive+0x68>
 800674e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006752:	2b04      	cmp	r3, #4
 8006754:	d003      	beq.n	800675e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006756:	2302      	movs	r3, #2
 8006758:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800675c:	e15b      	b.n	8006a16 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d005      	beq.n	8006770 <HAL_SPI_TransmitReceive+0x82>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d002      	beq.n	8006770 <HAL_SPI_TransmitReceive+0x82>
 800676a:	887b      	ldrh	r3, [r7, #2]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d103      	bne.n	8006778 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006770:	2301      	movs	r3, #1
 8006772:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006776:	e14e      	b.n	8006a16 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800677e:	b2db      	uxtb	r3, r3
 8006780:	2b04      	cmp	r3, #4
 8006782:	d003      	beq.n	800678c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2205      	movs	r2, #5
 8006788:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2200      	movs	r2, #0
 8006790:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	687a      	ldr	r2, [r7, #4]
 8006796:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	887a      	ldrh	r2, [r7, #2]
 800679c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	887a      	ldrh	r2, [r7, #2]
 80067a2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	68ba      	ldr	r2, [r7, #8]
 80067a8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	887a      	ldrh	r2, [r7, #2]
 80067ae:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	887a      	ldrh	r2, [r7, #2]
 80067b4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2200      	movs	r2, #0
 80067ba:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2200      	movs	r2, #0
 80067c0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067cc:	2b40      	cmp	r3, #64	; 0x40
 80067ce:	d007      	beq.n	80067e0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	681a      	ldr	r2, [r3, #0]
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80067de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	68db      	ldr	r3, [r3, #12]
 80067e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067e8:	d178      	bne.n	80068dc <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d002      	beq.n	80067f8 <HAL_SPI_TransmitReceive+0x10a>
 80067f2:	8b7b      	ldrh	r3, [r7, #26]
 80067f4:	2b01      	cmp	r3, #1
 80067f6:	d166      	bne.n	80068c6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067fc:	881a      	ldrh	r2, [r3, #0]
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006808:	1c9a      	adds	r2, r3, #2
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006812:	b29b      	uxth	r3, r3
 8006814:	3b01      	subs	r3, #1
 8006816:	b29a      	uxth	r2, r3
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800681c:	e053      	b.n	80068c6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	f003 0302 	and.w	r3, r3, #2
 8006828:	2b02      	cmp	r3, #2
 800682a:	d11b      	bne.n	8006864 <HAL_SPI_TransmitReceive+0x176>
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006830:	b29b      	uxth	r3, r3
 8006832:	2b00      	cmp	r3, #0
 8006834:	d016      	beq.n	8006864 <HAL_SPI_TransmitReceive+0x176>
 8006836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006838:	2b01      	cmp	r3, #1
 800683a:	d113      	bne.n	8006864 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006840:	881a      	ldrh	r2, [r3, #0]
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800684c:	1c9a      	adds	r2, r3, #2
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006856:	b29b      	uxth	r3, r3
 8006858:	3b01      	subs	r3, #1
 800685a:	b29a      	uxth	r2, r3
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006860:	2300      	movs	r3, #0
 8006862:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	f003 0301 	and.w	r3, r3, #1
 800686e:	2b01      	cmp	r3, #1
 8006870:	d119      	bne.n	80068a6 <HAL_SPI_TransmitReceive+0x1b8>
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006876:	b29b      	uxth	r3, r3
 8006878:	2b00      	cmp	r3, #0
 800687a:	d014      	beq.n	80068a6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	68da      	ldr	r2, [r3, #12]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006886:	b292      	uxth	r2, r2
 8006888:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800688e:	1c9a      	adds	r2, r3, #2
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006898:	b29b      	uxth	r3, r3
 800689a:	3b01      	subs	r3, #1
 800689c:	b29a      	uxth	r2, r3
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80068a2:	2301      	movs	r3, #1
 80068a4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80068a6:	f7fd fb49 	bl	8003f3c <HAL_GetTick>
 80068aa:	4602      	mov	r2, r0
 80068ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ae:	1ad3      	subs	r3, r2, r3
 80068b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80068b2:	429a      	cmp	r2, r3
 80068b4:	d807      	bhi.n	80068c6 <HAL_SPI_TransmitReceive+0x1d8>
 80068b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068bc:	d003      	beq.n	80068c6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80068be:	2303      	movs	r3, #3
 80068c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80068c4:	e0a7      	b.n	8006a16 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068ca:	b29b      	uxth	r3, r3
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d1a6      	bne.n	800681e <HAL_SPI_TransmitReceive+0x130>
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068d4:	b29b      	uxth	r3, r3
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d1a1      	bne.n	800681e <HAL_SPI_TransmitReceive+0x130>
 80068da:	e07c      	b.n	80069d6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d002      	beq.n	80068ea <HAL_SPI_TransmitReceive+0x1fc>
 80068e4:	8b7b      	ldrh	r3, [r7, #26]
 80068e6:	2b01      	cmp	r3, #1
 80068e8:	d16b      	bne.n	80069c2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	330c      	adds	r3, #12
 80068f4:	7812      	ldrb	r2, [r2, #0]
 80068f6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068fc:	1c5a      	adds	r2, r3, #1
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006906:	b29b      	uxth	r3, r3
 8006908:	3b01      	subs	r3, #1
 800690a:	b29a      	uxth	r2, r3
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006910:	e057      	b.n	80069c2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	f003 0302 	and.w	r3, r3, #2
 800691c:	2b02      	cmp	r3, #2
 800691e:	d11c      	bne.n	800695a <HAL_SPI_TransmitReceive+0x26c>
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006924:	b29b      	uxth	r3, r3
 8006926:	2b00      	cmp	r3, #0
 8006928:	d017      	beq.n	800695a <HAL_SPI_TransmitReceive+0x26c>
 800692a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800692c:	2b01      	cmp	r3, #1
 800692e:	d114      	bne.n	800695a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	330c      	adds	r3, #12
 800693a:	7812      	ldrb	r2, [r2, #0]
 800693c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006942:	1c5a      	adds	r2, r3, #1
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800694c:	b29b      	uxth	r3, r3
 800694e:	3b01      	subs	r3, #1
 8006950:	b29a      	uxth	r2, r3
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006956:	2300      	movs	r3, #0
 8006958:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	f003 0301 	and.w	r3, r3, #1
 8006964:	2b01      	cmp	r3, #1
 8006966:	d119      	bne.n	800699c <HAL_SPI_TransmitReceive+0x2ae>
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800696c:	b29b      	uxth	r3, r3
 800696e:	2b00      	cmp	r3, #0
 8006970:	d014      	beq.n	800699c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	68da      	ldr	r2, [r3, #12]
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800697c:	b2d2      	uxtb	r2, r2
 800697e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006984:	1c5a      	adds	r2, r3, #1
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800698e:	b29b      	uxth	r3, r3
 8006990:	3b01      	subs	r3, #1
 8006992:	b29a      	uxth	r2, r3
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006998:	2301      	movs	r3, #1
 800699a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800699c:	f7fd face 	bl	8003f3c <HAL_GetTick>
 80069a0:	4602      	mov	r2, r0
 80069a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a4:	1ad3      	subs	r3, r2, r3
 80069a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80069a8:	429a      	cmp	r2, r3
 80069aa:	d803      	bhi.n	80069b4 <HAL_SPI_TransmitReceive+0x2c6>
 80069ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069b2:	d102      	bne.n	80069ba <HAL_SPI_TransmitReceive+0x2cc>
 80069b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d103      	bne.n	80069c2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80069ba:	2303      	movs	r3, #3
 80069bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80069c0:	e029      	b.n	8006a16 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d1a2      	bne.n	8006912 <HAL_SPI_TransmitReceive+0x224>
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069d0:	b29b      	uxth	r3, r3
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d19d      	bne.n	8006912 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80069d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069d8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80069da:	68f8      	ldr	r0, [r7, #12]
 80069dc:	f000 f8c0 	bl	8006b60 <SPI_EndRxTxTransaction>
 80069e0:	4603      	mov	r3, r0
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d006      	beq.n	80069f4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2220      	movs	r2, #32
 80069f0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80069f2:	e010      	b.n	8006a16 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d10b      	bne.n	8006a14 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80069fc:	2300      	movs	r3, #0
 80069fe:	617b      	str	r3, [r7, #20]
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	68db      	ldr	r3, [r3, #12]
 8006a06:	617b      	str	r3, [r7, #20]
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	617b      	str	r3, [r7, #20]
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	e000      	b.n	8006a16 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006a14:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2201      	movs	r2, #1
 8006a1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2200      	movs	r2, #0
 8006a22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006a26:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	3730      	adds	r7, #48	; 0x30
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}

08006a32 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8006a32:	b480      	push	{r7}
 8006a34:	b083      	sub	sp, #12
 8006a36:	af00      	add	r7, sp, #0
 8006a38:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a40:	b2db      	uxtb	r3, r3
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	370c      	adds	r7, #12
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr
	...

08006a50 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b088      	sub	sp, #32
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	60f8      	str	r0, [r7, #12]
 8006a58:	60b9      	str	r1, [r7, #8]
 8006a5a:	603b      	str	r3, [r7, #0]
 8006a5c:	4613      	mov	r3, r2
 8006a5e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006a60:	f7fd fa6c 	bl	8003f3c <HAL_GetTick>
 8006a64:	4602      	mov	r2, r0
 8006a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a68:	1a9b      	subs	r3, r3, r2
 8006a6a:	683a      	ldr	r2, [r7, #0]
 8006a6c:	4413      	add	r3, r2
 8006a6e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006a70:	f7fd fa64 	bl	8003f3c <HAL_GetTick>
 8006a74:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006a76:	4b39      	ldr	r3, [pc, #228]	; (8006b5c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	015b      	lsls	r3, r3, #5
 8006a7c:	0d1b      	lsrs	r3, r3, #20
 8006a7e:	69fa      	ldr	r2, [r7, #28]
 8006a80:	fb02 f303 	mul.w	r3, r2, r3
 8006a84:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a86:	e054      	b.n	8006b32 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a8e:	d050      	beq.n	8006b32 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006a90:	f7fd fa54 	bl	8003f3c <HAL_GetTick>
 8006a94:	4602      	mov	r2, r0
 8006a96:	69bb      	ldr	r3, [r7, #24]
 8006a98:	1ad3      	subs	r3, r2, r3
 8006a9a:	69fa      	ldr	r2, [r7, #28]
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	d902      	bls.n	8006aa6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006aa0:	69fb      	ldr	r3, [r7, #28]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d13d      	bne.n	8006b22 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	685a      	ldr	r2, [r3, #4]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006ab4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006abe:	d111      	bne.n	8006ae4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ac8:	d004      	beq.n	8006ad4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ad2:	d107      	bne.n	8006ae4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	681a      	ldr	r2, [r3, #0]
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ae2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ae8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006aec:	d10f      	bne.n	8006b0e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	681a      	ldr	r2, [r3, #0]
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006afc:	601a      	str	r2, [r3, #0]
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	681a      	ldr	r2, [r3, #0]
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b0c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2201      	movs	r2, #1
 8006b12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006b1e:	2303      	movs	r3, #3
 8006b20:	e017      	b.n	8006b52 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d101      	bne.n	8006b2c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	3b01      	subs	r3, #1
 8006b30:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	689a      	ldr	r2, [r3, #8]
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	4013      	ands	r3, r2
 8006b3c:	68ba      	ldr	r2, [r7, #8]
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	bf0c      	ite	eq
 8006b42:	2301      	moveq	r3, #1
 8006b44:	2300      	movne	r3, #0
 8006b46:	b2db      	uxtb	r3, r3
 8006b48:	461a      	mov	r2, r3
 8006b4a:	79fb      	ldrb	r3, [r7, #7]
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	d19b      	bne.n	8006a88 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006b50:	2300      	movs	r3, #0
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3720      	adds	r7, #32
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	20000028 	.word	0x20000028

08006b60 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b088      	sub	sp, #32
 8006b64:	af02      	add	r7, sp, #8
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	60b9      	str	r1, [r7, #8]
 8006b6a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006b6c:	4b1b      	ldr	r3, [pc, #108]	; (8006bdc <SPI_EndRxTxTransaction+0x7c>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a1b      	ldr	r2, [pc, #108]	; (8006be0 <SPI_EndRxTxTransaction+0x80>)
 8006b72:	fba2 2303 	umull	r2, r3, r2, r3
 8006b76:	0d5b      	lsrs	r3, r3, #21
 8006b78:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006b7c:	fb02 f303 	mul.w	r3, r2, r3
 8006b80:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b8a:	d112      	bne.n	8006bb2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	9300      	str	r3, [sp, #0]
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	2200      	movs	r2, #0
 8006b94:	2180      	movs	r1, #128	; 0x80
 8006b96:	68f8      	ldr	r0, [r7, #12]
 8006b98:	f7ff ff5a 	bl	8006a50 <SPI_WaitFlagStateUntilTimeout>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d016      	beq.n	8006bd0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ba6:	f043 0220 	orr.w	r2, r3, #32
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006bae:	2303      	movs	r3, #3
 8006bb0:	e00f      	b.n	8006bd2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d00a      	beq.n	8006bce <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	3b01      	subs	r3, #1
 8006bbc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bc8:	2b80      	cmp	r3, #128	; 0x80
 8006bca:	d0f2      	beq.n	8006bb2 <SPI_EndRxTxTransaction+0x52>
 8006bcc:	e000      	b.n	8006bd0 <SPI_EndRxTxTransaction+0x70>
        break;
 8006bce:	bf00      	nop
  }

  return HAL_OK;
 8006bd0:	2300      	movs	r3, #0
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3718      	adds	r7, #24
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}
 8006bda:	bf00      	nop
 8006bdc:	20000028 	.word	0x20000028
 8006be0:	165e9f81 	.word	0x165e9f81

08006be4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b082      	sub	sp, #8
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d101      	bne.n	8006bf6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	e041      	b.n	8006c7a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d106      	bne.n	8006c10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2200      	movs	r2, #0
 8006c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f7fc fdd4 	bl	80037b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2202      	movs	r2, #2
 8006c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	3304      	adds	r3, #4
 8006c20:	4619      	mov	r1, r3
 8006c22:	4610      	mov	r0, r2
 8006c24:	f000 fab6 	bl	8007194 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2201      	movs	r2, #1
 8006c34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2201      	movs	r2, #1
 8006c44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2201      	movs	r2, #1
 8006c54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2201      	movs	r2, #1
 8006c64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2201      	movs	r2, #1
 8006c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c78:	2300      	movs	r3, #0
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3708      	adds	r7, #8
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}
	...

08006c84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b085      	sub	sp, #20
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	2b01      	cmp	r3, #1
 8006c96:	d001      	beq.n	8006c9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006c98:	2301      	movs	r3, #1
 8006c9a:	e044      	b.n	8006d26 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2202      	movs	r2, #2
 8006ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	68da      	ldr	r2, [r3, #12]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f042 0201 	orr.w	r2, r2, #1
 8006cb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a1e      	ldr	r2, [pc, #120]	; (8006d34 <HAL_TIM_Base_Start_IT+0xb0>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d018      	beq.n	8006cf0 <HAL_TIM_Base_Start_IT+0x6c>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cc6:	d013      	beq.n	8006cf0 <HAL_TIM_Base_Start_IT+0x6c>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a1a      	ldr	r2, [pc, #104]	; (8006d38 <HAL_TIM_Base_Start_IT+0xb4>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d00e      	beq.n	8006cf0 <HAL_TIM_Base_Start_IT+0x6c>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a19      	ldr	r2, [pc, #100]	; (8006d3c <HAL_TIM_Base_Start_IT+0xb8>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d009      	beq.n	8006cf0 <HAL_TIM_Base_Start_IT+0x6c>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a17      	ldr	r2, [pc, #92]	; (8006d40 <HAL_TIM_Base_Start_IT+0xbc>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d004      	beq.n	8006cf0 <HAL_TIM_Base_Start_IT+0x6c>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a16      	ldr	r2, [pc, #88]	; (8006d44 <HAL_TIM_Base_Start_IT+0xc0>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d111      	bne.n	8006d14 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	f003 0307 	and.w	r3, r3, #7
 8006cfa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2b06      	cmp	r3, #6
 8006d00:	d010      	beq.n	8006d24 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	681a      	ldr	r2, [r3, #0]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f042 0201 	orr.w	r2, r2, #1
 8006d10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d12:	e007      	b.n	8006d24 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f042 0201 	orr.w	r2, r2, #1
 8006d22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d24:	2300      	movs	r3, #0
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3714      	adds	r7, #20
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d30:	4770      	bx	lr
 8006d32:	bf00      	nop
 8006d34:	40010000 	.word	0x40010000
 8006d38:	40000400 	.word	0x40000400
 8006d3c:	40000800 	.word	0x40000800
 8006d40:	40000c00 	.word	0x40000c00
 8006d44:	40014000 	.word	0x40014000

08006d48 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b083      	sub	sp, #12
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	68da      	ldr	r2, [r3, #12]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f022 0201 	bic.w	r2, r2, #1
 8006d5e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	6a1a      	ldr	r2, [r3, #32]
 8006d66:	f241 1311 	movw	r3, #4369	; 0x1111
 8006d6a:	4013      	ands	r3, r2
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d10f      	bne.n	8006d90 <HAL_TIM_Base_Stop_IT+0x48>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	6a1a      	ldr	r2, [r3, #32]
 8006d76:	f240 4344 	movw	r3, #1092	; 0x444
 8006d7a:	4013      	ands	r3, r2
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d107      	bne.n	8006d90 <HAL_TIM_Base_Stop_IT+0x48>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f022 0201 	bic.w	r2, r2, #1
 8006d8e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006d98:	2300      	movs	r3, #0
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	370c      	adds	r7, #12
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr

08006da6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006da6:	b580      	push	{r7, lr}
 8006da8:	b082      	sub	sp, #8
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	691b      	ldr	r3, [r3, #16]
 8006db4:	f003 0302 	and.w	r3, r3, #2
 8006db8:	2b02      	cmp	r3, #2
 8006dba:	d122      	bne.n	8006e02 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	68db      	ldr	r3, [r3, #12]
 8006dc2:	f003 0302 	and.w	r3, r3, #2
 8006dc6:	2b02      	cmp	r3, #2
 8006dc8:	d11b      	bne.n	8006e02 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f06f 0202 	mvn.w	r2, #2
 8006dd2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	699b      	ldr	r3, [r3, #24]
 8006de0:	f003 0303 	and.w	r3, r3, #3
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d003      	beq.n	8006df0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 f9b5 	bl	8007158 <HAL_TIM_IC_CaptureCallback>
 8006dee:	e005      	b.n	8006dfc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006df0:	6878      	ldr	r0, [r7, #4]
 8006df2:	f000 f9a7 	bl	8007144 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006df6:	6878      	ldr	r0, [r7, #4]
 8006df8:	f000 f9b8 	bl	800716c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	691b      	ldr	r3, [r3, #16]
 8006e08:	f003 0304 	and.w	r3, r3, #4
 8006e0c:	2b04      	cmp	r3, #4
 8006e0e:	d122      	bne.n	8006e56 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	68db      	ldr	r3, [r3, #12]
 8006e16:	f003 0304 	and.w	r3, r3, #4
 8006e1a:	2b04      	cmp	r3, #4
 8006e1c:	d11b      	bne.n	8006e56 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f06f 0204 	mvn.w	r2, #4
 8006e26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2202      	movs	r2, #2
 8006e2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	699b      	ldr	r3, [r3, #24]
 8006e34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d003      	beq.n	8006e44 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f000 f98b 	bl	8007158 <HAL_TIM_IC_CaptureCallback>
 8006e42:	e005      	b.n	8006e50 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e44:	6878      	ldr	r0, [r7, #4]
 8006e46:	f000 f97d 	bl	8007144 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f000 f98e 	bl	800716c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2200      	movs	r2, #0
 8006e54:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	691b      	ldr	r3, [r3, #16]
 8006e5c:	f003 0308 	and.w	r3, r3, #8
 8006e60:	2b08      	cmp	r3, #8
 8006e62:	d122      	bne.n	8006eaa <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68db      	ldr	r3, [r3, #12]
 8006e6a:	f003 0308 	and.w	r3, r3, #8
 8006e6e:	2b08      	cmp	r3, #8
 8006e70:	d11b      	bne.n	8006eaa <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f06f 0208 	mvn.w	r2, #8
 8006e7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2204      	movs	r2, #4
 8006e80:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	69db      	ldr	r3, [r3, #28]
 8006e88:	f003 0303 	and.w	r3, r3, #3
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d003      	beq.n	8006e98 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f000 f961 	bl	8007158 <HAL_TIM_IC_CaptureCallback>
 8006e96:	e005      	b.n	8006ea4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f000 f953 	bl	8007144 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e9e:	6878      	ldr	r0, [r7, #4]
 8006ea0:	f000 f964 	bl	800716c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	691b      	ldr	r3, [r3, #16]
 8006eb0:	f003 0310 	and.w	r3, r3, #16
 8006eb4:	2b10      	cmp	r3, #16
 8006eb6:	d122      	bne.n	8006efe <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	68db      	ldr	r3, [r3, #12]
 8006ebe:	f003 0310 	and.w	r3, r3, #16
 8006ec2:	2b10      	cmp	r3, #16
 8006ec4:	d11b      	bne.n	8006efe <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f06f 0210 	mvn.w	r2, #16
 8006ece:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2208      	movs	r2, #8
 8006ed4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	69db      	ldr	r3, [r3, #28]
 8006edc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d003      	beq.n	8006eec <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ee4:	6878      	ldr	r0, [r7, #4]
 8006ee6:	f000 f937 	bl	8007158 <HAL_TIM_IC_CaptureCallback>
 8006eea:	e005      	b.n	8006ef8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f000 f929 	bl	8007144 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ef2:	6878      	ldr	r0, [r7, #4]
 8006ef4:	f000 f93a 	bl	800716c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2200      	movs	r2, #0
 8006efc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	691b      	ldr	r3, [r3, #16]
 8006f04:	f003 0301 	and.w	r3, r3, #1
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d10e      	bne.n	8006f2a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	f003 0301 	and.w	r3, r3, #1
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	d107      	bne.n	8006f2a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f06f 0201 	mvn.w	r2, #1
 8006f22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f7fc f97f 	bl	8003228 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	691b      	ldr	r3, [r3, #16]
 8006f30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f34:	2b80      	cmp	r3, #128	; 0x80
 8006f36:	d10e      	bne.n	8006f56 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	68db      	ldr	r3, [r3, #12]
 8006f3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f42:	2b80      	cmp	r3, #128	; 0x80
 8006f44:	d107      	bne.n	8006f56 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006f4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f000 fab1 	bl	80074b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	691b      	ldr	r3, [r3, #16]
 8006f5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f60:	2b40      	cmp	r3, #64	; 0x40
 8006f62:	d10e      	bne.n	8006f82 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f6e:	2b40      	cmp	r3, #64	; 0x40
 8006f70:	d107      	bne.n	8006f82 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006f7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f000 f8ff 	bl	8007180 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	691b      	ldr	r3, [r3, #16]
 8006f88:	f003 0320 	and.w	r3, r3, #32
 8006f8c:	2b20      	cmp	r3, #32
 8006f8e:	d10e      	bne.n	8006fae <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	68db      	ldr	r3, [r3, #12]
 8006f96:	f003 0320 	and.w	r3, r3, #32
 8006f9a:	2b20      	cmp	r3, #32
 8006f9c:	d107      	bne.n	8006fae <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f06f 0220 	mvn.w	r2, #32
 8006fa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f000 fa7b 	bl	80074a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006fae:	bf00      	nop
 8006fb0:	3708      	adds	r7, #8
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}

08006fb6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006fb6:	b580      	push	{r7, lr}
 8006fb8:	b084      	sub	sp, #16
 8006fba:	af00      	add	r7, sp, #0
 8006fbc:	6078      	str	r0, [r7, #4]
 8006fbe:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fca:	2b01      	cmp	r3, #1
 8006fcc:	d101      	bne.n	8006fd2 <HAL_TIM_ConfigClockSource+0x1c>
 8006fce:	2302      	movs	r3, #2
 8006fd0:	e0b4      	b.n	800713c <HAL_TIM_ConfigClockSource+0x186>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2201      	movs	r2, #1
 8006fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2202      	movs	r2, #2
 8006fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	689b      	ldr	r3, [r3, #8]
 8006fe8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006ff0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ff8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	68ba      	ldr	r2, [r7, #8]
 8007000:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800700a:	d03e      	beq.n	800708a <HAL_TIM_ConfigClockSource+0xd4>
 800700c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007010:	f200 8087 	bhi.w	8007122 <HAL_TIM_ConfigClockSource+0x16c>
 8007014:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007018:	f000 8086 	beq.w	8007128 <HAL_TIM_ConfigClockSource+0x172>
 800701c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007020:	d87f      	bhi.n	8007122 <HAL_TIM_ConfigClockSource+0x16c>
 8007022:	2b70      	cmp	r3, #112	; 0x70
 8007024:	d01a      	beq.n	800705c <HAL_TIM_ConfigClockSource+0xa6>
 8007026:	2b70      	cmp	r3, #112	; 0x70
 8007028:	d87b      	bhi.n	8007122 <HAL_TIM_ConfigClockSource+0x16c>
 800702a:	2b60      	cmp	r3, #96	; 0x60
 800702c:	d050      	beq.n	80070d0 <HAL_TIM_ConfigClockSource+0x11a>
 800702e:	2b60      	cmp	r3, #96	; 0x60
 8007030:	d877      	bhi.n	8007122 <HAL_TIM_ConfigClockSource+0x16c>
 8007032:	2b50      	cmp	r3, #80	; 0x50
 8007034:	d03c      	beq.n	80070b0 <HAL_TIM_ConfigClockSource+0xfa>
 8007036:	2b50      	cmp	r3, #80	; 0x50
 8007038:	d873      	bhi.n	8007122 <HAL_TIM_ConfigClockSource+0x16c>
 800703a:	2b40      	cmp	r3, #64	; 0x40
 800703c:	d058      	beq.n	80070f0 <HAL_TIM_ConfigClockSource+0x13a>
 800703e:	2b40      	cmp	r3, #64	; 0x40
 8007040:	d86f      	bhi.n	8007122 <HAL_TIM_ConfigClockSource+0x16c>
 8007042:	2b30      	cmp	r3, #48	; 0x30
 8007044:	d064      	beq.n	8007110 <HAL_TIM_ConfigClockSource+0x15a>
 8007046:	2b30      	cmp	r3, #48	; 0x30
 8007048:	d86b      	bhi.n	8007122 <HAL_TIM_ConfigClockSource+0x16c>
 800704a:	2b20      	cmp	r3, #32
 800704c:	d060      	beq.n	8007110 <HAL_TIM_ConfigClockSource+0x15a>
 800704e:	2b20      	cmp	r3, #32
 8007050:	d867      	bhi.n	8007122 <HAL_TIM_ConfigClockSource+0x16c>
 8007052:	2b00      	cmp	r3, #0
 8007054:	d05c      	beq.n	8007110 <HAL_TIM_ConfigClockSource+0x15a>
 8007056:	2b10      	cmp	r3, #16
 8007058:	d05a      	beq.n	8007110 <HAL_TIM_ConfigClockSource+0x15a>
 800705a:	e062      	b.n	8007122 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6818      	ldr	r0, [r3, #0]
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	6899      	ldr	r1, [r3, #8]
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	685a      	ldr	r2, [r3, #4]
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	68db      	ldr	r3, [r3, #12]
 800706c:	f000 f98c 	bl	8007388 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800707e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	68ba      	ldr	r2, [r7, #8]
 8007086:	609a      	str	r2, [r3, #8]
      break;
 8007088:	e04f      	b.n	800712a <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6818      	ldr	r0, [r3, #0]
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	6899      	ldr	r1, [r3, #8]
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	685a      	ldr	r2, [r3, #4]
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	68db      	ldr	r3, [r3, #12]
 800709a:	f000 f975 	bl	8007388 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	689a      	ldr	r2, [r3, #8]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80070ac:	609a      	str	r2, [r3, #8]
      break;
 80070ae:	e03c      	b.n	800712a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6818      	ldr	r0, [r3, #0]
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	6859      	ldr	r1, [r3, #4]
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	68db      	ldr	r3, [r3, #12]
 80070bc:	461a      	mov	r2, r3
 80070be:	f000 f8e9 	bl	8007294 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	2150      	movs	r1, #80	; 0x50
 80070c8:	4618      	mov	r0, r3
 80070ca:	f000 f942 	bl	8007352 <TIM_ITRx_SetConfig>
      break;
 80070ce:	e02c      	b.n	800712a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6818      	ldr	r0, [r3, #0]
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	6859      	ldr	r1, [r3, #4]
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	68db      	ldr	r3, [r3, #12]
 80070dc:	461a      	mov	r2, r3
 80070de:	f000 f908 	bl	80072f2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	2160      	movs	r1, #96	; 0x60
 80070e8:	4618      	mov	r0, r3
 80070ea:	f000 f932 	bl	8007352 <TIM_ITRx_SetConfig>
      break;
 80070ee:	e01c      	b.n	800712a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6818      	ldr	r0, [r3, #0]
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	6859      	ldr	r1, [r3, #4]
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	68db      	ldr	r3, [r3, #12]
 80070fc:	461a      	mov	r2, r3
 80070fe:	f000 f8c9 	bl	8007294 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	2140      	movs	r1, #64	; 0x40
 8007108:	4618      	mov	r0, r3
 800710a:	f000 f922 	bl	8007352 <TIM_ITRx_SetConfig>
      break;
 800710e:	e00c      	b.n	800712a <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681a      	ldr	r2, [r3, #0]
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4619      	mov	r1, r3
 800711a:	4610      	mov	r0, r2
 800711c:	f000 f919 	bl	8007352 <TIM_ITRx_SetConfig>
      break;
 8007120:	e003      	b.n	800712a <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007122:	2301      	movs	r3, #1
 8007124:	73fb      	strb	r3, [r7, #15]
      break;
 8007126:	e000      	b.n	800712a <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007128:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2201      	movs	r2, #1
 800712e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2200      	movs	r2, #0
 8007136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800713a:	7bfb      	ldrb	r3, [r7, #15]
}
 800713c:	4618      	mov	r0, r3
 800713e:	3710      	adds	r7, #16
 8007140:	46bd      	mov	sp, r7
 8007142:	bd80      	pop	{r7, pc}

08007144 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007144:	b480      	push	{r7}
 8007146:	b083      	sub	sp, #12
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800714c:	bf00      	nop
 800714e:	370c      	adds	r7, #12
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr

08007158 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007158:	b480      	push	{r7}
 800715a:	b083      	sub	sp, #12
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007160:	bf00      	nop
 8007162:	370c      	adds	r7, #12
 8007164:	46bd      	mov	sp, r7
 8007166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716a:	4770      	bx	lr

0800716c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800716c:	b480      	push	{r7}
 800716e:	b083      	sub	sp, #12
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007174:	bf00      	nop
 8007176:	370c      	adds	r7, #12
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr

08007180 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007180:	b480      	push	{r7}
 8007182:	b083      	sub	sp, #12
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007188:	bf00      	nop
 800718a:	370c      	adds	r7, #12
 800718c:	46bd      	mov	sp, r7
 800718e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007192:	4770      	bx	lr

08007194 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007194:	b480      	push	{r7}
 8007196:	b085      	sub	sp, #20
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
 800719c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	4a34      	ldr	r2, [pc, #208]	; (8007278 <TIM_Base_SetConfig+0xe4>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d00f      	beq.n	80071cc <TIM_Base_SetConfig+0x38>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071b2:	d00b      	beq.n	80071cc <TIM_Base_SetConfig+0x38>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	4a31      	ldr	r2, [pc, #196]	; (800727c <TIM_Base_SetConfig+0xe8>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d007      	beq.n	80071cc <TIM_Base_SetConfig+0x38>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	4a30      	ldr	r2, [pc, #192]	; (8007280 <TIM_Base_SetConfig+0xec>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d003      	beq.n	80071cc <TIM_Base_SetConfig+0x38>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	4a2f      	ldr	r2, [pc, #188]	; (8007284 <TIM_Base_SetConfig+0xf0>)
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d108      	bne.n	80071de <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	68fa      	ldr	r2, [r7, #12]
 80071da:	4313      	orrs	r3, r2
 80071dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	4a25      	ldr	r2, [pc, #148]	; (8007278 <TIM_Base_SetConfig+0xe4>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d01b      	beq.n	800721e <TIM_Base_SetConfig+0x8a>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071ec:	d017      	beq.n	800721e <TIM_Base_SetConfig+0x8a>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	4a22      	ldr	r2, [pc, #136]	; (800727c <TIM_Base_SetConfig+0xe8>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d013      	beq.n	800721e <TIM_Base_SetConfig+0x8a>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	4a21      	ldr	r2, [pc, #132]	; (8007280 <TIM_Base_SetConfig+0xec>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d00f      	beq.n	800721e <TIM_Base_SetConfig+0x8a>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	4a20      	ldr	r2, [pc, #128]	; (8007284 <TIM_Base_SetConfig+0xf0>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d00b      	beq.n	800721e <TIM_Base_SetConfig+0x8a>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	4a1f      	ldr	r2, [pc, #124]	; (8007288 <TIM_Base_SetConfig+0xf4>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d007      	beq.n	800721e <TIM_Base_SetConfig+0x8a>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	4a1e      	ldr	r2, [pc, #120]	; (800728c <TIM_Base_SetConfig+0xf8>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d003      	beq.n	800721e <TIM_Base_SetConfig+0x8a>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	4a1d      	ldr	r2, [pc, #116]	; (8007290 <TIM_Base_SetConfig+0xfc>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d108      	bne.n	8007230 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007224:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	68db      	ldr	r3, [r3, #12]
 800722a:	68fa      	ldr	r2, [r7, #12]
 800722c:	4313      	orrs	r3, r2
 800722e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	695b      	ldr	r3, [r3, #20]
 800723a:	4313      	orrs	r3, r2
 800723c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	68fa      	ldr	r2, [r7, #12]
 8007242:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	689a      	ldr	r2, [r3, #8]
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	4a08      	ldr	r2, [pc, #32]	; (8007278 <TIM_Base_SetConfig+0xe4>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d103      	bne.n	8007264 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	691a      	ldr	r2, [r3, #16]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2201      	movs	r2, #1
 8007268:	615a      	str	r2, [r3, #20]
}
 800726a:	bf00      	nop
 800726c:	3714      	adds	r7, #20
 800726e:	46bd      	mov	sp, r7
 8007270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007274:	4770      	bx	lr
 8007276:	bf00      	nop
 8007278:	40010000 	.word	0x40010000
 800727c:	40000400 	.word	0x40000400
 8007280:	40000800 	.word	0x40000800
 8007284:	40000c00 	.word	0x40000c00
 8007288:	40014000 	.word	0x40014000
 800728c:	40014400 	.word	0x40014400
 8007290:	40014800 	.word	0x40014800

08007294 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007294:	b480      	push	{r7}
 8007296:	b087      	sub	sp, #28
 8007298:	af00      	add	r7, sp, #0
 800729a:	60f8      	str	r0, [r7, #12]
 800729c:	60b9      	str	r1, [r7, #8]
 800729e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	6a1b      	ldr	r3, [r3, #32]
 80072a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	6a1b      	ldr	r3, [r3, #32]
 80072aa:	f023 0201 	bic.w	r2, r3, #1
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	699b      	ldr	r3, [r3, #24]
 80072b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80072be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	011b      	lsls	r3, r3, #4
 80072c4:	693a      	ldr	r2, [r7, #16]
 80072c6:	4313      	orrs	r3, r2
 80072c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	f023 030a 	bic.w	r3, r3, #10
 80072d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80072d2:	697a      	ldr	r2, [r7, #20]
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	4313      	orrs	r3, r2
 80072d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	693a      	ldr	r2, [r7, #16]
 80072de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	697a      	ldr	r2, [r7, #20]
 80072e4:	621a      	str	r2, [r3, #32]
}
 80072e6:	bf00      	nop
 80072e8:	371c      	adds	r7, #28
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr

080072f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80072f2:	b480      	push	{r7}
 80072f4:	b087      	sub	sp, #28
 80072f6:	af00      	add	r7, sp, #0
 80072f8:	60f8      	str	r0, [r7, #12]
 80072fa:	60b9      	str	r1, [r7, #8]
 80072fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	6a1b      	ldr	r3, [r3, #32]
 8007302:	f023 0210 	bic.w	r2, r3, #16
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	699b      	ldr	r3, [r3, #24]
 800730e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	6a1b      	ldr	r3, [r3, #32]
 8007314:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800731c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	031b      	lsls	r3, r3, #12
 8007322:	697a      	ldr	r2, [r7, #20]
 8007324:	4313      	orrs	r3, r2
 8007326:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800732e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	011b      	lsls	r3, r3, #4
 8007334:	693a      	ldr	r2, [r7, #16]
 8007336:	4313      	orrs	r3, r2
 8007338:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	697a      	ldr	r2, [r7, #20]
 800733e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	693a      	ldr	r2, [r7, #16]
 8007344:	621a      	str	r2, [r3, #32]
}
 8007346:	bf00      	nop
 8007348:	371c      	adds	r7, #28
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr

08007352 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007352:	b480      	push	{r7}
 8007354:	b085      	sub	sp, #20
 8007356:	af00      	add	r7, sp, #0
 8007358:	6078      	str	r0, [r7, #4]
 800735a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	689b      	ldr	r3, [r3, #8]
 8007360:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007368:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800736a:	683a      	ldr	r2, [r7, #0]
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	4313      	orrs	r3, r2
 8007370:	f043 0307 	orr.w	r3, r3, #7
 8007374:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	68fa      	ldr	r2, [r7, #12]
 800737a:	609a      	str	r2, [r3, #8]
}
 800737c:	bf00      	nop
 800737e:	3714      	adds	r7, #20
 8007380:	46bd      	mov	sp, r7
 8007382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007386:	4770      	bx	lr

08007388 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007388:	b480      	push	{r7}
 800738a:	b087      	sub	sp, #28
 800738c:	af00      	add	r7, sp, #0
 800738e:	60f8      	str	r0, [r7, #12]
 8007390:	60b9      	str	r1, [r7, #8]
 8007392:	607a      	str	r2, [r7, #4]
 8007394:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80073a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	021a      	lsls	r2, r3, #8
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	431a      	orrs	r2, r3
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	4313      	orrs	r3, r2
 80073b0:	697a      	ldr	r2, [r7, #20]
 80073b2:	4313      	orrs	r3, r2
 80073b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	697a      	ldr	r2, [r7, #20]
 80073ba:	609a      	str	r2, [r3, #8]
}
 80073bc:	bf00      	nop
 80073be:	371c      	adds	r7, #28
 80073c0:	46bd      	mov	sp, r7
 80073c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c6:	4770      	bx	lr

080073c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80073c8:	b480      	push	{r7}
 80073ca:	b085      	sub	sp, #20
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073d8:	2b01      	cmp	r3, #1
 80073da:	d101      	bne.n	80073e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80073dc:	2302      	movs	r3, #2
 80073de:	e050      	b.n	8007482 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2201      	movs	r2, #1
 80073e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2202      	movs	r2, #2
 80073ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	689b      	ldr	r3, [r3, #8]
 80073fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007406:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	68fa      	ldr	r2, [r7, #12]
 800740e:	4313      	orrs	r3, r2
 8007410:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	68fa      	ldr	r2, [r7, #12]
 8007418:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	4a1c      	ldr	r2, [pc, #112]	; (8007490 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d018      	beq.n	8007456 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800742c:	d013      	beq.n	8007456 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4a18      	ldr	r2, [pc, #96]	; (8007494 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007434:	4293      	cmp	r3, r2
 8007436:	d00e      	beq.n	8007456 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a16      	ldr	r2, [pc, #88]	; (8007498 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d009      	beq.n	8007456 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	4a15      	ldr	r2, [pc, #84]	; (800749c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d004      	beq.n	8007456 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a13      	ldr	r2, [pc, #76]	; (80074a0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d10c      	bne.n	8007470 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800745c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	68ba      	ldr	r2, [r7, #8]
 8007464:	4313      	orrs	r3, r2
 8007466:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	68ba      	ldr	r2, [r7, #8]
 800746e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2201      	movs	r2, #1
 8007474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2200      	movs	r2, #0
 800747c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007480:	2300      	movs	r3, #0
}
 8007482:	4618      	mov	r0, r3
 8007484:	3714      	adds	r7, #20
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr
 800748e:	bf00      	nop
 8007490:	40010000 	.word	0x40010000
 8007494:	40000400 	.word	0x40000400
 8007498:	40000800 	.word	0x40000800
 800749c:	40000c00 	.word	0x40000c00
 80074a0:	40014000 	.word	0x40014000

080074a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80074a4:	b480      	push	{r7}
 80074a6:	b083      	sub	sp, #12
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80074ac:	bf00      	nop
 80074ae:	370c      	adds	r7, #12
 80074b0:	46bd      	mov	sp, r7
 80074b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b6:	4770      	bx	lr

080074b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b083      	sub	sp, #12
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074c0:	bf00      	nop
 80074c2:	370c      	adds	r7, #12
 80074c4:	46bd      	mov	sp, r7
 80074c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ca:	4770      	bx	lr

080074cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b082      	sub	sp, #8
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d101      	bne.n	80074de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80074da:	2301      	movs	r3, #1
 80074dc:	e03f      	b.n	800755e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074e4:	b2db      	uxtb	r3, r3
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d106      	bne.n	80074f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2200      	movs	r2, #0
 80074ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f7fc f9e0 	bl	80038b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2224      	movs	r2, #36	; 0x24
 80074fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	68da      	ldr	r2, [r3, #12]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800750e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007510:	6878      	ldr	r0, [r7, #4]
 8007512:	f001 f9bf 	bl	8008894 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	691a      	ldr	r2, [r3, #16]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007524:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	695a      	ldr	r2, [r3, #20]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007534:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	68da      	ldr	r2, [r3, #12]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007544:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2200      	movs	r2, #0
 800754a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2220      	movs	r2, #32
 8007550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2220      	movs	r2, #32
 8007558:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800755c:	2300      	movs	r3, #0
}
 800755e:	4618      	mov	r0, r3
 8007560:	3708      	adds	r7, #8
 8007562:	46bd      	mov	sp, r7
 8007564:	bd80      	pop	{r7, pc}

08007566 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8007566:	b580      	push	{r7, lr}
 8007568:	b082      	sub	sp, #8
 800756a:	af00      	add	r7, sp, #0
 800756c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d101      	bne.n	8007578 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8007574:	2301      	movs	r3, #1
 8007576:	e021      	b.n	80075bc <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2224      	movs	r2, #36	; 0x24
 800757c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	68da      	ldr	r2, [r3, #12]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800758e:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f7fc fa8d 	bl	8003ab0 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2200      	movs	r2, #0
 80075a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2200      	movs	r2, #0
 80075a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2200      	movs	r2, #0
 80075b0:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2200      	movs	r2, #0
 80075b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80075ba:	2300      	movs	r3, #0
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3708      	adds	r7, #8
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}

080075c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b08a      	sub	sp, #40	; 0x28
 80075c8:	af02      	add	r7, sp, #8
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	603b      	str	r3, [r7, #0]
 80075d0:	4613      	mov	r3, r2
 80075d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80075d4:	2300      	movs	r3, #0
 80075d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075de:	b2db      	uxtb	r3, r3
 80075e0:	2b20      	cmp	r3, #32
 80075e2:	d17c      	bne.n	80076de <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d002      	beq.n	80075f0 <HAL_UART_Transmit+0x2c>
 80075ea:	88fb      	ldrh	r3, [r7, #6]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d101      	bne.n	80075f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80075f0:	2301      	movs	r3, #1
 80075f2:	e075      	b.n	80076e0 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075fa:	2b01      	cmp	r3, #1
 80075fc:	d101      	bne.n	8007602 <HAL_UART_Transmit+0x3e>
 80075fe:	2302      	movs	r3, #2
 8007600:	e06e      	b.n	80076e0 <HAL_UART_Transmit+0x11c>
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	2201      	movs	r2, #1
 8007606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2200      	movs	r2, #0
 800760e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	2221      	movs	r2, #33	; 0x21
 8007614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007618:	f7fc fc90 	bl	8003f3c <HAL_GetTick>
 800761c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	88fa      	ldrh	r2, [r7, #6]
 8007622:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	88fa      	ldrh	r2, [r7, #6]
 8007628:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	689b      	ldr	r3, [r3, #8]
 800762e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007632:	d108      	bne.n	8007646 <HAL_UART_Transmit+0x82>
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	691b      	ldr	r3, [r3, #16]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d104      	bne.n	8007646 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800763c:	2300      	movs	r3, #0
 800763e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	61bb      	str	r3, [r7, #24]
 8007644:	e003      	b.n	800764e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800764a:	2300      	movs	r3, #0
 800764c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2200      	movs	r2, #0
 8007652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007656:	e02a      	b.n	80076ae <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	9300      	str	r3, [sp, #0]
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	2200      	movs	r2, #0
 8007660:	2180      	movs	r1, #128	; 0x80
 8007662:	68f8      	ldr	r0, [r7, #12]
 8007664:	f000 fdaa 	bl	80081bc <UART_WaitOnFlagUntilTimeout>
 8007668:	4603      	mov	r3, r0
 800766a:	2b00      	cmp	r3, #0
 800766c:	d001      	beq.n	8007672 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800766e:	2303      	movs	r3, #3
 8007670:	e036      	b.n	80076e0 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007672:	69fb      	ldr	r3, [r7, #28]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d10b      	bne.n	8007690 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007678:	69bb      	ldr	r3, [r7, #24]
 800767a:	881b      	ldrh	r3, [r3, #0]
 800767c:	461a      	mov	r2, r3
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007686:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007688:	69bb      	ldr	r3, [r7, #24]
 800768a:	3302      	adds	r3, #2
 800768c:	61bb      	str	r3, [r7, #24]
 800768e:	e007      	b.n	80076a0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007690:	69fb      	ldr	r3, [r7, #28]
 8007692:	781a      	ldrb	r2, [r3, #0]
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800769a:	69fb      	ldr	r3, [r7, #28]
 800769c:	3301      	adds	r3, #1
 800769e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80076a4:	b29b      	uxth	r3, r3
 80076a6:	3b01      	subs	r3, #1
 80076a8:	b29a      	uxth	r2, r3
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80076b2:	b29b      	uxth	r3, r3
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d1cf      	bne.n	8007658 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	9300      	str	r3, [sp, #0]
 80076bc:	697b      	ldr	r3, [r7, #20]
 80076be:	2200      	movs	r2, #0
 80076c0:	2140      	movs	r1, #64	; 0x40
 80076c2:	68f8      	ldr	r0, [r7, #12]
 80076c4:	f000 fd7a 	bl	80081bc <UART_WaitOnFlagUntilTimeout>
 80076c8:	4603      	mov	r3, r0
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d001      	beq.n	80076d2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80076ce:	2303      	movs	r3, #3
 80076d0:	e006      	b.n	80076e0 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	2220      	movs	r2, #32
 80076d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80076da:	2300      	movs	r3, #0
 80076dc:	e000      	b.n	80076e0 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80076de:	2302      	movs	r3, #2
  }
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	3720      	adds	r7, #32
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}

080076e8 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b085      	sub	sp, #20
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	60f8      	str	r0, [r7, #12]
 80076f0:	60b9      	str	r1, [r7, #8]
 80076f2:	4613      	mov	r3, r2
 80076f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076fc:	b2db      	uxtb	r3, r3
 80076fe:	2b20      	cmp	r3, #32
 8007700:	d130      	bne.n	8007764 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d002      	beq.n	800770e <HAL_UART_Transmit_IT+0x26>
 8007708:	88fb      	ldrh	r3, [r7, #6]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d101      	bne.n	8007712 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	e029      	b.n	8007766 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007718:	2b01      	cmp	r3, #1
 800771a:	d101      	bne.n	8007720 <HAL_UART_Transmit_IT+0x38>
 800771c:	2302      	movs	r3, #2
 800771e:	e022      	b.n	8007766 <HAL_UART_Transmit_IT+0x7e>
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	2201      	movs	r2, #1
 8007724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	68ba      	ldr	r2, [r7, #8]
 800772c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	88fa      	ldrh	r2, [r7, #6]
 8007732:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	88fa      	ldrh	r2, [r7, #6]
 8007738:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2200      	movs	r2, #0
 800773e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2221      	movs	r2, #33	; 0x21
 8007744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2200      	movs	r2, #0
 800774c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	68da      	ldr	r2, [r3, #12]
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800775e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007760:	2300      	movs	r3, #0
 8007762:	e000      	b.n	8007766 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8007764:	2302      	movs	r3, #2
  }
}
 8007766:	4618      	mov	r0, r3
 8007768:	3714      	adds	r7, #20
 800776a:	46bd      	mov	sp, r7
 800776c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007770:	4770      	bx	lr

08007772 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007772:	b580      	push	{r7, lr}
 8007774:	b084      	sub	sp, #16
 8007776:	af00      	add	r7, sp, #0
 8007778:	60f8      	str	r0, [r7, #12]
 800777a:	60b9      	str	r1, [r7, #8]
 800777c:	4613      	mov	r3, r2
 800777e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007786:	b2db      	uxtb	r3, r3
 8007788:	2b20      	cmp	r3, #32
 800778a:	d11d      	bne.n	80077c8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d002      	beq.n	8007798 <HAL_UART_Receive_IT+0x26>
 8007792:	88fb      	ldrh	r3, [r7, #6]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d101      	bne.n	800779c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007798:	2301      	movs	r3, #1
 800779a:	e016      	b.n	80077ca <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077a2:	2b01      	cmp	r3, #1
 80077a4:	d101      	bne.n	80077aa <HAL_UART_Receive_IT+0x38>
 80077a6:	2302      	movs	r3, #2
 80077a8:	e00f      	b.n	80077ca <HAL_UART_Receive_IT+0x58>
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2201      	movs	r2, #1
 80077ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2200      	movs	r2, #0
 80077b6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80077b8:	88fb      	ldrh	r3, [r7, #6]
 80077ba:	461a      	mov	r2, r3
 80077bc:	68b9      	ldr	r1, [r7, #8]
 80077be:	68f8      	ldr	r0, [r7, #12]
 80077c0:	f000 fd6a 	bl	8008298 <UART_Start_Receive_IT>
 80077c4:	4603      	mov	r3, r0
 80077c6:	e000      	b.n	80077ca <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80077c8:	2302      	movs	r3, #2
  }
}
 80077ca:	4618      	mov	r0, r3
 80077cc:	3710      	adds	r7, #16
 80077ce:	46bd      	mov	sp, r7
 80077d0:	bd80      	pop	{r7, pc}

080077d2 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80077d2:	b580      	push	{r7, lr}
 80077d4:	b084      	sub	sp, #16
 80077d6:	af00      	add	r7, sp, #0
 80077d8:	60f8      	str	r0, [r7, #12]
 80077da:	60b9      	str	r1, [r7, #8]
 80077dc:	4613      	mov	r3, r2
 80077de:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80077e6:	b2db      	uxtb	r3, r3
 80077e8:	2b20      	cmp	r3, #32
 80077ea:	d11d      	bne.n	8007828 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d002      	beq.n	80077f8 <HAL_UART_Receive_DMA+0x26>
 80077f2:	88fb      	ldrh	r3, [r7, #6]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d101      	bne.n	80077fc <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80077f8:	2301      	movs	r3, #1
 80077fa:	e016      	b.n	800782a <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007802:	2b01      	cmp	r3, #1
 8007804:	d101      	bne.n	800780a <HAL_UART_Receive_DMA+0x38>
 8007806:	2302      	movs	r3, #2
 8007808:	e00f      	b.n	800782a <HAL_UART_Receive_DMA+0x58>
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	2201      	movs	r2, #1
 800780e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	2200      	movs	r2, #0
 8007816:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007818:	88fb      	ldrh	r3, [r7, #6]
 800781a:	461a      	mov	r2, r3
 800781c:	68b9      	ldr	r1, [r7, #8]
 800781e:	68f8      	ldr	r0, [r7, #12]
 8007820:	f000 fd78 	bl	8008314 <UART_Start_Receive_DMA>
 8007824:	4603      	mov	r3, r0
 8007826:	e000      	b.n	800782a <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007828:	2302      	movs	r3, #2
  }
}
 800782a:	4618      	mov	r0, r3
 800782c:	3710      	adds	r7, #16
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}
	...

08007834 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b0a2      	sub	sp, #136	; 0x88
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 800783c:	2301      	movs	r3, #1
 800783e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	330c      	adds	r3, #12
 8007848:	663b      	str	r3, [r7, #96]	; 0x60
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800784a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800784c:	e853 3f00 	ldrex	r3, [r3]
 8007850:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007852:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007854:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 8007858:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	330c      	adds	r3, #12
 8007862:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007866:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007868:	66bb      	str	r3, [r7, #104]	; 0x68
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800786a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800786c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800786e:	e841 2300 	strex	r3, r2, [r1]
 8007872:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007874:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007876:	2b00      	cmp	r3, #0
 8007878:	d1e3      	bne.n	8007842 <HAL_UART_Abort_IT+0xe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	3314      	adds	r3, #20
 8007880:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007882:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007884:	e853 3f00 	ldrex	r3, [r3]
 8007888:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800788a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800788c:	f023 0301 	bic.w	r3, r3, #1
 8007890:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	3314      	adds	r3, #20
 8007898:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800789a:	65ba      	str	r2, [r7, #88]	; 0x58
 800789c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800789e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80078a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80078a2:	e841 2300 	strex	r3, r2, [r1]
 80078a6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80078a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d1e5      	bne.n	800787a <HAL_UART_Abort_IT+0x46>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078b2:	2b01      	cmp	r3, #1
 80078b4:	d119      	bne.n	80078ea <HAL_UART_Abort_IT+0xb6>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	330c      	adds	r3, #12
 80078bc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078c0:	e853 3f00 	ldrex	r3, [r3]
 80078c4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80078c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078c8:	f023 0310 	bic.w	r3, r3, #16
 80078cc:	67bb      	str	r3, [r7, #120]	; 0x78
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	330c      	adds	r3, #12
 80078d4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80078d6:	647a      	str	r2, [r7, #68]	; 0x44
 80078d8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80078dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80078de:	e841 2300 	strex	r3, r2, [r1]
 80078e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80078e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d1e5      	bne.n	80078b6 <HAL_UART_Abort_IT+0x82>
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d00f      	beq.n	8007912 <HAL_UART_Abort_IT+0xde>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	695b      	ldr	r3, [r3, #20]
 80078f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078fc:	2b80      	cmp	r3, #128	; 0x80
 80078fe:	d104      	bne.n	800790a <HAL_UART_Abort_IT+0xd6>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007904:	4a53      	ldr	r2, [pc, #332]	; (8007a54 <HAL_UART_Abort_IT+0x220>)
 8007906:	651a      	str	r2, [r3, #80]	; 0x50
 8007908:	e003      	b.n	8007912 <HAL_UART_Abort_IT+0xde>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800790e:	2200      	movs	r2, #0
 8007910:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007916:	2b00      	cmp	r3, #0
 8007918:	d00f      	beq.n	800793a <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	695b      	ldr	r3, [r3, #20]
 8007920:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007924:	2b40      	cmp	r3, #64	; 0x40
 8007926:	d104      	bne.n	8007932 <HAL_UART_Abort_IT+0xfe>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800792c:	4a4a      	ldr	r2, [pc, #296]	; (8007a58 <HAL_UART_Abort_IT+0x224>)
 800792e:	651a      	str	r2, [r3, #80]	; 0x50
 8007930:	e003      	b.n	800793a <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007936:	2200      	movs	r2, #0
 8007938:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	695b      	ldr	r3, [r3, #20]
 8007940:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007944:	2b80      	cmp	r3, #128	; 0x80
 8007946:	d12d      	bne.n	80079a4 <HAL_UART_Abort_IT+0x170>
  {
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	3314      	adds	r3, #20
 800794e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007952:	e853 3f00 	ldrex	r3, [r3]
 8007956:	623b      	str	r3, [r7, #32]
   return(result);
 8007958:	6a3b      	ldr	r3, [r7, #32]
 800795a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800795e:	677b      	str	r3, [r7, #116]	; 0x74
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	3314      	adds	r3, #20
 8007966:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8007968:	633a      	str	r2, [r7, #48]	; 0x30
 800796a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800796e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007970:	e841 2300 	strex	r3, r2, [r1]
 8007974:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007978:	2b00      	cmp	r3, #0
 800797a:	d1e5      	bne.n	8007948 <HAL_UART_Abort_IT+0x114>

    /* Abort the UART DMA Tx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007980:	2b00      	cmp	r3, #0
 8007982:	d00f      	beq.n	80079a4 <HAL_UART_Abort_IT+0x170>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007988:	4618      	mov	r0, r3
 800798a:	f7fd fb2d 	bl	8004fe8 <HAL_DMA_Abort_IT>
 800798e:	4603      	mov	r3, r0
 8007990:	2b00      	cmp	r3, #0
 8007992:	d004      	beq.n	800799e <HAL_UART_Abort_IT+0x16a>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007998:	2200      	movs	r2, #0
 800799a:	651a      	str	r2, [r3, #80]	; 0x50
 800799c:	e002      	b.n	80079a4 <HAL_UART_Abort_IT+0x170>
      }
      else
      {
        AbortCplt = 0x00U;
 800799e:	2300      	movs	r3, #0
 80079a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	695b      	ldr	r3, [r3, #20]
 80079aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079ae:	2b40      	cmp	r3, #64	; 0x40
 80079b0:	d130      	bne.n	8007a14 <HAL_UART_Abort_IT+0x1e0>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	3314      	adds	r3, #20
 80079b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ba:	693b      	ldr	r3, [r7, #16]
 80079bc:	e853 3f00 	ldrex	r3, [r3]
 80079c0:	60fb      	str	r3, [r7, #12]
   return(result);
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079c8:	673b      	str	r3, [r7, #112]	; 0x70
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	3314      	adds	r3, #20
 80079d0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80079d2:	61fa      	str	r2, [r7, #28]
 80079d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d6:	69b9      	ldr	r1, [r7, #24]
 80079d8:	69fa      	ldr	r2, [r7, #28]
 80079da:	e841 2300 	strex	r3, r2, [r1]
 80079de:	617b      	str	r3, [r7, #20]
   return(result);
 80079e0:	697b      	ldr	r3, [r7, #20]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d1e5      	bne.n	80079b2 <HAL_UART_Abort_IT+0x17e>

    /* Abort the UART DMA Rx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d012      	beq.n	8007a14 <HAL_UART_Abort_IT+0x1e0>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079f2:	4618      	mov	r0, r3
 80079f4:	f7fd faf8 	bl	8004fe8 <HAL_DMA_Abort_IT>
 80079f8:	4603      	mov	r3, r0
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d007      	beq.n	8007a0e <HAL_UART_Abort_IT+0x1da>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a02:	2200      	movs	r2, #0
 8007a04:	651a      	str	r2, [r3, #80]	; 0x50
        AbortCplt = 0x01U;
 8007a06:	2301      	movs	r3, #1
 8007a08:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007a0c:	e002      	b.n	8007a14 <HAL_UART_Abort_IT+0x1e0>
      }
      else
      {
        AbortCplt = 0x00U;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (AbortCplt == 0x01U)
 8007a14:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007a18:	2b01      	cmp	r3, #1
 8007a1a:	d116      	bne.n	8007a4a <HAL_UART_Abort_IT+0x216>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	84da      	strh	r2, [r3, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2200      	movs	r2, #0
 8007a26:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2220      	movs	r2, #32
 8007a32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    huart->RxState = HAL_UART_STATE_READY;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2220      	movs	r2, #32
 8007a3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2200      	movs	r2, #0
 8007a42:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f000 faab 	bl	8007fa0 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8007a4a:	2300      	movs	r3, #0
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	3788      	adds	r7, #136	; 0x88
 8007a50:	46bd      	mov	sp, r7
 8007a52:	bd80      	pop	{r7, pc}
 8007a54:	0800858f 	.word	0x0800858f
 8007a58:	080085ef 	.word	0x080085ef

08007a5c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b0ba      	sub	sp, #232	; 0xe8
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	68db      	ldr	r3, [r3, #12]
 8007a74:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	695b      	ldr	r3, [r3, #20]
 8007a7e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007a82:	2300      	movs	r3, #0
 8007a84:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007a88:	2300      	movs	r3, #0
 8007a8a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007a8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a92:	f003 030f 	and.w	r3, r3, #15
 8007a96:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007a9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d10f      	bne.n	8007ac2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007aa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007aa6:	f003 0320 	and.w	r3, r3, #32
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d009      	beq.n	8007ac2 <HAL_UART_IRQHandler+0x66>
 8007aae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ab2:	f003 0320 	and.w	r3, r3, #32
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d003      	beq.n	8007ac2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007aba:	6878      	ldr	r0, [r7, #4]
 8007abc:	f000 fe2f 	bl	800871e <UART_Receive_IT>
      return;
 8007ac0:	e256      	b.n	8007f70 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007ac2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	f000 80de 	beq.w	8007c88 <HAL_UART_IRQHandler+0x22c>
 8007acc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007ad0:	f003 0301 	and.w	r3, r3, #1
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d106      	bne.n	8007ae6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007ad8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007adc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	f000 80d1 	beq.w	8007c88 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007ae6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007aea:	f003 0301 	and.w	r3, r3, #1
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d00b      	beq.n	8007b0a <HAL_UART_IRQHandler+0xae>
 8007af2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007af6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d005      	beq.n	8007b0a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b02:	f043 0201 	orr.w	r2, r3, #1
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007b0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b0e:	f003 0304 	and.w	r3, r3, #4
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d00b      	beq.n	8007b2e <HAL_UART_IRQHandler+0xd2>
 8007b16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b1a:	f003 0301 	and.w	r3, r3, #1
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d005      	beq.n	8007b2e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b26:	f043 0202 	orr.w	r2, r3, #2
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007b2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b32:	f003 0302 	and.w	r3, r3, #2
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d00b      	beq.n	8007b52 <HAL_UART_IRQHandler+0xf6>
 8007b3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b3e:	f003 0301 	and.w	r3, r3, #1
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d005      	beq.n	8007b52 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b4a:	f043 0204 	orr.w	r2, r3, #4
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007b52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b56:	f003 0308 	and.w	r3, r3, #8
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d011      	beq.n	8007b82 <HAL_UART_IRQHandler+0x126>
 8007b5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b62:	f003 0320 	and.w	r3, r3, #32
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d105      	bne.n	8007b76 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007b6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b6e:	f003 0301 	and.w	r3, r3, #1
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d005      	beq.n	8007b82 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b7a:	f043 0208 	orr.w	r2, r3, #8
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	f000 81ed 	beq.w	8007f66 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007b8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b90:	f003 0320 	and.w	r3, r3, #32
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d008      	beq.n	8007baa <HAL_UART_IRQHandler+0x14e>
 8007b98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b9c:	f003 0320 	and.w	r3, r3, #32
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d002      	beq.n	8007baa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f000 fdba 	bl	800871e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	695b      	ldr	r3, [r3, #20]
 8007bb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bb4:	2b40      	cmp	r3, #64	; 0x40
 8007bb6:	bf0c      	ite	eq
 8007bb8:	2301      	moveq	r3, #1
 8007bba:	2300      	movne	r3, #0
 8007bbc:	b2db      	uxtb	r3, r3
 8007bbe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bc6:	f003 0308 	and.w	r3, r3, #8
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d103      	bne.n	8007bd6 <HAL_UART_IRQHandler+0x17a>
 8007bce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d04f      	beq.n	8007c76 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	f000 fc62 	bl	80084a0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	695b      	ldr	r3, [r3, #20]
 8007be2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007be6:	2b40      	cmp	r3, #64	; 0x40
 8007be8:	d141      	bne.n	8007c6e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	3314      	adds	r3, #20
 8007bf0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007bf8:	e853 3f00 	ldrex	r3, [r3]
 8007bfc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007c00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007c04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	3314      	adds	r3, #20
 8007c12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007c16:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007c1a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007c22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007c26:	e841 2300 	strex	r3, r2, [r1]
 8007c2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007c2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d1d9      	bne.n	8007bea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d013      	beq.n	8007c66 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c42:	4a7d      	ldr	r2, [pc, #500]	; (8007e38 <HAL_UART_IRQHandler+0x3dc>)
 8007c44:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f7fd f9cc 	bl	8004fe8 <HAL_DMA_Abort_IT>
 8007c50:	4603      	mov	r3, r0
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d016      	beq.n	8007c84 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c5c:	687a      	ldr	r2, [r7, #4]
 8007c5e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007c60:	4610      	mov	r0, r2
 8007c62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c64:	e00e      	b.n	8007c84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f7fb fa8a 	bl	8003180 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c6c:	e00a      	b.n	8007c84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f7fb fa86 	bl	8003180 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c74:	e006      	b.n	8007c84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007c76:	6878      	ldr	r0, [r7, #4]
 8007c78:	f7fb fa82 	bl	8003180 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007c82:	e170      	b.n	8007f66 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c84:	bf00      	nop
    return;
 8007c86:	e16e      	b.n	8007f66 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c8c:	2b01      	cmp	r3, #1
 8007c8e:	f040 814a 	bne.w	8007f26 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007c92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c96:	f003 0310 	and.w	r3, r3, #16
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	f000 8143 	beq.w	8007f26 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007ca0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ca4:	f003 0310 	and.w	r3, r3, #16
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	f000 813c 	beq.w	8007f26 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007cae:	2300      	movs	r3, #0
 8007cb0:	60bb      	str	r3, [r7, #8]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	60bb      	str	r3, [r7, #8]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	685b      	ldr	r3, [r3, #4]
 8007cc0:	60bb      	str	r3, [r7, #8]
 8007cc2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	695b      	ldr	r3, [r3, #20]
 8007cca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cce:	2b40      	cmp	r3, #64	; 0x40
 8007cd0:	f040 80b4 	bne.w	8007e3c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007ce0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	f000 8140 	beq.w	8007f6a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007cee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007cf2:	429a      	cmp	r2, r3
 8007cf4:	f080 8139 	bcs.w	8007f6a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007cfe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d04:	69db      	ldr	r3, [r3, #28]
 8007d06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d0a:	f000 8088 	beq.w	8007e1e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	330c      	adds	r3, #12
 8007d14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d18:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007d1c:	e853 3f00 	ldrex	r3, [r3]
 8007d20:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007d24:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007d28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d2c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	330c      	adds	r3, #12
 8007d36:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007d3a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007d3e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d42:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007d46:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007d4a:	e841 2300 	strex	r3, r2, [r1]
 8007d4e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007d52:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d1d9      	bne.n	8007d0e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	3314      	adds	r3, #20
 8007d60:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007d64:	e853 3f00 	ldrex	r3, [r3]
 8007d68:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007d6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007d6c:	f023 0301 	bic.w	r3, r3, #1
 8007d70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	3314      	adds	r3, #20
 8007d7a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007d7e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007d82:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d84:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007d86:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007d8a:	e841 2300 	strex	r3, r2, [r1]
 8007d8e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007d90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d1e1      	bne.n	8007d5a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	3314      	adds	r3, #20
 8007d9c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007da0:	e853 3f00 	ldrex	r3, [r3]
 8007da4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007da6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007da8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007dac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	3314      	adds	r3, #20
 8007db6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007dba:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007dbc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dbe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007dc0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007dc2:	e841 2300 	strex	r3, r2, [r1]
 8007dc6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007dc8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d1e3      	bne.n	8007d96 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2220      	movs	r2, #32
 8007dd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	330c      	adds	r3, #12
 8007de2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007de6:	e853 3f00 	ldrex	r3, [r3]
 8007dea:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007dec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007dee:	f023 0310 	bic.w	r3, r3, #16
 8007df2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	330c      	adds	r3, #12
 8007dfc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007e00:	65ba      	str	r2, [r7, #88]	; 0x58
 8007e02:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e04:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007e06:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007e08:	e841 2300 	strex	r3, r2, [r1]
 8007e0c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007e0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d1e3      	bne.n	8007ddc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e18:	4618      	mov	r0, r3
 8007e1a:	f7fd f875 	bl	8004f08 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007e26:	b29b      	uxth	r3, r3
 8007e28:	1ad3      	subs	r3, r2, r3
 8007e2a:	b29b      	uxth	r3, r3
 8007e2c:	4619      	mov	r1, r3
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f000 f8c0 	bl	8007fb4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007e34:	e099      	b.n	8007f6a <HAL_UART_IRQHandler+0x50e>
 8007e36:	bf00      	nop
 8007e38:	08008567 	.word	0x08008567
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007e44:	b29b      	uxth	r3, r3
 8007e46:	1ad3      	subs	r3, r2, r3
 8007e48:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007e50:	b29b      	uxth	r3, r3
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	f000 808b 	beq.w	8007f6e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007e58:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	f000 8086 	beq.w	8007f6e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	330c      	adds	r3, #12
 8007e68:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e6c:	e853 3f00 	ldrex	r3, [r3]
 8007e70:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007e72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e74:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007e78:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	330c      	adds	r3, #12
 8007e82:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007e86:	647a      	str	r2, [r7, #68]	; 0x44
 8007e88:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e8a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007e8c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007e8e:	e841 2300 	strex	r3, r2, [r1]
 8007e92:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007e94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d1e3      	bne.n	8007e62 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	3314      	adds	r3, #20
 8007ea0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ea4:	e853 3f00 	ldrex	r3, [r3]
 8007ea8:	623b      	str	r3, [r7, #32]
   return(result);
 8007eaa:	6a3b      	ldr	r3, [r7, #32]
 8007eac:	f023 0301 	bic.w	r3, r3, #1
 8007eb0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	3314      	adds	r3, #20
 8007eba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007ebe:	633a      	str	r2, [r7, #48]	; 0x30
 8007ec0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007ec4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ec6:	e841 2300 	strex	r3, r2, [r1]
 8007eca:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d1e3      	bne.n	8007e9a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2220      	movs	r2, #32
 8007ed6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2200      	movs	r2, #0
 8007ede:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	330c      	adds	r3, #12
 8007ee6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ee8:	693b      	ldr	r3, [r7, #16]
 8007eea:	e853 3f00 	ldrex	r3, [r3]
 8007eee:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f023 0310 	bic.w	r3, r3, #16
 8007ef6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	330c      	adds	r3, #12
 8007f00:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007f04:	61fa      	str	r2, [r7, #28]
 8007f06:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f08:	69b9      	ldr	r1, [r7, #24]
 8007f0a:	69fa      	ldr	r2, [r7, #28]
 8007f0c:	e841 2300 	strex	r3, r2, [r1]
 8007f10:	617b      	str	r3, [r7, #20]
   return(result);
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d1e3      	bne.n	8007ee0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007f18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007f1c:	4619      	mov	r1, r3
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f000 f848 	bl	8007fb4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007f24:	e023      	b.n	8007f6e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007f26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d009      	beq.n	8007f46 <HAL_UART_IRQHandler+0x4ea>
 8007f32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d003      	beq.n	8007f46 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f000 fb85 	bl	800864e <UART_Transmit_IT>
    return;
 8007f44:	e014      	b.n	8007f70 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007f46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d00e      	beq.n	8007f70 <HAL_UART_IRQHandler+0x514>
 8007f52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d008      	beq.n	8007f70 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f000 fbc5 	bl	80086ee <UART_EndTransmit_IT>
    return;
 8007f64:	e004      	b.n	8007f70 <HAL_UART_IRQHandler+0x514>
    return;
 8007f66:	bf00      	nop
 8007f68:	e002      	b.n	8007f70 <HAL_UART_IRQHandler+0x514>
      return;
 8007f6a:	bf00      	nop
 8007f6c:	e000      	b.n	8007f70 <HAL_UART_IRQHandler+0x514>
      return;
 8007f6e:	bf00      	nop
  }
}
 8007f70:	37e8      	adds	r7, #232	; 0xe8
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}
 8007f76:	bf00      	nop

08007f78 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f78:	b480      	push	{r7}
 8007f7a:	b083      	sub	sp, #12
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007f80:	bf00      	nop
 8007f82:	370c      	adds	r7, #12
 8007f84:	46bd      	mov	sp, r7
 8007f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8a:	4770      	bx	lr

08007f8c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b083      	sub	sp, #12
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007f94:	bf00      	nop
 8007f96:	370c      	adds	r7, #12
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr

08007fa0 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b083      	sub	sp, #12
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8007fa8:	bf00      	nop
 8007faa:	370c      	adds	r7, #12
 8007fac:	46bd      	mov	sp, r7
 8007fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb2:	4770      	bx	lr

08007fb4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b083      	sub	sp, #12
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
 8007fbc:	460b      	mov	r3, r1
 8007fbe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007fc0:	bf00      	nop
 8007fc2:	370c      	adds	r7, #12
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fca:	4770      	bx	lr

08007fcc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b09c      	sub	sp, #112	; 0x70
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fd8:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d172      	bne.n	80080ce <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007fe8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007fea:	2200      	movs	r2, #0
 8007fec:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007fee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	330c      	adds	r3, #12
 8007ff4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ff6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ff8:	e853 3f00 	ldrex	r3, [r3]
 8007ffc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007ffe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008000:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008004:	66bb      	str	r3, [r7, #104]	; 0x68
 8008006:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	330c      	adds	r3, #12
 800800c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800800e:	65ba      	str	r2, [r7, #88]	; 0x58
 8008010:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008012:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008014:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008016:	e841 2300 	strex	r3, r2, [r1]
 800801a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800801c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800801e:	2b00      	cmp	r3, #0
 8008020:	d1e5      	bne.n	8007fee <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008022:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	3314      	adds	r3, #20
 8008028:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800802a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800802c:	e853 3f00 	ldrex	r3, [r3]
 8008030:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008032:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008034:	f023 0301 	bic.w	r3, r3, #1
 8008038:	667b      	str	r3, [r7, #100]	; 0x64
 800803a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	3314      	adds	r3, #20
 8008040:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008042:	647a      	str	r2, [r7, #68]	; 0x44
 8008044:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008046:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008048:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800804a:	e841 2300 	strex	r3, r2, [r1]
 800804e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008050:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008052:	2b00      	cmp	r3, #0
 8008054:	d1e5      	bne.n	8008022 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008056:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	3314      	adds	r3, #20
 800805c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800805e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008060:	e853 3f00 	ldrex	r3, [r3]
 8008064:	623b      	str	r3, [r7, #32]
   return(result);
 8008066:	6a3b      	ldr	r3, [r7, #32]
 8008068:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800806c:	663b      	str	r3, [r7, #96]	; 0x60
 800806e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	3314      	adds	r3, #20
 8008074:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008076:	633a      	str	r2, [r7, #48]	; 0x30
 8008078:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800807a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800807c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800807e:	e841 2300 	strex	r3, r2, [r1]
 8008082:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008086:	2b00      	cmp	r3, #0
 8008088:	d1e5      	bne.n	8008056 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800808a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800808c:	2220      	movs	r2, #32
 800808e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008092:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008096:	2b01      	cmp	r3, #1
 8008098:	d119      	bne.n	80080ce <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800809a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	330c      	adds	r3, #12
 80080a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	e853 3f00 	ldrex	r3, [r3]
 80080a8:	60fb      	str	r3, [r7, #12]
   return(result);
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	f023 0310 	bic.w	r3, r3, #16
 80080b0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80080b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	330c      	adds	r3, #12
 80080b8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80080ba:	61fa      	str	r2, [r7, #28]
 80080bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080be:	69b9      	ldr	r1, [r7, #24]
 80080c0:	69fa      	ldr	r2, [r7, #28]
 80080c2:	e841 2300 	strex	r3, r2, [r1]
 80080c6:	617b      	str	r3, [r7, #20]
   return(result);
 80080c8:	697b      	ldr	r3, [r7, #20]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d1e5      	bne.n	800809a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080d2:	2b01      	cmp	r3, #1
 80080d4:	d106      	bne.n	80080e4 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80080d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80080da:	4619      	mov	r1, r3
 80080dc:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80080de:	f7ff ff69 	bl	8007fb4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80080e2:	e002      	b.n	80080ea <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80080e4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80080e6:	f7fa ff8b 	bl	8003000 <HAL_UART_RxCpltCallback>
}
 80080ea:	bf00      	nop
 80080ec:	3770      	adds	r7, #112	; 0x70
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}

080080f2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80080f2:	b580      	push	{r7, lr}
 80080f4:	b084      	sub	sp, #16
 80080f6:	af00      	add	r7, sp, #0
 80080f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080fe:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008104:	2b01      	cmp	r3, #1
 8008106:	d108      	bne.n	800811a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800810c:	085b      	lsrs	r3, r3, #1
 800810e:	b29b      	uxth	r3, r3
 8008110:	4619      	mov	r1, r3
 8008112:	68f8      	ldr	r0, [r7, #12]
 8008114:	f7ff ff4e 	bl	8007fb4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008118:	e002      	b.n	8008120 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800811a:	68f8      	ldr	r0, [r7, #12]
 800811c:	f7ff ff36 	bl	8007f8c <HAL_UART_RxHalfCpltCallback>
}
 8008120:	bf00      	nop
 8008122:	3710      	adds	r7, #16
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}

08008128 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b084      	sub	sp, #16
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008130:	2300      	movs	r3, #0
 8008132:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008138:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	695b      	ldr	r3, [r3, #20]
 8008140:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008144:	2b80      	cmp	r3, #128	; 0x80
 8008146:	bf0c      	ite	eq
 8008148:	2301      	moveq	r3, #1
 800814a:	2300      	movne	r3, #0
 800814c:	b2db      	uxtb	r3, r3
 800814e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008156:	b2db      	uxtb	r3, r3
 8008158:	2b21      	cmp	r3, #33	; 0x21
 800815a:	d108      	bne.n	800816e <UART_DMAError+0x46>
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d005      	beq.n	800816e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	2200      	movs	r2, #0
 8008166:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008168:	68b8      	ldr	r0, [r7, #8]
 800816a:	f000 f971 	bl	8008450 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	695b      	ldr	r3, [r3, #20]
 8008174:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008178:	2b40      	cmp	r3, #64	; 0x40
 800817a:	bf0c      	ite	eq
 800817c:	2301      	moveq	r3, #1
 800817e:	2300      	movne	r3, #0
 8008180:	b2db      	uxtb	r3, r3
 8008182:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800818a:	b2db      	uxtb	r3, r3
 800818c:	2b22      	cmp	r3, #34	; 0x22
 800818e:	d108      	bne.n	80081a2 <UART_DMAError+0x7a>
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d005      	beq.n	80081a2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	2200      	movs	r2, #0
 800819a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800819c:	68b8      	ldr	r0, [r7, #8]
 800819e:	f000 f97f 	bl	80084a0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081a6:	f043 0210 	orr.w	r2, r3, #16
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80081ae:	68b8      	ldr	r0, [r7, #8]
 80081b0:	f7fa ffe6 	bl	8003180 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80081b4:	bf00      	nop
 80081b6:	3710      	adds	r7, #16
 80081b8:	46bd      	mov	sp, r7
 80081ba:	bd80      	pop	{r7, pc}

080081bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b090      	sub	sp, #64	; 0x40
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	60f8      	str	r0, [r7, #12]
 80081c4:	60b9      	str	r1, [r7, #8]
 80081c6:	603b      	str	r3, [r7, #0]
 80081c8:	4613      	mov	r3, r2
 80081ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081cc:	e050      	b.n	8008270 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80081ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80081d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081d4:	d04c      	beq.n	8008270 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80081d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d007      	beq.n	80081ec <UART_WaitOnFlagUntilTimeout+0x30>
 80081dc:	f7fb feae 	bl	8003f3c <HAL_GetTick>
 80081e0:	4602      	mov	r2, r0
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	1ad3      	subs	r3, r2, r3
 80081e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80081e8:	429a      	cmp	r2, r3
 80081ea:	d241      	bcs.n	8008270 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	330c      	adds	r3, #12
 80081f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081f6:	e853 3f00 	ldrex	r3, [r3]
 80081fa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80081fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081fe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008202:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	330c      	adds	r3, #12
 800820a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800820c:	637a      	str	r2, [r7, #52]	; 0x34
 800820e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008210:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008212:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008214:	e841 2300 	strex	r3, r2, [r1]
 8008218:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800821a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800821c:	2b00      	cmp	r3, #0
 800821e:	d1e5      	bne.n	80081ec <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	3314      	adds	r3, #20
 8008226:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008228:	697b      	ldr	r3, [r7, #20]
 800822a:	e853 3f00 	ldrex	r3, [r3]
 800822e:	613b      	str	r3, [r7, #16]
   return(result);
 8008230:	693b      	ldr	r3, [r7, #16]
 8008232:	f023 0301 	bic.w	r3, r3, #1
 8008236:	63bb      	str	r3, [r7, #56]	; 0x38
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	3314      	adds	r3, #20
 800823e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008240:	623a      	str	r2, [r7, #32]
 8008242:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008244:	69f9      	ldr	r1, [r7, #28]
 8008246:	6a3a      	ldr	r2, [r7, #32]
 8008248:	e841 2300 	strex	r3, r2, [r1]
 800824c:	61bb      	str	r3, [r7, #24]
   return(result);
 800824e:	69bb      	ldr	r3, [r7, #24]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d1e5      	bne.n	8008220 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	2220      	movs	r2, #32
 8008258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	2220      	movs	r2, #32
 8008260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	2200      	movs	r2, #0
 8008268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800826c:	2303      	movs	r3, #3
 800826e:	e00f      	b.n	8008290 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	681a      	ldr	r2, [r3, #0]
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	4013      	ands	r3, r2
 800827a:	68ba      	ldr	r2, [r7, #8]
 800827c:	429a      	cmp	r2, r3
 800827e:	bf0c      	ite	eq
 8008280:	2301      	moveq	r3, #1
 8008282:	2300      	movne	r3, #0
 8008284:	b2db      	uxtb	r3, r3
 8008286:	461a      	mov	r2, r3
 8008288:	79fb      	ldrb	r3, [r7, #7]
 800828a:	429a      	cmp	r2, r3
 800828c:	d09f      	beq.n	80081ce <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800828e:	2300      	movs	r3, #0
}
 8008290:	4618      	mov	r0, r3
 8008292:	3740      	adds	r7, #64	; 0x40
 8008294:	46bd      	mov	sp, r7
 8008296:	bd80      	pop	{r7, pc}

08008298 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008298:	b480      	push	{r7}
 800829a:	b085      	sub	sp, #20
 800829c:	af00      	add	r7, sp, #0
 800829e:	60f8      	str	r0, [r7, #12]
 80082a0:	60b9      	str	r1, [r7, #8]
 80082a2:	4613      	mov	r3, r2
 80082a4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	68ba      	ldr	r2, [r7, #8]
 80082aa:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	88fa      	ldrh	r2, [r7, #6]
 80082b0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	88fa      	ldrh	r2, [r7, #6]
 80082b6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	2200      	movs	r2, #0
 80082bc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	2222      	movs	r2, #34	; 0x22
 80082c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	2200      	movs	r2, #0
 80082ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	691b      	ldr	r3, [r3, #16]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d007      	beq.n	80082e6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	68da      	ldr	r2, [r3, #12]
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80082e4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	695a      	ldr	r2, [r3, #20]
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f042 0201 	orr.w	r2, r2, #1
 80082f4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	68da      	ldr	r2, [r3, #12]
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f042 0220 	orr.w	r2, r2, #32
 8008304:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008306:	2300      	movs	r3, #0
}
 8008308:	4618      	mov	r0, r3
 800830a:	3714      	adds	r7, #20
 800830c:	46bd      	mov	sp, r7
 800830e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008312:	4770      	bx	lr

08008314 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b098      	sub	sp, #96	; 0x60
 8008318:	af00      	add	r7, sp, #0
 800831a:	60f8      	str	r0, [r7, #12]
 800831c:	60b9      	str	r1, [r7, #8]
 800831e:	4613      	mov	r3, r2
 8008320:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008322:	68ba      	ldr	r2, [r7, #8]
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	88fa      	ldrh	r2, [r7, #6]
 800832c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2200      	movs	r2, #0
 8008332:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	2222      	movs	r2, #34	; 0x22
 8008338:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008340:	4a40      	ldr	r2, [pc, #256]	; (8008444 <UART_Start_Receive_DMA+0x130>)
 8008342:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008348:	4a3f      	ldr	r2, [pc, #252]	; (8008448 <UART_Start_Receive_DMA+0x134>)
 800834a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008350:	4a3e      	ldr	r2, [pc, #248]	; (800844c <UART_Start_Receive_DMA+0x138>)
 8008352:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008358:	2200      	movs	r2, #0
 800835a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800835c:	f107 0308 	add.w	r3, r7, #8
 8008360:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	3304      	adds	r3, #4
 800836c:	4619      	mov	r1, r3
 800836e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008370:	681a      	ldr	r2, [r3, #0]
 8008372:	88fb      	ldrh	r3, [r7, #6]
 8008374:	f7fc fd70 	bl	8004e58 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008378:	2300      	movs	r3, #0
 800837a:	613b      	str	r3, [r7, #16]
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	613b      	str	r3, [r7, #16]
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	613b      	str	r3, [r7, #16]
 800838c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2200      	movs	r2, #0
 8008392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	691b      	ldr	r3, [r3, #16]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d019      	beq.n	80083d2 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	330c      	adds	r3, #12
 80083a4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80083a8:	e853 3f00 	ldrex	r3, [r3]
 80083ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80083ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80083b4:	65bb      	str	r3, [r7, #88]	; 0x58
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	330c      	adds	r3, #12
 80083bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80083be:	64fa      	str	r2, [r7, #76]	; 0x4c
 80083c0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083c2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80083c4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80083c6:	e841 2300 	strex	r3, r2, [r1]
 80083ca:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80083cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d1e5      	bne.n	800839e <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	3314      	adds	r3, #20
 80083d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083dc:	e853 3f00 	ldrex	r3, [r3]
 80083e0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80083e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083e4:	f043 0301 	orr.w	r3, r3, #1
 80083e8:	657b      	str	r3, [r7, #84]	; 0x54
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	3314      	adds	r3, #20
 80083f0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80083f2:	63ba      	str	r2, [r7, #56]	; 0x38
 80083f4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80083f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80083fa:	e841 2300 	strex	r3, r2, [r1]
 80083fe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008402:	2b00      	cmp	r3, #0
 8008404:	d1e5      	bne.n	80083d2 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	3314      	adds	r3, #20
 800840c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800840e:	69bb      	ldr	r3, [r7, #24]
 8008410:	e853 3f00 	ldrex	r3, [r3]
 8008414:	617b      	str	r3, [r7, #20]
   return(result);
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800841c:	653b      	str	r3, [r7, #80]	; 0x50
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	3314      	adds	r3, #20
 8008424:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008426:	627a      	str	r2, [r7, #36]	; 0x24
 8008428:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800842a:	6a39      	ldr	r1, [r7, #32]
 800842c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800842e:	e841 2300 	strex	r3, r2, [r1]
 8008432:	61fb      	str	r3, [r7, #28]
   return(result);
 8008434:	69fb      	ldr	r3, [r7, #28]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d1e5      	bne.n	8008406 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800843a:	2300      	movs	r3, #0
}
 800843c:	4618      	mov	r0, r3
 800843e:	3760      	adds	r7, #96	; 0x60
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}
 8008444:	08007fcd 	.word	0x08007fcd
 8008448:	080080f3 	.word	0x080080f3
 800844c:	08008129 	.word	0x08008129

08008450 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008450:	b480      	push	{r7}
 8008452:	b089      	sub	sp, #36	; 0x24
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	330c      	adds	r3, #12
 800845e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	e853 3f00 	ldrex	r3, [r3]
 8008466:	60bb      	str	r3, [r7, #8]
   return(result);
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800846e:	61fb      	str	r3, [r7, #28]
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	330c      	adds	r3, #12
 8008476:	69fa      	ldr	r2, [r7, #28]
 8008478:	61ba      	str	r2, [r7, #24]
 800847a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800847c:	6979      	ldr	r1, [r7, #20]
 800847e:	69ba      	ldr	r2, [r7, #24]
 8008480:	e841 2300 	strex	r3, r2, [r1]
 8008484:	613b      	str	r3, [r7, #16]
   return(result);
 8008486:	693b      	ldr	r3, [r7, #16]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d1e5      	bne.n	8008458 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2220      	movs	r2, #32
 8008490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8008494:	bf00      	nop
 8008496:	3724      	adds	r7, #36	; 0x24
 8008498:	46bd      	mov	sp, r7
 800849a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849e:	4770      	bx	lr

080084a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80084a0:	b480      	push	{r7}
 80084a2:	b095      	sub	sp, #84	; 0x54
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	330c      	adds	r3, #12
 80084ae:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084b2:	e853 3f00 	ldrex	r3, [r3]
 80084b6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80084b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084ba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80084be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	330c      	adds	r3, #12
 80084c6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80084c8:	643a      	str	r2, [r7, #64]	; 0x40
 80084ca:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084cc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80084ce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80084d0:	e841 2300 	strex	r3, r2, [r1]
 80084d4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80084d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d1e5      	bne.n	80084a8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	3314      	adds	r3, #20
 80084e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e4:	6a3b      	ldr	r3, [r7, #32]
 80084e6:	e853 3f00 	ldrex	r3, [r3]
 80084ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80084ec:	69fb      	ldr	r3, [r7, #28]
 80084ee:	f023 0301 	bic.w	r3, r3, #1
 80084f2:	64bb      	str	r3, [r7, #72]	; 0x48
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	3314      	adds	r3, #20
 80084fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80084fc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80084fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008500:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008502:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008504:	e841 2300 	strex	r3, r2, [r1]
 8008508:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800850a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800850c:	2b00      	cmp	r3, #0
 800850e:	d1e5      	bne.n	80084dc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008514:	2b01      	cmp	r3, #1
 8008516:	d119      	bne.n	800854c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	330c      	adds	r3, #12
 800851e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	e853 3f00 	ldrex	r3, [r3]
 8008526:	60bb      	str	r3, [r7, #8]
   return(result);
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	f023 0310 	bic.w	r3, r3, #16
 800852e:	647b      	str	r3, [r7, #68]	; 0x44
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	330c      	adds	r3, #12
 8008536:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008538:	61ba      	str	r2, [r7, #24]
 800853a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800853c:	6979      	ldr	r1, [r7, #20]
 800853e:	69ba      	ldr	r2, [r7, #24]
 8008540:	e841 2300 	strex	r3, r2, [r1]
 8008544:	613b      	str	r3, [r7, #16]
   return(result);
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d1e5      	bne.n	8008518 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2220      	movs	r2, #32
 8008550:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2200      	movs	r2, #0
 8008558:	631a      	str	r2, [r3, #48]	; 0x30
}
 800855a:	bf00      	nop
 800855c:	3754      	adds	r7, #84	; 0x54
 800855e:	46bd      	mov	sp, r7
 8008560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008564:	4770      	bx	lr

08008566 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008566:	b580      	push	{r7, lr}
 8008568:	b084      	sub	sp, #16
 800856a:	af00      	add	r7, sp, #0
 800856c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008572:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2200      	movs	r2, #0
 8008578:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	2200      	movs	r2, #0
 800857e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008580:	68f8      	ldr	r0, [r7, #12]
 8008582:	f7fa fdfd 	bl	8003180 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008586:	bf00      	nop
 8008588:	3710      	adds	r7, #16
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}

0800858e <UART_DMATxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 800858e:	b580      	push	{r7, lr}
 8008590:	b084      	sub	sp, #16
 8008592:	af00      	add	r7, sp, #0
 8008594:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800859a:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085a0:	2200      	movs	r2, #0
 80085a2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d004      	beq.n	80085b6 <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d117      	bne.n	80085e6 <UART_DMATxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	2200      	movs	r2, #0
 80085ba:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	2200      	movs	r2, #0
 80085c0:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	2200      	movs	r2, #0
 80085c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	2220      	movs	r2, #32
 80085cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	2220      	movs	r2, #32
 80085d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2200      	movs	r2, #0
 80085dc:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 80085de:	68f8      	ldr	r0, [r7, #12]
 80085e0:	f7ff fcde 	bl	8007fa0 <HAL_UART_AbortCpltCallback>
 80085e4:	e000      	b.n	80085e8 <UART_DMATxAbortCallback+0x5a>
      return;
 80085e6:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085e8:	3710      	adds	r7, #16
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}

080085ee <UART_DMARxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 80085ee:	b580      	push	{r7, lr}
 80085f0:	b084      	sub	sp, #16
 80085f2:	af00      	add	r7, sp, #0
 80085f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085fa:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008600:	2200      	movs	r2, #0
 8008602:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008608:	2b00      	cmp	r3, #0
 800860a:	d004      	beq.n	8008616 <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008610:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008612:	2b00      	cmp	r3, #0
 8008614:	d117      	bne.n	8008646 <UART_DMARxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	2200      	movs	r2, #0
 800861a:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2200      	movs	r2, #0
 8008620:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2200      	movs	r2, #0
 8008626:	641a      	str	r2, [r3, #64]	; 0x40

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2220      	movs	r2, #32
 800862c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2220      	movs	r2, #32
 8008634:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	2200      	movs	r2, #0
 800863c:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 800863e:	68f8      	ldr	r0, [r7, #12]
 8008640:	f7ff fcae 	bl	8007fa0 <HAL_UART_AbortCpltCallback>
 8008644:	e000      	b.n	8008648 <UART_DMARxAbortCallback+0x5a>
      return;
 8008646:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008648:	3710      	adds	r7, #16
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}

0800864e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800864e:	b480      	push	{r7}
 8008650:	b085      	sub	sp, #20
 8008652:	af00      	add	r7, sp, #0
 8008654:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800865c:	b2db      	uxtb	r3, r3
 800865e:	2b21      	cmp	r3, #33	; 0x21
 8008660:	d13e      	bne.n	80086e0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	689b      	ldr	r3, [r3, #8]
 8008666:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800866a:	d114      	bne.n	8008696 <UART_Transmit_IT+0x48>
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	691b      	ldr	r3, [r3, #16]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d110      	bne.n	8008696 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6a1b      	ldr	r3, [r3, #32]
 8008678:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	881b      	ldrh	r3, [r3, #0]
 800867e:	461a      	mov	r2, r3
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008688:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6a1b      	ldr	r3, [r3, #32]
 800868e:	1c9a      	adds	r2, r3, #2
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	621a      	str	r2, [r3, #32]
 8008694:	e008      	b.n	80086a8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6a1b      	ldr	r3, [r3, #32]
 800869a:	1c59      	adds	r1, r3, #1
 800869c:	687a      	ldr	r2, [r7, #4]
 800869e:	6211      	str	r1, [r2, #32]
 80086a0:	781a      	ldrb	r2, [r3, #0]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80086ac:	b29b      	uxth	r3, r3
 80086ae:	3b01      	subs	r3, #1
 80086b0:	b29b      	uxth	r3, r3
 80086b2:	687a      	ldr	r2, [r7, #4]
 80086b4:	4619      	mov	r1, r3
 80086b6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d10f      	bne.n	80086dc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	68da      	ldr	r2, [r3, #12]
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80086ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	68da      	ldr	r2, [r3, #12]
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80086da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80086dc:	2300      	movs	r3, #0
 80086de:	e000      	b.n	80086e2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80086e0:	2302      	movs	r3, #2
  }
}
 80086e2:	4618      	mov	r0, r3
 80086e4:	3714      	adds	r7, #20
 80086e6:	46bd      	mov	sp, r7
 80086e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ec:	4770      	bx	lr

080086ee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80086ee:	b580      	push	{r7, lr}
 80086f0:	b082      	sub	sp, #8
 80086f2:	af00      	add	r7, sp, #0
 80086f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	68da      	ldr	r2, [r3, #12]
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008704:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2220      	movs	r2, #32
 800870a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	f7ff fc32 	bl	8007f78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008714:	2300      	movs	r3, #0
}
 8008716:	4618      	mov	r0, r3
 8008718:	3708      	adds	r7, #8
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}

0800871e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800871e:	b580      	push	{r7, lr}
 8008720:	b08c      	sub	sp, #48	; 0x30
 8008722:	af00      	add	r7, sp, #0
 8008724:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800872c:	b2db      	uxtb	r3, r3
 800872e:	2b22      	cmp	r3, #34	; 0x22
 8008730:	f040 80ab 	bne.w	800888a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800873c:	d117      	bne.n	800876e <UART_Receive_IT+0x50>
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	691b      	ldr	r3, [r3, #16]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d113      	bne.n	800876e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008746:	2300      	movs	r3, #0
 8008748:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800874e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	685b      	ldr	r3, [r3, #4]
 8008756:	b29b      	uxth	r3, r3
 8008758:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800875c:	b29a      	uxth	r2, r3
 800875e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008760:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008766:	1c9a      	adds	r2, r3, #2
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	629a      	str	r2, [r3, #40]	; 0x28
 800876c:	e026      	b.n	80087bc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008772:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008774:	2300      	movs	r3, #0
 8008776:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	689b      	ldr	r3, [r3, #8]
 800877c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008780:	d007      	beq.n	8008792 <UART_Receive_IT+0x74>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	689b      	ldr	r3, [r3, #8]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d10a      	bne.n	80087a0 <UART_Receive_IT+0x82>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	691b      	ldr	r3, [r3, #16]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d106      	bne.n	80087a0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	685b      	ldr	r3, [r3, #4]
 8008798:	b2da      	uxtb	r2, r3
 800879a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800879c:	701a      	strb	r2, [r3, #0]
 800879e:	e008      	b.n	80087b2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	b2db      	uxtb	r3, r3
 80087a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80087ac:	b2da      	uxtb	r2, r3
 80087ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087b0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087b6:	1c5a      	adds	r2, r3, #1
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80087c0:	b29b      	uxth	r3, r3
 80087c2:	3b01      	subs	r3, #1
 80087c4:	b29b      	uxth	r3, r3
 80087c6:	687a      	ldr	r2, [r7, #4]
 80087c8:	4619      	mov	r1, r3
 80087ca:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d15a      	bne.n	8008886 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	68da      	ldr	r2, [r3, #12]
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f022 0220 	bic.w	r2, r2, #32
 80087de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	68da      	ldr	r2, [r3, #12]
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80087ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	695a      	ldr	r2, [r3, #20]
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f022 0201 	bic.w	r2, r2, #1
 80087fe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2220      	movs	r2, #32
 8008804:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800880c:	2b01      	cmp	r3, #1
 800880e:	d135      	bne.n	800887c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2200      	movs	r2, #0
 8008814:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	330c      	adds	r3, #12
 800881c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	e853 3f00 	ldrex	r3, [r3]
 8008824:	613b      	str	r3, [r7, #16]
   return(result);
 8008826:	693b      	ldr	r3, [r7, #16]
 8008828:	f023 0310 	bic.w	r3, r3, #16
 800882c:	627b      	str	r3, [r7, #36]	; 0x24
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	330c      	adds	r3, #12
 8008834:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008836:	623a      	str	r2, [r7, #32]
 8008838:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800883a:	69f9      	ldr	r1, [r7, #28]
 800883c:	6a3a      	ldr	r2, [r7, #32]
 800883e:	e841 2300 	strex	r3, r2, [r1]
 8008842:	61bb      	str	r3, [r7, #24]
   return(result);
 8008844:	69bb      	ldr	r3, [r7, #24]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d1e5      	bne.n	8008816 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f003 0310 	and.w	r3, r3, #16
 8008854:	2b10      	cmp	r3, #16
 8008856:	d10a      	bne.n	800886e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008858:	2300      	movs	r3, #0
 800885a:	60fb      	str	r3, [r7, #12]
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	60fb      	str	r3, [r7, #12]
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	685b      	ldr	r3, [r3, #4]
 800886a:	60fb      	str	r3, [r7, #12]
 800886c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008872:	4619      	mov	r1, r3
 8008874:	6878      	ldr	r0, [r7, #4]
 8008876:	f7ff fb9d 	bl	8007fb4 <HAL_UARTEx_RxEventCallback>
 800887a:	e002      	b.n	8008882 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f7fa fbbf 	bl	8003000 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008882:	2300      	movs	r3, #0
 8008884:	e002      	b.n	800888c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008886:	2300      	movs	r3, #0
 8008888:	e000      	b.n	800888c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800888a:	2302      	movs	r3, #2
  }
}
 800888c:	4618      	mov	r0, r3
 800888e:	3730      	adds	r7, #48	; 0x30
 8008890:	46bd      	mov	sp, r7
 8008892:	bd80      	pop	{r7, pc}

08008894 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008894:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008898:	b0c0      	sub	sp, #256	; 0x100
 800889a:	af00      	add	r7, sp, #0
 800889c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80088a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	691b      	ldr	r3, [r3, #16]
 80088a8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80088ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088b0:	68d9      	ldr	r1, [r3, #12]
 80088b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088b6:	681a      	ldr	r2, [r3, #0]
 80088b8:	ea40 0301 	orr.w	r3, r0, r1
 80088bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80088be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088c2:	689a      	ldr	r2, [r3, #8]
 80088c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088c8:	691b      	ldr	r3, [r3, #16]
 80088ca:	431a      	orrs	r2, r3
 80088cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088d0:	695b      	ldr	r3, [r3, #20]
 80088d2:	431a      	orrs	r2, r3
 80088d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088d8:	69db      	ldr	r3, [r3, #28]
 80088da:	4313      	orrs	r3, r2
 80088dc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80088e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	68db      	ldr	r3, [r3, #12]
 80088e8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80088ec:	f021 010c 	bic.w	r1, r1, #12
 80088f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088f4:	681a      	ldr	r2, [r3, #0]
 80088f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80088fa:	430b      	orrs	r3, r1
 80088fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80088fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	695b      	ldr	r3, [r3, #20]
 8008906:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800890a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800890e:	6999      	ldr	r1, [r3, #24]
 8008910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008914:	681a      	ldr	r2, [r3, #0]
 8008916:	ea40 0301 	orr.w	r3, r0, r1
 800891a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800891c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008920:	681a      	ldr	r2, [r3, #0]
 8008922:	4b8f      	ldr	r3, [pc, #572]	; (8008b60 <UART_SetConfig+0x2cc>)
 8008924:	429a      	cmp	r2, r3
 8008926:	d005      	beq.n	8008934 <UART_SetConfig+0xa0>
 8008928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800892c:	681a      	ldr	r2, [r3, #0]
 800892e:	4b8d      	ldr	r3, [pc, #564]	; (8008b64 <UART_SetConfig+0x2d0>)
 8008930:	429a      	cmp	r2, r3
 8008932:	d104      	bne.n	800893e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008934:	f7fd fd02 	bl	800633c <HAL_RCC_GetPCLK2Freq>
 8008938:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800893c:	e003      	b.n	8008946 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800893e:	f7fd fce9 	bl	8006314 <HAL_RCC_GetPCLK1Freq>
 8008942:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800894a:	69db      	ldr	r3, [r3, #28]
 800894c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008950:	f040 810c 	bne.w	8008b6c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008954:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008958:	2200      	movs	r2, #0
 800895a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800895e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008962:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008966:	4622      	mov	r2, r4
 8008968:	462b      	mov	r3, r5
 800896a:	1891      	adds	r1, r2, r2
 800896c:	65b9      	str	r1, [r7, #88]	; 0x58
 800896e:	415b      	adcs	r3, r3
 8008970:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008972:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008976:	4621      	mov	r1, r4
 8008978:	eb12 0801 	adds.w	r8, r2, r1
 800897c:	4629      	mov	r1, r5
 800897e:	eb43 0901 	adc.w	r9, r3, r1
 8008982:	f04f 0200 	mov.w	r2, #0
 8008986:	f04f 0300 	mov.w	r3, #0
 800898a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800898e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008992:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008996:	4690      	mov	r8, r2
 8008998:	4699      	mov	r9, r3
 800899a:	4623      	mov	r3, r4
 800899c:	eb18 0303 	adds.w	r3, r8, r3
 80089a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80089a4:	462b      	mov	r3, r5
 80089a6:	eb49 0303 	adc.w	r3, r9, r3
 80089aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80089ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80089b2:	685b      	ldr	r3, [r3, #4]
 80089b4:	2200      	movs	r2, #0
 80089b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80089ba:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80089be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80089c2:	460b      	mov	r3, r1
 80089c4:	18db      	adds	r3, r3, r3
 80089c6:	653b      	str	r3, [r7, #80]	; 0x50
 80089c8:	4613      	mov	r3, r2
 80089ca:	eb42 0303 	adc.w	r3, r2, r3
 80089ce:	657b      	str	r3, [r7, #84]	; 0x54
 80089d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80089d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80089d8:	f7f8 f94e 	bl	8000c78 <__aeabi_uldivmod>
 80089dc:	4602      	mov	r2, r0
 80089de:	460b      	mov	r3, r1
 80089e0:	4b61      	ldr	r3, [pc, #388]	; (8008b68 <UART_SetConfig+0x2d4>)
 80089e2:	fba3 2302 	umull	r2, r3, r3, r2
 80089e6:	095b      	lsrs	r3, r3, #5
 80089e8:	011c      	lsls	r4, r3, #4
 80089ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80089ee:	2200      	movs	r2, #0
 80089f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80089f4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80089f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80089fc:	4642      	mov	r2, r8
 80089fe:	464b      	mov	r3, r9
 8008a00:	1891      	adds	r1, r2, r2
 8008a02:	64b9      	str	r1, [r7, #72]	; 0x48
 8008a04:	415b      	adcs	r3, r3
 8008a06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008a08:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008a0c:	4641      	mov	r1, r8
 8008a0e:	eb12 0a01 	adds.w	sl, r2, r1
 8008a12:	4649      	mov	r1, r9
 8008a14:	eb43 0b01 	adc.w	fp, r3, r1
 8008a18:	f04f 0200 	mov.w	r2, #0
 8008a1c:	f04f 0300 	mov.w	r3, #0
 8008a20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008a24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008a28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008a2c:	4692      	mov	sl, r2
 8008a2e:	469b      	mov	fp, r3
 8008a30:	4643      	mov	r3, r8
 8008a32:	eb1a 0303 	adds.w	r3, sl, r3
 8008a36:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008a3a:	464b      	mov	r3, r9
 8008a3c:	eb4b 0303 	adc.w	r3, fp, r3
 8008a40:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a48:	685b      	ldr	r3, [r3, #4]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008a50:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008a54:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008a58:	460b      	mov	r3, r1
 8008a5a:	18db      	adds	r3, r3, r3
 8008a5c:	643b      	str	r3, [r7, #64]	; 0x40
 8008a5e:	4613      	mov	r3, r2
 8008a60:	eb42 0303 	adc.w	r3, r2, r3
 8008a64:	647b      	str	r3, [r7, #68]	; 0x44
 8008a66:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008a6a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008a6e:	f7f8 f903 	bl	8000c78 <__aeabi_uldivmod>
 8008a72:	4602      	mov	r2, r0
 8008a74:	460b      	mov	r3, r1
 8008a76:	4611      	mov	r1, r2
 8008a78:	4b3b      	ldr	r3, [pc, #236]	; (8008b68 <UART_SetConfig+0x2d4>)
 8008a7a:	fba3 2301 	umull	r2, r3, r3, r1
 8008a7e:	095b      	lsrs	r3, r3, #5
 8008a80:	2264      	movs	r2, #100	; 0x64
 8008a82:	fb02 f303 	mul.w	r3, r2, r3
 8008a86:	1acb      	subs	r3, r1, r3
 8008a88:	00db      	lsls	r3, r3, #3
 8008a8a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008a8e:	4b36      	ldr	r3, [pc, #216]	; (8008b68 <UART_SetConfig+0x2d4>)
 8008a90:	fba3 2302 	umull	r2, r3, r3, r2
 8008a94:	095b      	lsrs	r3, r3, #5
 8008a96:	005b      	lsls	r3, r3, #1
 8008a98:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008a9c:	441c      	add	r4, r3
 8008a9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008aa8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008aac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008ab0:	4642      	mov	r2, r8
 8008ab2:	464b      	mov	r3, r9
 8008ab4:	1891      	adds	r1, r2, r2
 8008ab6:	63b9      	str	r1, [r7, #56]	; 0x38
 8008ab8:	415b      	adcs	r3, r3
 8008aba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008abc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008ac0:	4641      	mov	r1, r8
 8008ac2:	1851      	adds	r1, r2, r1
 8008ac4:	6339      	str	r1, [r7, #48]	; 0x30
 8008ac6:	4649      	mov	r1, r9
 8008ac8:	414b      	adcs	r3, r1
 8008aca:	637b      	str	r3, [r7, #52]	; 0x34
 8008acc:	f04f 0200 	mov.w	r2, #0
 8008ad0:	f04f 0300 	mov.w	r3, #0
 8008ad4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008ad8:	4659      	mov	r1, fp
 8008ada:	00cb      	lsls	r3, r1, #3
 8008adc:	4651      	mov	r1, sl
 8008ade:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008ae2:	4651      	mov	r1, sl
 8008ae4:	00ca      	lsls	r2, r1, #3
 8008ae6:	4610      	mov	r0, r2
 8008ae8:	4619      	mov	r1, r3
 8008aea:	4603      	mov	r3, r0
 8008aec:	4642      	mov	r2, r8
 8008aee:	189b      	adds	r3, r3, r2
 8008af0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008af4:	464b      	mov	r3, r9
 8008af6:	460a      	mov	r2, r1
 8008af8:	eb42 0303 	adc.w	r3, r2, r3
 8008afc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b04:	685b      	ldr	r3, [r3, #4]
 8008b06:	2200      	movs	r2, #0
 8008b08:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008b0c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008b10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008b14:	460b      	mov	r3, r1
 8008b16:	18db      	adds	r3, r3, r3
 8008b18:	62bb      	str	r3, [r7, #40]	; 0x28
 8008b1a:	4613      	mov	r3, r2
 8008b1c:	eb42 0303 	adc.w	r3, r2, r3
 8008b20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008b26:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008b2a:	f7f8 f8a5 	bl	8000c78 <__aeabi_uldivmod>
 8008b2e:	4602      	mov	r2, r0
 8008b30:	460b      	mov	r3, r1
 8008b32:	4b0d      	ldr	r3, [pc, #52]	; (8008b68 <UART_SetConfig+0x2d4>)
 8008b34:	fba3 1302 	umull	r1, r3, r3, r2
 8008b38:	095b      	lsrs	r3, r3, #5
 8008b3a:	2164      	movs	r1, #100	; 0x64
 8008b3c:	fb01 f303 	mul.w	r3, r1, r3
 8008b40:	1ad3      	subs	r3, r2, r3
 8008b42:	00db      	lsls	r3, r3, #3
 8008b44:	3332      	adds	r3, #50	; 0x32
 8008b46:	4a08      	ldr	r2, [pc, #32]	; (8008b68 <UART_SetConfig+0x2d4>)
 8008b48:	fba2 2303 	umull	r2, r3, r2, r3
 8008b4c:	095b      	lsrs	r3, r3, #5
 8008b4e:	f003 0207 	and.w	r2, r3, #7
 8008b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4422      	add	r2, r4
 8008b5a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008b5c:	e105      	b.n	8008d6a <UART_SetConfig+0x4d6>
 8008b5e:	bf00      	nop
 8008b60:	40011000 	.word	0x40011000
 8008b64:	40011400 	.word	0x40011400
 8008b68:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008b6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008b70:	2200      	movs	r2, #0
 8008b72:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008b76:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008b7a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008b7e:	4642      	mov	r2, r8
 8008b80:	464b      	mov	r3, r9
 8008b82:	1891      	adds	r1, r2, r2
 8008b84:	6239      	str	r1, [r7, #32]
 8008b86:	415b      	adcs	r3, r3
 8008b88:	627b      	str	r3, [r7, #36]	; 0x24
 8008b8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008b8e:	4641      	mov	r1, r8
 8008b90:	1854      	adds	r4, r2, r1
 8008b92:	4649      	mov	r1, r9
 8008b94:	eb43 0501 	adc.w	r5, r3, r1
 8008b98:	f04f 0200 	mov.w	r2, #0
 8008b9c:	f04f 0300 	mov.w	r3, #0
 8008ba0:	00eb      	lsls	r3, r5, #3
 8008ba2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008ba6:	00e2      	lsls	r2, r4, #3
 8008ba8:	4614      	mov	r4, r2
 8008baa:	461d      	mov	r5, r3
 8008bac:	4643      	mov	r3, r8
 8008bae:	18e3      	adds	r3, r4, r3
 8008bb0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008bb4:	464b      	mov	r3, r9
 8008bb6:	eb45 0303 	adc.w	r3, r5, r3
 8008bba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008bca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008bce:	f04f 0200 	mov.w	r2, #0
 8008bd2:	f04f 0300 	mov.w	r3, #0
 8008bd6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008bda:	4629      	mov	r1, r5
 8008bdc:	008b      	lsls	r3, r1, #2
 8008bde:	4621      	mov	r1, r4
 8008be0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008be4:	4621      	mov	r1, r4
 8008be6:	008a      	lsls	r2, r1, #2
 8008be8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008bec:	f7f8 f844 	bl	8000c78 <__aeabi_uldivmod>
 8008bf0:	4602      	mov	r2, r0
 8008bf2:	460b      	mov	r3, r1
 8008bf4:	4b60      	ldr	r3, [pc, #384]	; (8008d78 <UART_SetConfig+0x4e4>)
 8008bf6:	fba3 2302 	umull	r2, r3, r3, r2
 8008bfa:	095b      	lsrs	r3, r3, #5
 8008bfc:	011c      	lsls	r4, r3, #4
 8008bfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008c02:	2200      	movs	r2, #0
 8008c04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008c08:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008c0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008c10:	4642      	mov	r2, r8
 8008c12:	464b      	mov	r3, r9
 8008c14:	1891      	adds	r1, r2, r2
 8008c16:	61b9      	str	r1, [r7, #24]
 8008c18:	415b      	adcs	r3, r3
 8008c1a:	61fb      	str	r3, [r7, #28]
 8008c1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008c20:	4641      	mov	r1, r8
 8008c22:	1851      	adds	r1, r2, r1
 8008c24:	6139      	str	r1, [r7, #16]
 8008c26:	4649      	mov	r1, r9
 8008c28:	414b      	adcs	r3, r1
 8008c2a:	617b      	str	r3, [r7, #20]
 8008c2c:	f04f 0200 	mov.w	r2, #0
 8008c30:	f04f 0300 	mov.w	r3, #0
 8008c34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008c38:	4659      	mov	r1, fp
 8008c3a:	00cb      	lsls	r3, r1, #3
 8008c3c:	4651      	mov	r1, sl
 8008c3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008c42:	4651      	mov	r1, sl
 8008c44:	00ca      	lsls	r2, r1, #3
 8008c46:	4610      	mov	r0, r2
 8008c48:	4619      	mov	r1, r3
 8008c4a:	4603      	mov	r3, r0
 8008c4c:	4642      	mov	r2, r8
 8008c4e:	189b      	adds	r3, r3, r2
 8008c50:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008c54:	464b      	mov	r3, r9
 8008c56:	460a      	mov	r2, r1
 8008c58:	eb42 0303 	adc.w	r3, r2, r3
 8008c5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c64:	685b      	ldr	r3, [r3, #4]
 8008c66:	2200      	movs	r2, #0
 8008c68:	67bb      	str	r3, [r7, #120]	; 0x78
 8008c6a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008c6c:	f04f 0200 	mov.w	r2, #0
 8008c70:	f04f 0300 	mov.w	r3, #0
 8008c74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008c78:	4649      	mov	r1, r9
 8008c7a:	008b      	lsls	r3, r1, #2
 8008c7c:	4641      	mov	r1, r8
 8008c7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008c82:	4641      	mov	r1, r8
 8008c84:	008a      	lsls	r2, r1, #2
 8008c86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008c8a:	f7f7 fff5 	bl	8000c78 <__aeabi_uldivmod>
 8008c8e:	4602      	mov	r2, r0
 8008c90:	460b      	mov	r3, r1
 8008c92:	4b39      	ldr	r3, [pc, #228]	; (8008d78 <UART_SetConfig+0x4e4>)
 8008c94:	fba3 1302 	umull	r1, r3, r3, r2
 8008c98:	095b      	lsrs	r3, r3, #5
 8008c9a:	2164      	movs	r1, #100	; 0x64
 8008c9c:	fb01 f303 	mul.w	r3, r1, r3
 8008ca0:	1ad3      	subs	r3, r2, r3
 8008ca2:	011b      	lsls	r3, r3, #4
 8008ca4:	3332      	adds	r3, #50	; 0x32
 8008ca6:	4a34      	ldr	r2, [pc, #208]	; (8008d78 <UART_SetConfig+0x4e4>)
 8008ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8008cac:	095b      	lsrs	r3, r3, #5
 8008cae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008cb2:	441c      	add	r4, r3
 8008cb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008cb8:	2200      	movs	r2, #0
 8008cba:	673b      	str	r3, [r7, #112]	; 0x70
 8008cbc:	677a      	str	r2, [r7, #116]	; 0x74
 8008cbe:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008cc2:	4642      	mov	r2, r8
 8008cc4:	464b      	mov	r3, r9
 8008cc6:	1891      	adds	r1, r2, r2
 8008cc8:	60b9      	str	r1, [r7, #8]
 8008cca:	415b      	adcs	r3, r3
 8008ccc:	60fb      	str	r3, [r7, #12]
 8008cce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008cd2:	4641      	mov	r1, r8
 8008cd4:	1851      	adds	r1, r2, r1
 8008cd6:	6039      	str	r1, [r7, #0]
 8008cd8:	4649      	mov	r1, r9
 8008cda:	414b      	adcs	r3, r1
 8008cdc:	607b      	str	r3, [r7, #4]
 8008cde:	f04f 0200 	mov.w	r2, #0
 8008ce2:	f04f 0300 	mov.w	r3, #0
 8008ce6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008cea:	4659      	mov	r1, fp
 8008cec:	00cb      	lsls	r3, r1, #3
 8008cee:	4651      	mov	r1, sl
 8008cf0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008cf4:	4651      	mov	r1, sl
 8008cf6:	00ca      	lsls	r2, r1, #3
 8008cf8:	4610      	mov	r0, r2
 8008cfa:	4619      	mov	r1, r3
 8008cfc:	4603      	mov	r3, r0
 8008cfe:	4642      	mov	r2, r8
 8008d00:	189b      	adds	r3, r3, r2
 8008d02:	66bb      	str	r3, [r7, #104]	; 0x68
 8008d04:	464b      	mov	r3, r9
 8008d06:	460a      	mov	r2, r1
 8008d08:	eb42 0303 	adc.w	r3, r2, r3
 8008d0c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d12:	685b      	ldr	r3, [r3, #4]
 8008d14:	2200      	movs	r2, #0
 8008d16:	663b      	str	r3, [r7, #96]	; 0x60
 8008d18:	667a      	str	r2, [r7, #100]	; 0x64
 8008d1a:	f04f 0200 	mov.w	r2, #0
 8008d1e:	f04f 0300 	mov.w	r3, #0
 8008d22:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008d26:	4649      	mov	r1, r9
 8008d28:	008b      	lsls	r3, r1, #2
 8008d2a:	4641      	mov	r1, r8
 8008d2c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008d30:	4641      	mov	r1, r8
 8008d32:	008a      	lsls	r2, r1, #2
 8008d34:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008d38:	f7f7 ff9e 	bl	8000c78 <__aeabi_uldivmod>
 8008d3c:	4602      	mov	r2, r0
 8008d3e:	460b      	mov	r3, r1
 8008d40:	4b0d      	ldr	r3, [pc, #52]	; (8008d78 <UART_SetConfig+0x4e4>)
 8008d42:	fba3 1302 	umull	r1, r3, r3, r2
 8008d46:	095b      	lsrs	r3, r3, #5
 8008d48:	2164      	movs	r1, #100	; 0x64
 8008d4a:	fb01 f303 	mul.w	r3, r1, r3
 8008d4e:	1ad3      	subs	r3, r2, r3
 8008d50:	011b      	lsls	r3, r3, #4
 8008d52:	3332      	adds	r3, #50	; 0x32
 8008d54:	4a08      	ldr	r2, [pc, #32]	; (8008d78 <UART_SetConfig+0x4e4>)
 8008d56:	fba2 2303 	umull	r2, r3, r2, r3
 8008d5a:	095b      	lsrs	r3, r3, #5
 8008d5c:	f003 020f 	and.w	r2, r3, #15
 8008d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4422      	add	r2, r4
 8008d68:	609a      	str	r2, [r3, #8]
}
 8008d6a:	bf00      	nop
 8008d6c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008d70:	46bd      	mov	sp, r7
 8008d72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008d76:	bf00      	nop
 8008d78:	51eb851f 	.word	0x51eb851f

08008d7c <__errno>:
 8008d7c:	4b01      	ldr	r3, [pc, #4]	; (8008d84 <__errno+0x8>)
 8008d7e:	6818      	ldr	r0, [r3, #0]
 8008d80:	4770      	bx	lr
 8008d82:	bf00      	nop
 8008d84:	20000034 	.word	0x20000034

08008d88 <__libc_init_array>:
 8008d88:	b570      	push	{r4, r5, r6, lr}
 8008d8a:	4d0d      	ldr	r5, [pc, #52]	; (8008dc0 <__libc_init_array+0x38>)
 8008d8c:	4c0d      	ldr	r4, [pc, #52]	; (8008dc4 <__libc_init_array+0x3c>)
 8008d8e:	1b64      	subs	r4, r4, r5
 8008d90:	10a4      	asrs	r4, r4, #2
 8008d92:	2600      	movs	r6, #0
 8008d94:	42a6      	cmp	r6, r4
 8008d96:	d109      	bne.n	8008dac <__libc_init_array+0x24>
 8008d98:	4d0b      	ldr	r5, [pc, #44]	; (8008dc8 <__libc_init_array+0x40>)
 8008d9a:	4c0c      	ldr	r4, [pc, #48]	; (8008dcc <__libc_init_array+0x44>)
 8008d9c:	f002 ff4c 	bl	800bc38 <_init>
 8008da0:	1b64      	subs	r4, r4, r5
 8008da2:	10a4      	asrs	r4, r4, #2
 8008da4:	2600      	movs	r6, #0
 8008da6:	42a6      	cmp	r6, r4
 8008da8:	d105      	bne.n	8008db6 <__libc_init_array+0x2e>
 8008daa:	bd70      	pop	{r4, r5, r6, pc}
 8008dac:	f855 3b04 	ldr.w	r3, [r5], #4
 8008db0:	4798      	blx	r3
 8008db2:	3601      	adds	r6, #1
 8008db4:	e7ee      	b.n	8008d94 <__libc_init_array+0xc>
 8008db6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008dba:	4798      	blx	r3
 8008dbc:	3601      	adds	r6, #1
 8008dbe:	e7f2      	b.n	8008da6 <__libc_init_array+0x1e>
 8008dc0:	0800c1ac 	.word	0x0800c1ac
 8008dc4:	0800c1ac 	.word	0x0800c1ac
 8008dc8:	0800c1ac 	.word	0x0800c1ac
 8008dcc:	0800c1b0 	.word	0x0800c1b0

08008dd0 <memcpy>:
 8008dd0:	440a      	add	r2, r1
 8008dd2:	4291      	cmp	r1, r2
 8008dd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008dd8:	d100      	bne.n	8008ddc <memcpy+0xc>
 8008dda:	4770      	bx	lr
 8008ddc:	b510      	push	{r4, lr}
 8008dde:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008de2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008de6:	4291      	cmp	r1, r2
 8008de8:	d1f9      	bne.n	8008dde <memcpy+0xe>
 8008dea:	bd10      	pop	{r4, pc}

08008dec <memset>:
 8008dec:	4402      	add	r2, r0
 8008dee:	4603      	mov	r3, r0
 8008df0:	4293      	cmp	r3, r2
 8008df2:	d100      	bne.n	8008df6 <memset+0xa>
 8008df4:	4770      	bx	lr
 8008df6:	f803 1b01 	strb.w	r1, [r3], #1
 8008dfa:	e7f9      	b.n	8008df0 <memset+0x4>

08008dfc <__cvt>:
 8008dfc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e00:	ec55 4b10 	vmov	r4, r5, d0
 8008e04:	2d00      	cmp	r5, #0
 8008e06:	460e      	mov	r6, r1
 8008e08:	4619      	mov	r1, r3
 8008e0a:	462b      	mov	r3, r5
 8008e0c:	bfbb      	ittet	lt
 8008e0e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008e12:	461d      	movlt	r5, r3
 8008e14:	2300      	movge	r3, #0
 8008e16:	232d      	movlt	r3, #45	; 0x2d
 8008e18:	700b      	strb	r3, [r1, #0]
 8008e1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e1c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008e20:	4691      	mov	r9, r2
 8008e22:	f023 0820 	bic.w	r8, r3, #32
 8008e26:	bfbc      	itt	lt
 8008e28:	4622      	movlt	r2, r4
 8008e2a:	4614      	movlt	r4, r2
 8008e2c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008e30:	d005      	beq.n	8008e3e <__cvt+0x42>
 8008e32:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008e36:	d100      	bne.n	8008e3a <__cvt+0x3e>
 8008e38:	3601      	adds	r6, #1
 8008e3a:	2102      	movs	r1, #2
 8008e3c:	e000      	b.n	8008e40 <__cvt+0x44>
 8008e3e:	2103      	movs	r1, #3
 8008e40:	ab03      	add	r3, sp, #12
 8008e42:	9301      	str	r3, [sp, #4]
 8008e44:	ab02      	add	r3, sp, #8
 8008e46:	9300      	str	r3, [sp, #0]
 8008e48:	ec45 4b10 	vmov	d0, r4, r5
 8008e4c:	4653      	mov	r3, sl
 8008e4e:	4632      	mov	r2, r6
 8008e50:	f000 fd32 	bl	80098b8 <_dtoa_r>
 8008e54:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008e58:	4607      	mov	r7, r0
 8008e5a:	d102      	bne.n	8008e62 <__cvt+0x66>
 8008e5c:	f019 0f01 	tst.w	r9, #1
 8008e60:	d022      	beq.n	8008ea8 <__cvt+0xac>
 8008e62:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008e66:	eb07 0906 	add.w	r9, r7, r6
 8008e6a:	d110      	bne.n	8008e8e <__cvt+0x92>
 8008e6c:	783b      	ldrb	r3, [r7, #0]
 8008e6e:	2b30      	cmp	r3, #48	; 0x30
 8008e70:	d10a      	bne.n	8008e88 <__cvt+0x8c>
 8008e72:	2200      	movs	r2, #0
 8008e74:	2300      	movs	r3, #0
 8008e76:	4620      	mov	r0, r4
 8008e78:	4629      	mov	r1, r5
 8008e7a:	f7f7 fe3d 	bl	8000af8 <__aeabi_dcmpeq>
 8008e7e:	b918      	cbnz	r0, 8008e88 <__cvt+0x8c>
 8008e80:	f1c6 0601 	rsb	r6, r6, #1
 8008e84:	f8ca 6000 	str.w	r6, [sl]
 8008e88:	f8da 3000 	ldr.w	r3, [sl]
 8008e8c:	4499      	add	r9, r3
 8008e8e:	2200      	movs	r2, #0
 8008e90:	2300      	movs	r3, #0
 8008e92:	4620      	mov	r0, r4
 8008e94:	4629      	mov	r1, r5
 8008e96:	f7f7 fe2f 	bl	8000af8 <__aeabi_dcmpeq>
 8008e9a:	b108      	cbz	r0, 8008ea0 <__cvt+0xa4>
 8008e9c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008ea0:	2230      	movs	r2, #48	; 0x30
 8008ea2:	9b03      	ldr	r3, [sp, #12]
 8008ea4:	454b      	cmp	r3, r9
 8008ea6:	d307      	bcc.n	8008eb8 <__cvt+0xbc>
 8008ea8:	9b03      	ldr	r3, [sp, #12]
 8008eaa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008eac:	1bdb      	subs	r3, r3, r7
 8008eae:	4638      	mov	r0, r7
 8008eb0:	6013      	str	r3, [r2, #0]
 8008eb2:	b004      	add	sp, #16
 8008eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008eb8:	1c59      	adds	r1, r3, #1
 8008eba:	9103      	str	r1, [sp, #12]
 8008ebc:	701a      	strb	r2, [r3, #0]
 8008ebe:	e7f0      	b.n	8008ea2 <__cvt+0xa6>

08008ec0 <__exponent>:
 8008ec0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	2900      	cmp	r1, #0
 8008ec6:	bfb8      	it	lt
 8008ec8:	4249      	neglt	r1, r1
 8008eca:	f803 2b02 	strb.w	r2, [r3], #2
 8008ece:	bfb4      	ite	lt
 8008ed0:	222d      	movlt	r2, #45	; 0x2d
 8008ed2:	222b      	movge	r2, #43	; 0x2b
 8008ed4:	2909      	cmp	r1, #9
 8008ed6:	7042      	strb	r2, [r0, #1]
 8008ed8:	dd2a      	ble.n	8008f30 <__exponent+0x70>
 8008eda:	f10d 0407 	add.w	r4, sp, #7
 8008ede:	46a4      	mov	ip, r4
 8008ee0:	270a      	movs	r7, #10
 8008ee2:	46a6      	mov	lr, r4
 8008ee4:	460a      	mov	r2, r1
 8008ee6:	fb91 f6f7 	sdiv	r6, r1, r7
 8008eea:	fb07 1516 	mls	r5, r7, r6, r1
 8008eee:	3530      	adds	r5, #48	; 0x30
 8008ef0:	2a63      	cmp	r2, #99	; 0x63
 8008ef2:	f104 34ff 	add.w	r4, r4, #4294967295
 8008ef6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008efa:	4631      	mov	r1, r6
 8008efc:	dcf1      	bgt.n	8008ee2 <__exponent+0x22>
 8008efe:	3130      	adds	r1, #48	; 0x30
 8008f00:	f1ae 0502 	sub.w	r5, lr, #2
 8008f04:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008f08:	1c44      	adds	r4, r0, #1
 8008f0a:	4629      	mov	r1, r5
 8008f0c:	4561      	cmp	r1, ip
 8008f0e:	d30a      	bcc.n	8008f26 <__exponent+0x66>
 8008f10:	f10d 0209 	add.w	r2, sp, #9
 8008f14:	eba2 020e 	sub.w	r2, r2, lr
 8008f18:	4565      	cmp	r5, ip
 8008f1a:	bf88      	it	hi
 8008f1c:	2200      	movhi	r2, #0
 8008f1e:	4413      	add	r3, r2
 8008f20:	1a18      	subs	r0, r3, r0
 8008f22:	b003      	add	sp, #12
 8008f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f26:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008f2a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008f2e:	e7ed      	b.n	8008f0c <__exponent+0x4c>
 8008f30:	2330      	movs	r3, #48	; 0x30
 8008f32:	3130      	adds	r1, #48	; 0x30
 8008f34:	7083      	strb	r3, [r0, #2]
 8008f36:	70c1      	strb	r1, [r0, #3]
 8008f38:	1d03      	adds	r3, r0, #4
 8008f3a:	e7f1      	b.n	8008f20 <__exponent+0x60>

08008f3c <_printf_float>:
 8008f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f40:	ed2d 8b02 	vpush	{d8}
 8008f44:	b08d      	sub	sp, #52	; 0x34
 8008f46:	460c      	mov	r4, r1
 8008f48:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008f4c:	4616      	mov	r6, r2
 8008f4e:	461f      	mov	r7, r3
 8008f50:	4605      	mov	r5, r0
 8008f52:	f001 fb95 	bl	800a680 <_localeconv_r>
 8008f56:	f8d0 a000 	ldr.w	sl, [r0]
 8008f5a:	4650      	mov	r0, sl
 8008f5c:	f7f7 f94a 	bl	80001f4 <strlen>
 8008f60:	2300      	movs	r3, #0
 8008f62:	930a      	str	r3, [sp, #40]	; 0x28
 8008f64:	6823      	ldr	r3, [r4, #0]
 8008f66:	9305      	str	r3, [sp, #20]
 8008f68:	f8d8 3000 	ldr.w	r3, [r8]
 8008f6c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008f70:	3307      	adds	r3, #7
 8008f72:	f023 0307 	bic.w	r3, r3, #7
 8008f76:	f103 0208 	add.w	r2, r3, #8
 8008f7a:	f8c8 2000 	str.w	r2, [r8]
 8008f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f82:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008f86:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008f8a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008f8e:	9307      	str	r3, [sp, #28]
 8008f90:	f8cd 8018 	str.w	r8, [sp, #24]
 8008f94:	ee08 0a10 	vmov	s16, r0
 8008f98:	4b9f      	ldr	r3, [pc, #636]	; (8009218 <_printf_float+0x2dc>)
 8008f9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008f9e:	f04f 32ff 	mov.w	r2, #4294967295
 8008fa2:	f7f7 fddb 	bl	8000b5c <__aeabi_dcmpun>
 8008fa6:	bb88      	cbnz	r0, 800900c <_printf_float+0xd0>
 8008fa8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008fac:	4b9a      	ldr	r3, [pc, #616]	; (8009218 <_printf_float+0x2dc>)
 8008fae:	f04f 32ff 	mov.w	r2, #4294967295
 8008fb2:	f7f7 fdb5 	bl	8000b20 <__aeabi_dcmple>
 8008fb6:	bb48      	cbnz	r0, 800900c <_printf_float+0xd0>
 8008fb8:	2200      	movs	r2, #0
 8008fba:	2300      	movs	r3, #0
 8008fbc:	4640      	mov	r0, r8
 8008fbe:	4649      	mov	r1, r9
 8008fc0:	f7f7 fda4 	bl	8000b0c <__aeabi_dcmplt>
 8008fc4:	b110      	cbz	r0, 8008fcc <_printf_float+0x90>
 8008fc6:	232d      	movs	r3, #45	; 0x2d
 8008fc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008fcc:	4b93      	ldr	r3, [pc, #588]	; (800921c <_printf_float+0x2e0>)
 8008fce:	4894      	ldr	r0, [pc, #592]	; (8009220 <_printf_float+0x2e4>)
 8008fd0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008fd4:	bf94      	ite	ls
 8008fd6:	4698      	movls	r8, r3
 8008fd8:	4680      	movhi	r8, r0
 8008fda:	2303      	movs	r3, #3
 8008fdc:	6123      	str	r3, [r4, #16]
 8008fde:	9b05      	ldr	r3, [sp, #20]
 8008fe0:	f023 0204 	bic.w	r2, r3, #4
 8008fe4:	6022      	str	r2, [r4, #0]
 8008fe6:	f04f 0900 	mov.w	r9, #0
 8008fea:	9700      	str	r7, [sp, #0]
 8008fec:	4633      	mov	r3, r6
 8008fee:	aa0b      	add	r2, sp, #44	; 0x2c
 8008ff0:	4621      	mov	r1, r4
 8008ff2:	4628      	mov	r0, r5
 8008ff4:	f000 f9d8 	bl	80093a8 <_printf_common>
 8008ff8:	3001      	adds	r0, #1
 8008ffa:	f040 8090 	bne.w	800911e <_printf_float+0x1e2>
 8008ffe:	f04f 30ff 	mov.w	r0, #4294967295
 8009002:	b00d      	add	sp, #52	; 0x34
 8009004:	ecbd 8b02 	vpop	{d8}
 8009008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800900c:	4642      	mov	r2, r8
 800900e:	464b      	mov	r3, r9
 8009010:	4640      	mov	r0, r8
 8009012:	4649      	mov	r1, r9
 8009014:	f7f7 fda2 	bl	8000b5c <__aeabi_dcmpun>
 8009018:	b140      	cbz	r0, 800902c <_printf_float+0xf0>
 800901a:	464b      	mov	r3, r9
 800901c:	2b00      	cmp	r3, #0
 800901e:	bfbc      	itt	lt
 8009020:	232d      	movlt	r3, #45	; 0x2d
 8009022:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009026:	487f      	ldr	r0, [pc, #508]	; (8009224 <_printf_float+0x2e8>)
 8009028:	4b7f      	ldr	r3, [pc, #508]	; (8009228 <_printf_float+0x2ec>)
 800902a:	e7d1      	b.n	8008fd0 <_printf_float+0x94>
 800902c:	6863      	ldr	r3, [r4, #4]
 800902e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009032:	9206      	str	r2, [sp, #24]
 8009034:	1c5a      	adds	r2, r3, #1
 8009036:	d13f      	bne.n	80090b8 <_printf_float+0x17c>
 8009038:	2306      	movs	r3, #6
 800903a:	6063      	str	r3, [r4, #4]
 800903c:	9b05      	ldr	r3, [sp, #20]
 800903e:	6861      	ldr	r1, [r4, #4]
 8009040:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009044:	2300      	movs	r3, #0
 8009046:	9303      	str	r3, [sp, #12]
 8009048:	ab0a      	add	r3, sp, #40	; 0x28
 800904a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800904e:	ab09      	add	r3, sp, #36	; 0x24
 8009050:	ec49 8b10 	vmov	d0, r8, r9
 8009054:	9300      	str	r3, [sp, #0]
 8009056:	6022      	str	r2, [r4, #0]
 8009058:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800905c:	4628      	mov	r0, r5
 800905e:	f7ff fecd 	bl	8008dfc <__cvt>
 8009062:	9b06      	ldr	r3, [sp, #24]
 8009064:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009066:	2b47      	cmp	r3, #71	; 0x47
 8009068:	4680      	mov	r8, r0
 800906a:	d108      	bne.n	800907e <_printf_float+0x142>
 800906c:	1cc8      	adds	r0, r1, #3
 800906e:	db02      	blt.n	8009076 <_printf_float+0x13a>
 8009070:	6863      	ldr	r3, [r4, #4]
 8009072:	4299      	cmp	r1, r3
 8009074:	dd41      	ble.n	80090fa <_printf_float+0x1be>
 8009076:	f1ab 0b02 	sub.w	fp, fp, #2
 800907a:	fa5f fb8b 	uxtb.w	fp, fp
 800907e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009082:	d820      	bhi.n	80090c6 <_printf_float+0x18a>
 8009084:	3901      	subs	r1, #1
 8009086:	465a      	mov	r2, fp
 8009088:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800908c:	9109      	str	r1, [sp, #36]	; 0x24
 800908e:	f7ff ff17 	bl	8008ec0 <__exponent>
 8009092:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009094:	1813      	adds	r3, r2, r0
 8009096:	2a01      	cmp	r2, #1
 8009098:	4681      	mov	r9, r0
 800909a:	6123      	str	r3, [r4, #16]
 800909c:	dc02      	bgt.n	80090a4 <_printf_float+0x168>
 800909e:	6822      	ldr	r2, [r4, #0]
 80090a0:	07d2      	lsls	r2, r2, #31
 80090a2:	d501      	bpl.n	80090a8 <_printf_float+0x16c>
 80090a4:	3301      	adds	r3, #1
 80090a6:	6123      	str	r3, [r4, #16]
 80090a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d09c      	beq.n	8008fea <_printf_float+0xae>
 80090b0:	232d      	movs	r3, #45	; 0x2d
 80090b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80090b6:	e798      	b.n	8008fea <_printf_float+0xae>
 80090b8:	9a06      	ldr	r2, [sp, #24]
 80090ba:	2a47      	cmp	r2, #71	; 0x47
 80090bc:	d1be      	bne.n	800903c <_printf_float+0x100>
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d1bc      	bne.n	800903c <_printf_float+0x100>
 80090c2:	2301      	movs	r3, #1
 80090c4:	e7b9      	b.n	800903a <_printf_float+0xfe>
 80090c6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80090ca:	d118      	bne.n	80090fe <_printf_float+0x1c2>
 80090cc:	2900      	cmp	r1, #0
 80090ce:	6863      	ldr	r3, [r4, #4]
 80090d0:	dd0b      	ble.n	80090ea <_printf_float+0x1ae>
 80090d2:	6121      	str	r1, [r4, #16]
 80090d4:	b913      	cbnz	r3, 80090dc <_printf_float+0x1a0>
 80090d6:	6822      	ldr	r2, [r4, #0]
 80090d8:	07d0      	lsls	r0, r2, #31
 80090da:	d502      	bpl.n	80090e2 <_printf_float+0x1a6>
 80090dc:	3301      	adds	r3, #1
 80090de:	440b      	add	r3, r1
 80090e0:	6123      	str	r3, [r4, #16]
 80090e2:	65a1      	str	r1, [r4, #88]	; 0x58
 80090e4:	f04f 0900 	mov.w	r9, #0
 80090e8:	e7de      	b.n	80090a8 <_printf_float+0x16c>
 80090ea:	b913      	cbnz	r3, 80090f2 <_printf_float+0x1b6>
 80090ec:	6822      	ldr	r2, [r4, #0]
 80090ee:	07d2      	lsls	r2, r2, #31
 80090f0:	d501      	bpl.n	80090f6 <_printf_float+0x1ba>
 80090f2:	3302      	adds	r3, #2
 80090f4:	e7f4      	b.n	80090e0 <_printf_float+0x1a4>
 80090f6:	2301      	movs	r3, #1
 80090f8:	e7f2      	b.n	80090e0 <_printf_float+0x1a4>
 80090fa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80090fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009100:	4299      	cmp	r1, r3
 8009102:	db05      	blt.n	8009110 <_printf_float+0x1d4>
 8009104:	6823      	ldr	r3, [r4, #0]
 8009106:	6121      	str	r1, [r4, #16]
 8009108:	07d8      	lsls	r0, r3, #31
 800910a:	d5ea      	bpl.n	80090e2 <_printf_float+0x1a6>
 800910c:	1c4b      	adds	r3, r1, #1
 800910e:	e7e7      	b.n	80090e0 <_printf_float+0x1a4>
 8009110:	2900      	cmp	r1, #0
 8009112:	bfd4      	ite	le
 8009114:	f1c1 0202 	rsble	r2, r1, #2
 8009118:	2201      	movgt	r2, #1
 800911a:	4413      	add	r3, r2
 800911c:	e7e0      	b.n	80090e0 <_printf_float+0x1a4>
 800911e:	6823      	ldr	r3, [r4, #0]
 8009120:	055a      	lsls	r2, r3, #21
 8009122:	d407      	bmi.n	8009134 <_printf_float+0x1f8>
 8009124:	6923      	ldr	r3, [r4, #16]
 8009126:	4642      	mov	r2, r8
 8009128:	4631      	mov	r1, r6
 800912a:	4628      	mov	r0, r5
 800912c:	47b8      	blx	r7
 800912e:	3001      	adds	r0, #1
 8009130:	d12c      	bne.n	800918c <_printf_float+0x250>
 8009132:	e764      	b.n	8008ffe <_printf_float+0xc2>
 8009134:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009138:	f240 80e0 	bls.w	80092fc <_printf_float+0x3c0>
 800913c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009140:	2200      	movs	r2, #0
 8009142:	2300      	movs	r3, #0
 8009144:	f7f7 fcd8 	bl	8000af8 <__aeabi_dcmpeq>
 8009148:	2800      	cmp	r0, #0
 800914a:	d034      	beq.n	80091b6 <_printf_float+0x27a>
 800914c:	4a37      	ldr	r2, [pc, #220]	; (800922c <_printf_float+0x2f0>)
 800914e:	2301      	movs	r3, #1
 8009150:	4631      	mov	r1, r6
 8009152:	4628      	mov	r0, r5
 8009154:	47b8      	blx	r7
 8009156:	3001      	adds	r0, #1
 8009158:	f43f af51 	beq.w	8008ffe <_printf_float+0xc2>
 800915c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009160:	429a      	cmp	r2, r3
 8009162:	db02      	blt.n	800916a <_printf_float+0x22e>
 8009164:	6823      	ldr	r3, [r4, #0]
 8009166:	07d8      	lsls	r0, r3, #31
 8009168:	d510      	bpl.n	800918c <_printf_float+0x250>
 800916a:	ee18 3a10 	vmov	r3, s16
 800916e:	4652      	mov	r2, sl
 8009170:	4631      	mov	r1, r6
 8009172:	4628      	mov	r0, r5
 8009174:	47b8      	blx	r7
 8009176:	3001      	adds	r0, #1
 8009178:	f43f af41 	beq.w	8008ffe <_printf_float+0xc2>
 800917c:	f04f 0800 	mov.w	r8, #0
 8009180:	f104 091a 	add.w	r9, r4, #26
 8009184:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009186:	3b01      	subs	r3, #1
 8009188:	4543      	cmp	r3, r8
 800918a:	dc09      	bgt.n	80091a0 <_printf_float+0x264>
 800918c:	6823      	ldr	r3, [r4, #0]
 800918e:	079b      	lsls	r3, r3, #30
 8009190:	f100 8105 	bmi.w	800939e <_printf_float+0x462>
 8009194:	68e0      	ldr	r0, [r4, #12]
 8009196:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009198:	4298      	cmp	r0, r3
 800919a:	bfb8      	it	lt
 800919c:	4618      	movlt	r0, r3
 800919e:	e730      	b.n	8009002 <_printf_float+0xc6>
 80091a0:	2301      	movs	r3, #1
 80091a2:	464a      	mov	r2, r9
 80091a4:	4631      	mov	r1, r6
 80091a6:	4628      	mov	r0, r5
 80091a8:	47b8      	blx	r7
 80091aa:	3001      	adds	r0, #1
 80091ac:	f43f af27 	beq.w	8008ffe <_printf_float+0xc2>
 80091b0:	f108 0801 	add.w	r8, r8, #1
 80091b4:	e7e6      	b.n	8009184 <_printf_float+0x248>
 80091b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	dc39      	bgt.n	8009230 <_printf_float+0x2f4>
 80091bc:	4a1b      	ldr	r2, [pc, #108]	; (800922c <_printf_float+0x2f0>)
 80091be:	2301      	movs	r3, #1
 80091c0:	4631      	mov	r1, r6
 80091c2:	4628      	mov	r0, r5
 80091c4:	47b8      	blx	r7
 80091c6:	3001      	adds	r0, #1
 80091c8:	f43f af19 	beq.w	8008ffe <_printf_float+0xc2>
 80091cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80091d0:	4313      	orrs	r3, r2
 80091d2:	d102      	bne.n	80091da <_printf_float+0x29e>
 80091d4:	6823      	ldr	r3, [r4, #0]
 80091d6:	07d9      	lsls	r1, r3, #31
 80091d8:	d5d8      	bpl.n	800918c <_printf_float+0x250>
 80091da:	ee18 3a10 	vmov	r3, s16
 80091de:	4652      	mov	r2, sl
 80091e0:	4631      	mov	r1, r6
 80091e2:	4628      	mov	r0, r5
 80091e4:	47b8      	blx	r7
 80091e6:	3001      	adds	r0, #1
 80091e8:	f43f af09 	beq.w	8008ffe <_printf_float+0xc2>
 80091ec:	f04f 0900 	mov.w	r9, #0
 80091f0:	f104 0a1a 	add.w	sl, r4, #26
 80091f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091f6:	425b      	negs	r3, r3
 80091f8:	454b      	cmp	r3, r9
 80091fa:	dc01      	bgt.n	8009200 <_printf_float+0x2c4>
 80091fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091fe:	e792      	b.n	8009126 <_printf_float+0x1ea>
 8009200:	2301      	movs	r3, #1
 8009202:	4652      	mov	r2, sl
 8009204:	4631      	mov	r1, r6
 8009206:	4628      	mov	r0, r5
 8009208:	47b8      	blx	r7
 800920a:	3001      	adds	r0, #1
 800920c:	f43f aef7 	beq.w	8008ffe <_printf_float+0xc2>
 8009210:	f109 0901 	add.w	r9, r9, #1
 8009214:	e7ee      	b.n	80091f4 <_printf_float+0x2b8>
 8009216:	bf00      	nop
 8009218:	7fefffff 	.word	0x7fefffff
 800921c:	0800bdd0 	.word	0x0800bdd0
 8009220:	0800bdd4 	.word	0x0800bdd4
 8009224:	0800bddc 	.word	0x0800bddc
 8009228:	0800bdd8 	.word	0x0800bdd8
 800922c:	0800bde0 	.word	0x0800bde0
 8009230:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009232:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009234:	429a      	cmp	r2, r3
 8009236:	bfa8      	it	ge
 8009238:	461a      	movge	r2, r3
 800923a:	2a00      	cmp	r2, #0
 800923c:	4691      	mov	r9, r2
 800923e:	dc37      	bgt.n	80092b0 <_printf_float+0x374>
 8009240:	f04f 0b00 	mov.w	fp, #0
 8009244:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009248:	f104 021a 	add.w	r2, r4, #26
 800924c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800924e:	9305      	str	r3, [sp, #20]
 8009250:	eba3 0309 	sub.w	r3, r3, r9
 8009254:	455b      	cmp	r3, fp
 8009256:	dc33      	bgt.n	80092c0 <_printf_float+0x384>
 8009258:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800925c:	429a      	cmp	r2, r3
 800925e:	db3b      	blt.n	80092d8 <_printf_float+0x39c>
 8009260:	6823      	ldr	r3, [r4, #0]
 8009262:	07da      	lsls	r2, r3, #31
 8009264:	d438      	bmi.n	80092d8 <_printf_float+0x39c>
 8009266:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009268:	9a05      	ldr	r2, [sp, #20]
 800926a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800926c:	1a9a      	subs	r2, r3, r2
 800926e:	eba3 0901 	sub.w	r9, r3, r1
 8009272:	4591      	cmp	r9, r2
 8009274:	bfa8      	it	ge
 8009276:	4691      	movge	r9, r2
 8009278:	f1b9 0f00 	cmp.w	r9, #0
 800927c:	dc35      	bgt.n	80092ea <_printf_float+0x3ae>
 800927e:	f04f 0800 	mov.w	r8, #0
 8009282:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009286:	f104 0a1a 	add.w	sl, r4, #26
 800928a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800928e:	1a9b      	subs	r3, r3, r2
 8009290:	eba3 0309 	sub.w	r3, r3, r9
 8009294:	4543      	cmp	r3, r8
 8009296:	f77f af79 	ble.w	800918c <_printf_float+0x250>
 800929a:	2301      	movs	r3, #1
 800929c:	4652      	mov	r2, sl
 800929e:	4631      	mov	r1, r6
 80092a0:	4628      	mov	r0, r5
 80092a2:	47b8      	blx	r7
 80092a4:	3001      	adds	r0, #1
 80092a6:	f43f aeaa 	beq.w	8008ffe <_printf_float+0xc2>
 80092aa:	f108 0801 	add.w	r8, r8, #1
 80092ae:	e7ec      	b.n	800928a <_printf_float+0x34e>
 80092b0:	4613      	mov	r3, r2
 80092b2:	4631      	mov	r1, r6
 80092b4:	4642      	mov	r2, r8
 80092b6:	4628      	mov	r0, r5
 80092b8:	47b8      	blx	r7
 80092ba:	3001      	adds	r0, #1
 80092bc:	d1c0      	bne.n	8009240 <_printf_float+0x304>
 80092be:	e69e      	b.n	8008ffe <_printf_float+0xc2>
 80092c0:	2301      	movs	r3, #1
 80092c2:	4631      	mov	r1, r6
 80092c4:	4628      	mov	r0, r5
 80092c6:	9205      	str	r2, [sp, #20]
 80092c8:	47b8      	blx	r7
 80092ca:	3001      	adds	r0, #1
 80092cc:	f43f ae97 	beq.w	8008ffe <_printf_float+0xc2>
 80092d0:	9a05      	ldr	r2, [sp, #20]
 80092d2:	f10b 0b01 	add.w	fp, fp, #1
 80092d6:	e7b9      	b.n	800924c <_printf_float+0x310>
 80092d8:	ee18 3a10 	vmov	r3, s16
 80092dc:	4652      	mov	r2, sl
 80092de:	4631      	mov	r1, r6
 80092e0:	4628      	mov	r0, r5
 80092e2:	47b8      	blx	r7
 80092e4:	3001      	adds	r0, #1
 80092e6:	d1be      	bne.n	8009266 <_printf_float+0x32a>
 80092e8:	e689      	b.n	8008ffe <_printf_float+0xc2>
 80092ea:	9a05      	ldr	r2, [sp, #20]
 80092ec:	464b      	mov	r3, r9
 80092ee:	4442      	add	r2, r8
 80092f0:	4631      	mov	r1, r6
 80092f2:	4628      	mov	r0, r5
 80092f4:	47b8      	blx	r7
 80092f6:	3001      	adds	r0, #1
 80092f8:	d1c1      	bne.n	800927e <_printf_float+0x342>
 80092fa:	e680      	b.n	8008ffe <_printf_float+0xc2>
 80092fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80092fe:	2a01      	cmp	r2, #1
 8009300:	dc01      	bgt.n	8009306 <_printf_float+0x3ca>
 8009302:	07db      	lsls	r3, r3, #31
 8009304:	d538      	bpl.n	8009378 <_printf_float+0x43c>
 8009306:	2301      	movs	r3, #1
 8009308:	4642      	mov	r2, r8
 800930a:	4631      	mov	r1, r6
 800930c:	4628      	mov	r0, r5
 800930e:	47b8      	blx	r7
 8009310:	3001      	adds	r0, #1
 8009312:	f43f ae74 	beq.w	8008ffe <_printf_float+0xc2>
 8009316:	ee18 3a10 	vmov	r3, s16
 800931a:	4652      	mov	r2, sl
 800931c:	4631      	mov	r1, r6
 800931e:	4628      	mov	r0, r5
 8009320:	47b8      	blx	r7
 8009322:	3001      	adds	r0, #1
 8009324:	f43f ae6b 	beq.w	8008ffe <_printf_float+0xc2>
 8009328:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800932c:	2200      	movs	r2, #0
 800932e:	2300      	movs	r3, #0
 8009330:	f7f7 fbe2 	bl	8000af8 <__aeabi_dcmpeq>
 8009334:	b9d8      	cbnz	r0, 800936e <_printf_float+0x432>
 8009336:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009338:	f108 0201 	add.w	r2, r8, #1
 800933c:	3b01      	subs	r3, #1
 800933e:	4631      	mov	r1, r6
 8009340:	4628      	mov	r0, r5
 8009342:	47b8      	blx	r7
 8009344:	3001      	adds	r0, #1
 8009346:	d10e      	bne.n	8009366 <_printf_float+0x42a>
 8009348:	e659      	b.n	8008ffe <_printf_float+0xc2>
 800934a:	2301      	movs	r3, #1
 800934c:	4652      	mov	r2, sl
 800934e:	4631      	mov	r1, r6
 8009350:	4628      	mov	r0, r5
 8009352:	47b8      	blx	r7
 8009354:	3001      	adds	r0, #1
 8009356:	f43f ae52 	beq.w	8008ffe <_printf_float+0xc2>
 800935a:	f108 0801 	add.w	r8, r8, #1
 800935e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009360:	3b01      	subs	r3, #1
 8009362:	4543      	cmp	r3, r8
 8009364:	dcf1      	bgt.n	800934a <_printf_float+0x40e>
 8009366:	464b      	mov	r3, r9
 8009368:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800936c:	e6dc      	b.n	8009128 <_printf_float+0x1ec>
 800936e:	f04f 0800 	mov.w	r8, #0
 8009372:	f104 0a1a 	add.w	sl, r4, #26
 8009376:	e7f2      	b.n	800935e <_printf_float+0x422>
 8009378:	2301      	movs	r3, #1
 800937a:	4642      	mov	r2, r8
 800937c:	e7df      	b.n	800933e <_printf_float+0x402>
 800937e:	2301      	movs	r3, #1
 8009380:	464a      	mov	r2, r9
 8009382:	4631      	mov	r1, r6
 8009384:	4628      	mov	r0, r5
 8009386:	47b8      	blx	r7
 8009388:	3001      	adds	r0, #1
 800938a:	f43f ae38 	beq.w	8008ffe <_printf_float+0xc2>
 800938e:	f108 0801 	add.w	r8, r8, #1
 8009392:	68e3      	ldr	r3, [r4, #12]
 8009394:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009396:	1a5b      	subs	r3, r3, r1
 8009398:	4543      	cmp	r3, r8
 800939a:	dcf0      	bgt.n	800937e <_printf_float+0x442>
 800939c:	e6fa      	b.n	8009194 <_printf_float+0x258>
 800939e:	f04f 0800 	mov.w	r8, #0
 80093a2:	f104 0919 	add.w	r9, r4, #25
 80093a6:	e7f4      	b.n	8009392 <_printf_float+0x456>

080093a8 <_printf_common>:
 80093a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093ac:	4616      	mov	r6, r2
 80093ae:	4699      	mov	r9, r3
 80093b0:	688a      	ldr	r2, [r1, #8]
 80093b2:	690b      	ldr	r3, [r1, #16]
 80093b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80093b8:	4293      	cmp	r3, r2
 80093ba:	bfb8      	it	lt
 80093bc:	4613      	movlt	r3, r2
 80093be:	6033      	str	r3, [r6, #0]
 80093c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80093c4:	4607      	mov	r7, r0
 80093c6:	460c      	mov	r4, r1
 80093c8:	b10a      	cbz	r2, 80093ce <_printf_common+0x26>
 80093ca:	3301      	adds	r3, #1
 80093cc:	6033      	str	r3, [r6, #0]
 80093ce:	6823      	ldr	r3, [r4, #0]
 80093d0:	0699      	lsls	r1, r3, #26
 80093d2:	bf42      	ittt	mi
 80093d4:	6833      	ldrmi	r3, [r6, #0]
 80093d6:	3302      	addmi	r3, #2
 80093d8:	6033      	strmi	r3, [r6, #0]
 80093da:	6825      	ldr	r5, [r4, #0]
 80093dc:	f015 0506 	ands.w	r5, r5, #6
 80093e0:	d106      	bne.n	80093f0 <_printf_common+0x48>
 80093e2:	f104 0a19 	add.w	sl, r4, #25
 80093e6:	68e3      	ldr	r3, [r4, #12]
 80093e8:	6832      	ldr	r2, [r6, #0]
 80093ea:	1a9b      	subs	r3, r3, r2
 80093ec:	42ab      	cmp	r3, r5
 80093ee:	dc26      	bgt.n	800943e <_printf_common+0x96>
 80093f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80093f4:	1e13      	subs	r3, r2, #0
 80093f6:	6822      	ldr	r2, [r4, #0]
 80093f8:	bf18      	it	ne
 80093fa:	2301      	movne	r3, #1
 80093fc:	0692      	lsls	r2, r2, #26
 80093fe:	d42b      	bmi.n	8009458 <_printf_common+0xb0>
 8009400:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009404:	4649      	mov	r1, r9
 8009406:	4638      	mov	r0, r7
 8009408:	47c0      	blx	r8
 800940a:	3001      	adds	r0, #1
 800940c:	d01e      	beq.n	800944c <_printf_common+0xa4>
 800940e:	6823      	ldr	r3, [r4, #0]
 8009410:	68e5      	ldr	r5, [r4, #12]
 8009412:	6832      	ldr	r2, [r6, #0]
 8009414:	f003 0306 	and.w	r3, r3, #6
 8009418:	2b04      	cmp	r3, #4
 800941a:	bf08      	it	eq
 800941c:	1aad      	subeq	r5, r5, r2
 800941e:	68a3      	ldr	r3, [r4, #8]
 8009420:	6922      	ldr	r2, [r4, #16]
 8009422:	bf0c      	ite	eq
 8009424:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009428:	2500      	movne	r5, #0
 800942a:	4293      	cmp	r3, r2
 800942c:	bfc4      	itt	gt
 800942e:	1a9b      	subgt	r3, r3, r2
 8009430:	18ed      	addgt	r5, r5, r3
 8009432:	2600      	movs	r6, #0
 8009434:	341a      	adds	r4, #26
 8009436:	42b5      	cmp	r5, r6
 8009438:	d11a      	bne.n	8009470 <_printf_common+0xc8>
 800943a:	2000      	movs	r0, #0
 800943c:	e008      	b.n	8009450 <_printf_common+0xa8>
 800943e:	2301      	movs	r3, #1
 8009440:	4652      	mov	r2, sl
 8009442:	4649      	mov	r1, r9
 8009444:	4638      	mov	r0, r7
 8009446:	47c0      	blx	r8
 8009448:	3001      	adds	r0, #1
 800944a:	d103      	bne.n	8009454 <_printf_common+0xac>
 800944c:	f04f 30ff 	mov.w	r0, #4294967295
 8009450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009454:	3501      	adds	r5, #1
 8009456:	e7c6      	b.n	80093e6 <_printf_common+0x3e>
 8009458:	18e1      	adds	r1, r4, r3
 800945a:	1c5a      	adds	r2, r3, #1
 800945c:	2030      	movs	r0, #48	; 0x30
 800945e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009462:	4422      	add	r2, r4
 8009464:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009468:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800946c:	3302      	adds	r3, #2
 800946e:	e7c7      	b.n	8009400 <_printf_common+0x58>
 8009470:	2301      	movs	r3, #1
 8009472:	4622      	mov	r2, r4
 8009474:	4649      	mov	r1, r9
 8009476:	4638      	mov	r0, r7
 8009478:	47c0      	blx	r8
 800947a:	3001      	adds	r0, #1
 800947c:	d0e6      	beq.n	800944c <_printf_common+0xa4>
 800947e:	3601      	adds	r6, #1
 8009480:	e7d9      	b.n	8009436 <_printf_common+0x8e>
	...

08009484 <_printf_i>:
 8009484:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009488:	7e0f      	ldrb	r7, [r1, #24]
 800948a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800948c:	2f78      	cmp	r7, #120	; 0x78
 800948e:	4691      	mov	r9, r2
 8009490:	4680      	mov	r8, r0
 8009492:	460c      	mov	r4, r1
 8009494:	469a      	mov	sl, r3
 8009496:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800949a:	d807      	bhi.n	80094ac <_printf_i+0x28>
 800949c:	2f62      	cmp	r7, #98	; 0x62
 800949e:	d80a      	bhi.n	80094b6 <_printf_i+0x32>
 80094a0:	2f00      	cmp	r7, #0
 80094a2:	f000 80d8 	beq.w	8009656 <_printf_i+0x1d2>
 80094a6:	2f58      	cmp	r7, #88	; 0x58
 80094a8:	f000 80a3 	beq.w	80095f2 <_printf_i+0x16e>
 80094ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80094b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80094b4:	e03a      	b.n	800952c <_printf_i+0xa8>
 80094b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80094ba:	2b15      	cmp	r3, #21
 80094bc:	d8f6      	bhi.n	80094ac <_printf_i+0x28>
 80094be:	a101      	add	r1, pc, #4	; (adr r1, 80094c4 <_printf_i+0x40>)
 80094c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80094c4:	0800951d 	.word	0x0800951d
 80094c8:	08009531 	.word	0x08009531
 80094cc:	080094ad 	.word	0x080094ad
 80094d0:	080094ad 	.word	0x080094ad
 80094d4:	080094ad 	.word	0x080094ad
 80094d8:	080094ad 	.word	0x080094ad
 80094dc:	08009531 	.word	0x08009531
 80094e0:	080094ad 	.word	0x080094ad
 80094e4:	080094ad 	.word	0x080094ad
 80094e8:	080094ad 	.word	0x080094ad
 80094ec:	080094ad 	.word	0x080094ad
 80094f0:	0800963d 	.word	0x0800963d
 80094f4:	08009561 	.word	0x08009561
 80094f8:	0800961f 	.word	0x0800961f
 80094fc:	080094ad 	.word	0x080094ad
 8009500:	080094ad 	.word	0x080094ad
 8009504:	0800965f 	.word	0x0800965f
 8009508:	080094ad 	.word	0x080094ad
 800950c:	08009561 	.word	0x08009561
 8009510:	080094ad 	.word	0x080094ad
 8009514:	080094ad 	.word	0x080094ad
 8009518:	08009627 	.word	0x08009627
 800951c:	682b      	ldr	r3, [r5, #0]
 800951e:	1d1a      	adds	r2, r3, #4
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	602a      	str	r2, [r5, #0]
 8009524:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009528:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800952c:	2301      	movs	r3, #1
 800952e:	e0a3      	b.n	8009678 <_printf_i+0x1f4>
 8009530:	6820      	ldr	r0, [r4, #0]
 8009532:	6829      	ldr	r1, [r5, #0]
 8009534:	0606      	lsls	r6, r0, #24
 8009536:	f101 0304 	add.w	r3, r1, #4
 800953a:	d50a      	bpl.n	8009552 <_printf_i+0xce>
 800953c:	680e      	ldr	r6, [r1, #0]
 800953e:	602b      	str	r3, [r5, #0]
 8009540:	2e00      	cmp	r6, #0
 8009542:	da03      	bge.n	800954c <_printf_i+0xc8>
 8009544:	232d      	movs	r3, #45	; 0x2d
 8009546:	4276      	negs	r6, r6
 8009548:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800954c:	485e      	ldr	r0, [pc, #376]	; (80096c8 <_printf_i+0x244>)
 800954e:	230a      	movs	r3, #10
 8009550:	e019      	b.n	8009586 <_printf_i+0x102>
 8009552:	680e      	ldr	r6, [r1, #0]
 8009554:	602b      	str	r3, [r5, #0]
 8009556:	f010 0f40 	tst.w	r0, #64	; 0x40
 800955a:	bf18      	it	ne
 800955c:	b236      	sxthne	r6, r6
 800955e:	e7ef      	b.n	8009540 <_printf_i+0xbc>
 8009560:	682b      	ldr	r3, [r5, #0]
 8009562:	6820      	ldr	r0, [r4, #0]
 8009564:	1d19      	adds	r1, r3, #4
 8009566:	6029      	str	r1, [r5, #0]
 8009568:	0601      	lsls	r1, r0, #24
 800956a:	d501      	bpl.n	8009570 <_printf_i+0xec>
 800956c:	681e      	ldr	r6, [r3, #0]
 800956e:	e002      	b.n	8009576 <_printf_i+0xf2>
 8009570:	0646      	lsls	r6, r0, #25
 8009572:	d5fb      	bpl.n	800956c <_printf_i+0xe8>
 8009574:	881e      	ldrh	r6, [r3, #0]
 8009576:	4854      	ldr	r0, [pc, #336]	; (80096c8 <_printf_i+0x244>)
 8009578:	2f6f      	cmp	r7, #111	; 0x6f
 800957a:	bf0c      	ite	eq
 800957c:	2308      	moveq	r3, #8
 800957e:	230a      	movne	r3, #10
 8009580:	2100      	movs	r1, #0
 8009582:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009586:	6865      	ldr	r5, [r4, #4]
 8009588:	60a5      	str	r5, [r4, #8]
 800958a:	2d00      	cmp	r5, #0
 800958c:	bfa2      	ittt	ge
 800958e:	6821      	ldrge	r1, [r4, #0]
 8009590:	f021 0104 	bicge.w	r1, r1, #4
 8009594:	6021      	strge	r1, [r4, #0]
 8009596:	b90e      	cbnz	r6, 800959c <_printf_i+0x118>
 8009598:	2d00      	cmp	r5, #0
 800959a:	d04d      	beq.n	8009638 <_printf_i+0x1b4>
 800959c:	4615      	mov	r5, r2
 800959e:	fbb6 f1f3 	udiv	r1, r6, r3
 80095a2:	fb03 6711 	mls	r7, r3, r1, r6
 80095a6:	5dc7      	ldrb	r7, [r0, r7]
 80095a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80095ac:	4637      	mov	r7, r6
 80095ae:	42bb      	cmp	r3, r7
 80095b0:	460e      	mov	r6, r1
 80095b2:	d9f4      	bls.n	800959e <_printf_i+0x11a>
 80095b4:	2b08      	cmp	r3, #8
 80095b6:	d10b      	bne.n	80095d0 <_printf_i+0x14c>
 80095b8:	6823      	ldr	r3, [r4, #0]
 80095ba:	07de      	lsls	r6, r3, #31
 80095bc:	d508      	bpl.n	80095d0 <_printf_i+0x14c>
 80095be:	6923      	ldr	r3, [r4, #16]
 80095c0:	6861      	ldr	r1, [r4, #4]
 80095c2:	4299      	cmp	r1, r3
 80095c4:	bfde      	ittt	le
 80095c6:	2330      	movle	r3, #48	; 0x30
 80095c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80095cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80095d0:	1b52      	subs	r2, r2, r5
 80095d2:	6122      	str	r2, [r4, #16]
 80095d4:	f8cd a000 	str.w	sl, [sp]
 80095d8:	464b      	mov	r3, r9
 80095da:	aa03      	add	r2, sp, #12
 80095dc:	4621      	mov	r1, r4
 80095de:	4640      	mov	r0, r8
 80095e0:	f7ff fee2 	bl	80093a8 <_printf_common>
 80095e4:	3001      	adds	r0, #1
 80095e6:	d14c      	bne.n	8009682 <_printf_i+0x1fe>
 80095e8:	f04f 30ff 	mov.w	r0, #4294967295
 80095ec:	b004      	add	sp, #16
 80095ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095f2:	4835      	ldr	r0, [pc, #212]	; (80096c8 <_printf_i+0x244>)
 80095f4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80095f8:	6829      	ldr	r1, [r5, #0]
 80095fa:	6823      	ldr	r3, [r4, #0]
 80095fc:	f851 6b04 	ldr.w	r6, [r1], #4
 8009600:	6029      	str	r1, [r5, #0]
 8009602:	061d      	lsls	r5, r3, #24
 8009604:	d514      	bpl.n	8009630 <_printf_i+0x1ac>
 8009606:	07df      	lsls	r7, r3, #31
 8009608:	bf44      	itt	mi
 800960a:	f043 0320 	orrmi.w	r3, r3, #32
 800960e:	6023      	strmi	r3, [r4, #0]
 8009610:	b91e      	cbnz	r6, 800961a <_printf_i+0x196>
 8009612:	6823      	ldr	r3, [r4, #0]
 8009614:	f023 0320 	bic.w	r3, r3, #32
 8009618:	6023      	str	r3, [r4, #0]
 800961a:	2310      	movs	r3, #16
 800961c:	e7b0      	b.n	8009580 <_printf_i+0xfc>
 800961e:	6823      	ldr	r3, [r4, #0]
 8009620:	f043 0320 	orr.w	r3, r3, #32
 8009624:	6023      	str	r3, [r4, #0]
 8009626:	2378      	movs	r3, #120	; 0x78
 8009628:	4828      	ldr	r0, [pc, #160]	; (80096cc <_printf_i+0x248>)
 800962a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800962e:	e7e3      	b.n	80095f8 <_printf_i+0x174>
 8009630:	0659      	lsls	r1, r3, #25
 8009632:	bf48      	it	mi
 8009634:	b2b6      	uxthmi	r6, r6
 8009636:	e7e6      	b.n	8009606 <_printf_i+0x182>
 8009638:	4615      	mov	r5, r2
 800963a:	e7bb      	b.n	80095b4 <_printf_i+0x130>
 800963c:	682b      	ldr	r3, [r5, #0]
 800963e:	6826      	ldr	r6, [r4, #0]
 8009640:	6961      	ldr	r1, [r4, #20]
 8009642:	1d18      	adds	r0, r3, #4
 8009644:	6028      	str	r0, [r5, #0]
 8009646:	0635      	lsls	r5, r6, #24
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	d501      	bpl.n	8009650 <_printf_i+0x1cc>
 800964c:	6019      	str	r1, [r3, #0]
 800964e:	e002      	b.n	8009656 <_printf_i+0x1d2>
 8009650:	0670      	lsls	r0, r6, #25
 8009652:	d5fb      	bpl.n	800964c <_printf_i+0x1c8>
 8009654:	8019      	strh	r1, [r3, #0]
 8009656:	2300      	movs	r3, #0
 8009658:	6123      	str	r3, [r4, #16]
 800965a:	4615      	mov	r5, r2
 800965c:	e7ba      	b.n	80095d4 <_printf_i+0x150>
 800965e:	682b      	ldr	r3, [r5, #0]
 8009660:	1d1a      	adds	r2, r3, #4
 8009662:	602a      	str	r2, [r5, #0]
 8009664:	681d      	ldr	r5, [r3, #0]
 8009666:	6862      	ldr	r2, [r4, #4]
 8009668:	2100      	movs	r1, #0
 800966a:	4628      	mov	r0, r5
 800966c:	f7f6 fdd0 	bl	8000210 <memchr>
 8009670:	b108      	cbz	r0, 8009676 <_printf_i+0x1f2>
 8009672:	1b40      	subs	r0, r0, r5
 8009674:	6060      	str	r0, [r4, #4]
 8009676:	6863      	ldr	r3, [r4, #4]
 8009678:	6123      	str	r3, [r4, #16]
 800967a:	2300      	movs	r3, #0
 800967c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009680:	e7a8      	b.n	80095d4 <_printf_i+0x150>
 8009682:	6923      	ldr	r3, [r4, #16]
 8009684:	462a      	mov	r2, r5
 8009686:	4649      	mov	r1, r9
 8009688:	4640      	mov	r0, r8
 800968a:	47d0      	blx	sl
 800968c:	3001      	adds	r0, #1
 800968e:	d0ab      	beq.n	80095e8 <_printf_i+0x164>
 8009690:	6823      	ldr	r3, [r4, #0]
 8009692:	079b      	lsls	r3, r3, #30
 8009694:	d413      	bmi.n	80096be <_printf_i+0x23a>
 8009696:	68e0      	ldr	r0, [r4, #12]
 8009698:	9b03      	ldr	r3, [sp, #12]
 800969a:	4298      	cmp	r0, r3
 800969c:	bfb8      	it	lt
 800969e:	4618      	movlt	r0, r3
 80096a0:	e7a4      	b.n	80095ec <_printf_i+0x168>
 80096a2:	2301      	movs	r3, #1
 80096a4:	4632      	mov	r2, r6
 80096a6:	4649      	mov	r1, r9
 80096a8:	4640      	mov	r0, r8
 80096aa:	47d0      	blx	sl
 80096ac:	3001      	adds	r0, #1
 80096ae:	d09b      	beq.n	80095e8 <_printf_i+0x164>
 80096b0:	3501      	adds	r5, #1
 80096b2:	68e3      	ldr	r3, [r4, #12]
 80096b4:	9903      	ldr	r1, [sp, #12]
 80096b6:	1a5b      	subs	r3, r3, r1
 80096b8:	42ab      	cmp	r3, r5
 80096ba:	dcf2      	bgt.n	80096a2 <_printf_i+0x21e>
 80096bc:	e7eb      	b.n	8009696 <_printf_i+0x212>
 80096be:	2500      	movs	r5, #0
 80096c0:	f104 0619 	add.w	r6, r4, #25
 80096c4:	e7f5      	b.n	80096b2 <_printf_i+0x22e>
 80096c6:	bf00      	nop
 80096c8:	0800bde2 	.word	0x0800bde2
 80096cc:	0800bdf3 	.word	0x0800bdf3

080096d0 <sniprintf>:
 80096d0:	b40c      	push	{r2, r3}
 80096d2:	b530      	push	{r4, r5, lr}
 80096d4:	4b17      	ldr	r3, [pc, #92]	; (8009734 <sniprintf+0x64>)
 80096d6:	1e0c      	subs	r4, r1, #0
 80096d8:	681d      	ldr	r5, [r3, #0]
 80096da:	b09d      	sub	sp, #116	; 0x74
 80096dc:	da08      	bge.n	80096f0 <sniprintf+0x20>
 80096de:	238b      	movs	r3, #139	; 0x8b
 80096e0:	602b      	str	r3, [r5, #0]
 80096e2:	f04f 30ff 	mov.w	r0, #4294967295
 80096e6:	b01d      	add	sp, #116	; 0x74
 80096e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80096ec:	b002      	add	sp, #8
 80096ee:	4770      	bx	lr
 80096f0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80096f4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80096f8:	bf14      	ite	ne
 80096fa:	f104 33ff 	addne.w	r3, r4, #4294967295
 80096fe:	4623      	moveq	r3, r4
 8009700:	9304      	str	r3, [sp, #16]
 8009702:	9307      	str	r3, [sp, #28]
 8009704:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009708:	9002      	str	r0, [sp, #8]
 800970a:	9006      	str	r0, [sp, #24]
 800970c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009710:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009712:	ab21      	add	r3, sp, #132	; 0x84
 8009714:	a902      	add	r1, sp, #8
 8009716:	4628      	mov	r0, r5
 8009718:	9301      	str	r3, [sp, #4]
 800971a:	f001 fc97 	bl	800b04c <_svfiprintf_r>
 800971e:	1c43      	adds	r3, r0, #1
 8009720:	bfbc      	itt	lt
 8009722:	238b      	movlt	r3, #139	; 0x8b
 8009724:	602b      	strlt	r3, [r5, #0]
 8009726:	2c00      	cmp	r4, #0
 8009728:	d0dd      	beq.n	80096e6 <sniprintf+0x16>
 800972a:	9b02      	ldr	r3, [sp, #8]
 800972c:	2200      	movs	r2, #0
 800972e:	701a      	strb	r2, [r3, #0]
 8009730:	e7d9      	b.n	80096e6 <sniprintf+0x16>
 8009732:	bf00      	nop
 8009734:	20000034 	.word	0x20000034

08009738 <strchr>:
 8009738:	b2c9      	uxtb	r1, r1
 800973a:	4603      	mov	r3, r0
 800973c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009740:	b11a      	cbz	r2, 800974a <strchr+0x12>
 8009742:	428a      	cmp	r2, r1
 8009744:	d1f9      	bne.n	800973a <strchr+0x2>
 8009746:	4618      	mov	r0, r3
 8009748:	4770      	bx	lr
 800974a:	2900      	cmp	r1, #0
 800974c:	bf18      	it	ne
 800974e:	2300      	movne	r3, #0
 8009750:	e7f9      	b.n	8009746 <strchr+0xe>

08009752 <strncmp>:
 8009752:	b510      	push	{r4, lr}
 8009754:	b17a      	cbz	r2, 8009776 <strncmp+0x24>
 8009756:	4603      	mov	r3, r0
 8009758:	3901      	subs	r1, #1
 800975a:	1884      	adds	r4, r0, r2
 800975c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009760:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009764:	4290      	cmp	r0, r2
 8009766:	d101      	bne.n	800976c <strncmp+0x1a>
 8009768:	42a3      	cmp	r3, r4
 800976a:	d101      	bne.n	8009770 <strncmp+0x1e>
 800976c:	1a80      	subs	r0, r0, r2
 800976e:	bd10      	pop	{r4, pc}
 8009770:	2800      	cmp	r0, #0
 8009772:	d1f3      	bne.n	800975c <strncmp+0xa>
 8009774:	e7fa      	b.n	800976c <strncmp+0x1a>
 8009776:	4610      	mov	r0, r2
 8009778:	e7f9      	b.n	800976e <strncmp+0x1c>

0800977a <strrchr>:
 800977a:	b538      	push	{r3, r4, r5, lr}
 800977c:	4603      	mov	r3, r0
 800977e:	460c      	mov	r4, r1
 8009780:	b969      	cbnz	r1, 800979e <strrchr+0x24>
 8009782:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009786:	f7ff bfd7 	b.w	8009738 <strchr>
 800978a:	1c43      	adds	r3, r0, #1
 800978c:	4605      	mov	r5, r0
 800978e:	4621      	mov	r1, r4
 8009790:	4618      	mov	r0, r3
 8009792:	f7ff ffd1 	bl	8009738 <strchr>
 8009796:	2800      	cmp	r0, #0
 8009798:	d1f7      	bne.n	800978a <strrchr+0x10>
 800979a:	4628      	mov	r0, r5
 800979c:	bd38      	pop	{r3, r4, r5, pc}
 800979e:	2500      	movs	r5, #0
 80097a0:	e7f5      	b.n	800978e <strrchr+0x14>

080097a2 <quorem>:
 80097a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097a6:	6903      	ldr	r3, [r0, #16]
 80097a8:	690c      	ldr	r4, [r1, #16]
 80097aa:	42a3      	cmp	r3, r4
 80097ac:	4607      	mov	r7, r0
 80097ae:	f2c0 8081 	blt.w	80098b4 <quorem+0x112>
 80097b2:	3c01      	subs	r4, #1
 80097b4:	f101 0814 	add.w	r8, r1, #20
 80097b8:	f100 0514 	add.w	r5, r0, #20
 80097bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80097c0:	9301      	str	r3, [sp, #4]
 80097c2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80097c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80097ca:	3301      	adds	r3, #1
 80097cc:	429a      	cmp	r2, r3
 80097ce:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80097d2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80097d6:	fbb2 f6f3 	udiv	r6, r2, r3
 80097da:	d331      	bcc.n	8009840 <quorem+0x9e>
 80097dc:	f04f 0e00 	mov.w	lr, #0
 80097e0:	4640      	mov	r0, r8
 80097e2:	46ac      	mov	ip, r5
 80097e4:	46f2      	mov	sl, lr
 80097e6:	f850 2b04 	ldr.w	r2, [r0], #4
 80097ea:	b293      	uxth	r3, r2
 80097ec:	fb06 e303 	mla	r3, r6, r3, lr
 80097f0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80097f4:	b29b      	uxth	r3, r3
 80097f6:	ebaa 0303 	sub.w	r3, sl, r3
 80097fa:	f8dc a000 	ldr.w	sl, [ip]
 80097fe:	0c12      	lsrs	r2, r2, #16
 8009800:	fa13 f38a 	uxtah	r3, r3, sl
 8009804:	fb06 e202 	mla	r2, r6, r2, lr
 8009808:	9300      	str	r3, [sp, #0]
 800980a:	9b00      	ldr	r3, [sp, #0]
 800980c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009810:	b292      	uxth	r2, r2
 8009812:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009816:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800981a:	f8bd 3000 	ldrh.w	r3, [sp]
 800981e:	4581      	cmp	r9, r0
 8009820:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009824:	f84c 3b04 	str.w	r3, [ip], #4
 8009828:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800982c:	d2db      	bcs.n	80097e6 <quorem+0x44>
 800982e:	f855 300b 	ldr.w	r3, [r5, fp]
 8009832:	b92b      	cbnz	r3, 8009840 <quorem+0x9e>
 8009834:	9b01      	ldr	r3, [sp, #4]
 8009836:	3b04      	subs	r3, #4
 8009838:	429d      	cmp	r5, r3
 800983a:	461a      	mov	r2, r3
 800983c:	d32e      	bcc.n	800989c <quorem+0xfa>
 800983e:	613c      	str	r4, [r7, #16]
 8009840:	4638      	mov	r0, r7
 8009842:	f001 f9af 	bl	800aba4 <__mcmp>
 8009846:	2800      	cmp	r0, #0
 8009848:	db24      	blt.n	8009894 <quorem+0xf2>
 800984a:	3601      	adds	r6, #1
 800984c:	4628      	mov	r0, r5
 800984e:	f04f 0c00 	mov.w	ip, #0
 8009852:	f858 2b04 	ldr.w	r2, [r8], #4
 8009856:	f8d0 e000 	ldr.w	lr, [r0]
 800985a:	b293      	uxth	r3, r2
 800985c:	ebac 0303 	sub.w	r3, ip, r3
 8009860:	0c12      	lsrs	r2, r2, #16
 8009862:	fa13 f38e 	uxtah	r3, r3, lr
 8009866:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800986a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800986e:	b29b      	uxth	r3, r3
 8009870:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009874:	45c1      	cmp	r9, r8
 8009876:	f840 3b04 	str.w	r3, [r0], #4
 800987a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800987e:	d2e8      	bcs.n	8009852 <quorem+0xb0>
 8009880:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009884:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009888:	b922      	cbnz	r2, 8009894 <quorem+0xf2>
 800988a:	3b04      	subs	r3, #4
 800988c:	429d      	cmp	r5, r3
 800988e:	461a      	mov	r2, r3
 8009890:	d30a      	bcc.n	80098a8 <quorem+0x106>
 8009892:	613c      	str	r4, [r7, #16]
 8009894:	4630      	mov	r0, r6
 8009896:	b003      	add	sp, #12
 8009898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800989c:	6812      	ldr	r2, [r2, #0]
 800989e:	3b04      	subs	r3, #4
 80098a0:	2a00      	cmp	r2, #0
 80098a2:	d1cc      	bne.n	800983e <quorem+0x9c>
 80098a4:	3c01      	subs	r4, #1
 80098a6:	e7c7      	b.n	8009838 <quorem+0x96>
 80098a8:	6812      	ldr	r2, [r2, #0]
 80098aa:	3b04      	subs	r3, #4
 80098ac:	2a00      	cmp	r2, #0
 80098ae:	d1f0      	bne.n	8009892 <quorem+0xf0>
 80098b0:	3c01      	subs	r4, #1
 80098b2:	e7eb      	b.n	800988c <quorem+0xea>
 80098b4:	2000      	movs	r0, #0
 80098b6:	e7ee      	b.n	8009896 <quorem+0xf4>

080098b8 <_dtoa_r>:
 80098b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098bc:	ed2d 8b04 	vpush	{d8-d9}
 80098c0:	ec57 6b10 	vmov	r6, r7, d0
 80098c4:	b093      	sub	sp, #76	; 0x4c
 80098c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80098c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80098cc:	9106      	str	r1, [sp, #24]
 80098ce:	ee10 aa10 	vmov	sl, s0
 80098d2:	4604      	mov	r4, r0
 80098d4:	9209      	str	r2, [sp, #36]	; 0x24
 80098d6:	930c      	str	r3, [sp, #48]	; 0x30
 80098d8:	46bb      	mov	fp, r7
 80098da:	b975      	cbnz	r5, 80098fa <_dtoa_r+0x42>
 80098dc:	2010      	movs	r0, #16
 80098de:	f000 fed7 	bl	800a690 <malloc>
 80098e2:	4602      	mov	r2, r0
 80098e4:	6260      	str	r0, [r4, #36]	; 0x24
 80098e6:	b920      	cbnz	r0, 80098f2 <_dtoa_r+0x3a>
 80098e8:	4ba7      	ldr	r3, [pc, #668]	; (8009b88 <_dtoa_r+0x2d0>)
 80098ea:	21ea      	movs	r1, #234	; 0xea
 80098ec:	48a7      	ldr	r0, [pc, #668]	; (8009b8c <_dtoa_r+0x2d4>)
 80098ee:	f001 ff2d 	bl	800b74c <__assert_func>
 80098f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80098f6:	6005      	str	r5, [r0, #0]
 80098f8:	60c5      	str	r5, [r0, #12]
 80098fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80098fc:	6819      	ldr	r1, [r3, #0]
 80098fe:	b151      	cbz	r1, 8009916 <_dtoa_r+0x5e>
 8009900:	685a      	ldr	r2, [r3, #4]
 8009902:	604a      	str	r2, [r1, #4]
 8009904:	2301      	movs	r3, #1
 8009906:	4093      	lsls	r3, r2
 8009908:	608b      	str	r3, [r1, #8]
 800990a:	4620      	mov	r0, r4
 800990c:	f000 ff08 	bl	800a720 <_Bfree>
 8009910:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009912:	2200      	movs	r2, #0
 8009914:	601a      	str	r2, [r3, #0]
 8009916:	1e3b      	subs	r3, r7, #0
 8009918:	bfaa      	itet	ge
 800991a:	2300      	movge	r3, #0
 800991c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009920:	f8c8 3000 	strge.w	r3, [r8]
 8009924:	4b9a      	ldr	r3, [pc, #616]	; (8009b90 <_dtoa_r+0x2d8>)
 8009926:	bfbc      	itt	lt
 8009928:	2201      	movlt	r2, #1
 800992a:	f8c8 2000 	strlt.w	r2, [r8]
 800992e:	ea33 030b 	bics.w	r3, r3, fp
 8009932:	d11b      	bne.n	800996c <_dtoa_r+0xb4>
 8009934:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009936:	f242 730f 	movw	r3, #9999	; 0x270f
 800993a:	6013      	str	r3, [r2, #0]
 800993c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009940:	4333      	orrs	r3, r6
 8009942:	f000 8592 	beq.w	800a46a <_dtoa_r+0xbb2>
 8009946:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009948:	b963      	cbnz	r3, 8009964 <_dtoa_r+0xac>
 800994a:	4b92      	ldr	r3, [pc, #584]	; (8009b94 <_dtoa_r+0x2dc>)
 800994c:	e022      	b.n	8009994 <_dtoa_r+0xdc>
 800994e:	4b92      	ldr	r3, [pc, #584]	; (8009b98 <_dtoa_r+0x2e0>)
 8009950:	9301      	str	r3, [sp, #4]
 8009952:	3308      	adds	r3, #8
 8009954:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009956:	6013      	str	r3, [r2, #0]
 8009958:	9801      	ldr	r0, [sp, #4]
 800995a:	b013      	add	sp, #76	; 0x4c
 800995c:	ecbd 8b04 	vpop	{d8-d9}
 8009960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009964:	4b8b      	ldr	r3, [pc, #556]	; (8009b94 <_dtoa_r+0x2dc>)
 8009966:	9301      	str	r3, [sp, #4]
 8009968:	3303      	adds	r3, #3
 800996a:	e7f3      	b.n	8009954 <_dtoa_r+0x9c>
 800996c:	2200      	movs	r2, #0
 800996e:	2300      	movs	r3, #0
 8009970:	4650      	mov	r0, sl
 8009972:	4659      	mov	r1, fp
 8009974:	f7f7 f8c0 	bl	8000af8 <__aeabi_dcmpeq>
 8009978:	ec4b ab19 	vmov	d9, sl, fp
 800997c:	4680      	mov	r8, r0
 800997e:	b158      	cbz	r0, 8009998 <_dtoa_r+0xe0>
 8009980:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009982:	2301      	movs	r3, #1
 8009984:	6013      	str	r3, [r2, #0]
 8009986:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009988:	2b00      	cmp	r3, #0
 800998a:	f000 856b 	beq.w	800a464 <_dtoa_r+0xbac>
 800998e:	4883      	ldr	r0, [pc, #524]	; (8009b9c <_dtoa_r+0x2e4>)
 8009990:	6018      	str	r0, [r3, #0]
 8009992:	1e43      	subs	r3, r0, #1
 8009994:	9301      	str	r3, [sp, #4]
 8009996:	e7df      	b.n	8009958 <_dtoa_r+0xa0>
 8009998:	ec4b ab10 	vmov	d0, sl, fp
 800999c:	aa10      	add	r2, sp, #64	; 0x40
 800999e:	a911      	add	r1, sp, #68	; 0x44
 80099a0:	4620      	mov	r0, r4
 80099a2:	f001 f9a5 	bl	800acf0 <__d2b>
 80099a6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80099aa:	ee08 0a10 	vmov	s16, r0
 80099ae:	2d00      	cmp	r5, #0
 80099b0:	f000 8084 	beq.w	8009abc <_dtoa_r+0x204>
 80099b4:	ee19 3a90 	vmov	r3, s19
 80099b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80099bc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80099c0:	4656      	mov	r6, sl
 80099c2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80099c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80099ca:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80099ce:	4b74      	ldr	r3, [pc, #464]	; (8009ba0 <_dtoa_r+0x2e8>)
 80099d0:	2200      	movs	r2, #0
 80099d2:	4630      	mov	r0, r6
 80099d4:	4639      	mov	r1, r7
 80099d6:	f7f6 fc6f 	bl	80002b8 <__aeabi_dsub>
 80099da:	a365      	add	r3, pc, #404	; (adr r3, 8009b70 <_dtoa_r+0x2b8>)
 80099dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099e0:	f7f6 fe22 	bl	8000628 <__aeabi_dmul>
 80099e4:	a364      	add	r3, pc, #400	; (adr r3, 8009b78 <_dtoa_r+0x2c0>)
 80099e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ea:	f7f6 fc67 	bl	80002bc <__adddf3>
 80099ee:	4606      	mov	r6, r0
 80099f0:	4628      	mov	r0, r5
 80099f2:	460f      	mov	r7, r1
 80099f4:	f7f6 fdae 	bl	8000554 <__aeabi_i2d>
 80099f8:	a361      	add	r3, pc, #388	; (adr r3, 8009b80 <_dtoa_r+0x2c8>)
 80099fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099fe:	f7f6 fe13 	bl	8000628 <__aeabi_dmul>
 8009a02:	4602      	mov	r2, r0
 8009a04:	460b      	mov	r3, r1
 8009a06:	4630      	mov	r0, r6
 8009a08:	4639      	mov	r1, r7
 8009a0a:	f7f6 fc57 	bl	80002bc <__adddf3>
 8009a0e:	4606      	mov	r6, r0
 8009a10:	460f      	mov	r7, r1
 8009a12:	f7f7 f8b9 	bl	8000b88 <__aeabi_d2iz>
 8009a16:	2200      	movs	r2, #0
 8009a18:	9000      	str	r0, [sp, #0]
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	4630      	mov	r0, r6
 8009a1e:	4639      	mov	r1, r7
 8009a20:	f7f7 f874 	bl	8000b0c <__aeabi_dcmplt>
 8009a24:	b150      	cbz	r0, 8009a3c <_dtoa_r+0x184>
 8009a26:	9800      	ldr	r0, [sp, #0]
 8009a28:	f7f6 fd94 	bl	8000554 <__aeabi_i2d>
 8009a2c:	4632      	mov	r2, r6
 8009a2e:	463b      	mov	r3, r7
 8009a30:	f7f7 f862 	bl	8000af8 <__aeabi_dcmpeq>
 8009a34:	b910      	cbnz	r0, 8009a3c <_dtoa_r+0x184>
 8009a36:	9b00      	ldr	r3, [sp, #0]
 8009a38:	3b01      	subs	r3, #1
 8009a3a:	9300      	str	r3, [sp, #0]
 8009a3c:	9b00      	ldr	r3, [sp, #0]
 8009a3e:	2b16      	cmp	r3, #22
 8009a40:	d85a      	bhi.n	8009af8 <_dtoa_r+0x240>
 8009a42:	9a00      	ldr	r2, [sp, #0]
 8009a44:	4b57      	ldr	r3, [pc, #348]	; (8009ba4 <_dtoa_r+0x2ec>)
 8009a46:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a4e:	ec51 0b19 	vmov	r0, r1, d9
 8009a52:	f7f7 f85b 	bl	8000b0c <__aeabi_dcmplt>
 8009a56:	2800      	cmp	r0, #0
 8009a58:	d050      	beq.n	8009afc <_dtoa_r+0x244>
 8009a5a:	9b00      	ldr	r3, [sp, #0]
 8009a5c:	3b01      	subs	r3, #1
 8009a5e:	9300      	str	r3, [sp, #0]
 8009a60:	2300      	movs	r3, #0
 8009a62:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009a66:	1b5d      	subs	r5, r3, r5
 8009a68:	1e6b      	subs	r3, r5, #1
 8009a6a:	9305      	str	r3, [sp, #20]
 8009a6c:	bf45      	ittet	mi
 8009a6e:	f1c5 0301 	rsbmi	r3, r5, #1
 8009a72:	9304      	strmi	r3, [sp, #16]
 8009a74:	2300      	movpl	r3, #0
 8009a76:	2300      	movmi	r3, #0
 8009a78:	bf4c      	ite	mi
 8009a7a:	9305      	strmi	r3, [sp, #20]
 8009a7c:	9304      	strpl	r3, [sp, #16]
 8009a7e:	9b00      	ldr	r3, [sp, #0]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	db3d      	blt.n	8009b00 <_dtoa_r+0x248>
 8009a84:	9b05      	ldr	r3, [sp, #20]
 8009a86:	9a00      	ldr	r2, [sp, #0]
 8009a88:	920a      	str	r2, [sp, #40]	; 0x28
 8009a8a:	4413      	add	r3, r2
 8009a8c:	9305      	str	r3, [sp, #20]
 8009a8e:	2300      	movs	r3, #0
 8009a90:	9307      	str	r3, [sp, #28]
 8009a92:	9b06      	ldr	r3, [sp, #24]
 8009a94:	2b09      	cmp	r3, #9
 8009a96:	f200 8089 	bhi.w	8009bac <_dtoa_r+0x2f4>
 8009a9a:	2b05      	cmp	r3, #5
 8009a9c:	bfc4      	itt	gt
 8009a9e:	3b04      	subgt	r3, #4
 8009aa0:	9306      	strgt	r3, [sp, #24]
 8009aa2:	9b06      	ldr	r3, [sp, #24]
 8009aa4:	f1a3 0302 	sub.w	r3, r3, #2
 8009aa8:	bfcc      	ite	gt
 8009aaa:	2500      	movgt	r5, #0
 8009aac:	2501      	movle	r5, #1
 8009aae:	2b03      	cmp	r3, #3
 8009ab0:	f200 8087 	bhi.w	8009bc2 <_dtoa_r+0x30a>
 8009ab4:	e8df f003 	tbb	[pc, r3]
 8009ab8:	59383a2d 	.word	0x59383a2d
 8009abc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009ac0:	441d      	add	r5, r3
 8009ac2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009ac6:	2b20      	cmp	r3, #32
 8009ac8:	bfc1      	itttt	gt
 8009aca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009ace:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009ad2:	fa0b f303 	lslgt.w	r3, fp, r3
 8009ad6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009ada:	bfda      	itte	le
 8009adc:	f1c3 0320 	rsble	r3, r3, #32
 8009ae0:	fa06 f003 	lslle.w	r0, r6, r3
 8009ae4:	4318      	orrgt	r0, r3
 8009ae6:	f7f6 fd25 	bl	8000534 <__aeabi_ui2d>
 8009aea:	2301      	movs	r3, #1
 8009aec:	4606      	mov	r6, r0
 8009aee:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009af2:	3d01      	subs	r5, #1
 8009af4:	930e      	str	r3, [sp, #56]	; 0x38
 8009af6:	e76a      	b.n	80099ce <_dtoa_r+0x116>
 8009af8:	2301      	movs	r3, #1
 8009afa:	e7b2      	b.n	8009a62 <_dtoa_r+0x1aa>
 8009afc:	900b      	str	r0, [sp, #44]	; 0x2c
 8009afe:	e7b1      	b.n	8009a64 <_dtoa_r+0x1ac>
 8009b00:	9b04      	ldr	r3, [sp, #16]
 8009b02:	9a00      	ldr	r2, [sp, #0]
 8009b04:	1a9b      	subs	r3, r3, r2
 8009b06:	9304      	str	r3, [sp, #16]
 8009b08:	4253      	negs	r3, r2
 8009b0a:	9307      	str	r3, [sp, #28]
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	930a      	str	r3, [sp, #40]	; 0x28
 8009b10:	e7bf      	b.n	8009a92 <_dtoa_r+0x1da>
 8009b12:	2300      	movs	r3, #0
 8009b14:	9308      	str	r3, [sp, #32]
 8009b16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	dc55      	bgt.n	8009bc8 <_dtoa_r+0x310>
 8009b1c:	2301      	movs	r3, #1
 8009b1e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009b22:	461a      	mov	r2, r3
 8009b24:	9209      	str	r2, [sp, #36]	; 0x24
 8009b26:	e00c      	b.n	8009b42 <_dtoa_r+0x28a>
 8009b28:	2301      	movs	r3, #1
 8009b2a:	e7f3      	b.n	8009b14 <_dtoa_r+0x25c>
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b30:	9308      	str	r3, [sp, #32]
 8009b32:	9b00      	ldr	r3, [sp, #0]
 8009b34:	4413      	add	r3, r2
 8009b36:	9302      	str	r3, [sp, #8]
 8009b38:	3301      	adds	r3, #1
 8009b3a:	2b01      	cmp	r3, #1
 8009b3c:	9303      	str	r3, [sp, #12]
 8009b3e:	bfb8      	it	lt
 8009b40:	2301      	movlt	r3, #1
 8009b42:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009b44:	2200      	movs	r2, #0
 8009b46:	6042      	str	r2, [r0, #4]
 8009b48:	2204      	movs	r2, #4
 8009b4a:	f102 0614 	add.w	r6, r2, #20
 8009b4e:	429e      	cmp	r6, r3
 8009b50:	6841      	ldr	r1, [r0, #4]
 8009b52:	d93d      	bls.n	8009bd0 <_dtoa_r+0x318>
 8009b54:	4620      	mov	r0, r4
 8009b56:	f000 fda3 	bl	800a6a0 <_Balloc>
 8009b5a:	9001      	str	r0, [sp, #4]
 8009b5c:	2800      	cmp	r0, #0
 8009b5e:	d13b      	bne.n	8009bd8 <_dtoa_r+0x320>
 8009b60:	4b11      	ldr	r3, [pc, #68]	; (8009ba8 <_dtoa_r+0x2f0>)
 8009b62:	4602      	mov	r2, r0
 8009b64:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009b68:	e6c0      	b.n	80098ec <_dtoa_r+0x34>
 8009b6a:	2301      	movs	r3, #1
 8009b6c:	e7df      	b.n	8009b2e <_dtoa_r+0x276>
 8009b6e:	bf00      	nop
 8009b70:	636f4361 	.word	0x636f4361
 8009b74:	3fd287a7 	.word	0x3fd287a7
 8009b78:	8b60c8b3 	.word	0x8b60c8b3
 8009b7c:	3fc68a28 	.word	0x3fc68a28
 8009b80:	509f79fb 	.word	0x509f79fb
 8009b84:	3fd34413 	.word	0x3fd34413
 8009b88:	0800be11 	.word	0x0800be11
 8009b8c:	0800be28 	.word	0x0800be28
 8009b90:	7ff00000 	.word	0x7ff00000
 8009b94:	0800be0d 	.word	0x0800be0d
 8009b98:	0800be04 	.word	0x0800be04
 8009b9c:	0800bde1 	.word	0x0800bde1
 8009ba0:	3ff80000 	.word	0x3ff80000
 8009ba4:	0800bf78 	.word	0x0800bf78
 8009ba8:	0800be83 	.word	0x0800be83
 8009bac:	2501      	movs	r5, #1
 8009bae:	2300      	movs	r3, #0
 8009bb0:	9306      	str	r3, [sp, #24]
 8009bb2:	9508      	str	r5, [sp, #32]
 8009bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8009bb8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	2312      	movs	r3, #18
 8009bc0:	e7b0      	b.n	8009b24 <_dtoa_r+0x26c>
 8009bc2:	2301      	movs	r3, #1
 8009bc4:	9308      	str	r3, [sp, #32]
 8009bc6:	e7f5      	b.n	8009bb4 <_dtoa_r+0x2fc>
 8009bc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bca:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009bce:	e7b8      	b.n	8009b42 <_dtoa_r+0x28a>
 8009bd0:	3101      	adds	r1, #1
 8009bd2:	6041      	str	r1, [r0, #4]
 8009bd4:	0052      	lsls	r2, r2, #1
 8009bd6:	e7b8      	b.n	8009b4a <_dtoa_r+0x292>
 8009bd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009bda:	9a01      	ldr	r2, [sp, #4]
 8009bdc:	601a      	str	r2, [r3, #0]
 8009bde:	9b03      	ldr	r3, [sp, #12]
 8009be0:	2b0e      	cmp	r3, #14
 8009be2:	f200 809d 	bhi.w	8009d20 <_dtoa_r+0x468>
 8009be6:	2d00      	cmp	r5, #0
 8009be8:	f000 809a 	beq.w	8009d20 <_dtoa_r+0x468>
 8009bec:	9b00      	ldr	r3, [sp, #0]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	dd32      	ble.n	8009c58 <_dtoa_r+0x3a0>
 8009bf2:	4ab7      	ldr	r2, [pc, #732]	; (8009ed0 <_dtoa_r+0x618>)
 8009bf4:	f003 030f 	and.w	r3, r3, #15
 8009bf8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009bfc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009c00:	9b00      	ldr	r3, [sp, #0]
 8009c02:	05d8      	lsls	r0, r3, #23
 8009c04:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009c08:	d516      	bpl.n	8009c38 <_dtoa_r+0x380>
 8009c0a:	4bb2      	ldr	r3, [pc, #712]	; (8009ed4 <_dtoa_r+0x61c>)
 8009c0c:	ec51 0b19 	vmov	r0, r1, d9
 8009c10:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009c14:	f7f6 fe32 	bl	800087c <__aeabi_ddiv>
 8009c18:	f007 070f 	and.w	r7, r7, #15
 8009c1c:	4682      	mov	sl, r0
 8009c1e:	468b      	mov	fp, r1
 8009c20:	2503      	movs	r5, #3
 8009c22:	4eac      	ldr	r6, [pc, #688]	; (8009ed4 <_dtoa_r+0x61c>)
 8009c24:	b957      	cbnz	r7, 8009c3c <_dtoa_r+0x384>
 8009c26:	4642      	mov	r2, r8
 8009c28:	464b      	mov	r3, r9
 8009c2a:	4650      	mov	r0, sl
 8009c2c:	4659      	mov	r1, fp
 8009c2e:	f7f6 fe25 	bl	800087c <__aeabi_ddiv>
 8009c32:	4682      	mov	sl, r0
 8009c34:	468b      	mov	fp, r1
 8009c36:	e028      	b.n	8009c8a <_dtoa_r+0x3d2>
 8009c38:	2502      	movs	r5, #2
 8009c3a:	e7f2      	b.n	8009c22 <_dtoa_r+0x36a>
 8009c3c:	07f9      	lsls	r1, r7, #31
 8009c3e:	d508      	bpl.n	8009c52 <_dtoa_r+0x39a>
 8009c40:	4640      	mov	r0, r8
 8009c42:	4649      	mov	r1, r9
 8009c44:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009c48:	f7f6 fcee 	bl	8000628 <__aeabi_dmul>
 8009c4c:	3501      	adds	r5, #1
 8009c4e:	4680      	mov	r8, r0
 8009c50:	4689      	mov	r9, r1
 8009c52:	107f      	asrs	r7, r7, #1
 8009c54:	3608      	adds	r6, #8
 8009c56:	e7e5      	b.n	8009c24 <_dtoa_r+0x36c>
 8009c58:	f000 809b 	beq.w	8009d92 <_dtoa_r+0x4da>
 8009c5c:	9b00      	ldr	r3, [sp, #0]
 8009c5e:	4f9d      	ldr	r7, [pc, #628]	; (8009ed4 <_dtoa_r+0x61c>)
 8009c60:	425e      	negs	r6, r3
 8009c62:	4b9b      	ldr	r3, [pc, #620]	; (8009ed0 <_dtoa_r+0x618>)
 8009c64:	f006 020f 	and.w	r2, r6, #15
 8009c68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c70:	ec51 0b19 	vmov	r0, r1, d9
 8009c74:	f7f6 fcd8 	bl	8000628 <__aeabi_dmul>
 8009c78:	1136      	asrs	r6, r6, #4
 8009c7a:	4682      	mov	sl, r0
 8009c7c:	468b      	mov	fp, r1
 8009c7e:	2300      	movs	r3, #0
 8009c80:	2502      	movs	r5, #2
 8009c82:	2e00      	cmp	r6, #0
 8009c84:	d17a      	bne.n	8009d7c <_dtoa_r+0x4c4>
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d1d3      	bne.n	8009c32 <_dtoa_r+0x37a>
 8009c8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	f000 8082 	beq.w	8009d96 <_dtoa_r+0x4de>
 8009c92:	4b91      	ldr	r3, [pc, #580]	; (8009ed8 <_dtoa_r+0x620>)
 8009c94:	2200      	movs	r2, #0
 8009c96:	4650      	mov	r0, sl
 8009c98:	4659      	mov	r1, fp
 8009c9a:	f7f6 ff37 	bl	8000b0c <__aeabi_dcmplt>
 8009c9e:	2800      	cmp	r0, #0
 8009ca0:	d079      	beq.n	8009d96 <_dtoa_r+0x4de>
 8009ca2:	9b03      	ldr	r3, [sp, #12]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d076      	beq.n	8009d96 <_dtoa_r+0x4de>
 8009ca8:	9b02      	ldr	r3, [sp, #8]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	dd36      	ble.n	8009d1c <_dtoa_r+0x464>
 8009cae:	9b00      	ldr	r3, [sp, #0]
 8009cb0:	4650      	mov	r0, sl
 8009cb2:	4659      	mov	r1, fp
 8009cb4:	1e5f      	subs	r7, r3, #1
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	4b88      	ldr	r3, [pc, #544]	; (8009edc <_dtoa_r+0x624>)
 8009cba:	f7f6 fcb5 	bl	8000628 <__aeabi_dmul>
 8009cbe:	9e02      	ldr	r6, [sp, #8]
 8009cc0:	4682      	mov	sl, r0
 8009cc2:	468b      	mov	fp, r1
 8009cc4:	3501      	adds	r5, #1
 8009cc6:	4628      	mov	r0, r5
 8009cc8:	f7f6 fc44 	bl	8000554 <__aeabi_i2d>
 8009ccc:	4652      	mov	r2, sl
 8009cce:	465b      	mov	r3, fp
 8009cd0:	f7f6 fcaa 	bl	8000628 <__aeabi_dmul>
 8009cd4:	4b82      	ldr	r3, [pc, #520]	; (8009ee0 <_dtoa_r+0x628>)
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	f7f6 faf0 	bl	80002bc <__adddf3>
 8009cdc:	46d0      	mov	r8, sl
 8009cde:	46d9      	mov	r9, fp
 8009ce0:	4682      	mov	sl, r0
 8009ce2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009ce6:	2e00      	cmp	r6, #0
 8009ce8:	d158      	bne.n	8009d9c <_dtoa_r+0x4e4>
 8009cea:	4b7e      	ldr	r3, [pc, #504]	; (8009ee4 <_dtoa_r+0x62c>)
 8009cec:	2200      	movs	r2, #0
 8009cee:	4640      	mov	r0, r8
 8009cf0:	4649      	mov	r1, r9
 8009cf2:	f7f6 fae1 	bl	80002b8 <__aeabi_dsub>
 8009cf6:	4652      	mov	r2, sl
 8009cf8:	465b      	mov	r3, fp
 8009cfa:	4680      	mov	r8, r0
 8009cfc:	4689      	mov	r9, r1
 8009cfe:	f7f6 ff23 	bl	8000b48 <__aeabi_dcmpgt>
 8009d02:	2800      	cmp	r0, #0
 8009d04:	f040 8295 	bne.w	800a232 <_dtoa_r+0x97a>
 8009d08:	4652      	mov	r2, sl
 8009d0a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009d0e:	4640      	mov	r0, r8
 8009d10:	4649      	mov	r1, r9
 8009d12:	f7f6 fefb 	bl	8000b0c <__aeabi_dcmplt>
 8009d16:	2800      	cmp	r0, #0
 8009d18:	f040 8289 	bne.w	800a22e <_dtoa_r+0x976>
 8009d1c:	ec5b ab19 	vmov	sl, fp, d9
 8009d20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	f2c0 8148 	blt.w	8009fb8 <_dtoa_r+0x700>
 8009d28:	9a00      	ldr	r2, [sp, #0]
 8009d2a:	2a0e      	cmp	r2, #14
 8009d2c:	f300 8144 	bgt.w	8009fb8 <_dtoa_r+0x700>
 8009d30:	4b67      	ldr	r3, [pc, #412]	; (8009ed0 <_dtoa_r+0x618>)
 8009d32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d36:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009d3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	f280 80d5 	bge.w	8009eec <_dtoa_r+0x634>
 8009d42:	9b03      	ldr	r3, [sp, #12]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	f300 80d1 	bgt.w	8009eec <_dtoa_r+0x634>
 8009d4a:	f040 826f 	bne.w	800a22c <_dtoa_r+0x974>
 8009d4e:	4b65      	ldr	r3, [pc, #404]	; (8009ee4 <_dtoa_r+0x62c>)
 8009d50:	2200      	movs	r2, #0
 8009d52:	4640      	mov	r0, r8
 8009d54:	4649      	mov	r1, r9
 8009d56:	f7f6 fc67 	bl	8000628 <__aeabi_dmul>
 8009d5a:	4652      	mov	r2, sl
 8009d5c:	465b      	mov	r3, fp
 8009d5e:	f7f6 fee9 	bl	8000b34 <__aeabi_dcmpge>
 8009d62:	9e03      	ldr	r6, [sp, #12]
 8009d64:	4637      	mov	r7, r6
 8009d66:	2800      	cmp	r0, #0
 8009d68:	f040 8245 	bne.w	800a1f6 <_dtoa_r+0x93e>
 8009d6c:	9d01      	ldr	r5, [sp, #4]
 8009d6e:	2331      	movs	r3, #49	; 0x31
 8009d70:	f805 3b01 	strb.w	r3, [r5], #1
 8009d74:	9b00      	ldr	r3, [sp, #0]
 8009d76:	3301      	adds	r3, #1
 8009d78:	9300      	str	r3, [sp, #0]
 8009d7a:	e240      	b.n	800a1fe <_dtoa_r+0x946>
 8009d7c:	07f2      	lsls	r2, r6, #31
 8009d7e:	d505      	bpl.n	8009d8c <_dtoa_r+0x4d4>
 8009d80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009d84:	f7f6 fc50 	bl	8000628 <__aeabi_dmul>
 8009d88:	3501      	adds	r5, #1
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	1076      	asrs	r6, r6, #1
 8009d8e:	3708      	adds	r7, #8
 8009d90:	e777      	b.n	8009c82 <_dtoa_r+0x3ca>
 8009d92:	2502      	movs	r5, #2
 8009d94:	e779      	b.n	8009c8a <_dtoa_r+0x3d2>
 8009d96:	9f00      	ldr	r7, [sp, #0]
 8009d98:	9e03      	ldr	r6, [sp, #12]
 8009d9a:	e794      	b.n	8009cc6 <_dtoa_r+0x40e>
 8009d9c:	9901      	ldr	r1, [sp, #4]
 8009d9e:	4b4c      	ldr	r3, [pc, #304]	; (8009ed0 <_dtoa_r+0x618>)
 8009da0:	4431      	add	r1, r6
 8009da2:	910d      	str	r1, [sp, #52]	; 0x34
 8009da4:	9908      	ldr	r1, [sp, #32]
 8009da6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009daa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009dae:	2900      	cmp	r1, #0
 8009db0:	d043      	beq.n	8009e3a <_dtoa_r+0x582>
 8009db2:	494d      	ldr	r1, [pc, #308]	; (8009ee8 <_dtoa_r+0x630>)
 8009db4:	2000      	movs	r0, #0
 8009db6:	f7f6 fd61 	bl	800087c <__aeabi_ddiv>
 8009dba:	4652      	mov	r2, sl
 8009dbc:	465b      	mov	r3, fp
 8009dbe:	f7f6 fa7b 	bl	80002b8 <__aeabi_dsub>
 8009dc2:	9d01      	ldr	r5, [sp, #4]
 8009dc4:	4682      	mov	sl, r0
 8009dc6:	468b      	mov	fp, r1
 8009dc8:	4649      	mov	r1, r9
 8009dca:	4640      	mov	r0, r8
 8009dcc:	f7f6 fedc 	bl	8000b88 <__aeabi_d2iz>
 8009dd0:	4606      	mov	r6, r0
 8009dd2:	f7f6 fbbf 	bl	8000554 <__aeabi_i2d>
 8009dd6:	4602      	mov	r2, r0
 8009dd8:	460b      	mov	r3, r1
 8009dda:	4640      	mov	r0, r8
 8009ddc:	4649      	mov	r1, r9
 8009dde:	f7f6 fa6b 	bl	80002b8 <__aeabi_dsub>
 8009de2:	3630      	adds	r6, #48	; 0x30
 8009de4:	f805 6b01 	strb.w	r6, [r5], #1
 8009de8:	4652      	mov	r2, sl
 8009dea:	465b      	mov	r3, fp
 8009dec:	4680      	mov	r8, r0
 8009dee:	4689      	mov	r9, r1
 8009df0:	f7f6 fe8c 	bl	8000b0c <__aeabi_dcmplt>
 8009df4:	2800      	cmp	r0, #0
 8009df6:	d163      	bne.n	8009ec0 <_dtoa_r+0x608>
 8009df8:	4642      	mov	r2, r8
 8009dfa:	464b      	mov	r3, r9
 8009dfc:	4936      	ldr	r1, [pc, #216]	; (8009ed8 <_dtoa_r+0x620>)
 8009dfe:	2000      	movs	r0, #0
 8009e00:	f7f6 fa5a 	bl	80002b8 <__aeabi_dsub>
 8009e04:	4652      	mov	r2, sl
 8009e06:	465b      	mov	r3, fp
 8009e08:	f7f6 fe80 	bl	8000b0c <__aeabi_dcmplt>
 8009e0c:	2800      	cmp	r0, #0
 8009e0e:	f040 80b5 	bne.w	8009f7c <_dtoa_r+0x6c4>
 8009e12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e14:	429d      	cmp	r5, r3
 8009e16:	d081      	beq.n	8009d1c <_dtoa_r+0x464>
 8009e18:	4b30      	ldr	r3, [pc, #192]	; (8009edc <_dtoa_r+0x624>)
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	4650      	mov	r0, sl
 8009e1e:	4659      	mov	r1, fp
 8009e20:	f7f6 fc02 	bl	8000628 <__aeabi_dmul>
 8009e24:	4b2d      	ldr	r3, [pc, #180]	; (8009edc <_dtoa_r+0x624>)
 8009e26:	4682      	mov	sl, r0
 8009e28:	468b      	mov	fp, r1
 8009e2a:	4640      	mov	r0, r8
 8009e2c:	4649      	mov	r1, r9
 8009e2e:	2200      	movs	r2, #0
 8009e30:	f7f6 fbfa 	bl	8000628 <__aeabi_dmul>
 8009e34:	4680      	mov	r8, r0
 8009e36:	4689      	mov	r9, r1
 8009e38:	e7c6      	b.n	8009dc8 <_dtoa_r+0x510>
 8009e3a:	4650      	mov	r0, sl
 8009e3c:	4659      	mov	r1, fp
 8009e3e:	f7f6 fbf3 	bl	8000628 <__aeabi_dmul>
 8009e42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e44:	9d01      	ldr	r5, [sp, #4]
 8009e46:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e48:	4682      	mov	sl, r0
 8009e4a:	468b      	mov	fp, r1
 8009e4c:	4649      	mov	r1, r9
 8009e4e:	4640      	mov	r0, r8
 8009e50:	f7f6 fe9a 	bl	8000b88 <__aeabi_d2iz>
 8009e54:	4606      	mov	r6, r0
 8009e56:	f7f6 fb7d 	bl	8000554 <__aeabi_i2d>
 8009e5a:	3630      	adds	r6, #48	; 0x30
 8009e5c:	4602      	mov	r2, r0
 8009e5e:	460b      	mov	r3, r1
 8009e60:	4640      	mov	r0, r8
 8009e62:	4649      	mov	r1, r9
 8009e64:	f7f6 fa28 	bl	80002b8 <__aeabi_dsub>
 8009e68:	f805 6b01 	strb.w	r6, [r5], #1
 8009e6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e6e:	429d      	cmp	r5, r3
 8009e70:	4680      	mov	r8, r0
 8009e72:	4689      	mov	r9, r1
 8009e74:	f04f 0200 	mov.w	r2, #0
 8009e78:	d124      	bne.n	8009ec4 <_dtoa_r+0x60c>
 8009e7a:	4b1b      	ldr	r3, [pc, #108]	; (8009ee8 <_dtoa_r+0x630>)
 8009e7c:	4650      	mov	r0, sl
 8009e7e:	4659      	mov	r1, fp
 8009e80:	f7f6 fa1c 	bl	80002bc <__adddf3>
 8009e84:	4602      	mov	r2, r0
 8009e86:	460b      	mov	r3, r1
 8009e88:	4640      	mov	r0, r8
 8009e8a:	4649      	mov	r1, r9
 8009e8c:	f7f6 fe5c 	bl	8000b48 <__aeabi_dcmpgt>
 8009e90:	2800      	cmp	r0, #0
 8009e92:	d173      	bne.n	8009f7c <_dtoa_r+0x6c4>
 8009e94:	4652      	mov	r2, sl
 8009e96:	465b      	mov	r3, fp
 8009e98:	4913      	ldr	r1, [pc, #76]	; (8009ee8 <_dtoa_r+0x630>)
 8009e9a:	2000      	movs	r0, #0
 8009e9c:	f7f6 fa0c 	bl	80002b8 <__aeabi_dsub>
 8009ea0:	4602      	mov	r2, r0
 8009ea2:	460b      	mov	r3, r1
 8009ea4:	4640      	mov	r0, r8
 8009ea6:	4649      	mov	r1, r9
 8009ea8:	f7f6 fe30 	bl	8000b0c <__aeabi_dcmplt>
 8009eac:	2800      	cmp	r0, #0
 8009eae:	f43f af35 	beq.w	8009d1c <_dtoa_r+0x464>
 8009eb2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009eb4:	1e6b      	subs	r3, r5, #1
 8009eb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8009eb8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009ebc:	2b30      	cmp	r3, #48	; 0x30
 8009ebe:	d0f8      	beq.n	8009eb2 <_dtoa_r+0x5fa>
 8009ec0:	9700      	str	r7, [sp, #0]
 8009ec2:	e049      	b.n	8009f58 <_dtoa_r+0x6a0>
 8009ec4:	4b05      	ldr	r3, [pc, #20]	; (8009edc <_dtoa_r+0x624>)
 8009ec6:	f7f6 fbaf 	bl	8000628 <__aeabi_dmul>
 8009eca:	4680      	mov	r8, r0
 8009ecc:	4689      	mov	r9, r1
 8009ece:	e7bd      	b.n	8009e4c <_dtoa_r+0x594>
 8009ed0:	0800bf78 	.word	0x0800bf78
 8009ed4:	0800bf50 	.word	0x0800bf50
 8009ed8:	3ff00000 	.word	0x3ff00000
 8009edc:	40240000 	.word	0x40240000
 8009ee0:	401c0000 	.word	0x401c0000
 8009ee4:	40140000 	.word	0x40140000
 8009ee8:	3fe00000 	.word	0x3fe00000
 8009eec:	9d01      	ldr	r5, [sp, #4]
 8009eee:	4656      	mov	r6, sl
 8009ef0:	465f      	mov	r7, fp
 8009ef2:	4642      	mov	r2, r8
 8009ef4:	464b      	mov	r3, r9
 8009ef6:	4630      	mov	r0, r6
 8009ef8:	4639      	mov	r1, r7
 8009efa:	f7f6 fcbf 	bl	800087c <__aeabi_ddiv>
 8009efe:	f7f6 fe43 	bl	8000b88 <__aeabi_d2iz>
 8009f02:	4682      	mov	sl, r0
 8009f04:	f7f6 fb26 	bl	8000554 <__aeabi_i2d>
 8009f08:	4642      	mov	r2, r8
 8009f0a:	464b      	mov	r3, r9
 8009f0c:	f7f6 fb8c 	bl	8000628 <__aeabi_dmul>
 8009f10:	4602      	mov	r2, r0
 8009f12:	460b      	mov	r3, r1
 8009f14:	4630      	mov	r0, r6
 8009f16:	4639      	mov	r1, r7
 8009f18:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009f1c:	f7f6 f9cc 	bl	80002b8 <__aeabi_dsub>
 8009f20:	f805 6b01 	strb.w	r6, [r5], #1
 8009f24:	9e01      	ldr	r6, [sp, #4]
 8009f26:	9f03      	ldr	r7, [sp, #12]
 8009f28:	1bae      	subs	r6, r5, r6
 8009f2a:	42b7      	cmp	r7, r6
 8009f2c:	4602      	mov	r2, r0
 8009f2e:	460b      	mov	r3, r1
 8009f30:	d135      	bne.n	8009f9e <_dtoa_r+0x6e6>
 8009f32:	f7f6 f9c3 	bl	80002bc <__adddf3>
 8009f36:	4642      	mov	r2, r8
 8009f38:	464b      	mov	r3, r9
 8009f3a:	4606      	mov	r6, r0
 8009f3c:	460f      	mov	r7, r1
 8009f3e:	f7f6 fe03 	bl	8000b48 <__aeabi_dcmpgt>
 8009f42:	b9d0      	cbnz	r0, 8009f7a <_dtoa_r+0x6c2>
 8009f44:	4642      	mov	r2, r8
 8009f46:	464b      	mov	r3, r9
 8009f48:	4630      	mov	r0, r6
 8009f4a:	4639      	mov	r1, r7
 8009f4c:	f7f6 fdd4 	bl	8000af8 <__aeabi_dcmpeq>
 8009f50:	b110      	cbz	r0, 8009f58 <_dtoa_r+0x6a0>
 8009f52:	f01a 0f01 	tst.w	sl, #1
 8009f56:	d110      	bne.n	8009f7a <_dtoa_r+0x6c2>
 8009f58:	4620      	mov	r0, r4
 8009f5a:	ee18 1a10 	vmov	r1, s16
 8009f5e:	f000 fbdf 	bl	800a720 <_Bfree>
 8009f62:	2300      	movs	r3, #0
 8009f64:	9800      	ldr	r0, [sp, #0]
 8009f66:	702b      	strb	r3, [r5, #0]
 8009f68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f6a:	3001      	adds	r0, #1
 8009f6c:	6018      	str	r0, [r3, #0]
 8009f6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	f43f acf1 	beq.w	8009958 <_dtoa_r+0xa0>
 8009f76:	601d      	str	r5, [r3, #0]
 8009f78:	e4ee      	b.n	8009958 <_dtoa_r+0xa0>
 8009f7a:	9f00      	ldr	r7, [sp, #0]
 8009f7c:	462b      	mov	r3, r5
 8009f7e:	461d      	mov	r5, r3
 8009f80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009f84:	2a39      	cmp	r2, #57	; 0x39
 8009f86:	d106      	bne.n	8009f96 <_dtoa_r+0x6de>
 8009f88:	9a01      	ldr	r2, [sp, #4]
 8009f8a:	429a      	cmp	r2, r3
 8009f8c:	d1f7      	bne.n	8009f7e <_dtoa_r+0x6c6>
 8009f8e:	9901      	ldr	r1, [sp, #4]
 8009f90:	2230      	movs	r2, #48	; 0x30
 8009f92:	3701      	adds	r7, #1
 8009f94:	700a      	strb	r2, [r1, #0]
 8009f96:	781a      	ldrb	r2, [r3, #0]
 8009f98:	3201      	adds	r2, #1
 8009f9a:	701a      	strb	r2, [r3, #0]
 8009f9c:	e790      	b.n	8009ec0 <_dtoa_r+0x608>
 8009f9e:	4ba6      	ldr	r3, [pc, #664]	; (800a238 <_dtoa_r+0x980>)
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	f7f6 fb41 	bl	8000628 <__aeabi_dmul>
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	2300      	movs	r3, #0
 8009faa:	4606      	mov	r6, r0
 8009fac:	460f      	mov	r7, r1
 8009fae:	f7f6 fda3 	bl	8000af8 <__aeabi_dcmpeq>
 8009fb2:	2800      	cmp	r0, #0
 8009fb4:	d09d      	beq.n	8009ef2 <_dtoa_r+0x63a>
 8009fb6:	e7cf      	b.n	8009f58 <_dtoa_r+0x6a0>
 8009fb8:	9a08      	ldr	r2, [sp, #32]
 8009fba:	2a00      	cmp	r2, #0
 8009fbc:	f000 80d7 	beq.w	800a16e <_dtoa_r+0x8b6>
 8009fc0:	9a06      	ldr	r2, [sp, #24]
 8009fc2:	2a01      	cmp	r2, #1
 8009fc4:	f300 80ba 	bgt.w	800a13c <_dtoa_r+0x884>
 8009fc8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009fca:	2a00      	cmp	r2, #0
 8009fcc:	f000 80b2 	beq.w	800a134 <_dtoa_r+0x87c>
 8009fd0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009fd4:	9e07      	ldr	r6, [sp, #28]
 8009fd6:	9d04      	ldr	r5, [sp, #16]
 8009fd8:	9a04      	ldr	r2, [sp, #16]
 8009fda:	441a      	add	r2, r3
 8009fdc:	9204      	str	r2, [sp, #16]
 8009fde:	9a05      	ldr	r2, [sp, #20]
 8009fe0:	2101      	movs	r1, #1
 8009fe2:	441a      	add	r2, r3
 8009fe4:	4620      	mov	r0, r4
 8009fe6:	9205      	str	r2, [sp, #20]
 8009fe8:	f000 fc52 	bl	800a890 <__i2b>
 8009fec:	4607      	mov	r7, r0
 8009fee:	2d00      	cmp	r5, #0
 8009ff0:	dd0c      	ble.n	800a00c <_dtoa_r+0x754>
 8009ff2:	9b05      	ldr	r3, [sp, #20]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	dd09      	ble.n	800a00c <_dtoa_r+0x754>
 8009ff8:	42ab      	cmp	r3, r5
 8009ffa:	9a04      	ldr	r2, [sp, #16]
 8009ffc:	bfa8      	it	ge
 8009ffe:	462b      	movge	r3, r5
 800a000:	1ad2      	subs	r2, r2, r3
 800a002:	9204      	str	r2, [sp, #16]
 800a004:	9a05      	ldr	r2, [sp, #20]
 800a006:	1aed      	subs	r5, r5, r3
 800a008:	1ad3      	subs	r3, r2, r3
 800a00a:	9305      	str	r3, [sp, #20]
 800a00c:	9b07      	ldr	r3, [sp, #28]
 800a00e:	b31b      	cbz	r3, 800a058 <_dtoa_r+0x7a0>
 800a010:	9b08      	ldr	r3, [sp, #32]
 800a012:	2b00      	cmp	r3, #0
 800a014:	f000 80af 	beq.w	800a176 <_dtoa_r+0x8be>
 800a018:	2e00      	cmp	r6, #0
 800a01a:	dd13      	ble.n	800a044 <_dtoa_r+0x78c>
 800a01c:	4639      	mov	r1, r7
 800a01e:	4632      	mov	r2, r6
 800a020:	4620      	mov	r0, r4
 800a022:	f000 fcf5 	bl	800aa10 <__pow5mult>
 800a026:	ee18 2a10 	vmov	r2, s16
 800a02a:	4601      	mov	r1, r0
 800a02c:	4607      	mov	r7, r0
 800a02e:	4620      	mov	r0, r4
 800a030:	f000 fc44 	bl	800a8bc <__multiply>
 800a034:	ee18 1a10 	vmov	r1, s16
 800a038:	4680      	mov	r8, r0
 800a03a:	4620      	mov	r0, r4
 800a03c:	f000 fb70 	bl	800a720 <_Bfree>
 800a040:	ee08 8a10 	vmov	s16, r8
 800a044:	9b07      	ldr	r3, [sp, #28]
 800a046:	1b9a      	subs	r2, r3, r6
 800a048:	d006      	beq.n	800a058 <_dtoa_r+0x7a0>
 800a04a:	ee18 1a10 	vmov	r1, s16
 800a04e:	4620      	mov	r0, r4
 800a050:	f000 fcde 	bl	800aa10 <__pow5mult>
 800a054:	ee08 0a10 	vmov	s16, r0
 800a058:	2101      	movs	r1, #1
 800a05a:	4620      	mov	r0, r4
 800a05c:	f000 fc18 	bl	800a890 <__i2b>
 800a060:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a062:	2b00      	cmp	r3, #0
 800a064:	4606      	mov	r6, r0
 800a066:	f340 8088 	ble.w	800a17a <_dtoa_r+0x8c2>
 800a06a:	461a      	mov	r2, r3
 800a06c:	4601      	mov	r1, r0
 800a06e:	4620      	mov	r0, r4
 800a070:	f000 fcce 	bl	800aa10 <__pow5mult>
 800a074:	9b06      	ldr	r3, [sp, #24]
 800a076:	2b01      	cmp	r3, #1
 800a078:	4606      	mov	r6, r0
 800a07a:	f340 8081 	ble.w	800a180 <_dtoa_r+0x8c8>
 800a07e:	f04f 0800 	mov.w	r8, #0
 800a082:	6933      	ldr	r3, [r6, #16]
 800a084:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a088:	6918      	ldr	r0, [r3, #16]
 800a08a:	f000 fbb1 	bl	800a7f0 <__hi0bits>
 800a08e:	f1c0 0020 	rsb	r0, r0, #32
 800a092:	9b05      	ldr	r3, [sp, #20]
 800a094:	4418      	add	r0, r3
 800a096:	f010 001f 	ands.w	r0, r0, #31
 800a09a:	f000 8092 	beq.w	800a1c2 <_dtoa_r+0x90a>
 800a09e:	f1c0 0320 	rsb	r3, r0, #32
 800a0a2:	2b04      	cmp	r3, #4
 800a0a4:	f340 808a 	ble.w	800a1bc <_dtoa_r+0x904>
 800a0a8:	f1c0 001c 	rsb	r0, r0, #28
 800a0ac:	9b04      	ldr	r3, [sp, #16]
 800a0ae:	4403      	add	r3, r0
 800a0b0:	9304      	str	r3, [sp, #16]
 800a0b2:	9b05      	ldr	r3, [sp, #20]
 800a0b4:	4403      	add	r3, r0
 800a0b6:	4405      	add	r5, r0
 800a0b8:	9305      	str	r3, [sp, #20]
 800a0ba:	9b04      	ldr	r3, [sp, #16]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	dd07      	ble.n	800a0d0 <_dtoa_r+0x818>
 800a0c0:	ee18 1a10 	vmov	r1, s16
 800a0c4:	461a      	mov	r2, r3
 800a0c6:	4620      	mov	r0, r4
 800a0c8:	f000 fcfc 	bl	800aac4 <__lshift>
 800a0cc:	ee08 0a10 	vmov	s16, r0
 800a0d0:	9b05      	ldr	r3, [sp, #20]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	dd05      	ble.n	800a0e2 <_dtoa_r+0x82a>
 800a0d6:	4631      	mov	r1, r6
 800a0d8:	461a      	mov	r2, r3
 800a0da:	4620      	mov	r0, r4
 800a0dc:	f000 fcf2 	bl	800aac4 <__lshift>
 800a0e0:	4606      	mov	r6, r0
 800a0e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d06e      	beq.n	800a1c6 <_dtoa_r+0x90e>
 800a0e8:	ee18 0a10 	vmov	r0, s16
 800a0ec:	4631      	mov	r1, r6
 800a0ee:	f000 fd59 	bl	800aba4 <__mcmp>
 800a0f2:	2800      	cmp	r0, #0
 800a0f4:	da67      	bge.n	800a1c6 <_dtoa_r+0x90e>
 800a0f6:	9b00      	ldr	r3, [sp, #0]
 800a0f8:	3b01      	subs	r3, #1
 800a0fa:	ee18 1a10 	vmov	r1, s16
 800a0fe:	9300      	str	r3, [sp, #0]
 800a100:	220a      	movs	r2, #10
 800a102:	2300      	movs	r3, #0
 800a104:	4620      	mov	r0, r4
 800a106:	f000 fb2d 	bl	800a764 <__multadd>
 800a10a:	9b08      	ldr	r3, [sp, #32]
 800a10c:	ee08 0a10 	vmov	s16, r0
 800a110:	2b00      	cmp	r3, #0
 800a112:	f000 81b1 	beq.w	800a478 <_dtoa_r+0xbc0>
 800a116:	2300      	movs	r3, #0
 800a118:	4639      	mov	r1, r7
 800a11a:	220a      	movs	r2, #10
 800a11c:	4620      	mov	r0, r4
 800a11e:	f000 fb21 	bl	800a764 <__multadd>
 800a122:	9b02      	ldr	r3, [sp, #8]
 800a124:	2b00      	cmp	r3, #0
 800a126:	4607      	mov	r7, r0
 800a128:	f300 808e 	bgt.w	800a248 <_dtoa_r+0x990>
 800a12c:	9b06      	ldr	r3, [sp, #24]
 800a12e:	2b02      	cmp	r3, #2
 800a130:	dc51      	bgt.n	800a1d6 <_dtoa_r+0x91e>
 800a132:	e089      	b.n	800a248 <_dtoa_r+0x990>
 800a134:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a136:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a13a:	e74b      	b.n	8009fd4 <_dtoa_r+0x71c>
 800a13c:	9b03      	ldr	r3, [sp, #12]
 800a13e:	1e5e      	subs	r6, r3, #1
 800a140:	9b07      	ldr	r3, [sp, #28]
 800a142:	42b3      	cmp	r3, r6
 800a144:	bfbf      	itttt	lt
 800a146:	9b07      	ldrlt	r3, [sp, #28]
 800a148:	9607      	strlt	r6, [sp, #28]
 800a14a:	1af2      	sublt	r2, r6, r3
 800a14c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a14e:	bfb6      	itet	lt
 800a150:	189b      	addlt	r3, r3, r2
 800a152:	1b9e      	subge	r6, r3, r6
 800a154:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a156:	9b03      	ldr	r3, [sp, #12]
 800a158:	bfb8      	it	lt
 800a15a:	2600      	movlt	r6, #0
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	bfb7      	itett	lt
 800a160:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a164:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a168:	1a9d      	sublt	r5, r3, r2
 800a16a:	2300      	movlt	r3, #0
 800a16c:	e734      	b.n	8009fd8 <_dtoa_r+0x720>
 800a16e:	9e07      	ldr	r6, [sp, #28]
 800a170:	9d04      	ldr	r5, [sp, #16]
 800a172:	9f08      	ldr	r7, [sp, #32]
 800a174:	e73b      	b.n	8009fee <_dtoa_r+0x736>
 800a176:	9a07      	ldr	r2, [sp, #28]
 800a178:	e767      	b.n	800a04a <_dtoa_r+0x792>
 800a17a:	9b06      	ldr	r3, [sp, #24]
 800a17c:	2b01      	cmp	r3, #1
 800a17e:	dc18      	bgt.n	800a1b2 <_dtoa_r+0x8fa>
 800a180:	f1ba 0f00 	cmp.w	sl, #0
 800a184:	d115      	bne.n	800a1b2 <_dtoa_r+0x8fa>
 800a186:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a18a:	b993      	cbnz	r3, 800a1b2 <_dtoa_r+0x8fa>
 800a18c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a190:	0d1b      	lsrs	r3, r3, #20
 800a192:	051b      	lsls	r3, r3, #20
 800a194:	b183      	cbz	r3, 800a1b8 <_dtoa_r+0x900>
 800a196:	9b04      	ldr	r3, [sp, #16]
 800a198:	3301      	adds	r3, #1
 800a19a:	9304      	str	r3, [sp, #16]
 800a19c:	9b05      	ldr	r3, [sp, #20]
 800a19e:	3301      	adds	r3, #1
 800a1a0:	9305      	str	r3, [sp, #20]
 800a1a2:	f04f 0801 	mov.w	r8, #1
 800a1a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	f47f af6a 	bne.w	800a082 <_dtoa_r+0x7ca>
 800a1ae:	2001      	movs	r0, #1
 800a1b0:	e76f      	b.n	800a092 <_dtoa_r+0x7da>
 800a1b2:	f04f 0800 	mov.w	r8, #0
 800a1b6:	e7f6      	b.n	800a1a6 <_dtoa_r+0x8ee>
 800a1b8:	4698      	mov	r8, r3
 800a1ba:	e7f4      	b.n	800a1a6 <_dtoa_r+0x8ee>
 800a1bc:	f43f af7d 	beq.w	800a0ba <_dtoa_r+0x802>
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	301c      	adds	r0, #28
 800a1c4:	e772      	b.n	800a0ac <_dtoa_r+0x7f4>
 800a1c6:	9b03      	ldr	r3, [sp, #12]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	dc37      	bgt.n	800a23c <_dtoa_r+0x984>
 800a1cc:	9b06      	ldr	r3, [sp, #24]
 800a1ce:	2b02      	cmp	r3, #2
 800a1d0:	dd34      	ble.n	800a23c <_dtoa_r+0x984>
 800a1d2:	9b03      	ldr	r3, [sp, #12]
 800a1d4:	9302      	str	r3, [sp, #8]
 800a1d6:	9b02      	ldr	r3, [sp, #8]
 800a1d8:	b96b      	cbnz	r3, 800a1f6 <_dtoa_r+0x93e>
 800a1da:	4631      	mov	r1, r6
 800a1dc:	2205      	movs	r2, #5
 800a1de:	4620      	mov	r0, r4
 800a1e0:	f000 fac0 	bl	800a764 <__multadd>
 800a1e4:	4601      	mov	r1, r0
 800a1e6:	4606      	mov	r6, r0
 800a1e8:	ee18 0a10 	vmov	r0, s16
 800a1ec:	f000 fcda 	bl	800aba4 <__mcmp>
 800a1f0:	2800      	cmp	r0, #0
 800a1f2:	f73f adbb 	bgt.w	8009d6c <_dtoa_r+0x4b4>
 800a1f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1f8:	9d01      	ldr	r5, [sp, #4]
 800a1fa:	43db      	mvns	r3, r3
 800a1fc:	9300      	str	r3, [sp, #0]
 800a1fe:	f04f 0800 	mov.w	r8, #0
 800a202:	4631      	mov	r1, r6
 800a204:	4620      	mov	r0, r4
 800a206:	f000 fa8b 	bl	800a720 <_Bfree>
 800a20a:	2f00      	cmp	r7, #0
 800a20c:	f43f aea4 	beq.w	8009f58 <_dtoa_r+0x6a0>
 800a210:	f1b8 0f00 	cmp.w	r8, #0
 800a214:	d005      	beq.n	800a222 <_dtoa_r+0x96a>
 800a216:	45b8      	cmp	r8, r7
 800a218:	d003      	beq.n	800a222 <_dtoa_r+0x96a>
 800a21a:	4641      	mov	r1, r8
 800a21c:	4620      	mov	r0, r4
 800a21e:	f000 fa7f 	bl	800a720 <_Bfree>
 800a222:	4639      	mov	r1, r7
 800a224:	4620      	mov	r0, r4
 800a226:	f000 fa7b 	bl	800a720 <_Bfree>
 800a22a:	e695      	b.n	8009f58 <_dtoa_r+0x6a0>
 800a22c:	2600      	movs	r6, #0
 800a22e:	4637      	mov	r7, r6
 800a230:	e7e1      	b.n	800a1f6 <_dtoa_r+0x93e>
 800a232:	9700      	str	r7, [sp, #0]
 800a234:	4637      	mov	r7, r6
 800a236:	e599      	b.n	8009d6c <_dtoa_r+0x4b4>
 800a238:	40240000 	.word	0x40240000
 800a23c:	9b08      	ldr	r3, [sp, #32]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	f000 80ca 	beq.w	800a3d8 <_dtoa_r+0xb20>
 800a244:	9b03      	ldr	r3, [sp, #12]
 800a246:	9302      	str	r3, [sp, #8]
 800a248:	2d00      	cmp	r5, #0
 800a24a:	dd05      	ble.n	800a258 <_dtoa_r+0x9a0>
 800a24c:	4639      	mov	r1, r7
 800a24e:	462a      	mov	r2, r5
 800a250:	4620      	mov	r0, r4
 800a252:	f000 fc37 	bl	800aac4 <__lshift>
 800a256:	4607      	mov	r7, r0
 800a258:	f1b8 0f00 	cmp.w	r8, #0
 800a25c:	d05b      	beq.n	800a316 <_dtoa_r+0xa5e>
 800a25e:	6879      	ldr	r1, [r7, #4]
 800a260:	4620      	mov	r0, r4
 800a262:	f000 fa1d 	bl	800a6a0 <_Balloc>
 800a266:	4605      	mov	r5, r0
 800a268:	b928      	cbnz	r0, 800a276 <_dtoa_r+0x9be>
 800a26a:	4b87      	ldr	r3, [pc, #540]	; (800a488 <_dtoa_r+0xbd0>)
 800a26c:	4602      	mov	r2, r0
 800a26e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a272:	f7ff bb3b 	b.w	80098ec <_dtoa_r+0x34>
 800a276:	693a      	ldr	r2, [r7, #16]
 800a278:	3202      	adds	r2, #2
 800a27a:	0092      	lsls	r2, r2, #2
 800a27c:	f107 010c 	add.w	r1, r7, #12
 800a280:	300c      	adds	r0, #12
 800a282:	f7fe fda5 	bl	8008dd0 <memcpy>
 800a286:	2201      	movs	r2, #1
 800a288:	4629      	mov	r1, r5
 800a28a:	4620      	mov	r0, r4
 800a28c:	f000 fc1a 	bl	800aac4 <__lshift>
 800a290:	9b01      	ldr	r3, [sp, #4]
 800a292:	f103 0901 	add.w	r9, r3, #1
 800a296:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a29a:	4413      	add	r3, r2
 800a29c:	9305      	str	r3, [sp, #20]
 800a29e:	f00a 0301 	and.w	r3, sl, #1
 800a2a2:	46b8      	mov	r8, r7
 800a2a4:	9304      	str	r3, [sp, #16]
 800a2a6:	4607      	mov	r7, r0
 800a2a8:	4631      	mov	r1, r6
 800a2aa:	ee18 0a10 	vmov	r0, s16
 800a2ae:	f7ff fa78 	bl	80097a2 <quorem>
 800a2b2:	4641      	mov	r1, r8
 800a2b4:	9002      	str	r0, [sp, #8]
 800a2b6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a2ba:	ee18 0a10 	vmov	r0, s16
 800a2be:	f000 fc71 	bl	800aba4 <__mcmp>
 800a2c2:	463a      	mov	r2, r7
 800a2c4:	9003      	str	r0, [sp, #12]
 800a2c6:	4631      	mov	r1, r6
 800a2c8:	4620      	mov	r0, r4
 800a2ca:	f000 fc87 	bl	800abdc <__mdiff>
 800a2ce:	68c2      	ldr	r2, [r0, #12]
 800a2d0:	f109 3bff 	add.w	fp, r9, #4294967295
 800a2d4:	4605      	mov	r5, r0
 800a2d6:	bb02      	cbnz	r2, 800a31a <_dtoa_r+0xa62>
 800a2d8:	4601      	mov	r1, r0
 800a2da:	ee18 0a10 	vmov	r0, s16
 800a2de:	f000 fc61 	bl	800aba4 <__mcmp>
 800a2e2:	4602      	mov	r2, r0
 800a2e4:	4629      	mov	r1, r5
 800a2e6:	4620      	mov	r0, r4
 800a2e8:	9207      	str	r2, [sp, #28]
 800a2ea:	f000 fa19 	bl	800a720 <_Bfree>
 800a2ee:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a2f2:	ea43 0102 	orr.w	r1, r3, r2
 800a2f6:	9b04      	ldr	r3, [sp, #16]
 800a2f8:	430b      	orrs	r3, r1
 800a2fa:	464d      	mov	r5, r9
 800a2fc:	d10f      	bne.n	800a31e <_dtoa_r+0xa66>
 800a2fe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a302:	d02a      	beq.n	800a35a <_dtoa_r+0xaa2>
 800a304:	9b03      	ldr	r3, [sp, #12]
 800a306:	2b00      	cmp	r3, #0
 800a308:	dd02      	ble.n	800a310 <_dtoa_r+0xa58>
 800a30a:	9b02      	ldr	r3, [sp, #8]
 800a30c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a310:	f88b a000 	strb.w	sl, [fp]
 800a314:	e775      	b.n	800a202 <_dtoa_r+0x94a>
 800a316:	4638      	mov	r0, r7
 800a318:	e7ba      	b.n	800a290 <_dtoa_r+0x9d8>
 800a31a:	2201      	movs	r2, #1
 800a31c:	e7e2      	b.n	800a2e4 <_dtoa_r+0xa2c>
 800a31e:	9b03      	ldr	r3, [sp, #12]
 800a320:	2b00      	cmp	r3, #0
 800a322:	db04      	blt.n	800a32e <_dtoa_r+0xa76>
 800a324:	9906      	ldr	r1, [sp, #24]
 800a326:	430b      	orrs	r3, r1
 800a328:	9904      	ldr	r1, [sp, #16]
 800a32a:	430b      	orrs	r3, r1
 800a32c:	d122      	bne.n	800a374 <_dtoa_r+0xabc>
 800a32e:	2a00      	cmp	r2, #0
 800a330:	ddee      	ble.n	800a310 <_dtoa_r+0xa58>
 800a332:	ee18 1a10 	vmov	r1, s16
 800a336:	2201      	movs	r2, #1
 800a338:	4620      	mov	r0, r4
 800a33a:	f000 fbc3 	bl	800aac4 <__lshift>
 800a33e:	4631      	mov	r1, r6
 800a340:	ee08 0a10 	vmov	s16, r0
 800a344:	f000 fc2e 	bl	800aba4 <__mcmp>
 800a348:	2800      	cmp	r0, #0
 800a34a:	dc03      	bgt.n	800a354 <_dtoa_r+0xa9c>
 800a34c:	d1e0      	bne.n	800a310 <_dtoa_r+0xa58>
 800a34e:	f01a 0f01 	tst.w	sl, #1
 800a352:	d0dd      	beq.n	800a310 <_dtoa_r+0xa58>
 800a354:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a358:	d1d7      	bne.n	800a30a <_dtoa_r+0xa52>
 800a35a:	2339      	movs	r3, #57	; 0x39
 800a35c:	f88b 3000 	strb.w	r3, [fp]
 800a360:	462b      	mov	r3, r5
 800a362:	461d      	mov	r5, r3
 800a364:	3b01      	subs	r3, #1
 800a366:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a36a:	2a39      	cmp	r2, #57	; 0x39
 800a36c:	d071      	beq.n	800a452 <_dtoa_r+0xb9a>
 800a36e:	3201      	adds	r2, #1
 800a370:	701a      	strb	r2, [r3, #0]
 800a372:	e746      	b.n	800a202 <_dtoa_r+0x94a>
 800a374:	2a00      	cmp	r2, #0
 800a376:	dd07      	ble.n	800a388 <_dtoa_r+0xad0>
 800a378:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a37c:	d0ed      	beq.n	800a35a <_dtoa_r+0xaa2>
 800a37e:	f10a 0301 	add.w	r3, sl, #1
 800a382:	f88b 3000 	strb.w	r3, [fp]
 800a386:	e73c      	b.n	800a202 <_dtoa_r+0x94a>
 800a388:	9b05      	ldr	r3, [sp, #20]
 800a38a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a38e:	4599      	cmp	r9, r3
 800a390:	d047      	beq.n	800a422 <_dtoa_r+0xb6a>
 800a392:	ee18 1a10 	vmov	r1, s16
 800a396:	2300      	movs	r3, #0
 800a398:	220a      	movs	r2, #10
 800a39a:	4620      	mov	r0, r4
 800a39c:	f000 f9e2 	bl	800a764 <__multadd>
 800a3a0:	45b8      	cmp	r8, r7
 800a3a2:	ee08 0a10 	vmov	s16, r0
 800a3a6:	f04f 0300 	mov.w	r3, #0
 800a3aa:	f04f 020a 	mov.w	r2, #10
 800a3ae:	4641      	mov	r1, r8
 800a3b0:	4620      	mov	r0, r4
 800a3b2:	d106      	bne.n	800a3c2 <_dtoa_r+0xb0a>
 800a3b4:	f000 f9d6 	bl	800a764 <__multadd>
 800a3b8:	4680      	mov	r8, r0
 800a3ba:	4607      	mov	r7, r0
 800a3bc:	f109 0901 	add.w	r9, r9, #1
 800a3c0:	e772      	b.n	800a2a8 <_dtoa_r+0x9f0>
 800a3c2:	f000 f9cf 	bl	800a764 <__multadd>
 800a3c6:	4639      	mov	r1, r7
 800a3c8:	4680      	mov	r8, r0
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	220a      	movs	r2, #10
 800a3ce:	4620      	mov	r0, r4
 800a3d0:	f000 f9c8 	bl	800a764 <__multadd>
 800a3d4:	4607      	mov	r7, r0
 800a3d6:	e7f1      	b.n	800a3bc <_dtoa_r+0xb04>
 800a3d8:	9b03      	ldr	r3, [sp, #12]
 800a3da:	9302      	str	r3, [sp, #8]
 800a3dc:	9d01      	ldr	r5, [sp, #4]
 800a3de:	ee18 0a10 	vmov	r0, s16
 800a3e2:	4631      	mov	r1, r6
 800a3e4:	f7ff f9dd 	bl	80097a2 <quorem>
 800a3e8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a3ec:	9b01      	ldr	r3, [sp, #4]
 800a3ee:	f805 ab01 	strb.w	sl, [r5], #1
 800a3f2:	1aea      	subs	r2, r5, r3
 800a3f4:	9b02      	ldr	r3, [sp, #8]
 800a3f6:	4293      	cmp	r3, r2
 800a3f8:	dd09      	ble.n	800a40e <_dtoa_r+0xb56>
 800a3fa:	ee18 1a10 	vmov	r1, s16
 800a3fe:	2300      	movs	r3, #0
 800a400:	220a      	movs	r2, #10
 800a402:	4620      	mov	r0, r4
 800a404:	f000 f9ae 	bl	800a764 <__multadd>
 800a408:	ee08 0a10 	vmov	s16, r0
 800a40c:	e7e7      	b.n	800a3de <_dtoa_r+0xb26>
 800a40e:	9b02      	ldr	r3, [sp, #8]
 800a410:	2b00      	cmp	r3, #0
 800a412:	bfc8      	it	gt
 800a414:	461d      	movgt	r5, r3
 800a416:	9b01      	ldr	r3, [sp, #4]
 800a418:	bfd8      	it	le
 800a41a:	2501      	movle	r5, #1
 800a41c:	441d      	add	r5, r3
 800a41e:	f04f 0800 	mov.w	r8, #0
 800a422:	ee18 1a10 	vmov	r1, s16
 800a426:	2201      	movs	r2, #1
 800a428:	4620      	mov	r0, r4
 800a42a:	f000 fb4b 	bl	800aac4 <__lshift>
 800a42e:	4631      	mov	r1, r6
 800a430:	ee08 0a10 	vmov	s16, r0
 800a434:	f000 fbb6 	bl	800aba4 <__mcmp>
 800a438:	2800      	cmp	r0, #0
 800a43a:	dc91      	bgt.n	800a360 <_dtoa_r+0xaa8>
 800a43c:	d102      	bne.n	800a444 <_dtoa_r+0xb8c>
 800a43e:	f01a 0f01 	tst.w	sl, #1
 800a442:	d18d      	bne.n	800a360 <_dtoa_r+0xaa8>
 800a444:	462b      	mov	r3, r5
 800a446:	461d      	mov	r5, r3
 800a448:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a44c:	2a30      	cmp	r2, #48	; 0x30
 800a44e:	d0fa      	beq.n	800a446 <_dtoa_r+0xb8e>
 800a450:	e6d7      	b.n	800a202 <_dtoa_r+0x94a>
 800a452:	9a01      	ldr	r2, [sp, #4]
 800a454:	429a      	cmp	r2, r3
 800a456:	d184      	bne.n	800a362 <_dtoa_r+0xaaa>
 800a458:	9b00      	ldr	r3, [sp, #0]
 800a45a:	3301      	adds	r3, #1
 800a45c:	9300      	str	r3, [sp, #0]
 800a45e:	2331      	movs	r3, #49	; 0x31
 800a460:	7013      	strb	r3, [r2, #0]
 800a462:	e6ce      	b.n	800a202 <_dtoa_r+0x94a>
 800a464:	4b09      	ldr	r3, [pc, #36]	; (800a48c <_dtoa_r+0xbd4>)
 800a466:	f7ff ba95 	b.w	8009994 <_dtoa_r+0xdc>
 800a46a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	f47f aa6e 	bne.w	800994e <_dtoa_r+0x96>
 800a472:	4b07      	ldr	r3, [pc, #28]	; (800a490 <_dtoa_r+0xbd8>)
 800a474:	f7ff ba8e 	b.w	8009994 <_dtoa_r+0xdc>
 800a478:	9b02      	ldr	r3, [sp, #8]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	dcae      	bgt.n	800a3dc <_dtoa_r+0xb24>
 800a47e:	9b06      	ldr	r3, [sp, #24]
 800a480:	2b02      	cmp	r3, #2
 800a482:	f73f aea8 	bgt.w	800a1d6 <_dtoa_r+0x91e>
 800a486:	e7a9      	b.n	800a3dc <_dtoa_r+0xb24>
 800a488:	0800be83 	.word	0x0800be83
 800a48c:	0800bde0 	.word	0x0800bde0
 800a490:	0800be04 	.word	0x0800be04

0800a494 <std>:
 800a494:	2300      	movs	r3, #0
 800a496:	b510      	push	{r4, lr}
 800a498:	4604      	mov	r4, r0
 800a49a:	e9c0 3300 	strd	r3, r3, [r0]
 800a49e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a4a2:	6083      	str	r3, [r0, #8]
 800a4a4:	8181      	strh	r1, [r0, #12]
 800a4a6:	6643      	str	r3, [r0, #100]	; 0x64
 800a4a8:	81c2      	strh	r2, [r0, #14]
 800a4aa:	6183      	str	r3, [r0, #24]
 800a4ac:	4619      	mov	r1, r3
 800a4ae:	2208      	movs	r2, #8
 800a4b0:	305c      	adds	r0, #92	; 0x5c
 800a4b2:	f7fe fc9b 	bl	8008dec <memset>
 800a4b6:	4b05      	ldr	r3, [pc, #20]	; (800a4cc <std+0x38>)
 800a4b8:	6263      	str	r3, [r4, #36]	; 0x24
 800a4ba:	4b05      	ldr	r3, [pc, #20]	; (800a4d0 <std+0x3c>)
 800a4bc:	62a3      	str	r3, [r4, #40]	; 0x28
 800a4be:	4b05      	ldr	r3, [pc, #20]	; (800a4d4 <std+0x40>)
 800a4c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a4c2:	4b05      	ldr	r3, [pc, #20]	; (800a4d8 <std+0x44>)
 800a4c4:	6224      	str	r4, [r4, #32]
 800a4c6:	6323      	str	r3, [r4, #48]	; 0x30
 800a4c8:	bd10      	pop	{r4, pc}
 800a4ca:	bf00      	nop
 800a4cc:	0800b521 	.word	0x0800b521
 800a4d0:	0800b543 	.word	0x0800b543
 800a4d4:	0800b57b 	.word	0x0800b57b
 800a4d8:	0800b59f 	.word	0x0800b59f

0800a4dc <_cleanup_r>:
 800a4dc:	4901      	ldr	r1, [pc, #4]	; (800a4e4 <_cleanup_r+0x8>)
 800a4de:	f000 b8af 	b.w	800a640 <_fwalk_reent>
 800a4e2:	bf00      	nop
 800a4e4:	0800b8b5 	.word	0x0800b8b5

0800a4e8 <__sfmoreglue>:
 800a4e8:	b570      	push	{r4, r5, r6, lr}
 800a4ea:	2268      	movs	r2, #104	; 0x68
 800a4ec:	1e4d      	subs	r5, r1, #1
 800a4ee:	4355      	muls	r5, r2
 800a4f0:	460e      	mov	r6, r1
 800a4f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a4f6:	f000 fcd9 	bl	800aeac <_malloc_r>
 800a4fa:	4604      	mov	r4, r0
 800a4fc:	b140      	cbz	r0, 800a510 <__sfmoreglue+0x28>
 800a4fe:	2100      	movs	r1, #0
 800a500:	e9c0 1600 	strd	r1, r6, [r0]
 800a504:	300c      	adds	r0, #12
 800a506:	60a0      	str	r0, [r4, #8]
 800a508:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a50c:	f7fe fc6e 	bl	8008dec <memset>
 800a510:	4620      	mov	r0, r4
 800a512:	bd70      	pop	{r4, r5, r6, pc}

0800a514 <__sfp_lock_acquire>:
 800a514:	4801      	ldr	r0, [pc, #4]	; (800a51c <__sfp_lock_acquire+0x8>)
 800a516:	f000 b8b8 	b.w	800a68a <__retarget_lock_acquire_recursive>
 800a51a:	bf00      	nop
 800a51c:	200006f9 	.word	0x200006f9

0800a520 <__sfp_lock_release>:
 800a520:	4801      	ldr	r0, [pc, #4]	; (800a528 <__sfp_lock_release+0x8>)
 800a522:	f000 b8b3 	b.w	800a68c <__retarget_lock_release_recursive>
 800a526:	bf00      	nop
 800a528:	200006f9 	.word	0x200006f9

0800a52c <__sinit_lock_acquire>:
 800a52c:	4801      	ldr	r0, [pc, #4]	; (800a534 <__sinit_lock_acquire+0x8>)
 800a52e:	f000 b8ac 	b.w	800a68a <__retarget_lock_acquire_recursive>
 800a532:	bf00      	nop
 800a534:	200006fa 	.word	0x200006fa

0800a538 <__sinit_lock_release>:
 800a538:	4801      	ldr	r0, [pc, #4]	; (800a540 <__sinit_lock_release+0x8>)
 800a53a:	f000 b8a7 	b.w	800a68c <__retarget_lock_release_recursive>
 800a53e:	bf00      	nop
 800a540:	200006fa 	.word	0x200006fa

0800a544 <__sinit>:
 800a544:	b510      	push	{r4, lr}
 800a546:	4604      	mov	r4, r0
 800a548:	f7ff fff0 	bl	800a52c <__sinit_lock_acquire>
 800a54c:	69a3      	ldr	r3, [r4, #24]
 800a54e:	b11b      	cbz	r3, 800a558 <__sinit+0x14>
 800a550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a554:	f7ff bff0 	b.w	800a538 <__sinit_lock_release>
 800a558:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a55c:	6523      	str	r3, [r4, #80]	; 0x50
 800a55e:	4b13      	ldr	r3, [pc, #76]	; (800a5ac <__sinit+0x68>)
 800a560:	4a13      	ldr	r2, [pc, #76]	; (800a5b0 <__sinit+0x6c>)
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	62a2      	str	r2, [r4, #40]	; 0x28
 800a566:	42a3      	cmp	r3, r4
 800a568:	bf04      	itt	eq
 800a56a:	2301      	moveq	r3, #1
 800a56c:	61a3      	streq	r3, [r4, #24]
 800a56e:	4620      	mov	r0, r4
 800a570:	f000 f820 	bl	800a5b4 <__sfp>
 800a574:	6060      	str	r0, [r4, #4]
 800a576:	4620      	mov	r0, r4
 800a578:	f000 f81c 	bl	800a5b4 <__sfp>
 800a57c:	60a0      	str	r0, [r4, #8]
 800a57e:	4620      	mov	r0, r4
 800a580:	f000 f818 	bl	800a5b4 <__sfp>
 800a584:	2200      	movs	r2, #0
 800a586:	60e0      	str	r0, [r4, #12]
 800a588:	2104      	movs	r1, #4
 800a58a:	6860      	ldr	r0, [r4, #4]
 800a58c:	f7ff ff82 	bl	800a494 <std>
 800a590:	68a0      	ldr	r0, [r4, #8]
 800a592:	2201      	movs	r2, #1
 800a594:	2109      	movs	r1, #9
 800a596:	f7ff ff7d 	bl	800a494 <std>
 800a59a:	68e0      	ldr	r0, [r4, #12]
 800a59c:	2202      	movs	r2, #2
 800a59e:	2112      	movs	r1, #18
 800a5a0:	f7ff ff78 	bl	800a494 <std>
 800a5a4:	2301      	movs	r3, #1
 800a5a6:	61a3      	str	r3, [r4, #24]
 800a5a8:	e7d2      	b.n	800a550 <__sinit+0xc>
 800a5aa:	bf00      	nop
 800a5ac:	0800bdcc 	.word	0x0800bdcc
 800a5b0:	0800a4dd 	.word	0x0800a4dd

0800a5b4 <__sfp>:
 800a5b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5b6:	4607      	mov	r7, r0
 800a5b8:	f7ff ffac 	bl	800a514 <__sfp_lock_acquire>
 800a5bc:	4b1e      	ldr	r3, [pc, #120]	; (800a638 <__sfp+0x84>)
 800a5be:	681e      	ldr	r6, [r3, #0]
 800a5c0:	69b3      	ldr	r3, [r6, #24]
 800a5c2:	b913      	cbnz	r3, 800a5ca <__sfp+0x16>
 800a5c4:	4630      	mov	r0, r6
 800a5c6:	f7ff ffbd 	bl	800a544 <__sinit>
 800a5ca:	3648      	adds	r6, #72	; 0x48
 800a5cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a5d0:	3b01      	subs	r3, #1
 800a5d2:	d503      	bpl.n	800a5dc <__sfp+0x28>
 800a5d4:	6833      	ldr	r3, [r6, #0]
 800a5d6:	b30b      	cbz	r3, 800a61c <__sfp+0x68>
 800a5d8:	6836      	ldr	r6, [r6, #0]
 800a5da:	e7f7      	b.n	800a5cc <__sfp+0x18>
 800a5dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a5e0:	b9d5      	cbnz	r5, 800a618 <__sfp+0x64>
 800a5e2:	4b16      	ldr	r3, [pc, #88]	; (800a63c <__sfp+0x88>)
 800a5e4:	60e3      	str	r3, [r4, #12]
 800a5e6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a5ea:	6665      	str	r5, [r4, #100]	; 0x64
 800a5ec:	f000 f84c 	bl	800a688 <__retarget_lock_init_recursive>
 800a5f0:	f7ff ff96 	bl	800a520 <__sfp_lock_release>
 800a5f4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a5f8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a5fc:	6025      	str	r5, [r4, #0]
 800a5fe:	61a5      	str	r5, [r4, #24]
 800a600:	2208      	movs	r2, #8
 800a602:	4629      	mov	r1, r5
 800a604:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a608:	f7fe fbf0 	bl	8008dec <memset>
 800a60c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a610:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a614:	4620      	mov	r0, r4
 800a616:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a618:	3468      	adds	r4, #104	; 0x68
 800a61a:	e7d9      	b.n	800a5d0 <__sfp+0x1c>
 800a61c:	2104      	movs	r1, #4
 800a61e:	4638      	mov	r0, r7
 800a620:	f7ff ff62 	bl	800a4e8 <__sfmoreglue>
 800a624:	4604      	mov	r4, r0
 800a626:	6030      	str	r0, [r6, #0]
 800a628:	2800      	cmp	r0, #0
 800a62a:	d1d5      	bne.n	800a5d8 <__sfp+0x24>
 800a62c:	f7ff ff78 	bl	800a520 <__sfp_lock_release>
 800a630:	230c      	movs	r3, #12
 800a632:	603b      	str	r3, [r7, #0]
 800a634:	e7ee      	b.n	800a614 <__sfp+0x60>
 800a636:	bf00      	nop
 800a638:	0800bdcc 	.word	0x0800bdcc
 800a63c:	ffff0001 	.word	0xffff0001

0800a640 <_fwalk_reent>:
 800a640:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a644:	4606      	mov	r6, r0
 800a646:	4688      	mov	r8, r1
 800a648:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a64c:	2700      	movs	r7, #0
 800a64e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a652:	f1b9 0901 	subs.w	r9, r9, #1
 800a656:	d505      	bpl.n	800a664 <_fwalk_reent+0x24>
 800a658:	6824      	ldr	r4, [r4, #0]
 800a65a:	2c00      	cmp	r4, #0
 800a65c:	d1f7      	bne.n	800a64e <_fwalk_reent+0xe>
 800a65e:	4638      	mov	r0, r7
 800a660:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a664:	89ab      	ldrh	r3, [r5, #12]
 800a666:	2b01      	cmp	r3, #1
 800a668:	d907      	bls.n	800a67a <_fwalk_reent+0x3a>
 800a66a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a66e:	3301      	adds	r3, #1
 800a670:	d003      	beq.n	800a67a <_fwalk_reent+0x3a>
 800a672:	4629      	mov	r1, r5
 800a674:	4630      	mov	r0, r6
 800a676:	47c0      	blx	r8
 800a678:	4307      	orrs	r7, r0
 800a67a:	3568      	adds	r5, #104	; 0x68
 800a67c:	e7e9      	b.n	800a652 <_fwalk_reent+0x12>
	...

0800a680 <_localeconv_r>:
 800a680:	4800      	ldr	r0, [pc, #0]	; (800a684 <_localeconv_r+0x4>)
 800a682:	4770      	bx	lr
 800a684:	20000188 	.word	0x20000188

0800a688 <__retarget_lock_init_recursive>:
 800a688:	4770      	bx	lr

0800a68a <__retarget_lock_acquire_recursive>:
 800a68a:	4770      	bx	lr

0800a68c <__retarget_lock_release_recursive>:
 800a68c:	4770      	bx	lr
	...

0800a690 <malloc>:
 800a690:	4b02      	ldr	r3, [pc, #8]	; (800a69c <malloc+0xc>)
 800a692:	4601      	mov	r1, r0
 800a694:	6818      	ldr	r0, [r3, #0]
 800a696:	f000 bc09 	b.w	800aeac <_malloc_r>
 800a69a:	bf00      	nop
 800a69c:	20000034 	.word	0x20000034

0800a6a0 <_Balloc>:
 800a6a0:	b570      	push	{r4, r5, r6, lr}
 800a6a2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a6a4:	4604      	mov	r4, r0
 800a6a6:	460d      	mov	r5, r1
 800a6a8:	b976      	cbnz	r6, 800a6c8 <_Balloc+0x28>
 800a6aa:	2010      	movs	r0, #16
 800a6ac:	f7ff fff0 	bl	800a690 <malloc>
 800a6b0:	4602      	mov	r2, r0
 800a6b2:	6260      	str	r0, [r4, #36]	; 0x24
 800a6b4:	b920      	cbnz	r0, 800a6c0 <_Balloc+0x20>
 800a6b6:	4b18      	ldr	r3, [pc, #96]	; (800a718 <_Balloc+0x78>)
 800a6b8:	4818      	ldr	r0, [pc, #96]	; (800a71c <_Balloc+0x7c>)
 800a6ba:	2166      	movs	r1, #102	; 0x66
 800a6bc:	f001 f846 	bl	800b74c <__assert_func>
 800a6c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a6c4:	6006      	str	r6, [r0, #0]
 800a6c6:	60c6      	str	r6, [r0, #12]
 800a6c8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a6ca:	68f3      	ldr	r3, [r6, #12]
 800a6cc:	b183      	cbz	r3, 800a6f0 <_Balloc+0x50>
 800a6ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6d0:	68db      	ldr	r3, [r3, #12]
 800a6d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a6d6:	b9b8      	cbnz	r0, 800a708 <_Balloc+0x68>
 800a6d8:	2101      	movs	r1, #1
 800a6da:	fa01 f605 	lsl.w	r6, r1, r5
 800a6de:	1d72      	adds	r2, r6, #5
 800a6e0:	0092      	lsls	r2, r2, #2
 800a6e2:	4620      	mov	r0, r4
 800a6e4:	f000 fb60 	bl	800ada8 <_calloc_r>
 800a6e8:	b160      	cbz	r0, 800a704 <_Balloc+0x64>
 800a6ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a6ee:	e00e      	b.n	800a70e <_Balloc+0x6e>
 800a6f0:	2221      	movs	r2, #33	; 0x21
 800a6f2:	2104      	movs	r1, #4
 800a6f4:	4620      	mov	r0, r4
 800a6f6:	f000 fb57 	bl	800ada8 <_calloc_r>
 800a6fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6fc:	60f0      	str	r0, [r6, #12]
 800a6fe:	68db      	ldr	r3, [r3, #12]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d1e4      	bne.n	800a6ce <_Balloc+0x2e>
 800a704:	2000      	movs	r0, #0
 800a706:	bd70      	pop	{r4, r5, r6, pc}
 800a708:	6802      	ldr	r2, [r0, #0]
 800a70a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a70e:	2300      	movs	r3, #0
 800a710:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a714:	e7f7      	b.n	800a706 <_Balloc+0x66>
 800a716:	bf00      	nop
 800a718:	0800be11 	.word	0x0800be11
 800a71c:	0800bef4 	.word	0x0800bef4

0800a720 <_Bfree>:
 800a720:	b570      	push	{r4, r5, r6, lr}
 800a722:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a724:	4605      	mov	r5, r0
 800a726:	460c      	mov	r4, r1
 800a728:	b976      	cbnz	r6, 800a748 <_Bfree+0x28>
 800a72a:	2010      	movs	r0, #16
 800a72c:	f7ff ffb0 	bl	800a690 <malloc>
 800a730:	4602      	mov	r2, r0
 800a732:	6268      	str	r0, [r5, #36]	; 0x24
 800a734:	b920      	cbnz	r0, 800a740 <_Bfree+0x20>
 800a736:	4b09      	ldr	r3, [pc, #36]	; (800a75c <_Bfree+0x3c>)
 800a738:	4809      	ldr	r0, [pc, #36]	; (800a760 <_Bfree+0x40>)
 800a73a:	218a      	movs	r1, #138	; 0x8a
 800a73c:	f001 f806 	bl	800b74c <__assert_func>
 800a740:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a744:	6006      	str	r6, [r0, #0]
 800a746:	60c6      	str	r6, [r0, #12]
 800a748:	b13c      	cbz	r4, 800a75a <_Bfree+0x3a>
 800a74a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a74c:	6862      	ldr	r2, [r4, #4]
 800a74e:	68db      	ldr	r3, [r3, #12]
 800a750:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a754:	6021      	str	r1, [r4, #0]
 800a756:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a75a:	bd70      	pop	{r4, r5, r6, pc}
 800a75c:	0800be11 	.word	0x0800be11
 800a760:	0800bef4 	.word	0x0800bef4

0800a764 <__multadd>:
 800a764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a768:	690d      	ldr	r5, [r1, #16]
 800a76a:	4607      	mov	r7, r0
 800a76c:	460c      	mov	r4, r1
 800a76e:	461e      	mov	r6, r3
 800a770:	f101 0c14 	add.w	ip, r1, #20
 800a774:	2000      	movs	r0, #0
 800a776:	f8dc 3000 	ldr.w	r3, [ip]
 800a77a:	b299      	uxth	r1, r3
 800a77c:	fb02 6101 	mla	r1, r2, r1, r6
 800a780:	0c1e      	lsrs	r6, r3, #16
 800a782:	0c0b      	lsrs	r3, r1, #16
 800a784:	fb02 3306 	mla	r3, r2, r6, r3
 800a788:	b289      	uxth	r1, r1
 800a78a:	3001      	adds	r0, #1
 800a78c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a790:	4285      	cmp	r5, r0
 800a792:	f84c 1b04 	str.w	r1, [ip], #4
 800a796:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a79a:	dcec      	bgt.n	800a776 <__multadd+0x12>
 800a79c:	b30e      	cbz	r6, 800a7e2 <__multadd+0x7e>
 800a79e:	68a3      	ldr	r3, [r4, #8]
 800a7a0:	42ab      	cmp	r3, r5
 800a7a2:	dc19      	bgt.n	800a7d8 <__multadd+0x74>
 800a7a4:	6861      	ldr	r1, [r4, #4]
 800a7a6:	4638      	mov	r0, r7
 800a7a8:	3101      	adds	r1, #1
 800a7aa:	f7ff ff79 	bl	800a6a0 <_Balloc>
 800a7ae:	4680      	mov	r8, r0
 800a7b0:	b928      	cbnz	r0, 800a7be <__multadd+0x5a>
 800a7b2:	4602      	mov	r2, r0
 800a7b4:	4b0c      	ldr	r3, [pc, #48]	; (800a7e8 <__multadd+0x84>)
 800a7b6:	480d      	ldr	r0, [pc, #52]	; (800a7ec <__multadd+0x88>)
 800a7b8:	21b5      	movs	r1, #181	; 0xb5
 800a7ba:	f000 ffc7 	bl	800b74c <__assert_func>
 800a7be:	6922      	ldr	r2, [r4, #16]
 800a7c0:	3202      	adds	r2, #2
 800a7c2:	f104 010c 	add.w	r1, r4, #12
 800a7c6:	0092      	lsls	r2, r2, #2
 800a7c8:	300c      	adds	r0, #12
 800a7ca:	f7fe fb01 	bl	8008dd0 <memcpy>
 800a7ce:	4621      	mov	r1, r4
 800a7d0:	4638      	mov	r0, r7
 800a7d2:	f7ff ffa5 	bl	800a720 <_Bfree>
 800a7d6:	4644      	mov	r4, r8
 800a7d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a7dc:	3501      	adds	r5, #1
 800a7de:	615e      	str	r6, [r3, #20]
 800a7e0:	6125      	str	r5, [r4, #16]
 800a7e2:	4620      	mov	r0, r4
 800a7e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7e8:	0800be83 	.word	0x0800be83
 800a7ec:	0800bef4 	.word	0x0800bef4

0800a7f0 <__hi0bits>:
 800a7f0:	0c03      	lsrs	r3, r0, #16
 800a7f2:	041b      	lsls	r3, r3, #16
 800a7f4:	b9d3      	cbnz	r3, 800a82c <__hi0bits+0x3c>
 800a7f6:	0400      	lsls	r0, r0, #16
 800a7f8:	2310      	movs	r3, #16
 800a7fa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a7fe:	bf04      	itt	eq
 800a800:	0200      	lsleq	r0, r0, #8
 800a802:	3308      	addeq	r3, #8
 800a804:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a808:	bf04      	itt	eq
 800a80a:	0100      	lsleq	r0, r0, #4
 800a80c:	3304      	addeq	r3, #4
 800a80e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a812:	bf04      	itt	eq
 800a814:	0080      	lsleq	r0, r0, #2
 800a816:	3302      	addeq	r3, #2
 800a818:	2800      	cmp	r0, #0
 800a81a:	db05      	blt.n	800a828 <__hi0bits+0x38>
 800a81c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a820:	f103 0301 	add.w	r3, r3, #1
 800a824:	bf08      	it	eq
 800a826:	2320      	moveq	r3, #32
 800a828:	4618      	mov	r0, r3
 800a82a:	4770      	bx	lr
 800a82c:	2300      	movs	r3, #0
 800a82e:	e7e4      	b.n	800a7fa <__hi0bits+0xa>

0800a830 <__lo0bits>:
 800a830:	6803      	ldr	r3, [r0, #0]
 800a832:	f013 0207 	ands.w	r2, r3, #7
 800a836:	4601      	mov	r1, r0
 800a838:	d00b      	beq.n	800a852 <__lo0bits+0x22>
 800a83a:	07da      	lsls	r2, r3, #31
 800a83c:	d423      	bmi.n	800a886 <__lo0bits+0x56>
 800a83e:	0798      	lsls	r0, r3, #30
 800a840:	bf49      	itett	mi
 800a842:	085b      	lsrmi	r3, r3, #1
 800a844:	089b      	lsrpl	r3, r3, #2
 800a846:	2001      	movmi	r0, #1
 800a848:	600b      	strmi	r3, [r1, #0]
 800a84a:	bf5c      	itt	pl
 800a84c:	600b      	strpl	r3, [r1, #0]
 800a84e:	2002      	movpl	r0, #2
 800a850:	4770      	bx	lr
 800a852:	b298      	uxth	r0, r3
 800a854:	b9a8      	cbnz	r0, 800a882 <__lo0bits+0x52>
 800a856:	0c1b      	lsrs	r3, r3, #16
 800a858:	2010      	movs	r0, #16
 800a85a:	b2da      	uxtb	r2, r3
 800a85c:	b90a      	cbnz	r2, 800a862 <__lo0bits+0x32>
 800a85e:	3008      	adds	r0, #8
 800a860:	0a1b      	lsrs	r3, r3, #8
 800a862:	071a      	lsls	r2, r3, #28
 800a864:	bf04      	itt	eq
 800a866:	091b      	lsreq	r3, r3, #4
 800a868:	3004      	addeq	r0, #4
 800a86a:	079a      	lsls	r2, r3, #30
 800a86c:	bf04      	itt	eq
 800a86e:	089b      	lsreq	r3, r3, #2
 800a870:	3002      	addeq	r0, #2
 800a872:	07da      	lsls	r2, r3, #31
 800a874:	d403      	bmi.n	800a87e <__lo0bits+0x4e>
 800a876:	085b      	lsrs	r3, r3, #1
 800a878:	f100 0001 	add.w	r0, r0, #1
 800a87c:	d005      	beq.n	800a88a <__lo0bits+0x5a>
 800a87e:	600b      	str	r3, [r1, #0]
 800a880:	4770      	bx	lr
 800a882:	4610      	mov	r0, r2
 800a884:	e7e9      	b.n	800a85a <__lo0bits+0x2a>
 800a886:	2000      	movs	r0, #0
 800a888:	4770      	bx	lr
 800a88a:	2020      	movs	r0, #32
 800a88c:	4770      	bx	lr
	...

0800a890 <__i2b>:
 800a890:	b510      	push	{r4, lr}
 800a892:	460c      	mov	r4, r1
 800a894:	2101      	movs	r1, #1
 800a896:	f7ff ff03 	bl	800a6a0 <_Balloc>
 800a89a:	4602      	mov	r2, r0
 800a89c:	b928      	cbnz	r0, 800a8aa <__i2b+0x1a>
 800a89e:	4b05      	ldr	r3, [pc, #20]	; (800a8b4 <__i2b+0x24>)
 800a8a0:	4805      	ldr	r0, [pc, #20]	; (800a8b8 <__i2b+0x28>)
 800a8a2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a8a6:	f000 ff51 	bl	800b74c <__assert_func>
 800a8aa:	2301      	movs	r3, #1
 800a8ac:	6144      	str	r4, [r0, #20]
 800a8ae:	6103      	str	r3, [r0, #16]
 800a8b0:	bd10      	pop	{r4, pc}
 800a8b2:	bf00      	nop
 800a8b4:	0800be83 	.word	0x0800be83
 800a8b8:	0800bef4 	.word	0x0800bef4

0800a8bc <__multiply>:
 800a8bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8c0:	4691      	mov	r9, r2
 800a8c2:	690a      	ldr	r2, [r1, #16]
 800a8c4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a8c8:	429a      	cmp	r2, r3
 800a8ca:	bfb8      	it	lt
 800a8cc:	460b      	movlt	r3, r1
 800a8ce:	460c      	mov	r4, r1
 800a8d0:	bfbc      	itt	lt
 800a8d2:	464c      	movlt	r4, r9
 800a8d4:	4699      	movlt	r9, r3
 800a8d6:	6927      	ldr	r7, [r4, #16]
 800a8d8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a8dc:	68a3      	ldr	r3, [r4, #8]
 800a8de:	6861      	ldr	r1, [r4, #4]
 800a8e0:	eb07 060a 	add.w	r6, r7, sl
 800a8e4:	42b3      	cmp	r3, r6
 800a8e6:	b085      	sub	sp, #20
 800a8e8:	bfb8      	it	lt
 800a8ea:	3101      	addlt	r1, #1
 800a8ec:	f7ff fed8 	bl	800a6a0 <_Balloc>
 800a8f0:	b930      	cbnz	r0, 800a900 <__multiply+0x44>
 800a8f2:	4602      	mov	r2, r0
 800a8f4:	4b44      	ldr	r3, [pc, #272]	; (800aa08 <__multiply+0x14c>)
 800a8f6:	4845      	ldr	r0, [pc, #276]	; (800aa0c <__multiply+0x150>)
 800a8f8:	f240 115d 	movw	r1, #349	; 0x15d
 800a8fc:	f000 ff26 	bl	800b74c <__assert_func>
 800a900:	f100 0514 	add.w	r5, r0, #20
 800a904:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a908:	462b      	mov	r3, r5
 800a90a:	2200      	movs	r2, #0
 800a90c:	4543      	cmp	r3, r8
 800a90e:	d321      	bcc.n	800a954 <__multiply+0x98>
 800a910:	f104 0314 	add.w	r3, r4, #20
 800a914:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a918:	f109 0314 	add.w	r3, r9, #20
 800a91c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a920:	9202      	str	r2, [sp, #8]
 800a922:	1b3a      	subs	r2, r7, r4
 800a924:	3a15      	subs	r2, #21
 800a926:	f022 0203 	bic.w	r2, r2, #3
 800a92a:	3204      	adds	r2, #4
 800a92c:	f104 0115 	add.w	r1, r4, #21
 800a930:	428f      	cmp	r7, r1
 800a932:	bf38      	it	cc
 800a934:	2204      	movcc	r2, #4
 800a936:	9201      	str	r2, [sp, #4]
 800a938:	9a02      	ldr	r2, [sp, #8]
 800a93a:	9303      	str	r3, [sp, #12]
 800a93c:	429a      	cmp	r2, r3
 800a93e:	d80c      	bhi.n	800a95a <__multiply+0x9e>
 800a940:	2e00      	cmp	r6, #0
 800a942:	dd03      	ble.n	800a94c <__multiply+0x90>
 800a944:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d05a      	beq.n	800aa02 <__multiply+0x146>
 800a94c:	6106      	str	r6, [r0, #16]
 800a94e:	b005      	add	sp, #20
 800a950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a954:	f843 2b04 	str.w	r2, [r3], #4
 800a958:	e7d8      	b.n	800a90c <__multiply+0x50>
 800a95a:	f8b3 a000 	ldrh.w	sl, [r3]
 800a95e:	f1ba 0f00 	cmp.w	sl, #0
 800a962:	d024      	beq.n	800a9ae <__multiply+0xf2>
 800a964:	f104 0e14 	add.w	lr, r4, #20
 800a968:	46a9      	mov	r9, r5
 800a96a:	f04f 0c00 	mov.w	ip, #0
 800a96e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a972:	f8d9 1000 	ldr.w	r1, [r9]
 800a976:	fa1f fb82 	uxth.w	fp, r2
 800a97a:	b289      	uxth	r1, r1
 800a97c:	fb0a 110b 	mla	r1, sl, fp, r1
 800a980:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a984:	f8d9 2000 	ldr.w	r2, [r9]
 800a988:	4461      	add	r1, ip
 800a98a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a98e:	fb0a c20b 	mla	r2, sl, fp, ip
 800a992:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a996:	b289      	uxth	r1, r1
 800a998:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a99c:	4577      	cmp	r7, lr
 800a99e:	f849 1b04 	str.w	r1, [r9], #4
 800a9a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a9a6:	d8e2      	bhi.n	800a96e <__multiply+0xb2>
 800a9a8:	9a01      	ldr	r2, [sp, #4]
 800a9aa:	f845 c002 	str.w	ip, [r5, r2]
 800a9ae:	9a03      	ldr	r2, [sp, #12]
 800a9b0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a9b4:	3304      	adds	r3, #4
 800a9b6:	f1b9 0f00 	cmp.w	r9, #0
 800a9ba:	d020      	beq.n	800a9fe <__multiply+0x142>
 800a9bc:	6829      	ldr	r1, [r5, #0]
 800a9be:	f104 0c14 	add.w	ip, r4, #20
 800a9c2:	46ae      	mov	lr, r5
 800a9c4:	f04f 0a00 	mov.w	sl, #0
 800a9c8:	f8bc b000 	ldrh.w	fp, [ip]
 800a9cc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a9d0:	fb09 220b 	mla	r2, r9, fp, r2
 800a9d4:	4492      	add	sl, r2
 800a9d6:	b289      	uxth	r1, r1
 800a9d8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a9dc:	f84e 1b04 	str.w	r1, [lr], #4
 800a9e0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a9e4:	f8be 1000 	ldrh.w	r1, [lr]
 800a9e8:	0c12      	lsrs	r2, r2, #16
 800a9ea:	fb09 1102 	mla	r1, r9, r2, r1
 800a9ee:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a9f2:	4567      	cmp	r7, ip
 800a9f4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a9f8:	d8e6      	bhi.n	800a9c8 <__multiply+0x10c>
 800a9fa:	9a01      	ldr	r2, [sp, #4]
 800a9fc:	50a9      	str	r1, [r5, r2]
 800a9fe:	3504      	adds	r5, #4
 800aa00:	e79a      	b.n	800a938 <__multiply+0x7c>
 800aa02:	3e01      	subs	r6, #1
 800aa04:	e79c      	b.n	800a940 <__multiply+0x84>
 800aa06:	bf00      	nop
 800aa08:	0800be83 	.word	0x0800be83
 800aa0c:	0800bef4 	.word	0x0800bef4

0800aa10 <__pow5mult>:
 800aa10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa14:	4615      	mov	r5, r2
 800aa16:	f012 0203 	ands.w	r2, r2, #3
 800aa1a:	4606      	mov	r6, r0
 800aa1c:	460f      	mov	r7, r1
 800aa1e:	d007      	beq.n	800aa30 <__pow5mult+0x20>
 800aa20:	4c25      	ldr	r4, [pc, #148]	; (800aab8 <__pow5mult+0xa8>)
 800aa22:	3a01      	subs	r2, #1
 800aa24:	2300      	movs	r3, #0
 800aa26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aa2a:	f7ff fe9b 	bl	800a764 <__multadd>
 800aa2e:	4607      	mov	r7, r0
 800aa30:	10ad      	asrs	r5, r5, #2
 800aa32:	d03d      	beq.n	800aab0 <__pow5mult+0xa0>
 800aa34:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800aa36:	b97c      	cbnz	r4, 800aa58 <__pow5mult+0x48>
 800aa38:	2010      	movs	r0, #16
 800aa3a:	f7ff fe29 	bl	800a690 <malloc>
 800aa3e:	4602      	mov	r2, r0
 800aa40:	6270      	str	r0, [r6, #36]	; 0x24
 800aa42:	b928      	cbnz	r0, 800aa50 <__pow5mult+0x40>
 800aa44:	4b1d      	ldr	r3, [pc, #116]	; (800aabc <__pow5mult+0xac>)
 800aa46:	481e      	ldr	r0, [pc, #120]	; (800aac0 <__pow5mult+0xb0>)
 800aa48:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800aa4c:	f000 fe7e 	bl	800b74c <__assert_func>
 800aa50:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aa54:	6004      	str	r4, [r0, #0]
 800aa56:	60c4      	str	r4, [r0, #12]
 800aa58:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800aa5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aa60:	b94c      	cbnz	r4, 800aa76 <__pow5mult+0x66>
 800aa62:	f240 2171 	movw	r1, #625	; 0x271
 800aa66:	4630      	mov	r0, r6
 800aa68:	f7ff ff12 	bl	800a890 <__i2b>
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	f8c8 0008 	str.w	r0, [r8, #8]
 800aa72:	4604      	mov	r4, r0
 800aa74:	6003      	str	r3, [r0, #0]
 800aa76:	f04f 0900 	mov.w	r9, #0
 800aa7a:	07eb      	lsls	r3, r5, #31
 800aa7c:	d50a      	bpl.n	800aa94 <__pow5mult+0x84>
 800aa7e:	4639      	mov	r1, r7
 800aa80:	4622      	mov	r2, r4
 800aa82:	4630      	mov	r0, r6
 800aa84:	f7ff ff1a 	bl	800a8bc <__multiply>
 800aa88:	4639      	mov	r1, r7
 800aa8a:	4680      	mov	r8, r0
 800aa8c:	4630      	mov	r0, r6
 800aa8e:	f7ff fe47 	bl	800a720 <_Bfree>
 800aa92:	4647      	mov	r7, r8
 800aa94:	106d      	asrs	r5, r5, #1
 800aa96:	d00b      	beq.n	800aab0 <__pow5mult+0xa0>
 800aa98:	6820      	ldr	r0, [r4, #0]
 800aa9a:	b938      	cbnz	r0, 800aaac <__pow5mult+0x9c>
 800aa9c:	4622      	mov	r2, r4
 800aa9e:	4621      	mov	r1, r4
 800aaa0:	4630      	mov	r0, r6
 800aaa2:	f7ff ff0b 	bl	800a8bc <__multiply>
 800aaa6:	6020      	str	r0, [r4, #0]
 800aaa8:	f8c0 9000 	str.w	r9, [r0]
 800aaac:	4604      	mov	r4, r0
 800aaae:	e7e4      	b.n	800aa7a <__pow5mult+0x6a>
 800aab0:	4638      	mov	r0, r7
 800aab2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aab6:	bf00      	nop
 800aab8:	0800c040 	.word	0x0800c040
 800aabc:	0800be11 	.word	0x0800be11
 800aac0:	0800bef4 	.word	0x0800bef4

0800aac4 <__lshift>:
 800aac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aac8:	460c      	mov	r4, r1
 800aaca:	6849      	ldr	r1, [r1, #4]
 800aacc:	6923      	ldr	r3, [r4, #16]
 800aace:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800aad2:	68a3      	ldr	r3, [r4, #8]
 800aad4:	4607      	mov	r7, r0
 800aad6:	4691      	mov	r9, r2
 800aad8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aadc:	f108 0601 	add.w	r6, r8, #1
 800aae0:	42b3      	cmp	r3, r6
 800aae2:	db0b      	blt.n	800aafc <__lshift+0x38>
 800aae4:	4638      	mov	r0, r7
 800aae6:	f7ff fddb 	bl	800a6a0 <_Balloc>
 800aaea:	4605      	mov	r5, r0
 800aaec:	b948      	cbnz	r0, 800ab02 <__lshift+0x3e>
 800aaee:	4602      	mov	r2, r0
 800aaf0:	4b2a      	ldr	r3, [pc, #168]	; (800ab9c <__lshift+0xd8>)
 800aaf2:	482b      	ldr	r0, [pc, #172]	; (800aba0 <__lshift+0xdc>)
 800aaf4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800aaf8:	f000 fe28 	bl	800b74c <__assert_func>
 800aafc:	3101      	adds	r1, #1
 800aafe:	005b      	lsls	r3, r3, #1
 800ab00:	e7ee      	b.n	800aae0 <__lshift+0x1c>
 800ab02:	2300      	movs	r3, #0
 800ab04:	f100 0114 	add.w	r1, r0, #20
 800ab08:	f100 0210 	add.w	r2, r0, #16
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	4553      	cmp	r3, sl
 800ab10:	db37      	blt.n	800ab82 <__lshift+0xbe>
 800ab12:	6920      	ldr	r0, [r4, #16]
 800ab14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ab18:	f104 0314 	add.w	r3, r4, #20
 800ab1c:	f019 091f 	ands.w	r9, r9, #31
 800ab20:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ab24:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ab28:	d02f      	beq.n	800ab8a <__lshift+0xc6>
 800ab2a:	f1c9 0e20 	rsb	lr, r9, #32
 800ab2e:	468a      	mov	sl, r1
 800ab30:	f04f 0c00 	mov.w	ip, #0
 800ab34:	681a      	ldr	r2, [r3, #0]
 800ab36:	fa02 f209 	lsl.w	r2, r2, r9
 800ab3a:	ea42 020c 	orr.w	r2, r2, ip
 800ab3e:	f84a 2b04 	str.w	r2, [sl], #4
 800ab42:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab46:	4298      	cmp	r0, r3
 800ab48:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ab4c:	d8f2      	bhi.n	800ab34 <__lshift+0x70>
 800ab4e:	1b03      	subs	r3, r0, r4
 800ab50:	3b15      	subs	r3, #21
 800ab52:	f023 0303 	bic.w	r3, r3, #3
 800ab56:	3304      	adds	r3, #4
 800ab58:	f104 0215 	add.w	r2, r4, #21
 800ab5c:	4290      	cmp	r0, r2
 800ab5e:	bf38      	it	cc
 800ab60:	2304      	movcc	r3, #4
 800ab62:	f841 c003 	str.w	ip, [r1, r3]
 800ab66:	f1bc 0f00 	cmp.w	ip, #0
 800ab6a:	d001      	beq.n	800ab70 <__lshift+0xac>
 800ab6c:	f108 0602 	add.w	r6, r8, #2
 800ab70:	3e01      	subs	r6, #1
 800ab72:	4638      	mov	r0, r7
 800ab74:	612e      	str	r6, [r5, #16]
 800ab76:	4621      	mov	r1, r4
 800ab78:	f7ff fdd2 	bl	800a720 <_Bfree>
 800ab7c:	4628      	mov	r0, r5
 800ab7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab82:	f842 0f04 	str.w	r0, [r2, #4]!
 800ab86:	3301      	adds	r3, #1
 800ab88:	e7c1      	b.n	800ab0e <__lshift+0x4a>
 800ab8a:	3904      	subs	r1, #4
 800ab8c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab90:	f841 2f04 	str.w	r2, [r1, #4]!
 800ab94:	4298      	cmp	r0, r3
 800ab96:	d8f9      	bhi.n	800ab8c <__lshift+0xc8>
 800ab98:	e7ea      	b.n	800ab70 <__lshift+0xac>
 800ab9a:	bf00      	nop
 800ab9c:	0800be83 	.word	0x0800be83
 800aba0:	0800bef4 	.word	0x0800bef4

0800aba4 <__mcmp>:
 800aba4:	b530      	push	{r4, r5, lr}
 800aba6:	6902      	ldr	r2, [r0, #16]
 800aba8:	690c      	ldr	r4, [r1, #16]
 800abaa:	1b12      	subs	r2, r2, r4
 800abac:	d10e      	bne.n	800abcc <__mcmp+0x28>
 800abae:	f100 0314 	add.w	r3, r0, #20
 800abb2:	3114      	adds	r1, #20
 800abb4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800abb8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800abbc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800abc0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800abc4:	42a5      	cmp	r5, r4
 800abc6:	d003      	beq.n	800abd0 <__mcmp+0x2c>
 800abc8:	d305      	bcc.n	800abd6 <__mcmp+0x32>
 800abca:	2201      	movs	r2, #1
 800abcc:	4610      	mov	r0, r2
 800abce:	bd30      	pop	{r4, r5, pc}
 800abd0:	4283      	cmp	r3, r0
 800abd2:	d3f3      	bcc.n	800abbc <__mcmp+0x18>
 800abd4:	e7fa      	b.n	800abcc <__mcmp+0x28>
 800abd6:	f04f 32ff 	mov.w	r2, #4294967295
 800abda:	e7f7      	b.n	800abcc <__mcmp+0x28>

0800abdc <__mdiff>:
 800abdc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abe0:	460c      	mov	r4, r1
 800abe2:	4606      	mov	r6, r0
 800abe4:	4611      	mov	r1, r2
 800abe6:	4620      	mov	r0, r4
 800abe8:	4690      	mov	r8, r2
 800abea:	f7ff ffdb 	bl	800aba4 <__mcmp>
 800abee:	1e05      	subs	r5, r0, #0
 800abf0:	d110      	bne.n	800ac14 <__mdiff+0x38>
 800abf2:	4629      	mov	r1, r5
 800abf4:	4630      	mov	r0, r6
 800abf6:	f7ff fd53 	bl	800a6a0 <_Balloc>
 800abfa:	b930      	cbnz	r0, 800ac0a <__mdiff+0x2e>
 800abfc:	4b3a      	ldr	r3, [pc, #232]	; (800ace8 <__mdiff+0x10c>)
 800abfe:	4602      	mov	r2, r0
 800ac00:	f240 2132 	movw	r1, #562	; 0x232
 800ac04:	4839      	ldr	r0, [pc, #228]	; (800acec <__mdiff+0x110>)
 800ac06:	f000 fda1 	bl	800b74c <__assert_func>
 800ac0a:	2301      	movs	r3, #1
 800ac0c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ac10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac14:	bfa4      	itt	ge
 800ac16:	4643      	movge	r3, r8
 800ac18:	46a0      	movge	r8, r4
 800ac1a:	4630      	mov	r0, r6
 800ac1c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ac20:	bfa6      	itte	ge
 800ac22:	461c      	movge	r4, r3
 800ac24:	2500      	movge	r5, #0
 800ac26:	2501      	movlt	r5, #1
 800ac28:	f7ff fd3a 	bl	800a6a0 <_Balloc>
 800ac2c:	b920      	cbnz	r0, 800ac38 <__mdiff+0x5c>
 800ac2e:	4b2e      	ldr	r3, [pc, #184]	; (800ace8 <__mdiff+0x10c>)
 800ac30:	4602      	mov	r2, r0
 800ac32:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ac36:	e7e5      	b.n	800ac04 <__mdiff+0x28>
 800ac38:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ac3c:	6926      	ldr	r6, [r4, #16]
 800ac3e:	60c5      	str	r5, [r0, #12]
 800ac40:	f104 0914 	add.w	r9, r4, #20
 800ac44:	f108 0514 	add.w	r5, r8, #20
 800ac48:	f100 0e14 	add.w	lr, r0, #20
 800ac4c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ac50:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ac54:	f108 0210 	add.w	r2, r8, #16
 800ac58:	46f2      	mov	sl, lr
 800ac5a:	2100      	movs	r1, #0
 800ac5c:	f859 3b04 	ldr.w	r3, [r9], #4
 800ac60:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ac64:	fa1f f883 	uxth.w	r8, r3
 800ac68:	fa11 f18b 	uxtah	r1, r1, fp
 800ac6c:	0c1b      	lsrs	r3, r3, #16
 800ac6e:	eba1 0808 	sub.w	r8, r1, r8
 800ac72:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ac76:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ac7a:	fa1f f888 	uxth.w	r8, r8
 800ac7e:	1419      	asrs	r1, r3, #16
 800ac80:	454e      	cmp	r6, r9
 800ac82:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ac86:	f84a 3b04 	str.w	r3, [sl], #4
 800ac8a:	d8e7      	bhi.n	800ac5c <__mdiff+0x80>
 800ac8c:	1b33      	subs	r3, r6, r4
 800ac8e:	3b15      	subs	r3, #21
 800ac90:	f023 0303 	bic.w	r3, r3, #3
 800ac94:	3304      	adds	r3, #4
 800ac96:	3415      	adds	r4, #21
 800ac98:	42a6      	cmp	r6, r4
 800ac9a:	bf38      	it	cc
 800ac9c:	2304      	movcc	r3, #4
 800ac9e:	441d      	add	r5, r3
 800aca0:	4473      	add	r3, lr
 800aca2:	469e      	mov	lr, r3
 800aca4:	462e      	mov	r6, r5
 800aca6:	4566      	cmp	r6, ip
 800aca8:	d30e      	bcc.n	800acc8 <__mdiff+0xec>
 800acaa:	f10c 0203 	add.w	r2, ip, #3
 800acae:	1b52      	subs	r2, r2, r5
 800acb0:	f022 0203 	bic.w	r2, r2, #3
 800acb4:	3d03      	subs	r5, #3
 800acb6:	45ac      	cmp	ip, r5
 800acb8:	bf38      	it	cc
 800acba:	2200      	movcc	r2, #0
 800acbc:	441a      	add	r2, r3
 800acbe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800acc2:	b17b      	cbz	r3, 800ace4 <__mdiff+0x108>
 800acc4:	6107      	str	r7, [r0, #16]
 800acc6:	e7a3      	b.n	800ac10 <__mdiff+0x34>
 800acc8:	f856 8b04 	ldr.w	r8, [r6], #4
 800accc:	fa11 f288 	uxtah	r2, r1, r8
 800acd0:	1414      	asrs	r4, r2, #16
 800acd2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800acd6:	b292      	uxth	r2, r2
 800acd8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800acdc:	f84e 2b04 	str.w	r2, [lr], #4
 800ace0:	1421      	asrs	r1, r4, #16
 800ace2:	e7e0      	b.n	800aca6 <__mdiff+0xca>
 800ace4:	3f01      	subs	r7, #1
 800ace6:	e7ea      	b.n	800acbe <__mdiff+0xe2>
 800ace8:	0800be83 	.word	0x0800be83
 800acec:	0800bef4 	.word	0x0800bef4

0800acf0 <__d2b>:
 800acf0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800acf4:	4689      	mov	r9, r1
 800acf6:	2101      	movs	r1, #1
 800acf8:	ec57 6b10 	vmov	r6, r7, d0
 800acfc:	4690      	mov	r8, r2
 800acfe:	f7ff fccf 	bl	800a6a0 <_Balloc>
 800ad02:	4604      	mov	r4, r0
 800ad04:	b930      	cbnz	r0, 800ad14 <__d2b+0x24>
 800ad06:	4602      	mov	r2, r0
 800ad08:	4b25      	ldr	r3, [pc, #148]	; (800ada0 <__d2b+0xb0>)
 800ad0a:	4826      	ldr	r0, [pc, #152]	; (800ada4 <__d2b+0xb4>)
 800ad0c:	f240 310a 	movw	r1, #778	; 0x30a
 800ad10:	f000 fd1c 	bl	800b74c <__assert_func>
 800ad14:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ad18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ad1c:	bb35      	cbnz	r5, 800ad6c <__d2b+0x7c>
 800ad1e:	2e00      	cmp	r6, #0
 800ad20:	9301      	str	r3, [sp, #4]
 800ad22:	d028      	beq.n	800ad76 <__d2b+0x86>
 800ad24:	4668      	mov	r0, sp
 800ad26:	9600      	str	r6, [sp, #0]
 800ad28:	f7ff fd82 	bl	800a830 <__lo0bits>
 800ad2c:	9900      	ldr	r1, [sp, #0]
 800ad2e:	b300      	cbz	r0, 800ad72 <__d2b+0x82>
 800ad30:	9a01      	ldr	r2, [sp, #4]
 800ad32:	f1c0 0320 	rsb	r3, r0, #32
 800ad36:	fa02 f303 	lsl.w	r3, r2, r3
 800ad3a:	430b      	orrs	r3, r1
 800ad3c:	40c2      	lsrs	r2, r0
 800ad3e:	6163      	str	r3, [r4, #20]
 800ad40:	9201      	str	r2, [sp, #4]
 800ad42:	9b01      	ldr	r3, [sp, #4]
 800ad44:	61a3      	str	r3, [r4, #24]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	bf14      	ite	ne
 800ad4a:	2202      	movne	r2, #2
 800ad4c:	2201      	moveq	r2, #1
 800ad4e:	6122      	str	r2, [r4, #16]
 800ad50:	b1d5      	cbz	r5, 800ad88 <__d2b+0x98>
 800ad52:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ad56:	4405      	add	r5, r0
 800ad58:	f8c9 5000 	str.w	r5, [r9]
 800ad5c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ad60:	f8c8 0000 	str.w	r0, [r8]
 800ad64:	4620      	mov	r0, r4
 800ad66:	b003      	add	sp, #12
 800ad68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ad70:	e7d5      	b.n	800ad1e <__d2b+0x2e>
 800ad72:	6161      	str	r1, [r4, #20]
 800ad74:	e7e5      	b.n	800ad42 <__d2b+0x52>
 800ad76:	a801      	add	r0, sp, #4
 800ad78:	f7ff fd5a 	bl	800a830 <__lo0bits>
 800ad7c:	9b01      	ldr	r3, [sp, #4]
 800ad7e:	6163      	str	r3, [r4, #20]
 800ad80:	2201      	movs	r2, #1
 800ad82:	6122      	str	r2, [r4, #16]
 800ad84:	3020      	adds	r0, #32
 800ad86:	e7e3      	b.n	800ad50 <__d2b+0x60>
 800ad88:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ad8c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ad90:	f8c9 0000 	str.w	r0, [r9]
 800ad94:	6918      	ldr	r0, [r3, #16]
 800ad96:	f7ff fd2b 	bl	800a7f0 <__hi0bits>
 800ad9a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ad9e:	e7df      	b.n	800ad60 <__d2b+0x70>
 800ada0:	0800be83 	.word	0x0800be83
 800ada4:	0800bef4 	.word	0x0800bef4

0800ada8 <_calloc_r>:
 800ada8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800adaa:	fba1 2402 	umull	r2, r4, r1, r2
 800adae:	b94c      	cbnz	r4, 800adc4 <_calloc_r+0x1c>
 800adb0:	4611      	mov	r1, r2
 800adb2:	9201      	str	r2, [sp, #4]
 800adb4:	f000 f87a 	bl	800aeac <_malloc_r>
 800adb8:	9a01      	ldr	r2, [sp, #4]
 800adba:	4605      	mov	r5, r0
 800adbc:	b930      	cbnz	r0, 800adcc <_calloc_r+0x24>
 800adbe:	4628      	mov	r0, r5
 800adc0:	b003      	add	sp, #12
 800adc2:	bd30      	pop	{r4, r5, pc}
 800adc4:	220c      	movs	r2, #12
 800adc6:	6002      	str	r2, [r0, #0]
 800adc8:	2500      	movs	r5, #0
 800adca:	e7f8      	b.n	800adbe <_calloc_r+0x16>
 800adcc:	4621      	mov	r1, r4
 800adce:	f7fe f80d 	bl	8008dec <memset>
 800add2:	e7f4      	b.n	800adbe <_calloc_r+0x16>

0800add4 <_free_r>:
 800add4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800add6:	2900      	cmp	r1, #0
 800add8:	d044      	beq.n	800ae64 <_free_r+0x90>
 800adda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800adde:	9001      	str	r0, [sp, #4]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	f1a1 0404 	sub.w	r4, r1, #4
 800ade6:	bfb8      	it	lt
 800ade8:	18e4      	addlt	r4, r4, r3
 800adea:	f000 fe55 	bl	800ba98 <__malloc_lock>
 800adee:	4a1e      	ldr	r2, [pc, #120]	; (800ae68 <_free_r+0x94>)
 800adf0:	9801      	ldr	r0, [sp, #4]
 800adf2:	6813      	ldr	r3, [r2, #0]
 800adf4:	b933      	cbnz	r3, 800ae04 <_free_r+0x30>
 800adf6:	6063      	str	r3, [r4, #4]
 800adf8:	6014      	str	r4, [r2, #0]
 800adfa:	b003      	add	sp, #12
 800adfc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ae00:	f000 be50 	b.w	800baa4 <__malloc_unlock>
 800ae04:	42a3      	cmp	r3, r4
 800ae06:	d908      	bls.n	800ae1a <_free_r+0x46>
 800ae08:	6825      	ldr	r5, [r4, #0]
 800ae0a:	1961      	adds	r1, r4, r5
 800ae0c:	428b      	cmp	r3, r1
 800ae0e:	bf01      	itttt	eq
 800ae10:	6819      	ldreq	r1, [r3, #0]
 800ae12:	685b      	ldreq	r3, [r3, #4]
 800ae14:	1949      	addeq	r1, r1, r5
 800ae16:	6021      	streq	r1, [r4, #0]
 800ae18:	e7ed      	b.n	800adf6 <_free_r+0x22>
 800ae1a:	461a      	mov	r2, r3
 800ae1c:	685b      	ldr	r3, [r3, #4]
 800ae1e:	b10b      	cbz	r3, 800ae24 <_free_r+0x50>
 800ae20:	42a3      	cmp	r3, r4
 800ae22:	d9fa      	bls.n	800ae1a <_free_r+0x46>
 800ae24:	6811      	ldr	r1, [r2, #0]
 800ae26:	1855      	adds	r5, r2, r1
 800ae28:	42a5      	cmp	r5, r4
 800ae2a:	d10b      	bne.n	800ae44 <_free_r+0x70>
 800ae2c:	6824      	ldr	r4, [r4, #0]
 800ae2e:	4421      	add	r1, r4
 800ae30:	1854      	adds	r4, r2, r1
 800ae32:	42a3      	cmp	r3, r4
 800ae34:	6011      	str	r1, [r2, #0]
 800ae36:	d1e0      	bne.n	800adfa <_free_r+0x26>
 800ae38:	681c      	ldr	r4, [r3, #0]
 800ae3a:	685b      	ldr	r3, [r3, #4]
 800ae3c:	6053      	str	r3, [r2, #4]
 800ae3e:	4421      	add	r1, r4
 800ae40:	6011      	str	r1, [r2, #0]
 800ae42:	e7da      	b.n	800adfa <_free_r+0x26>
 800ae44:	d902      	bls.n	800ae4c <_free_r+0x78>
 800ae46:	230c      	movs	r3, #12
 800ae48:	6003      	str	r3, [r0, #0]
 800ae4a:	e7d6      	b.n	800adfa <_free_r+0x26>
 800ae4c:	6825      	ldr	r5, [r4, #0]
 800ae4e:	1961      	adds	r1, r4, r5
 800ae50:	428b      	cmp	r3, r1
 800ae52:	bf04      	itt	eq
 800ae54:	6819      	ldreq	r1, [r3, #0]
 800ae56:	685b      	ldreq	r3, [r3, #4]
 800ae58:	6063      	str	r3, [r4, #4]
 800ae5a:	bf04      	itt	eq
 800ae5c:	1949      	addeq	r1, r1, r5
 800ae5e:	6021      	streq	r1, [r4, #0]
 800ae60:	6054      	str	r4, [r2, #4]
 800ae62:	e7ca      	b.n	800adfa <_free_r+0x26>
 800ae64:	b003      	add	sp, #12
 800ae66:	bd30      	pop	{r4, r5, pc}
 800ae68:	200006fc 	.word	0x200006fc

0800ae6c <sbrk_aligned>:
 800ae6c:	b570      	push	{r4, r5, r6, lr}
 800ae6e:	4e0e      	ldr	r6, [pc, #56]	; (800aea8 <sbrk_aligned+0x3c>)
 800ae70:	460c      	mov	r4, r1
 800ae72:	6831      	ldr	r1, [r6, #0]
 800ae74:	4605      	mov	r5, r0
 800ae76:	b911      	cbnz	r1, 800ae7e <sbrk_aligned+0x12>
 800ae78:	f000 fb42 	bl	800b500 <_sbrk_r>
 800ae7c:	6030      	str	r0, [r6, #0]
 800ae7e:	4621      	mov	r1, r4
 800ae80:	4628      	mov	r0, r5
 800ae82:	f000 fb3d 	bl	800b500 <_sbrk_r>
 800ae86:	1c43      	adds	r3, r0, #1
 800ae88:	d00a      	beq.n	800aea0 <sbrk_aligned+0x34>
 800ae8a:	1cc4      	adds	r4, r0, #3
 800ae8c:	f024 0403 	bic.w	r4, r4, #3
 800ae90:	42a0      	cmp	r0, r4
 800ae92:	d007      	beq.n	800aea4 <sbrk_aligned+0x38>
 800ae94:	1a21      	subs	r1, r4, r0
 800ae96:	4628      	mov	r0, r5
 800ae98:	f000 fb32 	bl	800b500 <_sbrk_r>
 800ae9c:	3001      	adds	r0, #1
 800ae9e:	d101      	bne.n	800aea4 <sbrk_aligned+0x38>
 800aea0:	f04f 34ff 	mov.w	r4, #4294967295
 800aea4:	4620      	mov	r0, r4
 800aea6:	bd70      	pop	{r4, r5, r6, pc}
 800aea8:	20000700 	.word	0x20000700

0800aeac <_malloc_r>:
 800aeac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aeb0:	1ccd      	adds	r5, r1, #3
 800aeb2:	f025 0503 	bic.w	r5, r5, #3
 800aeb6:	3508      	adds	r5, #8
 800aeb8:	2d0c      	cmp	r5, #12
 800aeba:	bf38      	it	cc
 800aebc:	250c      	movcc	r5, #12
 800aebe:	2d00      	cmp	r5, #0
 800aec0:	4607      	mov	r7, r0
 800aec2:	db01      	blt.n	800aec8 <_malloc_r+0x1c>
 800aec4:	42a9      	cmp	r1, r5
 800aec6:	d905      	bls.n	800aed4 <_malloc_r+0x28>
 800aec8:	230c      	movs	r3, #12
 800aeca:	603b      	str	r3, [r7, #0]
 800aecc:	2600      	movs	r6, #0
 800aece:	4630      	mov	r0, r6
 800aed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aed4:	4e2e      	ldr	r6, [pc, #184]	; (800af90 <_malloc_r+0xe4>)
 800aed6:	f000 fddf 	bl	800ba98 <__malloc_lock>
 800aeda:	6833      	ldr	r3, [r6, #0]
 800aedc:	461c      	mov	r4, r3
 800aede:	bb34      	cbnz	r4, 800af2e <_malloc_r+0x82>
 800aee0:	4629      	mov	r1, r5
 800aee2:	4638      	mov	r0, r7
 800aee4:	f7ff ffc2 	bl	800ae6c <sbrk_aligned>
 800aee8:	1c43      	adds	r3, r0, #1
 800aeea:	4604      	mov	r4, r0
 800aeec:	d14d      	bne.n	800af8a <_malloc_r+0xde>
 800aeee:	6834      	ldr	r4, [r6, #0]
 800aef0:	4626      	mov	r6, r4
 800aef2:	2e00      	cmp	r6, #0
 800aef4:	d140      	bne.n	800af78 <_malloc_r+0xcc>
 800aef6:	6823      	ldr	r3, [r4, #0]
 800aef8:	4631      	mov	r1, r6
 800aefa:	4638      	mov	r0, r7
 800aefc:	eb04 0803 	add.w	r8, r4, r3
 800af00:	f000 fafe 	bl	800b500 <_sbrk_r>
 800af04:	4580      	cmp	r8, r0
 800af06:	d13a      	bne.n	800af7e <_malloc_r+0xd2>
 800af08:	6821      	ldr	r1, [r4, #0]
 800af0a:	3503      	adds	r5, #3
 800af0c:	1a6d      	subs	r5, r5, r1
 800af0e:	f025 0503 	bic.w	r5, r5, #3
 800af12:	3508      	adds	r5, #8
 800af14:	2d0c      	cmp	r5, #12
 800af16:	bf38      	it	cc
 800af18:	250c      	movcc	r5, #12
 800af1a:	4629      	mov	r1, r5
 800af1c:	4638      	mov	r0, r7
 800af1e:	f7ff ffa5 	bl	800ae6c <sbrk_aligned>
 800af22:	3001      	adds	r0, #1
 800af24:	d02b      	beq.n	800af7e <_malloc_r+0xd2>
 800af26:	6823      	ldr	r3, [r4, #0]
 800af28:	442b      	add	r3, r5
 800af2a:	6023      	str	r3, [r4, #0]
 800af2c:	e00e      	b.n	800af4c <_malloc_r+0xa0>
 800af2e:	6822      	ldr	r2, [r4, #0]
 800af30:	1b52      	subs	r2, r2, r5
 800af32:	d41e      	bmi.n	800af72 <_malloc_r+0xc6>
 800af34:	2a0b      	cmp	r2, #11
 800af36:	d916      	bls.n	800af66 <_malloc_r+0xba>
 800af38:	1961      	adds	r1, r4, r5
 800af3a:	42a3      	cmp	r3, r4
 800af3c:	6025      	str	r5, [r4, #0]
 800af3e:	bf18      	it	ne
 800af40:	6059      	strne	r1, [r3, #4]
 800af42:	6863      	ldr	r3, [r4, #4]
 800af44:	bf08      	it	eq
 800af46:	6031      	streq	r1, [r6, #0]
 800af48:	5162      	str	r2, [r4, r5]
 800af4a:	604b      	str	r3, [r1, #4]
 800af4c:	4638      	mov	r0, r7
 800af4e:	f104 060b 	add.w	r6, r4, #11
 800af52:	f000 fda7 	bl	800baa4 <__malloc_unlock>
 800af56:	f026 0607 	bic.w	r6, r6, #7
 800af5a:	1d23      	adds	r3, r4, #4
 800af5c:	1af2      	subs	r2, r6, r3
 800af5e:	d0b6      	beq.n	800aece <_malloc_r+0x22>
 800af60:	1b9b      	subs	r3, r3, r6
 800af62:	50a3      	str	r3, [r4, r2]
 800af64:	e7b3      	b.n	800aece <_malloc_r+0x22>
 800af66:	6862      	ldr	r2, [r4, #4]
 800af68:	42a3      	cmp	r3, r4
 800af6a:	bf0c      	ite	eq
 800af6c:	6032      	streq	r2, [r6, #0]
 800af6e:	605a      	strne	r2, [r3, #4]
 800af70:	e7ec      	b.n	800af4c <_malloc_r+0xa0>
 800af72:	4623      	mov	r3, r4
 800af74:	6864      	ldr	r4, [r4, #4]
 800af76:	e7b2      	b.n	800aede <_malloc_r+0x32>
 800af78:	4634      	mov	r4, r6
 800af7a:	6876      	ldr	r6, [r6, #4]
 800af7c:	e7b9      	b.n	800aef2 <_malloc_r+0x46>
 800af7e:	230c      	movs	r3, #12
 800af80:	603b      	str	r3, [r7, #0]
 800af82:	4638      	mov	r0, r7
 800af84:	f000 fd8e 	bl	800baa4 <__malloc_unlock>
 800af88:	e7a1      	b.n	800aece <_malloc_r+0x22>
 800af8a:	6025      	str	r5, [r4, #0]
 800af8c:	e7de      	b.n	800af4c <_malloc_r+0xa0>
 800af8e:	bf00      	nop
 800af90:	200006fc 	.word	0x200006fc

0800af94 <__ssputs_r>:
 800af94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af98:	688e      	ldr	r6, [r1, #8]
 800af9a:	429e      	cmp	r6, r3
 800af9c:	4682      	mov	sl, r0
 800af9e:	460c      	mov	r4, r1
 800afa0:	4690      	mov	r8, r2
 800afa2:	461f      	mov	r7, r3
 800afa4:	d838      	bhi.n	800b018 <__ssputs_r+0x84>
 800afa6:	898a      	ldrh	r2, [r1, #12]
 800afa8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800afac:	d032      	beq.n	800b014 <__ssputs_r+0x80>
 800afae:	6825      	ldr	r5, [r4, #0]
 800afb0:	6909      	ldr	r1, [r1, #16]
 800afb2:	eba5 0901 	sub.w	r9, r5, r1
 800afb6:	6965      	ldr	r5, [r4, #20]
 800afb8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800afbc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800afc0:	3301      	adds	r3, #1
 800afc2:	444b      	add	r3, r9
 800afc4:	106d      	asrs	r5, r5, #1
 800afc6:	429d      	cmp	r5, r3
 800afc8:	bf38      	it	cc
 800afca:	461d      	movcc	r5, r3
 800afcc:	0553      	lsls	r3, r2, #21
 800afce:	d531      	bpl.n	800b034 <__ssputs_r+0xa0>
 800afd0:	4629      	mov	r1, r5
 800afd2:	f7ff ff6b 	bl	800aeac <_malloc_r>
 800afd6:	4606      	mov	r6, r0
 800afd8:	b950      	cbnz	r0, 800aff0 <__ssputs_r+0x5c>
 800afda:	230c      	movs	r3, #12
 800afdc:	f8ca 3000 	str.w	r3, [sl]
 800afe0:	89a3      	ldrh	r3, [r4, #12]
 800afe2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800afe6:	81a3      	strh	r3, [r4, #12]
 800afe8:	f04f 30ff 	mov.w	r0, #4294967295
 800afec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aff0:	6921      	ldr	r1, [r4, #16]
 800aff2:	464a      	mov	r2, r9
 800aff4:	f7fd feec 	bl	8008dd0 <memcpy>
 800aff8:	89a3      	ldrh	r3, [r4, #12]
 800affa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800affe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b002:	81a3      	strh	r3, [r4, #12]
 800b004:	6126      	str	r6, [r4, #16]
 800b006:	6165      	str	r5, [r4, #20]
 800b008:	444e      	add	r6, r9
 800b00a:	eba5 0509 	sub.w	r5, r5, r9
 800b00e:	6026      	str	r6, [r4, #0]
 800b010:	60a5      	str	r5, [r4, #8]
 800b012:	463e      	mov	r6, r7
 800b014:	42be      	cmp	r6, r7
 800b016:	d900      	bls.n	800b01a <__ssputs_r+0x86>
 800b018:	463e      	mov	r6, r7
 800b01a:	6820      	ldr	r0, [r4, #0]
 800b01c:	4632      	mov	r2, r6
 800b01e:	4641      	mov	r1, r8
 800b020:	f000 fd20 	bl	800ba64 <memmove>
 800b024:	68a3      	ldr	r3, [r4, #8]
 800b026:	1b9b      	subs	r3, r3, r6
 800b028:	60a3      	str	r3, [r4, #8]
 800b02a:	6823      	ldr	r3, [r4, #0]
 800b02c:	4433      	add	r3, r6
 800b02e:	6023      	str	r3, [r4, #0]
 800b030:	2000      	movs	r0, #0
 800b032:	e7db      	b.n	800afec <__ssputs_r+0x58>
 800b034:	462a      	mov	r2, r5
 800b036:	f000 fd3b 	bl	800bab0 <_realloc_r>
 800b03a:	4606      	mov	r6, r0
 800b03c:	2800      	cmp	r0, #0
 800b03e:	d1e1      	bne.n	800b004 <__ssputs_r+0x70>
 800b040:	6921      	ldr	r1, [r4, #16]
 800b042:	4650      	mov	r0, sl
 800b044:	f7ff fec6 	bl	800add4 <_free_r>
 800b048:	e7c7      	b.n	800afda <__ssputs_r+0x46>
	...

0800b04c <_svfiprintf_r>:
 800b04c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b050:	4698      	mov	r8, r3
 800b052:	898b      	ldrh	r3, [r1, #12]
 800b054:	061b      	lsls	r3, r3, #24
 800b056:	b09d      	sub	sp, #116	; 0x74
 800b058:	4607      	mov	r7, r0
 800b05a:	460d      	mov	r5, r1
 800b05c:	4614      	mov	r4, r2
 800b05e:	d50e      	bpl.n	800b07e <_svfiprintf_r+0x32>
 800b060:	690b      	ldr	r3, [r1, #16]
 800b062:	b963      	cbnz	r3, 800b07e <_svfiprintf_r+0x32>
 800b064:	2140      	movs	r1, #64	; 0x40
 800b066:	f7ff ff21 	bl	800aeac <_malloc_r>
 800b06a:	6028      	str	r0, [r5, #0]
 800b06c:	6128      	str	r0, [r5, #16]
 800b06e:	b920      	cbnz	r0, 800b07a <_svfiprintf_r+0x2e>
 800b070:	230c      	movs	r3, #12
 800b072:	603b      	str	r3, [r7, #0]
 800b074:	f04f 30ff 	mov.w	r0, #4294967295
 800b078:	e0d1      	b.n	800b21e <_svfiprintf_r+0x1d2>
 800b07a:	2340      	movs	r3, #64	; 0x40
 800b07c:	616b      	str	r3, [r5, #20]
 800b07e:	2300      	movs	r3, #0
 800b080:	9309      	str	r3, [sp, #36]	; 0x24
 800b082:	2320      	movs	r3, #32
 800b084:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b088:	f8cd 800c 	str.w	r8, [sp, #12]
 800b08c:	2330      	movs	r3, #48	; 0x30
 800b08e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b238 <_svfiprintf_r+0x1ec>
 800b092:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b096:	f04f 0901 	mov.w	r9, #1
 800b09a:	4623      	mov	r3, r4
 800b09c:	469a      	mov	sl, r3
 800b09e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0a2:	b10a      	cbz	r2, 800b0a8 <_svfiprintf_r+0x5c>
 800b0a4:	2a25      	cmp	r2, #37	; 0x25
 800b0a6:	d1f9      	bne.n	800b09c <_svfiprintf_r+0x50>
 800b0a8:	ebba 0b04 	subs.w	fp, sl, r4
 800b0ac:	d00b      	beq.n	800b0c6 <_svfiprintf_r+0x7a>
 800b0ae:	465b      	mov	r3, fp
 800b0b0:	4622      	mov	r2, r4
 800b0b2:	4629      	mov	r1, r5
 800b0b4:	4638      	mov	r0, r7
 800b0b6:	f7ff ff6d 	bl	800af94 <__ssputs_r>
 800b0ba:	3001      	adds	r0, #1
 800b0bc:	f000 80aa 	beq.w	800b214 <_svfiprintf_r+0x1c8>
 800b0c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b0c2:	445a      	add	r2, fp
 800b0c4:	9209      	str	r2, [sp, #36]	; 0x24
 800b0c6:	f89a 3000 	ldrb.w	r3, [sl]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	f000 80a2 	beq.w	800b214 <_svfiprintf_r+0x1c8>
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	f04f 32ff 	mov.w	r2, #4294967295
 800b0d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b0da:	f10a 0a01 	add.w	sl, sl, #1
 800b0de:	9304      	str	r3, [sp, #16]
 800b0e0:	9307      	str	r3, [sp, #28]
 800b0e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b0e6:	931a      	str	r3, [sp, #104]	; 0x68
 800b0e8:	4654      	mov	r4, sl
 800b0ea:	2205      	movs	r2, #5
 800b0ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0f0:	4851      	ldr	r0, [pc, #324]	; (800b238 <_svfiprintf_r+0x1ec>)
 800b0f2:	f7f5 f88d 	bl	8000210 <memchr>
 800b0f6:	9a04      	ldr	r2, [sp, #16]
 800b0f8:	b9d8      	cbnz	r0, 800b132 <_svfiprintf_r+0xe6>
 800b0fa:	06d0      	lsls	r0, r2, #27
 800b0fc:	bf44      	itt	mi
 800b0fe:	2320      	movmi	r3, #32
 800b100:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b104:	0711      	lsls	r1, r2, #28
 800b106:	bf44      	itt	mi
 800b108:	232b      	movmi	r3, #43	; 0x2b
 800b10a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b10e:	f89a 3000 	ldrb.w	r3, [sl]
 800b112:	2b2a      	cmp	r3, #42	; 0x2a
 800b114:	d015      	beq.n	800b142 <_svfiprintf_r+0xf6>
 800b116:	9a07      	ldr	r2, [sp, #28]
 800b118:	4654      	mov	r4, sl
 800b11a:	2000      	movs	r0, #0
 800b11c:	f04f 0c0a 	mov.w	ip, #10
 800b120:	4621      	mov	r1, r4
 800b122:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b126:	3b30      	subs	r3, #48	; 0x30
 800b128:	2b09      	cmp	r3, #9
 800b12a:	d94e      	bls.n	800b1ca <_svfiprintf_r+0x17e>
 800b12c:	b1b0      	cbz	r0, 800b15c <_svfiprintf_r+0x110>
 800b12e:	9207      	str	r2, [sp, #28]
 800b130:	e014      	b.n	800b15c <_svfiprintf_r+0x110>
 800b132:	eba0 0308 	sub.w	r3, r0, r8
 800b136:	fa09 f303 	lsl.w	r3, r9, r3
 800b13a:	4313      	orrs	r3, r2
 800b13c:	9304      	str	r3, [sp, #16]
 800b13e:	46a2      	mov	sl, r4
 800b140:	e7d2      	b.n	800b0e8 <_svfiprintf_r+0x9c>
 800b142:	9b03      	ldr	r3, [sp, #12]
 800b144:	1d19      	adds	r1, r3, #4
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	9103      	str	r1, [sp, #12]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	bfbb      	ittet	lt
 800b14e:	425b      	neglt	r3, r3
 800b150:	f042 0202 	orrlt.w	r2, r2, #2
 800b154:	9307      	strge	r3, [sp, #28]
 800b156:	9307      	strlt	r3, [sp, #28]
 800b158:	bfb8      	it	lt
 800b15a:	9204      	strlt	r2, [sp, #16]
 800b15c:	7823      	ldrb	r3, [r4, #0]
 800b15e:	2b2e      	cmp	r3, #46	; 0x2e
 800b160:	d10c      	bne.n	800b17c <_svfiprintf_r+0x130>
 800b162:	7863      	ldrb	r3, [r4, #1]
 800b164:	2b2a      	cmp	r3, #42	; 0x2a
 800b166:	d135      	bne.n	800b1d4 <_svfiprintf_r+0x188>
 800b168:	9b03      	ldr	r3, [sp, #12]
 800b16a:	1d1a      	adds	r2, r3, #4
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	9203      	str	r2, [sp, #12]
 800b170:	2b00      	cmp	r3, #0
 800b172:	bfb8      	it	lt
 800b174:	f04f 33ff 	movlt.w	r3, #4294967295
 800b178:	3402      	adds	r4, #2
 800b17a:	9305      	str	r3, [sp, #20]
 800b17c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b248 <_svfiprintf_r+0x1fc>
 800b180:	7821      	ldrb	r1, [r4, #0]
 800b182:	2203      	movs	r2, #3
 800b184:	4650      	mov	r0, sl
 800b186:	f7f5 f843 	bl	8000210 <memchr>
 800b18a:	b140      	cbz	r0, 800b19e <_svfiprintf_r+0x152>
 800b18c:	2340      	movs	r3, #64	; 0x40
 800b18e:	eba0 000a 	sub.w	r0, r0, sl
 800b192:	fa03 f000 	lsl.w	r0, r3, r0
 800b196:	9b04      	ldr	r3, [sp, #16]
 800b198:	4303      	orrs	r3, r0
 800b19a:	3401      	adds	r4, #1
 800b19c:	9304      	str	r3, [sp, #16]
 800b19e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1a2:	4826      	ldr	r0, [pc, #152]	; (800b23c <_svfiprintf_r+0x1f0>)
 800b1a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b1a8:	2206      	movs	r2, #6
 800b1aa:	f7f5 f831 	bl	8000210 <memchr>
 800b1ae:	2800      	cmp	r0, #0
 800b1b0:	d038      	beq.n	800b224 <_svfiprintf_r+0x1d8>
 800b1b2:	4b23      	ldr	r3, [pc, #140]	; (800b240 <_svfiprintf_r+0x1f4>)
 800b1b4:	bb1b      	cbnz	r3, 800b1fe <_svfiprintf_r+0x1b2>
 800b1b6:	9b03      	ldr	r3, [sp, #12]
 800b1b8:	3307      	adds	r3, #7
 800b1ba:	f023 0307 	bic.w	r3, r3, #7
 800b1be:	3308      	adds	r3, #8
 800b1c0:	9303      	str	r3, [sp, #12]
 800b1c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1c4:	4433      	add	r3, r6
 800b1c6:	9309      	str	r3, [sp, #36]	; 0x24
 800b1c8:	e767      	b.n	800b09a <_svfiprintf_r+0x4e>
 800b1ca:	fb0c 3202 	mla	r2, ip, r2, r3
 800b1ce:	460c      	mov	r4, r1
 800b1d0:	2001      	movs	r0, #1
 800b1d2:	e7a5      	b.n	800b120 <_svfiprintf_r+0xd4>
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	3401      	adds	r4, #1
 800b1d8:	9305      	str	r3, [sp, #20]
 800b1da:	4619      	mov	r1, r3
 800b1dc:	f04f 0c0a 	mov.w	ip, #10
 800b1e0:	4620      	mov	r0, r4
 800b1e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1e6:	3a30      	subs	r2, #48	; 0x30
 800b1e8:	2a09      	cmp	r2, #9
 800b1ea:	d903      	bls.n	800b1f4 <_svfiprintf_r+0x1a8>
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d0c5      	beq.n	800b17c <_svfiprintf_r+0x130>
 800b1f0:	9105      	str	r1, [sp, #20]
 800b1f2:	e7c3      	b.n	800b17c <_svfiprintf_r+0x130>
 800b1f4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b1f8:	4604      	mov	r4, r0
 800b1fa:	2301      	movs	r3, #1
 800b1fc:	e7f0      	b.n	800b1e0 <_svfiprintf_r+0x194>
 800b1fe:	ab03      	add	r3, sp, #12
 800b200:	9300      	str	r3, [sp, #0]
 800b202:	462a      	mov	r2, r5
 800b204:	4b0f      	ldr	r3, [pc, #60]	; (800b244 <_svfiprintf_r+0x1f8>)
 800b206:	a904      	add	r1, sp, #16
 800b208:	4638      	mov	r0, r7
 800b20a:	f7fd fe97 	bl	8008f3c <_printf_float>
 800b20e:	1c42      	adds	r2, r0, #1
 800b210:	4606      	mov	r6, r0
 800b212:	d1d6      	bne.n	800b1c2 <_svfiprintf_r+0x176>
 800b214:	89ab      	ldrh	r3, [r5, #12]
 800b216:	065b      	lsls	r3, r3, #25
 800b218:	f53f af2c 	bmi.w	800b074 <_svfiprintf_r+0x28>
 800b21c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b21e:	b01d      	add	sp, #116	; 0x74
 800b220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b224:	ab03      	add	r3, sp, #12
 800b226:	9300      	str	r3, [sp, #0]
 800b228:	462a      	mov	r2, r5
 800b22a:	4b06      	ldr	r3, [pc, #24]	; (800b244 <_svfiprintf_r+0x1f8>)
 800b22c:	a904      	add	r1, sp, #16
 800b22e:	4638      	mov	r0, r7
 800b230:	f7fe f928 	bl	8009484 <_printf_i>
 800b234:	e7eb      	b.n	800b20e <_svfiprintf_r+0x1c2>
 800b236:	bf00      	nop
 800b238:	0800c04c 	.word	0x0800c04c
 800b23c:	0800c056 	.word	0x0800c056
 800b240:	08008f3d 	.word	0x08008f3d
 800b244:	0800af95 	.word	0x0800af95
 800b248:	0800c052 	.word	0x0800c052

0800b24c <__sfputc_r>:
 800b24c:	6893      	ldr	r3, [r2, #8]
 800b24e:	3b01      	subs	r3, #1
 800b250:	2b00      	cmp	r3, #0
 800b252:	b410      	push	{r4}
 800b254:	6093      	str	r3, [r2, #8]
 800b256:	da08      	bge.n	800b26a <__sfputc_r+0x1e>
 800b258:	6994      	ldr	r4, [r2, #24]
 800b25a:	42a3      	cmp	r3, r4
 800b25c:	db01      	blt.n	800b262 <__sfputc_r+0x16>
 800b25e:	290a      	cmp	r1, #10
 800b260:	d103      	bne.n	800b26a <__sfputc_r+0x1e>
 800b262:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b266:	f000 b99f 	b.w	800b5a8 <__swbuf_r>
 800b26a:	6813      	ldr	r3, [r2, #0]
 800b26c:	1c58      	adds	r0, r3, #1
 800b26e:	6010      	str	r0, [r2, #0]
 800b270:	7019      	strb	r1, [r3, #0]
 800b272:	4608      	mov	r0, r1
 800b274:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b278:	4770      	bx	lr

0800b27a <__sfputs_r>:
 800b27a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b27c:	4606      	mov	r6, r0
 800b27e:	460f      	mov	r7, r1
 800b280:	4614      	mov	r4, r2
 800b282:	18d5      	adds	r5, r2, r3
 800b284:	42ac      	cmp	r4, r5
 800b286:	d101      	bne.n	800b28c <__sfputs_r+0x12>
 800b288:	2000      	movs	r0, #0
 800b28a:	e007      	b.n	800b29c <__sfputs_r+0x22>
 800b28c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b290:	463a      	mov	r2, r7
 800b292:	4630      	mov	r0, r6
 800b294:	f7ff ffda 	bl	800b24c <__sfputc_r>
 800b298:	1c43      	adds	r3, r0, #1
 800b29a:	d1f3      	bne.n	800b284 <__sfputs_r+0xa>
 800b29c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b2a0 <_vfiprintf_r>:
 800b2a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2a4:	460d      	mov	r5, r1
 800b2a6:	b09d      	sub	sp, #116	; 0x74
 800b2a8:	4614      	mov	r4, r2
 800b2aa:	4698      	mov	r8, r3
 800b2ac:	4606      	mov	r6, r0
 800b2ae:	b118      	cbz	r0, 800b2b8 <_vfiprintf_r+0x18>
 800b2b0:	6983      	ldr	r3, [r0, #24]
 800b2b2:	b90b      	cbnz	r3, 800b2b8 <_vfiprintf_r+0x18>
 800b2b4:	f7ff f946 	bl	800a544 <__sinit>
 800b2b8:	4b89      	ldr	r3, [pc, #548]	; (800b4e0 <_vfiprintf_r+0x240>)
 800b2ba:	429d      	cmp	r5, r3
 800b2bc:	d11b      	bne.n	800b2f6 <_vfiprintf_r+0x56>
 800b2be:	6875      	ldr	r5, [r6, #4]
 800b2c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b2c2:	07d9      	lsls	r1, r3, #31
 800b2c4:	d405      	bmi.n	800b2d2 <_vfiprintf_r+0x32>
 800b2c6:	89ab      	ldrh	r3, [r5, #12]
 800b2c8:	059a      	lsls	r2, r3, #22
 800b2ca:	d402      	bmi.n	800b2d2 <_vfiprintf_r+0x32>
 800b2cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b2ce:	f7ff f9dc 	bl	800a68a <__retarget_lock_acquire_recursive>
 800b2d2:	89ab      	ldrh	r3, [r5, #12]
 800b2d4:	071b      	lsls	r3, r3, #28
 800b2d6:	d501      	bpl.n	800b2dc <_vfiprintf_r+0x3c>
 800b2d8:	692b      	ldr	r3, [r5, #16]
 800b2da:	b9eb      	cbnz	r3, 800b318 <_vfiprintf_r+0x78>
 800b2dc:	4629      	mov	r1, r5
 800b2de:	4630      	mov	r0, r6
 800b2e0:	f000 f9c6 	bl	800b670 <__swsetup_r>
 800b2e4:	b1c0      	cbz	r0, 800b318 <_vfiprintf_r+0x78>
 800b2e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b2e8:	07dc      	lsls	r4, r3, #31
 800b2ea:	d50e      	bpl.n	800b30a <_vfiprintf_r+0x6a>
 800b2ec:	f04f 30ff 	mov.w	r0, #4294967295
 800b2f0:	b01d      	add	sp, #116	; 0x74
 800b2f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2f6:	4b7b      	ldr	r3, [pc, #492]	; (800b4e4 <_vfiprintf_r+0x244>)
 800b2f8:	429d      	cmp	r5, r3
 800b2fa:	d101      	bne.n	800b300 <_vfiprintf_r+0x60>
 800b2fc:	68b5      	ldr	r5, [r6, #8]
 800b2fe:	e7df      	b.n	800b2c0 <_vfiprintf_r+0x20>
 800b300:	4b79      	ldr	r3, [pc, #484]	; (800b4e8 <_vfiprintf_r+0x248>)
 800b302:	429d      	cmp	r5, r3
 800b304:	bf08      	it	eq
 800b306:	68f5      	ldreq	r5, [r6, #12]
 800b308:	e7da      	b.n	800b2c0 <_vfiprintf_r+0x20>
 800b30a:	89ab      	ldrh	r3, [r5, #12]
 800b30c:	0598      	lsls	r0, r3, #22
 800b30e:	d4ed      	bmi.n	800b2ec <_vfiprintf_r+0x4c>
 800b310:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b312:	f7ff f9bb 	bl	800a68c <__retarget_lock_release_recursive>
 800b316:	e7e9      	b.n	800b2ec <_vfiprintf_r+0x4c>
 800b318:	2300      	movs	r3, #0
 800b31a:	9309      	str	r3, [sp, #36]	; 0x24
 800b31c:	2320      	movs	r3, #32
 800b31e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b322:	f8cd 800c 	str.w	r8, [sp, #12]
 800b326:	2330      	movs	r3, #48	; 0x30
 800b328:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b4ec <_vfiprintf_r+0x24c>
 800b32c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b330:	f04f 0901 	mov.w	r9, #1
 800b334:	4623      	mov	r3, r4
 800b336:	469a      	mov	sl, r3
 800b338:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b33c:	b10a      	cbz	r2, 800b342 <_vfiprintf_r+0xa2>
 800b33e:	2a25      	cmp	r2, #37	; 0x25
 800b340:	d1f9      	bne.n	800b336 <_vfiprintf_r+0x96>
 800b342:	ebba 0b04 	subs.w	fp, sl, r4
 800b346:	d00b      	beq.n	800b360 <_vfiprintf_r+0xc0>
 800b348:	465b      	mov	r3, fp
 800b34a:	4622      	mov	r2, r4
 800b34c:	4629      	mov	r1, r5
 800b34e:	4630      	mov	r0, r6
 800b350:	f7ff ff93 	bl	800b27a <__sfputs_r>
 800b354:	3001      	adds	r0, #1
 800b356:	f000 80aa 	beq.w	800b4ae <_vfiprintf_r+0x20e>
 800b35a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b35c:	445a      	add	r2, fp
 800b35e:	9209      	str	r2, [sp, #36]	; 0x24
 800b360:	f89a 3000 	ldrb.w	r3, [sl]
 800b364:	2b00      	cmp	r3, #0
 800b366:	f000 80a2 	beq.w	800b4ae <_vfiprintf_r+0x20e>
 800b36a:	2300      	movs	r3, #0
 800b36c:	f04f 32ff 	mov.w	r2, #4294967295
 800b370:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b374:	f10a 0a01 	add.w	sl, sl, #1
 800b378:	9304      	str	r3, [sp, #16]
 800b37a:	9307      	str	r3, [sp, #28]
 800b37c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b380:	931a      	str	r3, [sp, #104]	; 0x68
 800b382:	4654      	mov	r4, sl
 800b384:	2205      	movs	r2, #5
 800b386:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b38a:	4858      	ldr	r0, [pc, #352]	; (800b4ec <_vfiprintf_r+0x24c>)
 800b38c:	f7f4 ff40 	bl	8000210 <memchr>
 800b390:	9a04      	ldr	r2, [sp, #16]
 800b392:	b9d8      	cbnz	r0, 800b3cc <_vfiprintf_r+0x12c>
 800b394:	06d1      	lsls	r1, r2, #27
 800b396:	bf44      	itt	mi
 800b398:	2320      	movmi	r3, #32
 800b39a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b39e:	0713      	lsls	r3, r2, #28
 800b3a0:	bf44      	itt	mi
 800b3a2:	232b      	movmi	r3, #43	; 0x2b
 800b3a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b3a8:	f89a 3000 	ldrb.w	r3, [sl]
 800b3ac:	2b2a      	cmp	r3, #42	; 0x2a
 800b3ae:	d015      	beq.n	800b3dc <_vfiprintf_r+0x13c>
 800b3b0:	9a07      	ldr	r2, [sp, #28]
 800b3b2:	4654      	mov	r4, sl
 800b3b4:	2000      	movs	r0, #0
 800b3b6:	f04f 0c0a 	mov.w	ip, #10
 800b3ba:	4621      	mov	r1, r4
 800b3bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3c0:	3b30      	subs	r3, #48	; 0x30
 800b3c2:	2b09      	cmp	r3, #9
 800b3c4:	d94e      	bls.n	800b464 <_vfiprintf_r+0x1c4>
 800b3c6:	b1b0      	cbz	r0, 800b3f6 <_vfiprintf_r+0x156>
 800b3c8:	9207      	str	r2, [sp, #28]
 800b3ca:	e014      	b.n	800b3f6 <_vfiprintf_r+0x156>
 800b3cc:	eba0 0308 	sub.w	r3, r0, r8
 800b3d0:	fa09 f303 	lsl.w	r3, r9, r3
 800b3d4:	4313      	orrs	r3, r2
 800b3d6:	9304      	str	r3, [sp, #16]
 800b3d8:	46a2      	mov	sl, r4
 800b3da:	e7d2      	b.n	800b382 <_vfiprintf_r+0xe2>
 800b3dc:	9b03      	ldr	r3, [sp, #12]
 800b3de:	1d19      	adds	r1, r3, #4
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	9103      	str	r1, [sp, #12]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	bfbb      	ittet	lt
 800b3e8:	425b      	neglt	r3, r3
 800b3ea:	f042 0202 	orrlt.w	r2, r2, #2
 800b3ee:	9307      	strge	r3, [sp, #28]
 800b3f0:	9307      	strlt	r3, [sp, #28]
 800b3f2:	bfb8      	it	lt
 800b3f4:	9204      	strlt	r2, [sp, #16]
 800b3f6:	7823      	ldrb	r3, [r4, #0]
 800b3f8:	2b2e      	cmp	r3, #46	; 0x2e
 800b3fa:	d10c      	bne.n	800b416 <_vfiprintf_r+0x176>
 800b3fc:	7863      	ldrb	r3, [r4, #1]
 800b3fe:	2b2a      	cmp	r3, #42	; 0x2a
 800b400:	d135      	bne.n	800b46e <_vfiprintf_r+0x1ce>
 800b402:	9b03      	ldr	r3, [sp, #12]
 800b404:	1d1a      	adds	r2, r3, #4
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	9203      	str	r2, [sp, #12]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	bfb8      	it	lt
 800b40e:	f04f 33ff 	movlt.w	r3, #4294967295
 800b412:	3402      	adds	r4, #2
 800b414:	9305      	str	r3, [sp, #20]
 800b416:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b4fc <_vfiprintf_r+0x25c>
 800b41a:	7821      	ldrb	r1, [r4, #0]
 800b41c:	2203      	movs	r2, #3
 800b41e:	4650      	mov	r0, sl
 800b420:	f7f4 fef6 	bl	8000210 <memchr>
 800b424:	b140      	cbz	r0, 800b438 <_vfiprintf_r+0x198>
 800b426:	2340      	movs	r3, #64	; 0x40
 800b428:	eba0 000a 	sub.w	r0, r0, sl
 800b42c:	fa03 f000 	lsl.w	r0, r3, r0
 800b430:	9b04      	ldr	r3, [sp, #16]
 800b432:	4303      	orrs	r3, r0
 800b434:	3401      	adds	r4, #1
 800b436:	9304      	str	r3, [sp, #16]
 800b438:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b43c:	482c      	ldr	r0, [pc, #176]	; (800b4f0 <_vfiprintf_r+0x250>)
 800b43e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b442:	2206      	movs	r2, #6
 800b444:	f7f4 fee4 	bl	8000210 <memchr>
 800b448:	2800      	cmp	r0, #0
 800b44a:	d03f      	beq.n	800b4cc <_vfiprintf_r+0x22c>
 800b44c:	4b29      	ldr	r3, [pc, #164]	; (800b4f4 <_vfiprintf_r+0x254>)
 800b44e:	bb1b      	cbnz	r3, 800b498 <_vfiprintf_r+0x1f8>
 800b450:	9b03      	ldr	r3, [sp, #12]
 800b452:	3307      	adds	r3, #7
 800b454:	f023 0307 	bic.w	r3, r3, #7
 800b458:	3308      	adds	r3, #8
 800b45a:	9303      	str	r3, [sp, #12]
 800b45c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b45e:	443b      	add	r3, r7
 800b460:	9309      	str	r3, [sp, #36]	; 0x24
 800b462:	e767      	b.n	800b334 <_vfiprintf_r+0x94>
 800b464:	fb0c 3202 	mla	r2, ip, r2, r3
 800b468:	460c      	mov	r4, r1
 800b46a:	2001      	movs	r0, #1
 800b46c:	e7a5      	b.n	800b3ba <_vfiprintf_r+0x11a>
 800b46e:	2300      	movs	r3, #0
 800b470:	3401      	adds	r4, #1
 800b472:	9305      	str	r3, [sp, #20]
 800b474:	4619      	mov	r1, r3
 800b476:	f04f 0c0a 	mov.w	ip, #10
 800b47a:	4620      	mov	r0, r4
 800b47c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b480:	3a30      	subs	r2, #48	; 0x30
 800b482:	2a09      	cmp	r2, #9
 800b484:	d903      	bls.n	800b48e <_vfiprintf_r+0x1ee>
 800b486:	2b00      	cmp	r3, #0
 800b488:	d0c5      	beq.n	800b416 <_vfiprintf_r+0x176>
 800b48a:	9105      	str	r1, [sp, #20]
 800b48c:	e7c3      	b.n	800b416 <_vfiprintf_r+0x176>
 800b48e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b492:	4604      	mov	r4, r0
 800b494:	2301      	movs	r3, #1
 800b496:	e7f0      	b.n	800b47a <_vfiprintf_r+0x1da>
 800b498:	ab03      	add	r3, sp, #12
 800b49a:	9300      	str	r3, [sp, #0]
 800b49c:	462a      	mov	r2, r5
 800b49e:	4b16      	ldr	r3, [pc, #88]	; (800b4f8 <_vfiprintf_r+0x258>)
 800b4a0:	a904      	add	r1, sp, #16
 800b4a2:	4630      	mov	r0, r6
 800b4a4:	f7fd fd4a 	bl	8008f3c <_printf_float>
 800b4a8:	4607      	mov	r7, r0
 800b4aa:	1c78      	adds	r0, r7, #1
 800b4ac:	d1d6      	bne.n	800b45c <_vfiprintf_r+0x1bc>
 800b4ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b4b0:	07d9      	lsls	r1, r3, #31
 800b4b2:	d405      	bmi.n	800b4c0 <_vfiprintf_r+0x220>
 800b4b4:	89ab      	ldrh	r3, [r5, #12]
 800b4b6:	059a      	lsls	r2, r3, #22
 800b4b8:	d402      	bmi.n	800b4c0 <_vfiprintf_r+0x220>
 800b4ba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b4bc:	f7ff f8e6 	bl	800a68c <__retarget_lock_release_recursive>
 800b4c0:	89ab      	ldrh	r3, [r5, #12]
 800b4c2:	065b      	lsls	r3, r3, #25
 800b4c4:	f53f af12 	bmi.w	800b2ec <_vfiprintf_r+0x4c>
 800b4c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b4ca:	e711      	b.n	800b2f0 <_vfiprintf_r+0x50>
 800b4cc:	ab03      	add	r3, sp, #12
 800b4ce:	9300      	str	r3, [sp, #0]
 800b4d0:	462a      	mov	r2, r5
 800b4d2:	4b09      	ldr	r3, [pc, #36]	; (800b4f8 <_vfiprintf_r+0x258>)
 800b4d4:	a904      	add	r1, sp, #16
 800b4d6:	4630      	mov	r0, r6
 800b4d8:	f7fd ffd4 	bl	8009484 <_printf_i>
 800b4dc:	e7e4      	b.n	800b4a8 <_vfiprintf_r+0x208>
 800b4de:	bf00      	nop
 800b4e0:	0800beb4 	.word	0x0800beb4
 800b4e4:	0800bed4 	.word	0x0800bed4
 800b4e8:	0800be94 	.word	0x0800be94
 800b4ec:	0800c04c 	.word	0x0800c04c
 800b4f0:	0800c056 	.word	0x0800c056
 800b4f4:	08008f3d 	.word	0x08008f3d
 800b4f8:	0800b27b 	.word	0x0800b27b
 800b4fc:	0800c052 	.word	0x0800c052

0800b500 <_sbrk_r>:
 800b500:	b538      	push	{r3, r4, r5, lr}
 800b502:	4d06      	ldr	r5, [pc, #24]	; (800b51c <_sbrk_r+0x1c>)
 800b504:	2300      	movs	r3, #0
 800b506:	4604      	mov	r4, r0
 800b508:	4608      	mov	r0, r1
 800b50a:	602b      	str	r3, [r5, #0]
 800b50c:	f7f8 fc3e 	bl	8003d8c <_sbrk>
 800b510:	1c43      	adds	r3, r0, #1
 800b512:	d102      	bne.n	800b51a <_sbrk_r+0x1a>
 800b514:	682b      	ldr	r3, [r5, #0]
 800b516:	b103      	cbz	r3, 800b51a <_sbrk_r+0x1a>
 800b518:	6023      	str	r3, [r4, #0]
 800b51a:	bd38      	pop	{r3, r4, r5, pc}
 800b51c:	20000704 	.word	0x20000704

0800b520 <__sread>:
 800b520:	b510      	push	{r4, lr}
 800b522:	460c      	mov	r4, r1
 800b524:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b528:	f000 faf2 	bl	800bb10 <_read_r>
 800b52c:	2800      	cmp	r0, #0
 800b52e:	bfab      	itete	ge
 800b530:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b532:	89a3      	ldrhlt	r3, [r4, #12]
 800b534:	181b      	addge	r3, r3, r0
 800b536:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b53a:	bfac      	ite	ge
 800b53c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b53e:	81a3      	strhlt	r3, [r4, #12]
 800b540:	bd10      	pop	{r4, pc}

0800b542 <__swrite>:
 800b542:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b546:	461f      	mov	r7, r3
 800b548:	898b      	ldrh	r3, [r1, #12]
 800b54a:	05db      	lsls	r3, r3, #23
 800b54c:	4605      	mov	r5, r0
 800b54e:	460c      	mov	r4, r1
 800b550:	4616      	mov	r6, r2
 800b552:	d505      	bpl.n	800b560 <__swrite+0x1e>
 800b554:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b558:	2302      	movs	r3, #2
 800b55a:	2200      	movs	r2, #0
 800b55c:	f000 f9f8 	bl	800b950 <_lseek_r>
 800b560:	89a3      	ldrh	r3, [r4, #12]
 800b562:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b566:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b56a:	81a3      	strh	r3, [r4, #12]
 800b56c:	4632      	mov	r2, r6
 800b56e:	463b      	mov	r3, r7
 800b570:	4628      	mov	r0, r5
 800b572:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b576:	f000 b869 	b.w	800b64c <_write_r>

0800b57a <__sseek>:
 800b57a:	b510      	push	{r4, lr}
 800b57c:	460c      	mov	r4, r1
 800b57e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b582:	f000 f9e5 	bl	800b950 <_lseek_r>
 800b586:	1c43      	adds	r3, r0, #1
 800b588:	89a3      	ldrh	r3, [r4, #12]
 800b58a:	bf15      	itete	ne
 800b58c:	6560      	strne	r0, [r4, #84]	; 0x54
 800b58e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b592:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b596:	81a3      	strheq	r3, [r4, #12]
 800b598:	bf18      	it	ne
 800b59a:	81a3      	strhne	r3, [r4, #12]
 800b59c:	bd10      	pop	{r4, pc}

0800b59e <__sclose>:
 800b59e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5a2:	f000 b8f1 	b.w	800b788 <_close_r>
	...

0800b5a8 <__swbuf_r>:
 800b5a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5aa:	460e      	mov	r6, r1
 800b5ac:	4614      	mov	r4, r2
 800b5ae:	4605      	mov	r5, r0
 800b5b0:	b118      	cbz	r0, 800b5ba <__swbuf_r+0x12>
 800b5b2:	6983      	ldr	r3, [r0, #24]
 800b5b4:	b90b      	cbnz	r3, 800b5ba <__swbuf_r+0x12>
 800b5b6:	f7fe ffc5 	bl	800a544 <__sinit>
 800b5ba:	4b21      	ldr	r3, [pc, #132]	; (800b640 <__swbuf_r+0x98>)
 800b5bc:	429c      	cmp	r4, r3
 800b5be:	d12b      	bne.n	800b618 <__swbuf_r+0x70>
 800b5c0:	686c      	ldr	r4, [r5, #4]
 800b5c2:	69a3      	ldr	r3, [r4, #24]
 800b5c4:	60a3      	str	r3, [r4, #8]
 800b5c6:	89a3      	ldrh	r3, [r4, #12]
 800b5c8:	071a      	lsls	r2, r3, #28
 800b5ca:	d52f      	bpl.n	800b62c <__swbuf_r+0x84>
 800b5cc:	6923      	ldr	r3, [r4, #16]
 800b5ce:	b36b      	cbz	r3, 800b62c <__swbuf_r+0x84>
 800b5d0:	6923      	ldr	r3, [r4, #16]
 800b5d2:	6820      	ldr	r0, [r4, #0]
 800b5d4:	1ac0      	subs	r0, r0, r3
 800b5d6:	6963      	ldr	r3, [r4, #20]
 800b5d8:	b2f6      	uxtb	r6, r6
 800b5da:	4283      	cmp	r3, r0
 800b5dc:	4637      	mov	r7, r6
 800b5de:	dc04      	bgt.n	800b5ea <__swbuf_r+0x42>
 800b5e0:	4621      	mov	r1, r4
 800b5e2:	4628      	mov	r0, r5
 800b5e4:	f000 f966 	bl	800b8b4 <_fflush_r>
 800b5e8:	bb30      	cbnz	r0, 800b638 <__swbuf_r+0x90>
 800b5ea:	68a3      	ldr	r3, [r4, #8]
 800b5ec:	3b01      	subs	r3, #1
 800b5ee:	60a3      	str	r3, [r4, #8]
 800b5f0:	6823      	ldr	r3, [r4, #0]
 800b5f2:	1c5a      	adds	r2, r3, #1
 800b5f4:	6022      	str	r2, [r4, #0]
 800b5f6:	701e      	strb	r6, [r3, #0]
 800b5f8:	6963      	ldr	r3, [r4, #20]
 800b5fa:	3001      	adds	r0, #1
 800b5fc:	4283      	cmp	r3, r0
 800b5fe:	d004      	beq.n	800b60a <__swbuf_r+0x62>
 800b600:	89a3      	ldrh	r3, [r4, #12]
 800b602:	07db      	lsls	r3, r3, #31
 800b604:	d506      	bpl.n	800b614 <__swbuf_r+0x6c>
 800b606:	2e0a      	cmp	r6, #10
 800b608:	d104      	bne.n	800b614 <__swbuf_r+0x6c>
 800b60a:	4621      	mov	r1, r4
 800b60c:	4628      	mov	r0, r5
 800b60e:	f000 f951 	bl	800b8b4 <_fflush_r>
 800b612:	b988      	cbnz	r0, 800b638 <__swbuf_r+0x90>
 800b614:	4638      	mov	r0, r7
 800b616:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b618:	4b0a      	ldr	r3, [pc, #40]	; (800b644 <__swbuf_r+0x9c>)
 800b61a:	429c      	cmp	r4, r3
 800b61c:	d101      	bne.n	800b622 <__swbuf_r+0x7a>
 800b61e:	68ac      	ldr	r4, [r5, #8]
 800b620:	e7cf      	b.n	800b5c2 <__swbuf_r+0x1a>
 800b622:	4b09      	ldr	r3, [pc, #36]	; (800b648 <__swbuf_r+0xa0>)
 800b624:	429c      	cmp	r4, r3
 800b626:	bf08      	it	eq
 800b628:	68ec      	ldreq	r4, [r5, #12]
 800b62a:	e7ca      	b.n	800b5c2 <__swbuf_r+0x1a>
 800b62c:	4621      	mov	r1, r4
 800b62e:	4628      	mov	r0, r5
 800b630:	f000 f81e 	bl	800b670 <__swsetup_r>
 800b634:	2800      	cmp	r0, #0
 800b636:	d0cb      	beq.n	800b5d0 <__swbuf_r+0x28>
 800b638:	f04f 37ff 	mov.w	r7, #4294967295
 800b63c:	e7ea      	b.n	800b614 <__swbuf_r+0x6c>
 800b63e:	bf00      	nop
 800b640:	0800beb4 	.word	0x0800beb4
 800b644:	0800bed4 	.word	0x0800bed4
 800b648:	0800be94 	.word	0x0800be94

0800b64c <_write_r>:
 800b64c:	b538      	push	{r3, r4, r5, lr}
 800b64e:	4d07      	ldr	r5, [pc, #28]	; (800b66c <_write_r+0x20>)
 800b650:	4604      	mov	r4, r0
 800b652:	4608      	mov	r0, r1
 800b654:	4611      	mov	r1, r2
 800b656:	2200      	movs	r2, #0
 800b658:	602a      	str	r2, [r5, #0]
 800b65a:	461a      	mov	r2, r3
 800b65c:	f7f8 fb45 	bl	8003cea <_write>
 800b660:	1c43      	adds	r3, r0, #1
 800b662:	d102      	bne.n	800b66a <_write_r+0x1e>
 800b664:	682b      	ldr	r3, [r5, #0]
 800b666:	b103      	cbz	r3, 800b66a <_write_r+0x1e>
 800b668:	6023      	str	r3, [r4, #0]
 800b66a:	bd38      	pop	{r3, r4, r5, pc}
 800b66c:	20000704 	.word	0x20000704

0800b670 <__swsetup_r>:
 800b670:	4b32      	ldr	r3, [pc, #200]	; (800b73c <__swsetup_r+0xcc>)
 800b672:	b570      	push	{r4, r5, r6, lr}
 800b674:	681d      	ldr	r5, [r3, #0]
 800b676:	4606      	mov	r6, r0
 800b678:	460c      	mov	r4, r1
 800b67a:	b125      	cbz	r5, 800b686 <__swsetup_r+0x16>
 800b67c:	69ab      	ldr	r3, [r5, #24]
 800b67e:	b913      	cbnz	r3, 800b686 <__swsetup_r+0x16>
 800b680:	4628      	mov	r0, r5
 800b682:	f7fe ff5f 	bl	800a544 <__sinit>
 800b686:	4b2e      	ldr	r3, [pc, #184]	; (800b740 <__swsetup_r+0xd0>)
 800b688:	429c      	cmp	r4, r3
 800b68a:	d10f      	bne.n	800b6ac <__swsetup_r+0x3c>
 800b68c:	686c      	ldr	r4, [r5, #4]
 800b68e:	89a3      	ldrh	r3, [r4, #12]
 800b690:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b694:	0719      	lsls	r1, r3, #28
 800b696:	d42c      	bmi.n	800b6f2 <__swsetup_r+0x82>
 800b698:	06dd      	lsls	r5, r3, #27
 800b69a:	d411      	bmi.n	800b6c0 <__swsetup_r+0x50>
 800b69c:	2309      	movs	r3, #9
 800b69e:	6033      	str	r3, [r6, #0]
 800b6a0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b6a4:	81a3      	strh	r3, [r4, #12]
 800b6a6:	f04f 30ff 	mov.w	r0, #4294967295
 800b6aa:	e03e      	b.n	800b72a <__swsetup_r+0xba>
 800b6ac:	4b25      	ldr	r3, [pc, #148]	; (800b744 <__swsetup_r+0xd4>)
 800b6ae:	429c      	cmp	r4, r3
 800b6b0:	d101      	bne.n	800b6b6 <__swsetup_r+0x46>
 800b6b2:	68ac      	ldr	r4, [r5, #8]
 800b6b4:	e7eb      	b.n	800b68e <__swsetup_r+0x1e>
 800b6b6:	4b24      	ldr	r3, [pc, #144]	; (800b748 <__swsetup_r+0xd8>)
 800b6b8:	429c      	cmp	r4, r3
 800b6ba:	bf08      	it	eq
 800b6bc:	68ec      	ldreq	r4, [r5, #12]
 800b6be:	e7e6      	b.n	800b68e <__swsetup_r+0x1e>
 800b6c0:	0758      	lsls	r0, r3, #29
 800b6c2:	d512      	bpl.n	800b6ea <__swsetup_r+0x7a>
 800b6c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b6c6:	b141      	cbz	r1, 800b6da <__swsetup_r+0x6a>
 800b6c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b6cc:	4299      	cmp	r1, r3
 800b6ce:	d002      	beq.n	800b6d6 <__swsetup_r+0x66>
 800b6d0:	4630      	mov	r0, r6
 800b6d2:	f7ff fb7f 	bl	800add4 <_free_r>
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	6363      	str	r3, [r4, #52]	; 0x34
 800b6da:	89a3      	ldrh	r3, [r4, #12]
 800b6dc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b6e0:	81a3      	strh	r3, [r4, #12]
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	6063      	str	r3, [r4, #4]
 800b6e6:	6923      	ldr	r3, [r4, #16]
 800b6e8:	6023      	str	r3, [r4, #0]
 800b6ea:	89a3      	ldrh	r3, [r4, #12]
 800b6ec:	f043 0308 	orr.w	r3, r3, #8
 800b6f0:	81a3      	strh	r3, [r4, #12]
 800b6f2:	6923      	ldr	r3, [r4, #16]
 800b6f4:	b94b      	cbnz	r3, 800b70a <__swsetup_r+0x9a>
 800b6f6:	89a3      	ldrh	r3, [r4, #12]
 800b6f8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b6fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b700:	d003      	beq.n	800b70a <__swsetup_r+0x9a>
 800b702:	4621      	mov	r1, r4
 800b704:	4630      	mov	r0, r6
 800b706:	f000 f95b 	bl	800b9c0 <__smakebuf_r>
 800b70a:	89a0      	ldrh	r0, [r4, #12]
 800b70c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b710:	f010 0301 	ands.w	r3, r0, #1
 800b714:	d00a      	beq.n	800b72c <__swsetup_r+0xbc>
 800b716:	2300      	movs	r3, #0
 800b718:	60a3      	str	r3, [r4, #8]
 800b71a:	6963      	ldr	r3, [r4, #20]
 800b71c:	425b      	negs	r3, r3
 800b71e:	61a3      	str	r3, [r4, #24]
 800b720:	6923      	ldr	r3, [r4, #16]
 800b722:	b943      	cbnz	r3, 800b736 <__swsetup_r+0xc6>
 800b724:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b728:	d1ba      	bne.n	800b6a0 <__swsetup_r+0x30>
 800b72a:	bd70      	pop	{r4, r5, r6, pc}
 800b72c:	0781      	lsls	r1, r0, #30
 800b72e:	bf58      	it	pl
 800b730:	6963      	ldrpl	r3, [r4, #20]
 800b732:	60a3      	str	r3, [r4, #8]
 800b734:	e7f4      	b.n	800b720 <__swsetup_r+0xb0>
 800b736:	2000      	movs	r0, #0
 800b738:	e7f7      	b.n	800b72a <__swsetup_r+0xba>
 800b73a:	bf00      	nop
 800b73c:	20000034 	.word	0x20000034
 800b740:	0800beb4 	.word	0x0800beb4
 800b744:	0800bed4 	.word	0x0800bed4
 800b748:	0800be94 	.word	0x0800be94

0800b74c <__assert_func>:
 800b74c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b74e:	4614      	mov	r4, r2
 800b750:	461a      	mov	r2, r3
 800b752:	4b09      	ldr	r3, [pc, #36]	; (800b778 <__assert_func+0x2c>)
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	4605      	mov	r5, r0
 800b758:	68d8      	ldr	r0, [r3, #12]
 800b75a:	b14c      	cbz	r4, 800b770 <__assert_func+0x24>
 800b75c:	4b07      	ldr	r3, [pc, #28]	; (800b77c <__assert_func+0x30>)
 800b75e:	9100      	str	r1, [sp, #0]
 800b760:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b764:	4906      	ldr	r1, [pc, #24]	; (800b780 <__assert_func+0x34>)
 800b766:	462b      	mov	r3, r5
 800b768:	f000 f8e0 	bl	800b92c <fiprintf>
 800b76c:	f000 f9ef 	bl	800bb4e <abort>
 800b770:	4b04      	ldr	r3, [pc, #16]	; (800b784 <__assert_func+0x38>)
 800b772:	461c      	mov	r4, r3
 800b774:	e7f3      	b.n	800b75e <__assert_func+0x12>
 800b776:	bf00      	nop
 800b778:	20000034 	.word	0x20000034
 800b77c:	0800c05d 	.word	0x0800c05d
 800b780:	0800c06a 	.word	0x0800c06a
 800b784:	0800c098 	.word	0x0800c098

0800b788 <_close_r>:
 800b788:	b538      	push	{r3, r4, r5, lr}
 800b78a:	4d06      	ldr	r5, [pc, #24]	; (800b7a4 <_close_r+0x1c>)
 800b78c:	2300      	movs	r3, #0
 800b78e:	4604      	mov	r4, r0
 800b790:	4608      	mov	r0, r1
 800b792:	602b      	str	r3, [r5, #0]
 800b794:	f7f8 fac5 	bl	8003d22 <_close>
 800b798:	1c43      	adds	r3, r0, #1
 800b79a:	d102      	bne.n	800b7a2 <_close_r+0x1a>
 800b79c:	682b      	ldr	r3, [r5, #0]
 800b79e:	b103      	cbz	r3, 800b7a2 <_close_r+0x1a>
 800b7a0:	6023      	str	r3, [r4, #0]
 800b7a2:	bd38      	pop	{r3, r4, r5, pc}
 800b7a4:	20000704 	.word	0x20000704

0800b7a8 <__sflush_r>:
 800b7a8:	898a      	ldrh	r2, [r1, #12]
 800b7aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7ae:	4605      	mov	r5, r0
 800b7b0:	0710      	lsls	r0, r2, #28
 800b7b2:	460c      	mov	r4, r1
 800b7b4:	d458      	bmi.n	800b868 <__sflush_r+0xc0>
 800b7b6:	684b      	ldr	r3, [r1, #4]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	dc05      	bgt.n	800b7c8 <__sflush_r+0x20>
 800b7bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	dc02      	bgt.n	800b7c8 <__sflush_r+0x20>
 800b7c2:	2000      	movs	r0, #0
 800b7c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b7ca:	2e00      	cmp	r6, #0
 800b7cc:	d0f9      	beq.n	800b7c2 <__sflush_r+0x1a>
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b7d4:	682f      	ldr	r7, [r5, #0]
 800b7d6:	602b      	str	r3, [r5, #0]
 800b7d8:	d032      	beq.n	800b840 <__sflush_r+0x98>
 800b7da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b7dc:	89a3      	ldrh	r3, [r4, #12]
 800b7de:	075a      	lsls	r2, r3, #29
 800b7e0:	d505      	bpl.n	800b7ee <__sflush_r+0x46>
 800b7e2:	6863      	ldr	r3, [r4, #4]
 800b7e4:	1ac0      	subs	r0, r0, r3
 800b7e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b7e8:	b10b      	cbz	r3, 800b7ee <__sflush_r+0x46>
 800b7ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b7ec:	1ac0      	subs	r0, r0, r3
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	4602      	mov	r2, r0
 800b7f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b7f4:	6a21      	ldr	r1, [r4, #32]
 800b7f6:	4628      	mov	r0, r5
 800b7f8:	47b0      	blx	r6
 800b7fa:	1c43      	adds	r3, r0, #1
 800b7fc:	89a3      	ldrh	r3, [r4, #12]
 800b7fe:	d106      	bne.n	800b80e <__sflush_r+0x66>
 800b800:	6829      	ldr	r1, [r5, #0]
 800b802:	291d      	cmp	r1, #29
 800b804:	d82c      	bhi.n	800b860 <__sflush_r+0xb8>
 800b806:	4a2a      	ldr	r2, [pc, #168]	; (800b8b0 <__sflush_r+0x108>)
 800b808:	40ca      	lsrs	r2, r1
 800b80a:	07d6      	lsls	r6, r2, #31
 800b80c:	d528      	bpl.n	800b860 <__sflush_r+0xb8>
 800b80e:	2200      	movs	r2, #0
 800b810:	6062      	str	r2, [r4, #4]
 800b812:	04d9      	lsls	r1, r3, #19
 800b814:	6922      	ldr	r2, [r4, #16]
 800b816:	6022      	str	r2, [r4, #0]
 800b818:	d504      	bpl.n	800b824 <__sflush_r+0x7c>
 800b81a:	1c42      	adds	r2, r0, #1
 800b81c:	d101      	bne.n	800b822 <__sflush_r+0x7a>
 800b81e:	682b      	ldr	r3, [r5, #0]
 800b820:	b903      	cbnz	r3, 800b824 <__sflush_r+0x7c>
 800b822:	6560      	str	r0, [r4, #84]	; 0x54
 800b824:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b826:	602f      	str	r7, [r5, #0]
 800b828:	2900      	cmp	r1, #0
 800b82a:	d0ca      	beq.n	800b7c2 <__sflush_r+0x1a>
 800b82c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b830:	4299      	cmp	r1, r3
 800b832:	d002      	beq.n	800b83a <__sflush_r+0x92>
 800b834:	4628      	mov	r0, r5
 800b836:	f7ff facd 	bl	800add4 <_free_r>
 800b83a:	2000      	movs	r0, #0
 800b83c:	6360      	str	r0, [r4, #52]	; 0x34
 800b83e:	e7c1      	b.n	800b7c4 <__sflush_r+0x1c>
 800b840:	6a21      	ldr	r1, [r4, #32]
 800b842:	2301      	movs	r3, #1
 800b844:	4628      	mov	r0, r5
 800b846:	47b0      	blx	r6
 800b848:	1c41      	adds	r1, r0, #1
 800b84a:	d1c7      	bne.n	800b7dc <__sflush_r+0x34>
 800b84c:	682b      	ldr	r3, [r5, #0]
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d0c4      	beq.n	800b7dc <__sflush_r+0x34>
 800b852:	2b1d      	cmp	r3, #29
 800b854:	d001      	beq.n	800b85a <__sflush_r+0xb2>
 800b856:	2b16      	cmp	r3, #22
 800b858:	d101      	bne.n	800b85e <__sflush_r+0xb6>
 800b85a:	602f      	str	r7, [r5, #0]
 800b85c:	e7b1      	b.n	800b7c2 <__sflush_r+0x1a>
 800b85e:	89a3      	ldrh	r3, [r4, #12]
 800b860:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b864:	81a3      	strh	r3, [r4, #12]
 800b866:	e7ad      	b.n	800b7c4 <__sflush_r+0x1c>
 800b868:	690f      	ldr	r7, [r1, #16]
 800b86a:	2f00      	cmp	r7, #0
 800b86c:	d0a9      	beq.n	800b7c2 <__sflush_r+0x1a>
 800b86e:	0793      	lsls	r3, r2, #30
 800b870:	680e      	ldr	r6, [r1, #0]
 800b872:	bf08      	it	eq
 800b874:	694b      	ldreq	r3, [r1, #20]
 800b876:	600f      	str	r7, [r1, #0]
 800b878:	bf18      	it	ne
 800b87a:	2300      	movne	r3, #0
 800b87c:	eba6 0807 	sub.w	r8, r6, r7
 800b880:	608b      	str	r3, [r1, #8]
 800b882:	f1b8 0f00 	cmp.w	r8, #0
 800b886:	dd9c      	ble.n	800b7c2 <__sflush_r+0x1a>
 800b888:	6a21      	ldr	r1, [r4, #32]
 800b88a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b88c:	4643      	mov	r3, r8
 800b88e:	463a      	mov	r2, r7
 800b890:	4628      	mov	r0, r5
 800b892:	47b0      	blx	r6
 800b894:	2800      	cmp	r0, #0
 800b896:	dc06      	bgt.n	800b8a6 <__sflush_r+0xfe>
 800b898:	89a3      	ldrh	r3, [r4, #12]
 800b89a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b89e:	81a3      	strh	r3, [r4, #12]
 800b8a0:	f04f 30ff 	mov.w	r0, #4294967295
 800b8a4:	e78e      	b.n	800b7c4 <__sflush_r+0x1c>
 800b8a6:	4407      	add	r7, r0
 800b8a8:	eba8 0800 	sub.w	r8, r8, r0
 800b8ac:	e7e9      	b.n	800b882 <__sflush_r+0xda>
 800b8ae:	bf00      	nop
 800b8b0:	20400001 	.word	0x20400001

0800b8b4 <_fflush_r>:
 800b8b4:	b538      	push	{r3, r4, r5, lr}
 800b8b6:	690b      	ldr	r3, [r1, #16]
 800b8b8:	4605      	mov	r5, r0
 800b8ba:	460c      	mov	r4, r1
 800b8bc:	b913      	cbnz	r3, 800b8c4 <_fflush_r+0x10>
 800b8be:	2500      	movs	r5, #0
 800b8c0:	4628      	mov	r0, r5
 800b8c2:	bd38      	pop	{r3, r4, r5, pc}
 800b8c4:	b118      	cbz	r0, 800b8ce <_fflush_r+0x1a>
 800b8c6:	6983      	ldr	r3, [r0, #24]
 800b8c8:	b90b      	cbnz	r3, 800b8ce <_fflush_r+0x1a>
 800b8ca:	f7fe fe3b 	bl	800a544 <__sinit>
 800b8ce:	4b14      	ldr	r3, [pc, #80]	; (800b920 <_fflush_r+0x6c>)
 800b8d0:	429c      	cmp	r4, r3
 800b8d2:	d11b      	bne.n	800b90c <_fflush_r+0x58>
 800b8d4:	686c      	ldr	r4, [r5, #4]
 800b8d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d0ef      	beq.n	800b8be <_fflush_r+0xa>
 800b8de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b8e0:	07d0      	lsls	r0, r2, #31
 800b8e2:	d404      	bmi.n	800b8ee <_fflush_r+0x3a>
 800b8e4:	0599      	lsls	r1, r3, #22
 800b8e6:	d402      	bmi.n	800b8ee <_fflush_r+0x3a>
 800b8e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b8ea:	f7fe fece 	bl	800a68a <__retarget_lock_acquire_recursive>
 800b8ee:	4628      	mov	r0, r5
 800b8f0:	4621      	mov	r1, r4
 800b8f2:	f7ff ff59 	bl	800b7a8 <__sflush_r>
 800b8f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b8f8:	07da      	lsls	r2, r3, #31
 800b8fa:	4605      	mov	r5, r0
 800b8fc:	d4e0      	bmi.n	800b8c0 <_fflush_r+0xc>
 800b8fe:	89a3      	ldrh	r3, [r4, #12]
 800b900:	059b      	lsls	r3, r3, #22
 800b902:	d4dd      	bmi.n	800b8c0 <_fflush_r+0xc>
 800b904:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b906:	f7fe fec1 	bl	800a68c <__retarget_lock_release_recursive>
 800b90a:	e7d9      	b.n	800b8c0 <_fflush_r+0xc>
 800b90c:	4b05      	ldr	r3, [pc, #20]	; (800b924 <_fflush_r+0x70>)
 800b90e:	429c      	cmp	r4, r3
 800b910:	d101      	bne.n	800b916 <_fflush_r+0x62>
 800b912:	68ac      	ldr	r4, [r5, #8]
 800b914:	e7df      	b.n	800b8d6 <_fflush_r+0x22>
 800b916:	4b04      	ldr	r3, [pc, #16]	; (800b928 <_fflush_r+0x74>)
 800b918:	429c      	cmp	r4, r3
 800b91a:	bf08      	it	eq
 800b91c:	68ec      	ldreq	r4, [r5, #12]
 800b91e:	e7da      	b.n	800b8d6 <_fflush_r+0x22>
 800b920:	0800beb4 	.word	0x0800beb4
 800b924:	0800bed4 	.word	0x0800bed4
 800b928:	0800be94 	.word	0x0800be94

0800b92c <fiprintf>:
 800b92c:	b40e      	push	{r1, r2, r3}
 800b92e:	b503      	push	{r0, r1, lr}
 800b930:	4601      	mov	r1, r0
 800b932:	ab03      	add	r3, sp, #12
 800b934:	4805      	ldr	r0, [pc, #20]	; (800b94c <fiprintf+0x20>)
 800b936:	f853 2b04 	ldr.w	r2, [r3], #4
 800b93a:	6800      	ldr	r0, [r0, #0]
 800b93c:	9301      	str	r3, [sp, #4]
 800b93e:	f7ff fcaf 	bl	800b2a0 <_vfiprintf_r>
 800b942:	b002      	add	sp, #8
 800b944:	f85d eb04 	ldr.w	lr, [sp], #4
 800b948:	b003      	add	sp, #12
 800b94a:	4770      	bx	lr
 800b94c:	20000034 	.word	0x20000034

0800b950 <_lseek_r>:
 800b950:	b538      	push	{r3, r4, r5, lr}
 800b952:	4d07      	ldr	r5, [pc, #28]	; (800b970 <_lseek_r+0x20>)
 800b954:	4604      	mov	r4, r0
 800b956:	4608      	mov	r0, r1
 800b958:	4611      	mov	r1, r2
 800b95a:	2200      	movs	r2, #0
 800b95c:	602a      	str	r2, [r5, #0]
 800b95e:	461a      	mov	r2, r3
 800b960:	f7f8 fa06 	bl	8003d70 <_lseek>
 800b964:	1c43      	adds	r3, r0, #1
 800b966:	d102      	bne.n	800b96e <_lseek_r+0x1e>
 800b968:	682b      	ldr	r3, [r5, #0]
 800b96a:	b103      	cbz	r3, 800b96e <_lseek_r+0x1e>
 800b96c:	6023      	str	r3, [r4, #0]
 800b96e:	bd38      	pop	{r3, r4, r5, pc}
 800b970:	20000704 	.word	0x20000704

0800b974 <__swhatbuf_r>:
 800b974:	b570      	push	{r4, r5, r6, lr}
 800b976:	460e      	mov	r6, r1
 800b978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b97c:	2900      	cmp	r1, #0
 800b97e:	b096      	sub	sp, #88	; 0x58
 800b980:	4614      	mov	r4, r2
 800b982:	461d      	mov	r5, r3
 800b984:	da08      	bge.n	800b998 <__swhatbuf_r+0x24>
 800b986:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b98a:	2200      	movs	r2, #0
 800b98c:	602a      	str	r2, [r5, #0]
 800b98e:	061a      	lsls	r2, r3, #24
 800b990:	d410      	bmi.n	800b9b4 <__swhatbuf_r+0x40>
 800b992:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b996:	e00e      	b.n	800b9b6 <__swhatbuf_r+0x42>
 800b998:	466a      	mov	r2, sp
 800b99a:	f000 f8df 	bl	800bb5c <_fstat_r>
 800b99e:	2800      	cmp	r0, #0
 800b9a0:	dbf1      	blt.n	800b986 <__swhatbuf_r+0x12>
 800b9a2:	9a01      	ldr	r2, [sp, #4]
 800b9a4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b9a8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b9ac:	425a      	negs	r2, r3
 800b9ae:	415a      	adcs	r2, r3
 800b9b0:	602a      	str	r2, [r5, #0]
 800b9b2:	e7ee      	b.n	800b992 <__swhatbuf_r+0x1e>
 800b9b4:	2340      	movs	r3, #64	; 0x40
 800b9b6:	2000      	movs	r0, #0
 800b9b8:	6023      	str	r3, [r4, #0]
 800b9ba:	b016      	add	sp, #88	; 0x58
 800b9bc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b9c0 <__smakebuf_r>:
 800b9c0:	898b      	ldrh	r3, [r1, #12]
 800b9c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b9c4:	079d      	lsls	r5, r3, #30
 800b9c6:	4606      	mov	r6, r0
 800b9c8:	460c      	mov	r4, r1
 800b9ca:	d507      	bpl.n	800b9dc <__smakebuf_r+0x1c>
 800b9cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b9d0:	6023      	str	r3, [r4, #0]
 800b9d2:	6123      	str	r3, [r4, #16]
 800b9d4:	2301      	movs	r3, #1
 800b9d6:	6163      	str	r3, [r4, #20]
 800b9d8:	b002      	add	sp, #8
 800b9da:	bd70      	pop	{r4, r5, r6, pc}
 800b9dc:	ab01      	add	r3, sp, #4
 800b9de:	466a      	mov	r2, sp
 800b9e0:	f7ff ffc8 	bl	800b974 <__swhatbuf_r>
 800b9e4:	9900      	ldr	r1, [sp, #0]
 800b9e6:	4605      	mov	r5, r0
 800b9e8:	4630      	mov	r0, r6
 800b9ea:	f7ff fa5f 	bl	800aeac <_malloc_r>
 800b9ee:	b948      	cbnz	r0, 800ba04 <__smakebuf_r+0x44>
 800b9f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9f4:	059a      	lsls	r2, r3, #22
 800b9f6:	d4ef      	bmi.n	800b9d8 <__smakebuf_r+0x18>
 800b9f8:	f023 0303 	bic.w	r3, r3, #3
 800b9fc:	f043 0302 	orr.w	r3, r3, #2
 800ba00:	81a3      	strh	r3, [r4, #12]
 800ba02:	e7e3      	b.n	800b9cc <__smakebuf_r+0xc>
 800ba04:	4b0d      	ldr	r3, [pc, #52]	; (800ba3c <__smakebuf_r+0x7c>)
 800ba06:	62b3      	str	r3, [r6, #40]	; 0x28
 800ba08:	89a3      	ldrh	r3, [r4, #12]
 800ba0a:	6020      	str	r0, [r4, #0]
 800ba0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba10:	81a3      	strh	r3, [r4, #12]
 800ba12:	9b00      	ldr	r3, [sp, #0]
 800ba14:	6163      	str	r3, [r4, #20]
 800ba16:	9b01      	ldr	r3, [sp, #4]
 800ba18:	6120      	str	r0, [r4, #16]
 800ba1a:	b15b      	cbz	r3, 800ba34 <__smakebuf_r+0x74>
 800ba1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba20:	4630      	mov	r0, r6
 800ba22:	f000 f8ad 	bl	800bb80 <_isatty_r>
 800ba26:	b128      	cbz	r0, 800ba34 <__smakebuf_r+0x74>
 800ba28:	89a3      	ldrh	r3, [r4, #12]
 800ba2a:	f023 0303 	bic.w	r3, r3, #3
 800ba2e:	f043 0301 	orr.w	r3, r3, #1
 800ba32:	81a3      	strh	r3, [r4, #12]
 800ba34:	89a0      	ldrh	r0, [r4, #12]
 800ba36:	4305      	orrs	r5, r0
 800ba38:	81a5      	strh	r5, [r4, #12]
 800ba3a:	e7cd      	b.n	800b9d8 <__smakebuf_r+0x18>
 800ba3c:	0800a4dd 	.word	0x0800a4dd

0800ba40 <__ascii_mbtowc>:
 800ba40:	b082      	sub	sp, #8
 800ba42:	b901      	cbnz	r1, 800ba46 <__ascii_mbtowc+0x6>
 800ba44:	a901      	add	r1, sp, #4
 800ba46:	b142      	cbz	r2, 800ba5a <__ascii_mbtowc+0x1a>
 800ba48:	b14b      	cbz	r3, 800ba5e <__ascii_mbtowc+0x1e>
 800ba4a:	7813      	ldrb	r3, [r2, #0]
 800ba4c:	600b      	str	r3, [r1, #0]
 800ba4e:	7812      	ldrb	r2, [r2, #0]
 800ba50:	1e10      	subs	r0, r2, #0
 800ba52:	bf18      	it	ne
 800ba54:	2001      	movne	r0, #1
 800ba56:	b002      	add	sp, #8
 800ba58:	4770      	bx	lr
 800ba5a:	4610      	mov	r0, r2
 800ba5c:	e7fb      	b.n	800ba56 <__ascii_mbtowc+0x16>
 800ba5e:	f06f 0001 	mvn.w	r0, #1
 800ba62:	e7f8      	b.n	800ba56 <__ascii_mbtowc+0x16>

0800ba64 <memmove>:
 800ba64:	4288      	cmp	r0, r1
 800ba66:	b510      	push	{r4, lr}
 800ba68:	eb01 0402 	add.w	r4, r1, r2
 800ba6c:	d902      	bls.n	800ba74 <memmove+0x10>
 800ba6e:	4284      	cmp	r4, r0
 800ba70:	4623      	mov	r3, r4
 800ba72:	d807      	bhi.n	800ba84 <memmove+0x20>
 800ba74:	1e43      	subs	r3, r0, #1
 800ba76:	42a1      	cmp	r1, r4
 800ba78:	d008      	beq.n	800ba8c <memmove+0x28>
 800ba7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ba7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ba82:	e7f8      	b.n	800ba76 <memmove+0x12>
 800ba84:	4402      	add	r2, r0
 800ba86:	4601      	mov	r1, r0
 800ba88:	428a      	cmp	r2, r1
 800ba8a:	d100      	bne.n	800ba8e <memmove+0x2a>
 800ba8c:	bd10      	pop	{r4, pc}
 800ba8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ba92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ba96:	e7f7      	b.n	800ba88 <memmove+0x24>

0800ba98 <__malloc_lock>:
 800ba98:	4801      	ldr	r0, [pc, #4]	; (800baa0 <__malloc_lock+0x8>)
 800ba9a:	f7fe bdf6 	b.w	800a68a <__retarget_lock_acquire_recursive>
 800ba9e:	bf00      	nop
 800baa0:	200006f8 	.word	0x200006f8

0800baa4 <__malloc_unlock>:
 800baa4:	4801      	ldr	r0, [pc, #4]	; (800baac <__malloc_unlock+0x8>)
 800baa6:	f7fe bdf1 	b.w	800a68c <__retarget_lock_release_recursive>
 800baaa:	bf00      	nop
 800baac:	200006f8 	.word	0x200006f8

0800bab0 <_realloc_r>:
 800bab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bab4:	4680      	mov	r8, r0
 800bab6:	4614      	mov	r4, r2
 800bab8:	460e      	mov	r6, r1
 800baba:	b921      	cbnz	r1, 800bac6 <_realloc_r+0x16>
 800babc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bac0:	4611      	mov	r1, r2
 800bac2:	f7ff b9f3 	b.w	800aeac <_malloc_r>
 800bac6:	b92a      	cbnz	r2, 800bad4 <_realloc_r+0x24>
 800bac8:	f7ff f984 	bl	800add4 <_free_r>
 800bacc:	4625      	mov	r5, r4
 800bace:	4628      	mov	r0, r5
 800bad0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bad4:	f000 f864 	bl	800bba0 <_malloc_usable_size_r>
 800bad8:	4284      	cmp	r4, r0
 800bada:	4607      	mov	r7, r0
 800badc:	d802      	bhi.n	800bae4 <_realloc_r+0x34>
 800bade:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bae2:	d812      	bhi.n	800bb0a <_realloc_r+0x5a>
 800bae4:	4621      	mov	r1, r4
 800bae6:	4640      	mov	r0, r8
 800bae8:	f7ff f9e0 	bl	800aeac <_malloc_r>
 800baec:	4605      	mov	r5, r0
 800baee:	2800      	cmp	r0, #0
 800baf0:	d0ed      	beq.n	800bace <_realloc_r+0x1e>
 800baf2:	42bc      	cmp	r4, r7
 800baf4:	4622      	mov	r2, r4
 800baf6:	4631      	mov	r1, r6
 800baf8:	bf28      	it	cs
 800bafa:	463a      	movcs	r2, r7
 800bafc:	f7fd f968 	bl	8008dd0 <memcpy>
 800bb00:	4631      	mov	r1, r6
 800bb02:	4640      	mov	r0, r8
 800bb04:	f7ff f966 	bl	800add4 <_free_r>
 800bb08:	e7e1      	b.n	800bace <_realloc_r+0x1e>
 800bb0a:	4635      	mov	r5, r6
 800bb0c:	e7df      	b.n	800bace <_realloc_r+0x1e>
	...

0800bb10 <_read_r>:
 800bb10:	b538      	push	{r3, r4, r5, lr}
 800bb12:	4d07      	ldr	r5, [pc, #28]	; (800bb30 <_read_r+0x20>)
 800bb14:	4604      	mov	r4, r0
 800bb16:	4608      	mov	r0, r1
 800bb18:	4611      	mov	r1, r2
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	602a      	str	r2, [r5, #0]
 800bb1e:	461a      	mov	r2, r3
 800bb20:	f7f8 f8c6 	bl	8003cb0 <_read>
 800bb24:	1c43      	adds	r3, r0, #1
 800bb26:	d102      	bne.n	800bb2e <_read_r+0x1e>
 800bb28:	682b      	ldr	r3, [r5, #0]
 800bb2a:	b103      	cbz	r3, 800bb2e <_read_r+0x1e>
 800bb2c:	6023      	str	r3, [r4, #0]
 800bb2e:	bd38      	pop	{r3, r4, r5, pc}
 800bb30:	20000704 	.word	0x20000704

0800bb34 <__ascii_wctomb>:
 800bb34:	b149      	cbz	r1, 800bb4a <__ascii_wctomb+0x16>
 800bb36:	2aff      	cmp	r2, #255	; 0xff
 800bb38:	bf85      	ittet	hi
 800bb3a:	238a      	movhi	r3, #138	; 0x8a
 800bb3c:	6003      	strhi	r3, [r0, #0]
 800bb3e:	700a      	strbls	r2, [r1, #0]
 800bb40:	f04f 30ff 	movhi.w	r0, #4294967295
 800bb44:	bf98      	it	ls
 800bb46:	2001      	movls	r0, #1
 800bb48:	4770      	bx	lr
 800bb4a:	4608      	mov	r0, r1
 800bb4c:	4770      	bx	lr

0800bb4e <abort>:
 800bb4e:	b508      	push	{r3, lr}
 800bb50:	2006      	movs	r0, #6
 800bb52:	f000 f855 	bl	800bc00 <raise>
 800bb56:	2001      	movs	r0, #1
 800bb58:	f7f8 f8a0 	bl	8003c9c <_exit>

0800bb5c <_fstat_r>:
 800bb5c:	b538      	push	{r3, r4, r5, lr}
 800bb5e:	4d07      	ldr	r5, [pc, #28]	; (800bb7c <_fstat_r+0x20>)
 800bb60:	2300      	movs	r3, #0
 800bb62:	4604      	mov	r4, r0
 800bb64:	4608      	mov	r0, r1
 800bb66:	4611      	mov	r1, r2
 800bb68:	602b      	str	r3, [r5, #0]
 800bb6a:	f7f8 f8e6 	bl	8003d3a <_fstat>
 800bb6e:	1c43      	adds	r3, r0, #1
 800bb70:	d102      	bne.n	800bb78 <_fstat_r+0x1c>
 800bb72:	682b      	ldr	r3, [r5, #0]
 800bb74:	b103      	cbz	r3, 800bb78 <_fstat_r+0x1c>
 800bb76:	6023      	str	r3, [r4, #0]
 800bb78:	bd38      	pop	{r3, r4, r5, pc}
 800bb7a:	bf00      	nop
 800bb7c:	20000704 	.word	0x20000704

0800bb80 <_isatty_r>:
 800bb80:	b538      	push	{r3, r4, r5, lr}
 800bb82:	4d06      	ldr	r5, [pc, #24]	; (800bb9c <_isatty_r+0x1c>)
 800bb84:	2300      	movs	r3, #0
 800bb86:	4604      	mov	r4, r0
 800bb88:	4608      	mov	r0, r1
 800bb8a:	602b      	str	r3, [r5, #0]
 800bb8c:	f7f8 f8e5 	bl	8003d5a <_isatty>
 800bb90:	1c43      	adds	r3, r0, #1
 800bb92:	d102      	bne.n	800bb9a <_isatty_r+0x1a>
 800bb94:	682b      	ldr	r3, [r5, #0]
 800bb96:	b103      	cbz	r3, 800bb9a <_isatty_r+0x1a>
 800bb98:	6023      	str	r3, [r4, #0]
 800bb9a:	bd38      	pop	{r3, r4, r5, pc}
 800bb9c:	20000704 	.word	0x20000704

0800bba0 <_malloc_usable_size_r>:
 800bba0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bba4:	1f18      	subs	r0, r3, #4
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	bfbc      	itt	lt
 800bbaa:	580b      	ldrlt	r3, [r1, r0]
 800bbac:	18c0      	addlt	r0, r0, r3
 800bbae:	4770      	bx	lr

0800bbb0 <_raise_r>:
 800bbb0:	291f      	cmp	r1, #31
 800bbb2:	b538      	push	{r3, r4, r5, lr}
 800bbb4:	4604      	mov	r4, r0
 800bbb6:	460d      	mov	r5, r1
 800bbb8:	d904      	bls.n	800bbc4 <_raise_r+0x14>
 800bbba:	2316      	movs	r3, #22
 800bbbc:	6003      	str	r3, [r0, #0]
 800bbbe:	f04f 30ff 	mov.w	r0, #4294967295
 800bbc2:	bd38      	pop	{r3, r4, r5, pc}
 800bbc4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bbc6:	b112      	cbz	r2, 800bbce <_raise_r+0x1e>
 800bbc8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bbcc:	b94b      	cbnz	r3, 800bbe2 <_raise_r+0x32>
 800bbce:	4620      	mov	r0, r4
 800bbd0:	f000 f830 	bl	800bc34 <_getpid_r>
 800bbd4:	462a      	mov	r2, r5
 800bbd6:	4601      	mov	r1, r0
 800bbd8:	4620      	mov	r0, r4
 800bbda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bbde:	f000 b817 	b.w	800bc10 <_kill_r>
 800bbe2:	2b01      	cmp	r3, #1
 800bbe4:	d00a      	beq.n	800bbfc <_raise_r+0x4c>
 800bbe6:	1c59      	adds	r1, r3, #1
 800bbe8:	d103      	bne.n	800bbf2 <_raise_r+0x42>
 800bbea:	2316      	movs	r3, #22
 800bbec:	6003      	str	r3, [r0, #0]
 800bbee:	2001      	movs	r0, #1
 800bbf0:	e7e7      	b.n	800bbc2 <_raise_r+0x12>
 800bbf2:	2400      	movs	r4, #0
 800bbf4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bbf8:	4628      	mov	r0, r5
 800bbfa:	4798      	blx	r3
 800bbfc:	2000      	movs	r0, #0
 800bbfe:	e7e0      	b.n	800bbc2 <_raise_r+0x12>

0800bc00 <raise>:
 800bc00:	4b02      	ldr	r3, [pc, #8]	; (800bc0c <raise+0xc>)
 800bc02:	4601      	mov	r1, r0
 800bc04:	6818      	ldr	r0, [r3, #0]
 800bc06:	f7ff bfd3 	b.w	800bbb0 <_raise_r>
 800bc0a:	bf00      	nop
 800bc0c:	20000034 	.word	0x20000034

0800bc10 <_kill_r>:
 800bc10:	b538      	push	{r3, r4, r5, lr}
 800bc12:	4d07      	ldr	r5, [pc, #28]	; (800bc30 <_kill_r+0x20>)
 800bc14:	2300      	movs	r3, #0
 800bc16:	4604      	mov	r4, r0
 800bc18:	4608      	mov	r0, r1
 800bc1a:	4611      	mov	r1, r2
 800bc1c:	602b      	str	r3, [r5, #0]
 800bc1e:	f7f8 f82d 	bl	8003c7c <_kill>
 800bc22:	1c43      	adds	r3, r0, #1
 800bc24:	d102      	bne.n	800bc2c <_kill_r+0x1c>
 800bc26:	682b      	ldr	r3, [r5, #0]
 800bc28:	b103      	cbz	r3, 800bc2c <_kill_r+0x1c>
 800bc2a:	6023      	str	r3, [r4, #0]
 800bc2c:	bd38      	pop	{r3, r4, r5, pc}
 800bc2e:	bf00      	nop
 800bc30:	20000704 	.word	0x20000704

0800bc34 <_getpid_r>:
 800bc34:	f7f8 b81a 	b.w	8003c6c <_getpid>

0800bc38 <_init>:
 800bc38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc3a:	bf00      	nop
 800bc3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc3e:	bc08      	pop	{r3}
 800bc40:	469e      	mov	lr, r3
 800bc42:	4770      	bx	lr

0800bc44 <_fini>:
 800bc44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc46:	bf00      	nop
 800bc48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc4a:	bc08      	pop	{r3}
 800bc4c:	469e      	mov	lr, r3
 800bc4e:	4770      	bx	lr
