// Seed: 3564543991
module module_0 (
    input tri0  id_0,
    input uwire id_1,
    input tri   id_2,
    input wor   id_3,
    input wor   id_4
    , id_6
);
  generate
    case (1)
      id_1: begin
        id_7(
            .id_0(id_0), .id_1(id_8), .id_2(1), .id_3(0), .id_4(1'b0), .id_5({1{1'h0}})
        );
      end
      id_6: wire id_9;
    endcase
  endgenerate
endmodule
module module_1 (
    output tri0 id_0,
    output logic id_1,
    output wire id_2,
    input wire id_3,
    input wire id_4,
    input wire id_5,
    output tri0 id_6,
    input supply0 id_7
);
  assign id_2 = 1;
  initial begin
    #1;
    id_1 <= 1;
  end
  wire id_9;
  wire id_10;
  module_0(
      id_5, id_5, id_4, id_4, id_4
  );
endmodule
