{
  "family": "IMC300A",
  "architecture": "arm-cortex-m0",
  "vendor": "Infineon",
  "mcus": {
    "IMC300A": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "PPB": {
          "instances": [
            {
              "name": "PPB",
              "base": "0xE000E000"
            }
          ],
          "registers": {
            "SYST_CSR": {
              "offset": "0x10",
              "size": 32,
              "description": "SysTick Control and Status Register"
            },
            "SYST_RVR": {
              "offset": "0x14",
              "size": 32,
              "description": "SysTick Reload Value Register"
            },
            "SYST_CVR": {
              "offset": "0x18",
              "size": 32,
              "description": "SysTick Current Value Register"
            },
            "SYST_CALIB": {
              "offset": "0x1C",
              "size": 32,
              "description": "SysTick Calibration Value Register"
            },
            "NVIC_ISER": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set-enable Register"
            },
            "NVIC_ICER": {
              "offset": "0x180",
              "size": 32,
              "description": "IInterrupt Clear-enable Register"
            },
            "NVIC_ISPR": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Set-pending Register"
            },
            "NVIC_ICPR": {
              "offset": "0x280",
              "size": 32,
              "description": "Interrupt Clear-pending Register"
            },
            "NVIC_IPR0": {
              "offset": "0x400",
              "size": 32,
              "description": "Interrupt Priority Register 0"
            },
            "NVIC_IPR1": {
              "offset": "0x404",
              "size": 32,
              "description": "Interrupt Priority Register 1"
            },
            "NVIC_IPR2": {
              "offset": "0x408",
              "size": 32,
              "description": "Interrupt Priority Register 2"
            },
            "NVIC_IPR3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Interrupt Priority Register 3"
            },
            "NVIC_IPR4": {
              "offset": "0x410",
              "size": 32,
              "description": "Interrupt Priority Register 4"
            },
            "NVIC_IPR5": {
              "offset": "0x414",
              "size": 32,
              "description": "Interrupt Priority Register 5"
            },
            "NVIC_IPR6": {
              "offset": "0x418",
              "size": 32,
              "description": "Interrupt Priority Register 6"
            },
            "NVIC_IPR7": {
              "offset": "0x41C",
              "size": 32,
              "description": "Interrupt Priority Register 7"
            },
            "CPUID": {
              "offset": "0xD00",
              "size": 32,
              "description": "CPUID Base Register"
            },
            "ICSR": {
              "offset": "0xD04",
              "size": 32,
              "description": "Interrupt Control and State Register"
            },
            "AIRCR": {
              "offset": "0xD0C",
              "size": 32,
              "description": "Application Interrupt and Reset Control Register"
            },
            "SCR": {
              "offset": "0xD10",
              "size": 32,
              "description": "System Control Register"
            },
            "CCR": {
              "offset": "0xD14",
              "size": 32,
              "description": "Configuration and Control Register"
            },
            "SHPR2": {
              "offset": "0xD1C",
              "size": 32,
              "description": "System Handler Priority Register 2"
            },
            "SHPR3": {
              "offset": "0xD20",
              "size": 32,
              "description": "System Handler Priority Register 3"
            },
            "SHCSR": {
              "offset": "0xD24",
              "size": 32,
              "description": "System Handler Control and State Register"
            }
          },
          "bits": {
            "SYST_CSR": {
              "ENABLE": {
                "bit": 0,
                "description": "Counter Enable"
              },
              "TICKINT": {
                "bit": 1,
                "description": "SysTick Exception Request"
              },
              "CLKSOURCE": {
                "bit": 2,
                "description": "Clock Source"
              },
              "COUNTFLAG": {
                "bit": 16,
                "description": "Counter Flag"
              }
            },
            "SYST_RVR": {
              "RELOAD": {
                "bit": 0,
                "description": "Reload Value",
                "width": 24
              }
            },
            "SYST_CVR": {
              "CURRENT": {
                "bit": 0,
                "description": "SysTick Counter Current Value",
                "width": 24
              }
            },
            "SYST_CALIB": {
              "TENMS": {
                "bit": 0,
                "description": "10 Milliseconds",
                "width": 24
              },
              "SKEW": {
                "bit": 30,
                "description": "Clock Skew"
              },
              "NOREF": {
                "bit": 31,
                "description": "Reference Clock"
              }
            },
            "NVIC_ISER": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt Node Set-enable",
                "width": 32
              }
            },
            "NVIC_ICER": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt Node Clear-enable",
                "width": 32
              }
            },
            "NVIC_ISPR": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt Node Set-pending",
                "width": 32
              }
            },
            "NVIC_ICPR": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt Node Clear-pending",
                "width": 32
              }
            },
            "NVIC_IPR0": {
              "PRI_3": {
                "bit": 24,
                "description": "Priority, Byte Offset 3",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority, Byte Offset 2",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority, Byte Offset 1",
                "width": 8
              },
              "PRI_0": {
                "bit": 0,
                "description": "Priority, Byte Offset 0",
                "width": 8
              }
            },
            "NVIC_IPR1": {
              "PRI_3": {
                "bit": 24,
                "description": "Priority, Byte Offset 3",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority, Byte Offset 2",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority, Byte Offset 1",
                "width": 8
              },
              "PRI_0": {
                "bit": 0,
                "description": "Priority, Byte Offset 0",
                "width": 8
              }
            },
            "NVIC_IPR2": {
              "PRI_3": {
                "bit": 24,
                "description": "Priority, Byte Offset 3",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority, Byte Offset 2",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority, Byte Offset 1",
                "width": 8
              },
              "PRI_0": {
                "bit": 0,
                "description": "Priority, Byte Offset 0",
                "width": 8
              }
            },
            "NVIC_IPR3": {
              "PRI_3": {
                "bit": 24,
                "description": "Priority, Byte Offset 3",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority, Byte Offset 2",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority, Byte Offset 1",
                "width": 8
              },
              "PRI_0": {
                "bit": 0,
                "description": "Priority, Byte Offset 0",
                "width": 8
              }
            },
            "NVIC_IPR4": {
              "PRI_3": {
                "bit": 24,
                "description": "Priority, Byte Offset 3",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority, Byte Offset 2",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority, Byte Offset 1",
                "width": 8
              },
              "PRI_0": {
                "bit": 0,
                "description": "Priority, Byte Offset 0",
                "width": 8
              }
            },
            "NVIC_IPR5": {
              "PRI_3": {
                "bit": 24,
                "description": "Priority, Byte Offset 3",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority, Byte Offset 2",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority, Byte Offset 1",
                "width": 8
              },
              "PRI_0": {
                "bit": 0,
                "description": "Priority, Byte Offset 0",
                "width": 8
              }
            },
            "NVIC_IPR6": {
              "PRI_3": {
                "bit": 24,
                "description": "Priority, Byte Offset 3",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority, Byte Offset 2",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority, Byte Offset 1",
                "width": 8
              },
              "PRI_0": {
                "bit": 0,
                "description": "Priority, Byte Offset 0",
                "width": 8
              }
            },
            "NVIC_IPR7": {
              "PRI_3": {
                "bit": 24,
                "description": "Priority, Byte Offset 3",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority, Byte Offset 2",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority, Byte Offset 1",
                "width": 8
              },
              "PRI_0": {
                "bit": 0,
                "description": "Priority, Byte Offset 0",
                "width": 8
              }
            },
            "CPUID": {
              "Revision": {
                "bit": 0,
                "description": "Revision Number",
                "width": 4
              },
              "PartNo": {
                "bit": 4,
                "description": "Part Number of the Processor",
                "width": 12
              },
              "Architecture": {
                "bit": 16,
                "description": "Architecture",
                "width": 4
              },
              "Variant": {
                "bit": 20,
                "description": "Variant Number",
                "width": 4
              },
              "Implementer": {
                "bit": 24,
                "description": "Implementer Code",
                "width": 8
              }
            },
            "ICSR": {
              "VECTACTIVE": {
                "bit": 0,
                "description": "Active Exception Number",
                "width": 6
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "Pending Exception Number",
                "width": 6
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "Interrupt Pending Flag"
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "SysTick Exception Clear-pending"
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "SysTick Exception Set-pending"
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "PendSV Clear Pending"
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "PendSV Set Pending"
              }
            },
            "AIRCR": {
              "SYSRESETREQ": {
                "bit": 2,
                "description": "System Reset Request"
              },
              "ENDIANNESS": {
                "bit": 15,
                "description": "Data Endianness"
              },
              "VECTKEY": {
                "bit": 16,
                "description": "Register Key",
                "width": 16
              }
            },
            "SCR": {
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "Sleep-on-exit"
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "Low Power Sleep Mode"
              },
              "SEVONPEND": {
                "bit": 4,
                "description": "Send Event on Pending bit"
              }
            },
            "CCR": {
              "UNALIGN_TRP": {
                "bit": 3,
                "description": "Unaligned Access Traps"
              },
              "STKALIGN": {
                "bit": 9,
                "description": "Stack Alignment"
              }
            },
            "SHPR2": {
              "PRI_11": {
                "bit": 24,
                "description": "Priority of System Handler 11",
                "width": 8
              }
            },
            "SHPR3": {
              "PRI_14": {
                "bit": 16,
                "description": "Priority of System Handler 14",
                "width": 8
              },
              "PRI_15": {
                "bit": 24,
                "description": "Priority of System Handler 15",
                "width": 8
              }
            },
            "SHCSR": {
              "SVCALLPENDED": {
                "bit": 15,
                "description": "SVCall Pending bit"
              }
            }
          }
        },
        "ERU0": {
          "instances": [
            {
              "name": "ERU0",
              "base": "0x40010600",
              "irq": 3
            }
          ],
          "registers": {
            "EXISEL": {
              "offset": "0x00",
              "size": 32,
              "description": "Event Input Select"
            },
            "EXICON[%s]": {
              "offset": "0x10",
              "size": 32,
              "description": "Event Input Control"
            },
            "EXOCON[%s]": {
              "offset": "0x20",
              "size": 32,
              "description": "Event Output Trigger Control"
            }
          },
          "bits": {
            "EXISEL": {
              "EXS0A": {
                "bit": 0,
                "description": "Event Source Select for A0 (ERS0)",
                "width": 2
              },
              "EXS0B": {
                "bit": 2,
                "description": "Event Source Select for B0 (ERS0)",
                "width": 2
              },
              "EXS1A": {
                "bit": 4,
                "description": "Event Source Select for A1 (ERS1)",
                "width": 2
              },
              "EXS1B": {
                "bit": 6,
                "description": "Event Source Select for B1 (ERS1)",
                "width": 2
              },
              "EXS2A": {
                "bit": 8,
                "description": "Event Source Select for A2 (ERS2)",
                "width": 2
              },
              "EXS2B": {
                "bit": 10,
                "description": "Event Source Select for B2 (ERS2)",
                "width": 2
              },
              "EXS3A": {
                "bit": 12,
                "description": "Event Source Select for A3 (ERS3)",
                "width": 2
              },
              "EXS3B": {
                "bit": 14,
                "description": "Event Source Select for B3 (ERS3)",
                "width": 2
              }
            },
            "EXICON[%s]": {
              "PE": {
                "bit": 0,
                "description": "Output Trigger Pulse Enable for ETLx"
              },
              "LD": {
                "bit": 1,
                "description": "Rebuild Level Detection for Status Flag for ETLx"
              },
              "RE": {
                "bit": 2,
                "description": "Rising Edge Detection Enable ETLx"
              },
              "FE": {
                "bit": 3,
                "description": "Falling Edge Detection Enable ETLx"
              },
              "OCS": {
                "bit": 4,
                "description": "Output Channel Select for ETLx Output Trigger Pulse",
                "width": 3
              },
              "FL": {
                "bit": 7,
                "description": "Status Flag for ETLx"
              },
              "SS": {
                "bit": 8,
                "description": "Input Source Select for ERSx",
                "width": 2
              },
              "NA": {
                "bit": 10,
                "description": "Input A Negation Select for ERSx"
              },
              "NB": {
                "bit": 11,
                "description": "Input B Negation Select for ERSx"
              }
            },
            "EXOCON[%s]": {
              "ISS": {
                "bit": 0,
                "description": "Internal Trigger Source Selection",
                "width": 2
              },
              "GEEN": {
                "bit": 2,
                "description": "Gating Event Enable"
              },
              "PDR": {
                "bit": 3,
                "description": "Pattern Detection Result Flag"
              },
              "GP": {
                "bit": 4,
                "description": "Gating Selection for Pattern Detection Result",
                "width": 2
              },
              "IPEN0": {
                "bit": 12,
                "description": "Pattern Detection Enable for ETL0"
              },
              "IPEN1": {
                "bit": 13,
                "description": "Pattern Detection Enable for ETL1"
              },
              "IPEN2": {
                "bit": 14,
                "description": "Pattern Detection Enable for ETL2"
              },
              "IPEN3": {
                "bit": 15,
                "description": "Pattern Detection Enable for ETL3"
              }
            }
          }
        },
        "ERU1": {
          "instances": [
            {
              "name": "ERU1",
              "base": "0x40010630"
            }
          ],
          "registers": {}
        },
        "MATH": {
          "instances": [
            {
              "name": "MATH",
              "base": "0x40030000",
              "irq": 7
            }
          ],
          "registers": {
            "GLBCON": {
              "offset": "0x04",
              "size": 32,
              "description": "Global Control Register"
            },
            "ID": {
              "offset": "0x08",
              "size": 32,
              "description": "Module Identification Register"
            },
            "EVIER": {
              "offset": "0x0C",
              "size": 32,
              "description": "Event Interrupt Enable Register"
            },
            "EVFR": {
              "offset": "0x10",
              "size": 32,
              "description": "Event Flag Register"
            },
            "EVFSR": {
              "offset": "0x14",
              "size": 32,
              "description": "Event Flag Set Register"
            },
            "EVFCR": {
              "offset": "0x18",
              "size": 32,
              "description": "Event Flag Clear Register"
            },
            "DVD": {
              "offset": "0x20",
              "size": 32,
              "description": "Dividend Register"
            },
            "DVS": {
              "offset": "0x24",
              "size": 32,
              "description": "Divisor Register"
            },
            "QUOT": {
              "offset": "0x28",
              "size": 32,
              "description": "Quotient Register"
            },
            "RMD": {
              "offset": "0x2C",
              "size": 32,
              "description": "Remainder Register"
            },
            "DIVST": {
              "offset": "0x30",
              "size": 32,
              "description": "Divider Status Register"
            },
            "DIVCON": {
              "offset": "0x34",
              "size": 32,
              "description": "Divider Control Register"
            },
            "STATC": {
              "offset": "0x40",
              "size": 32,
              "description": "CORDIC Status and Data Control Register"
            },
            "CON": {
              "offset": "0x44",
              "size": 32,
              "description": "CORDIC Control Register"
            },
            "CORDX": {
              "offset": "0x48",
              "size": 32,
              "description": "CORDIC X Data Register"
            },
            "CORDY": {
              "offset": "0x4C",
              "size": 32,
              "description": "CORDIC Y Data Register"
            },
            "CORDZ": {
              "offset": "0x50",
              "size": 32,
              "description": "CORDIC Z Data Register"
            },
            "CORRX": {
              "offset": "0x54",
              "size": 32,
              "description": "CORDIC X Result Register"
            },
            "CORRY": {
              "offset": "0x58",
              "size": 32,
              "description": "CORDIC Y Result Register"
            },
            "CORRZ": {
              "offset": "0x5C",
              "size": 32,
              "description": "CORDIC Z Result Register"
            }
          },
          "bits": {
            "GLBCON": {
              "DVDRC": {
                "bit": 0,
                "description": "Dividend Register Result Chaining",
                "width": 3
              },
              "DVSRC": {
                "bit": 3,
                "description": "Divisor Register Result Chaining",
                "width": 3
              },
              "CORDXRC": {
                "bit": 6,
                "description": "CORDX Register Result Chaining",
                "width": 2
              },
              "CORDYRC": {
                "bit": 9,
                "description": "CORDY Register Result Chaining",
                "width": 2
              },
              "CORDZRC": {
                "bit": 12,
                "description": "CORDZ Register Result Chaining",
                "width": 2
              },
              "SUSCFG": {
                "bit": 16,
                "description": "Suspend Mode Configuration",
                "width": 2
              }
            },
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision Number",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number Value",
                "width": 16
              }
            },
            "EVIER": {
              "DIVEOCIEN": {
                "bit": 0,
                "description": "Divider End of Calculation Interrupt Enable"
              },
              "DIVERRIEN": {
                "bit": 1,
                "description": "Divider Error Interrupt Enable"
              },
              "CDEOCIEN": {
                "bit": 2,
                "description": "CORDIC End of Calculation Interrupt Enable"
              },
              "CDERRIEN": {
                "bit": 3,
                "description": "CORDIC Error Interrupt Enable"
              }
            },
            "EVFR": {
              "DIVEOC": {
                "bit": 0,
                "description": "Divider End of Calculation Event Flag"
              },
              "DIVERR": {
                "bit": 1,
                "description": "Divider Error Event Flag"
              },
              "CDEOC": {
                "bit": 2,
                "description": "CORDIC End of Calculation Event Flag"
              },
              "CDERR": {
                "bit": 3,
                "description": "CORDIC Error Event Flag"
              }
            },
            "EVFSR": {
              "DIVEOCS": {
                "bit": 0,
                "description": "Divider End of Calculation Event Flag Set"
              },
              "DIVERRS": {
                "bit": 1,
                "description": "Divider Error Event Flag Set"
              },
              "CDEOCS": {
                "bit": 2,
                "description": "CORDIC Event Flag Set"
              },
              "CDERRS": {
                "bit": 3,
                "description": "CORDIC Error Event Flag Set"
              }
            },
            "EVFCR": {
              "DIVEOCC": {
                "bit": 0,
                "description": "Divider End of Calculation Event Flag Clear"
              },
              "DIVERRC": {
                "bit": 1,
                "description": "Divider Error Event Flag Clear"
              },
              "CDEOCC": {
                "bit": 2,
                "description": "CORDIC End of Calculation Event Flag Clear"
              },
              "CDERRC": {
                "bit": 3,
                "description": "CORDIC Error Event Flag Clear"
              }
            },
            "DVD": {
              "VAL": {
                "bit": 0,
                "description": "Dividend Value",
                "width": 32
              }
            },
            "DVS": {
              "VAL": {
                "bit": 0,
                "description": "Divisor Value",
                "width": 32
              }
            },
            "QUOT": {
              "VAL": {
                "bit": 0,
                "description": "Quotient Value",
                "width": 32
              }
            },
            "RMD": {
              "VAL": {
                "bit": 0,
                "description": "Remainder Value",
                "width": 32
              }
            },
            "DIVST": {
              "BSY": {
                "bit": 0,
                "description": "Busy Indication"
              }
            },
            "DIVCON": {
              "ST": {
                "bit": 0,
                "description": "Start Bit"
              },
              "STMODE": {
                "bit": 1,
                "description": "Start Mode"
              },
              "USIGN": {
                "bit": 2,
                "description": "Unsigned Division Enable"
              },
              "DIVMODE": {
                "bit": 3,
                "description": "Division Mode",
                "width": 2
              },
              "QSDIR": {
                "bit": 15,
                "description": "Quotient Shift Direction"
              },
              "QSCNT": {
                "bit": 8,
                "description": "Quotient Shift Count",
                "width": 5
              },
              "DVDSLC": {
                "bit": 16,
                "description": "Dividend Shift Left Count",
                "width": 5
              },
              "DVSSRC": {
                "bit": 24,
                "description": "Divisor Shift Right Count",
                "width": 5
              }
            },
            "STATC": {
              "BSY": {
                "bit": 0,
                "description": "Busy Indication"
              },
              "KEEPX": {
                "bit": 5,
                "description": "Last X Result as Initial Data for New Calculation"
              },
              "KEEPY": {
                "bit": 6,
                "description": "Last Y Result as Initial Data for New Calculation"
              },
              "KEEPZ": {
                "bit": 7,
                "description": "Last Z Result as Initial Data for New Calculation"
              }
            },
            "CON": {
              "ST": {
                "bit": 0,
                "description": "Start Calculation"
              },
              "MODE": {
                "bit": 1,
                "description": "Operating Mode",
                "width": 2
              },
              "ROTVEC": {
                "bit": 3,
                "description": "Rotation Vectoring Selection"
              },
              "ST_MODE": {
                "bit": 4,
                "description": "Start Method"
              },
              "X_USIGN": {
                "bit": 5,
                "description": "Result Data Format for X in Circular Vectoring Mode"
              },
              "MPS": {
                "bit": 6,
                "description": "X and Y Magnitude Prescaler",
                "width": 2
              }
            },
            "CORDX": {
              "DATA": {
                "bit": 8,
                "description": "Initial X Parameter Data",
                "width": 24
              }
            },
            "CORDY": {
              "DATA": {
                "bit": 8,
                "description": "Initial Y Parameter Data",
                "width": 24
              }
            },
            "CORDZ": {
              "DATA": {
                "bit": 8,
                "description": "Initial Z Parameter Data",
                "width": 24
              }
            },
            "CORRX": {
              "RESULT": {
                "bit": 8,
                "description": "X Calculation Result",
                "width": 24
              }
            },
            "CORRY": {
              "RESULT": {
                "bit": 8,
                "description": "Y Calculation Result",
                "width": 24
              }
            },
            "CORRZ": {
              "RESULT": {
                "bit": 8,
                "description": "Z Calculation Result",
                "width": 24
              }
            }
          }
        },
        "PAU": {
          "instances": [
            {
              "name": "PAU",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "AVAIL0": {
              "offset": "0x40",
              "size": 32,
              "description": "Peripheral Availability Register 0"
            },
            "AVAIL1": {
              "offset": "0x44",
              "size": 32,
              "description": "Peripheral Availability Register 1"
            },
            "AVAIL2": {
              "offset": "0x48",
              "size": 32,
              "description": "Peripheral Availability Register 2"
            },
            "PRIVDIS0": {
              "offset": "0x80",
              "size": 32,
              "description": "Peripheral Privilege Access Register 0"
            },
            "PRIVDIS1": {
              "offset": "0x84",
              "size": 32,
              "description": "Peripheral Privilege Access Register 1"
            },
            "PRIVDIS2": {
              "offset": "0x88",
              "size": 32,
              "description": "Peripheral Privilege Access Register 2"
            },
            "ROMSIZE": {
              "offset": "0x400",
              "size": 32,
              "description": "ROM Size Register"
            },
            "FLSIZE": {
              "offset": "0x404",
              "size": 32,
              "description": "Flash Size Register"
            },
            "RAM0SIZE": {
              "offset": "0x410",
              "size": 32,
              "description": "RAM0 Size Register"
            }
          },
          "bits": {
            "AVAIL0": {
              "AVAIL5": {
                "bit": 5,
                "description": "RAM Block 1 Availability Flag"
              },
              "AVAIL6": {
                "bit": 6,
                "description": "RAM Block 2 Availability Flag"
              },
              "AVAIL7": {
                "bit": 7,
                "description": "RAM Block 3 Availability Flag"
              },
              "AVAIL20": {
                "bit": 20,
                "description": "MATH Global SFRs and Divider Availability Flag"
              },
              "AVAIL21": {
                "bit": 21,
                "description": "MATH CORDIC Availability Flag"
              },
              "AVAIL22": {
                "bit": 22,
                "description": "Port 0 Availability Flag"
              },
              "AVAIL23": {
                "bit": 23,
                "description": "Port 1 Availability Flag"
              },
              "AVAIL24": {
                "bit": 24,
                "description": "Port 2 Availability Flag"
              },
              "AVAIL25": {
                "bit": 25,
                "description": "Port 3 Availability Flag"
              },
              "AVAIL26": {
                "bit": 26,
                "description": "Port 4 Availability Flag"
              }
            },
            "AVAIL1": {
              "AVAIL0": {
                "bit": 0,
                "description": "USIC0 Channel 0 Availability Flag"
              },
              "AVAIL1": {
                "bit": 1,
                "description": "USIC0 Channel 1 Availability Flag"
              },
              "AVAIL4": {
                "bit": 4,
                "description": "PRNG Availability Flag"
              },
              "AVAIL5": {
                "bit": 5,
                "description": "ADC SFRs Availability Flag"
              },
              "AVAIL8": {
                "bit": 8,
                "description": "SHS Availability Flag"
              },
              "AVAIL9": {
                "bit": 9,
                "description": "CCU40 kernel SFRs and CC40 Availability Flag"
              },
              "AVAIL10": {
                "bit": 10,
                "description": "CCU40 CC41 Availability Flag"
              },
              "AVAIL11": {
                "bit": 11,
                "description": "CCU40 CC42 Availability Flag"
              },
              "AVAIL12": {
                "bit": 12,
                "description": "CCU40 CC43 Availability Flag"
              },
              "AVAIL16": {
                "bit": 16,
                "description": "USIC1 Channel 0 Availability Flag"
              },
              "AVAIL17": {
                "bit": 17,
                "description": "USIC1 Channel 1 Availability Flag"
              },
              "AVAIL25": {
                "bit": 25,
                "description": "CCU41 kernel SFRs and CC40 Availability Flag"
              },
              "AVAIL26": {
                "bit": 26,
                "description": "CCU41 CC41 Availability Flag"
              },
              "AVAIL27": {
                "bit": 27,
                "description": "CCU41 CC42 Availability Flag"
              },
              "AVAIL28": {
                "bit": 28,
                "description": "CCU41 CC43 Availability Flag"
              }
            },
            "AVAIL2": {
              "AVAIL0": {
                "bit": 0,
                "description": "CCU80 kernel SFRs and CC80 Availability Flag"
              },
              "AVAIL1": {
                "bit": 1,
                "description": "CCU80 CC81 Availability Flag"
              },
              "AVAIL2": {
                "bit": 2,
                "description": "CCU80 CC82 Availability Flag"
              },
              "AVAIL3": {
                "bit": 3,
                "description": "CCU80 CC83 Availability Flag"
              },
              "AVAIL12": {
                "bit": 12,
                "description": "POSIF0 Availability Flag"
              },
              "AVAIL15": {
                "bit": 15,
                "description": "DAC0 Availability Flag"
              },
              "AVAIL16": {
                "bit": 16,
                "description": "CCU81 kernel SFRs and CC80 Availability Flag"
              },
              "AVAIL17": {
                "bit": 17,
                "description": "CCU81 CC81 Availability Flag"
              },
              "AVAIL18": {
                "bit": 18,
                "description": "CCU81 CC82 Availability Flag"
              },
              "AVAIL19": {
                "bit": 19,
                "description": "CCU81 CC83 Availability Flag"
              },
              "AVAIL20": {
                "bit": 20,
                "description": "MultiCAN Node 0 and Global SFRs Availability Flag"
              },
              "AVAIL21": {
                "bit": 21,
                "description": "MultiCAN Node 1 Availability Flag"
              },
              "AVAIL23": {
                "bit": 23,
                "description": "MultiCAN Message Object SFRs Availability Flag"
              },
              "AVAIL28": {
                "bit": 28,
                "description": "POSIF1 Availability Flag"
              }
            },
            "PRIVDIS0": {
              "PDIS2": {
                "bit": 2,
                "description": "Flash SFRs Privilege Disable Flag"
              },
              "PDIS5": {
                "bit": 5,
                "description": "RAM Block 1 Privilege Disable Flag"
              },
              "PDIS6": {
                "bit": 6,
                "description": "RAM Block 2 Privilege Disable Flag"
              },
              "PDIS7": {
                "bit": 7,
                "description": "RAM Block 3 Privilege Disable Flag"
              },
              "PDIS19": {
                "bit": 19,
                "description": "WDT Privilege Disable Flag"
              },
              "PDIS20": {
                "bit": 20,
                "description": "MATH Global SFRs and Divider Privilege Disable Flag"
              },
              "PDIS21": {
                "bit": 21,
                "description": "MATH CORDIC Privilege Disable Flag"
              },
              "PDIS22": {
                "bit": 22,
                "description": "Port 0 Privilege Disable Flag"
              },
              "PDIS23": {
                "bit": 23,
                "description": "Port 1 Privilege Disable Flag"
              },
              "PDIS24": {
                "bit": 24,
                "description": "Port 2 Privilege Disable Flag"
              },
              "PDIS25": {
                "bit": 25,
                "description": "Port 3 Privilege Disable Flag"
              },
              "PDIS26": {
                "bit": 26,
                "description": "Port 4 Privilege Disable Flag"
              }
            },
            "PRIVDIS1": {
              "PDIS0": {
                "bit": 0,
                "description": "USIC0 Channel 0 Privilege Disable Flag"
              },
              "PDIS1": {
                "bit": 1,
                "description": "USIC0 Channel 1 Privilege Disable Flag"
              },
              "PDIS5": {
                "bit": 5,
                "description": "ADC SFRs Privilege Disable Flag"
              },
              "PDIS8": {
                "bit": 8,
                "description": "SHS Privilege Disable Flag"
              },
              "PDIS9": {
                "bit": 9,
                "description": "CC40 and CCU40 Kernel SFRs Privilege Disable Flag"
              },
              "PDIS10": {
                "bit": 10,
                "description": "CCU40 CC41 Privilege Disable Flag"
              },
              "PDIS11": {
                "bit": 11,
                "description": "CCU40 CC42 Privilege Disable Flag"
              },
              "PDIS12": {
                "bit": 12,
                "description": "CCU40 CC43 Privilege Disable Flag"
              },
              "PDIS16": {
                "bit": 16,
                "description": "USIC1 Channel 0 Privilege Disable Flag"
              },
              "PDIS17": {
                "bit": 17,
                "description": "USIC1 Channel 1 Privilege Disable Flag"
              },
              "PDIS25": {
                "bit": 25,
                "description": "CCU41 Kernel SFRs and CC40 Privilege Disable Flag"
              },
              "PDIS26": {
                "bit": 26,
                "description": "CCU41 CC41 Privilege Disable Flag"
              },
              "PDIS27": {
                "bit": 27,
                "description": "CCU41 CC42 Privilege Disable Flag"
              },
              "PDIS28": {
                "bit": 28,
                "description": "CCU41 CC43 Privilege Disable Flag"
              }
            },
            "PRIVDIS2": {
              "PDIS0": {
                "bit": 0,
                "description": "CC80 and CCU80 Kernel SFRs Privilege Disable Flag"
              },
              "PDIS1": {
                "bit": 1,
                "description": "CCU80 CC81 Privilege Disable Flag"
              },
              "PDIS2": {
                "bit": 2,
                "description": "CCU80 CC82 Privilege Disable Flag"
              },
              "PDIS3": {
                "bit": 3,
                "description": "CCU80 CC83 Privilege Disable Flag"
              },
              "PDIS12": {
                "bit": 12,
                "description": "POSIF0 Privilege Disable Flag"
              },
              "PDIS15": {
                "bit": 15,
                "description": "DAC0 Privilege Disable Flag"
              },
              "PDIS16": {
                "bit": 16,
                "description": "CCU81 Kernel SFRs and CC80 Privilege Disable Flag"
              },
              "PDIS17": {
                "bit": 17,
                "description": "CCU81 CC81 Privilege Disable Flag"
              },
              "PDIS18": {
                "bit": 18,
                "description": "CCU81 CC82 Privilege Disable Flag"
              },
              "PDIS19": {
                "bit": 19,
                "description": "CCU81 CC83 Privilege Disable Flag"
              },
              "PDIS20": {
                "bit": 20,
                "description": "MultiCAN Node 0 and Global SFRs Privilege Disable Flag"
              },
              "PDIS21": {
                "bit": 21,
                "description": "MultiCAN Node 1 Privilege Disable Flag"
              },
              "PDIS23": {
                "bit": 23,
                "description": "MultiCAN Message Object SFRs Privilege Disable Flag"
              },
              "PDIS28": {
                "bit": 28,
                "description": "POSIF1 Privilege Disable Flag"
              }
            },
            "ROMSIZE": {
              "ADDR": {
                "bit": 8,
                "description": "ROM Size",
                "width": 6
              }
            },
            "FLSIZE": {
              "ADDR": {
                "bit": 12,
                "description": "Flash Size",
                "width": 6
              }
            },
            "RAM0SIZE": {
              "ADDR": {
                "bit": 8,
                "description": "RAM0 Size",
                "width": 5
              }
            }
          }
        },
        "NVM": {
          "instances": [
            {
              "name": "NVM",
              "base": "0x40050000"
            }
          ],
          "registers": {
            "NVMSTATUS": {
              "offset": "0x00",
              "size": 16,
              "description": "NVM Status Register"
            },
            "NVMPROG": {
              "offset": "0x04",
              "size": 16,
              "description": "NVM Programming Control Register"
            },
            "NVMCONF": {
              "offset": "0x08",
              "size": 16,
              "description": "NVM Configuration Register"
            }
          },
          "bits": {
            "NVMSTATUS": {
              "WRPERR": {
                "bit": 6,
                "description": "Write Protocol Error"
              },
              "ECC2READ": {
                "bit": 5,
                "description": "ECC2 Read"
              },
              "ECC1READ": {
                "bit": 4,
                "description": "ECC1 Read"
              },
              "VERR": {
                "bit": 2,
                "description": "Verify Error",
                "width": 2
              },
              "SLEEP": {
                "bit": 1,
                "description": "Sleep Mode"
              },
              "BUSY": {
                "bit": 0,
                "description": "Busy"
              }
            },
            "NVMPROG": {
              "RSTECC": {
                "bit": 13,
                "description": "Reset ECC"
              },
              "RSTVERR": {
                "bit": 12,
                "description": "Reset Verify Error"
              },
              "ACTION": {
                "bit": 0,
                "description": "ACTION: [VERIFY, ONE_SHOT, OPTYPE]",
                "width": 8
              }
            },
            "NVMCONF": {
              "NVM_ON": {
                "bit": 15,
                "description": "NVM On"
              },
              "INT_ON": {
                "bit": 14,
                "description": "Interrupt On"
              },
              "SECPROT": {
                "bit": 4,
                "description": "Sector Protection",
                "width": 8
              },
              "HRLEV": {
                "bit": 1,
                "description": "Hardread Level",
                "width": 2
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "WDT",
              "base": "0x40020000"
            }
          ],
          "registers": {
            "ID": {
              "offset": "0x00",
              "size": 32,
              "description": "WDT Module ID Register"
            },
            "CTR": {
              "offset": "0x04",
              "size": 32,
              "description": "WDT Control Register"
            },
            "SRV": {
              "offset": "0x08",
              "size": 32,
              "description": "WDT Service Register"
            },
            "TIM": {
              "offset": "0x0C",
              "size": 32,
              "description": "WDT Timer Register"
            },
            "WLB": {
              "offset": "0x10",
              "size": 32,
              "description": "WDT Window Lower Bound Register"
            },
            "WUB": {
              "offset": "0x14",
              "size": 32,
              "description": "WDT Window Upper Bound Register"
            },
            "WDTSTS": {
              "offset": "0x18",
              "size": 32,
              "description": "WDT Status Register"
            },
            "WDTCLR": {
              "offset": "0x1C",
              "size": 32,
              "description": "WDT Clear Register"
            }
          },
          "bits": {
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision Number",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number Value",
                "width": 16
              }
            },
            "CTR": {
              "ENB": {
                "bit": 0,
                "description": "Enable"
              },
              "PRE": {
                "bit": 1,
                "description": "Pre-warning"
              },
              "DSP": {
                "bit": 4,
                "description": "Debug Suspend"
              },
              "SPW": {
                "bit": 8,
                "description": "Service Indication Pulse Width",
                "width": 8
              }
            },
            "SRV": {
              "SRV": {
                "bit": 0,
                "description": "Service",
                "width": 32
              }
            },
            "TIM": {
              "TIM": {
                "bit": 0,
                "description": "Timer Value",
                "width": 32
              }
            },
            "WLB": {
              "WLB": {
                "bit": 0,
                "description": "Window Lower Bound",
                "width": 32
              }
            },
            "WUB": {
              "WUB": {
                "bit": 0,
                "description": "Window Upper Bound",
                "width": 32
              }
            },
            "WDTSTS": {
              "ALMS": {
                "bit": 0,
                "description": "Pre-warning Alarm"
              }
            },
            "WDTCLR": {
              "ALMC": {
                "bit": 0,
                "description": "Pre-warning Alarm"
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40010A00"
            }
          ],
          "registers": {
            "ID": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC Module ID Register"
            },
            "CTR": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC Control Register"
            },
            "RAWSTAT": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC Raw Service Request Register"
            },
            "STSSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC Service Request Status Register"
            },
            "MSKSR": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC Service Request Mask Register"
            },
            "CLRSR": {
              "offset": "0x14",
              "size": 32,
              "description": "RTC Clear Service Request Register"
            },
            "ATIM0": {
              "offset": "0x18",
              "size": 32,
              "description": "RTC Alarm Time Register 0"
            },
            "ATIM1": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC Alarm Time Register 1"
            },
            "TIM0": {
              "offset": "0x20",
              "size": 32,
              "description": "RTC Time Register 0"
            },
            "TIM1": {
              "offset": "0x24",
              "size": 32,
              "description": "RTC Time Register 1"
            }
          },
          "bits": {
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision Number",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number Value",
                "width": 16
              }
            },
            "CTR": {
              "ENB": {
                "bit": 0,
                "description": "RTC Module Enable"
              },
              "SUS": {
                "bit": 1,
                "description": "Debug Suspend Control"
              },
              "DIV": {
                "bit": 16,
                "description": "Divider Value",
                "width": 16
              }
            },
            "RAWSTAT": {
              "RPSE": {
                "bit": 0,
                "description": "Raw Periodic Seconds Service Request"
              },
              "RPMI": {
                "bit": 1,
                "description": "Raw Periodic Minutes Service Request"
              },
              "RPHO": {
                "bit": 2,
                "description": "Raw Periodic Hours Service Request"
              },
              "RPDA": {
                "bit": 3,
                "description": "Raw Periodic Days Service Request"
              },
              "RPMO": {
                "bit": 5,
                "description": "Raw Periodic Months Service Request"
              },
              "RPYE": {
                "bit": 6,
                "description": "Raw Periodic Years Service Request"
              },
              "RAI": {
                "bit": 8,
                "description": "Alarm Service Request"
              }
            },
            "STSSR": {
              "SPSE": {
                "bit": 0,
                "description": "Periodic Seconds Service Request Status after masking"
              },
              "SPMI": {
                "bit": 1,
                "description": "Periodic Minutes Service Request Status after masking"
              },
              "SPHO": {
                "bit": 2,
                "description": "Periodic Hours Service Request Status after masking"
              },
              "SPDA": {
                "bit": 3,
                "description": "Periodic Days Service Request Status after masking"
              },
              "SPMO": {
                "bit": 5,
                "description": "Periodic Months Service Request Status after masking"
              },
              "SPYE": {
                "bit": 6,
                "description": "Periodic Years Service Request Status after masking"
              },
              "SAI": {
                "bit": 8,
                "description": "Alarm Service Request Status after masking"
              }
            },
            "MSKSR": {
              "MPSE": {
                "bit": 0,
                "description": "Periodic Seconds Interrupt Mask"
              },
              "MPMI": {
                "bit": 1,
                "description": "Periodic Minutes Interrupt Mask"
              },
              "MPHO": {
                "bit": 2,
                "description": "Periodic Hours Interrupt Mask"
              },
              "MPDA": {
                "bit": 3,
                "description": "Periodic Days Interrupt Mask"
              },
              "MPMO": {
                "bit": 5,
                "description": "Periodic Months Interrupt Mask"
              },
              "MPYE": {
                "bit": 6,
                "description": "Periodic Years Interrupt Mask"
              },
              "MAI": {
                "bit": 8,
                "description": "Alarm Interrupt Mask"
              }
            },
            "CLRSR": {
              "RPSE": {
                "bit": 0,
                "description": "Raw Periodic Seconds Interrupt Clear"
              },
              "RPMI": {
                "bit": 1,
                "description": "Raw Periodic Minutes Interrupt Clear"
              },
              "RPHO": {
                "bit": 2,
                "description": "Raw Periodic Hours Interrupt Clear"
              },
              "RPDA": {
                "bit": 3,
                "description": "Raw Periodic Days Interrupt Clear"
              },
              "RPMO": {
                "bit": 5,
                "description": "Raw Periodic Months Interrupt Clear"
              },
              "RPYE": {
                "bit": 6,
                "description": "Raw Periodic Years Interrupt Clear"
              },
              "RAI": {
                "bit": 8,
                "description": "Raw Alarm Interrupt Clear"
              }
            },
            "ATIM0": {
              "ASE": {
                "bit": 0,
                "description": "Alarm Seconds Compare Value",
                "width": 6
              },
              "AMI": {
                "bit": 8,
                "description": "Alarm Minutes Compare Value",
                "width": 6
              },
              "AHO": {
                "bit": 16,
                "description": "Alarm Hours Compare Value",
                "width": 5
              },
              "ADA": {
                "bit": 24,
                "description": "Alarm Days Compare Value",
                "width": 5
              }
            },
            "ATIM1": {
              "AMO": {
                "bit": 8,
                "description": "Alarm Month Compare Value",
                "width": 4
              },
              "AYE": {
                "bit": 16,
                "description": "Alarm Year Compare Value",
                "width": 16
              }
            },
            "TIM0": {
              "SE": {
                "bit": 0,
                "description": "Seconds Time Value",
                "width": 6
              },
              "MI": {
                "bit": 8,
                "description": "Minutes Time Value",
                "width": 6
              },
              "HO": {
                "bit": 16,
                "description": "Hours Time Value",
                "width": 5
              },
              "DA": {
                "bit": 24,
                "description": "Days Time Value",
                "width": 5
              }
            },
            "TIM1": {
              "DAWE": {
                "bit": 0,
                "description": "Days of Week Time Value",
                "width": 3
              },
              "MO": {
                "bit": 8,
                "description": "Month Time Value",
                "width": 4
              },
              "YE": {
                "bit": 16,
                "description": "Year Time Value",
                "width": 16
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "PRNG",
              "base": "0x48020000"
            }
          ],
          "registers": {
            "WORD": {
              "offset": "0x00",
              "size": 16,
              "description": "PRNG Word Register"
            },
            "CHK": {
              "offset": "0x04",
              "size": 16,
              "description": "PRNG Status Check Register"
            },
            "CTRL": {
              "offset": "0x0C",
              "size": 16,
              "description": "PRNG Control Register"
            }
          },
          "bits": {
            "WORD": {
              "RDATA": {
                "bit": 0,
                "description": "Random Data",
                "width": 16
              }
            },
            "CHK": {
              "RDV": {
                "bit": 0,
                "description": "Random Data / Key Valid Flag"
              }
            },
            "CTRL": {
              "KLD": {
                "bit": 3,
                "description": "Key Load Operation Mode"
              },
              "RDBS": {
                "bit": 1,
                "description": "Random Data Block Size",
                "width": 2
              }
            }
          }
        },
        "USIC0": {
          "instances": [
            {
              "name": "USIC0",
              "base": "0x48000008",
              "irq": 9
            },
            {
              "name": "USIC0_CH0",
              "base": "0x48000000"
            },
            {
              "name": "USIC0_CH1",
              "base": "0x48000200"
            }
          ],
          "registers": {
            "ID": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Identification Register"
            }
          },
          "bits": {
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision Number",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number Value",
                "width": 16
              }
            }
          }
        },
        "USIC1": {
          "instances": [
            {
              "name": "USIC1",
              "base": "0x48004008"
            },
            {
              "name": "USIC1_CH0",
              "base": "0x48004000"
            }
          ],
          "registers": {}
        },
        "CAN": {
          "instances": [
            {
              "name": "CAN",
              "base": "0x50040000"
            },
            {
              "name": "CAN_NODE0",
              "base": "0x50040200"
            },
            {
              "name": "CAN_NODE1",
              "base": "0x50040300"
            },
            {
              "name": "CAN_MO",
              "base": "0x50041000"
            }
          ],
          "registers": {
            "CLC": {
              "offset": "0x00",
              "size": 32,
              "description": "CAN Clock Control Register"
            },
            "ID": {
              "offset": "0x08",
              "size": 32,
              "description": "Module Identification Register"
            },
            "FDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "CAN Fractional Divider Register"
            },
            "LIST[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "List Register"
            },
            "MSPND[%s]": {
              "offset": "0x140",
              "size": 32,
              "description": "Message Pending Register"
            },
            "MSID[%s]": {
              "offset": "0x180",
              "size": 32,
              "description": "Message Index Register"
            },
            "MSIMASK": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Message Index Mask Register"
            },
            "PANCTR": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Panel Control Register"
            },
            "MCR": {
              "offset": "0x1C8",
              "size": 32,
              "description": "Module Control Register"
            },
            "MITR": {
              "offset": "0x1CC",
              "size": 32,
              "description": "Module Interrupt Trigger Register"
            }
          },
          "bits": {
            "CLC": {
              "DISR": {
                "bit": 0,
                "description": "Module Disable Request Bit"
              },
              "DISS": {
                "bit": 1,
                "description": "Module Disable Status Bit"
              },
              "EDIS": {
                "bit": 3,
                "description": "Sleep Mode Enable Control"
              }
            },
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision Number",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number Value",
                "width": 16
              }
            },
            "FDR": {
              "STEP": {
                "bit": 0,
                "description": "Step Value",
                "width": 10
              },
              "DM": {
                "bit": 14,
                "description": "Divider Mode",
                "width": 2
              }
            },
            "LIST[%s]": {
              "BEGIN": {
                "bit": 0,
                "description": "List Begin",
                "width": 8
              },
              "END": {
                "bit": 8,
                "description": "List End",
                "width": 8
              },
              "SIZE": {
                "bit": 16,
                "description": "List Size",
                "width": 8
              },
              "EMPTY": {
                "bit": 24,
                "description": "List Empty Indication"
              }
            },
            "MSPND[%s]": {
              "PND": {
                "bit": 0,
                "description": "Message Pending",
                "width": 32
              }
            },
            "MSID[%s]": {
              "INDEX": {
                "bit": 0,
                "description": "Message Pending Index",
                "width": 6
              }
            },
            "MSIMASK": {
              "IM": {
                "bit": 0,
                "description": "Message Index Mask",
                "width": 32
              }
            },
            "PANCTR": {
              "PANCMD": {
                "bit": 0,
                "description": "Panel Command",
                "width": 8
              },
              "BUSY": {
                "bit": 8,
                "description": "Panel Busy Flag"
              },
              "RBUSY": {
                "bit": 9,
                "description": "Result Busy Flag"
              },
              "PANAR1": {
                "bit": 16,
                "description": "Panel Argument 1",
                "width": 8
              },
              "PANAR2": {
                "bit": 24,
                "description": "Panel Argument 2",
                "width": 8
              }
            },
            "MCR": {
              "CLKSEL": {
                "bit": 0,
                "description": "Baud Rate Logic Clock Select",
                "width": 4
              },
              "MPSEL": {
                "bit": 12,
                "description": "Message Pending Selector",
                "width": 4
              }
            },
            "MITR": {
              "IT": {
                "bit": 0,
                "description": "Interrupt Trigger",
                "width": 8
              }
            }
          }
        },
        "SCU": {
          "instances": [
            {
              "name": "SCU_GENERAL",
              "base": "0x40010000"
            },
            {
              "name": "SCU_INTERRUPT",
              "base": "0x40010038",
              "irq": 0
            },
            {
              "name": "SCU_CLK",
              "base": "0x40010300"
            },
            {
              "name": "SCU_RESET",
              "base": "0x40010400"
            },
            {
              "name": "SCU_ANALOG",
              "base": "0x40011000"
            }
          ],
          "registers": {
            "DBGROMID": {
              "offset": "0x00",
              "size": 32,
              "description": "Debug System ROM ID Register"
            },
            "IDCHIP": {
              "offset": "0x04",
              "size": 32,
              "description": "Chip ID Register"
            },
            "ID": {
              "offset": "0x08",
              "size": 32,
              "description": "SCU Module ID Register"
            },
            "SSW0": {
              "offset": "0x14",
              "size": 32,
              "description": "SSW Register 0"
            },
            "PASSWD": {
              "offset": "0x24",
              "size": 32,
              "description": "Password Register"
            },
            "CCUCON": {
              "offset": "0x30",
              "size": 32,
              "description": "CCU Control Register"
            },
            "MIRRSTS": {
              "offset": "0x48",
              "size": 32,
              "description": "Mirror Update Status Register"
            },
            "PMTSR": {
              "offset": "0x54",
              "size": 32,
              "description": "Parity Memory Test Select Register"
            },
            "PFUCR": {
              "offset": "0x68",
              "size": 32,
              "description": "Prefetch Unit Control Register"
            },
            "INTCR0": {
              "offset": "0x6C",
              "size": 32,
              "description": "Interrupt Control Register 0"
            },
            "INTCR1": {
              "offset": "0x70",
              "size": 32,
              "description": "Interrupt Control Register 1"
            },
            "STSTAT": {
              "offset": "0x74",
              "size": 32,
              "description": "Startup Status Register"
            }
          },
          "bits": {
            "DBGROMID": {
              "MANUFID": {
                "bit": 1,
                "description": "Manufactory Identity",
                "width": 11
              },
              "PARTNO": {
                "bit": 12,
                "description": "Part Number",
                "width": 16
              },
              "VERSION": {
                "bit": 28,
                "description": "Product version",
                "width": 4
              }
            },
            "IDCHIP": {
              "IDCHIP": {
                "bit": 0,
                "description": "CHIP ID",
                "width": 32
              }
            },
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision Number",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number Value",
                "width": 16
              }
            },
            "SSW0": {
              "DAT": {
                "bit": 0,
                "description": "SSW Data",
                "width": 32
              }
            },
            "PASSWD": {
              "MODE": {
                "bit": 0,
                "description": "Bit Protection Scheme Control Bits",
                "width": 2
              },
              "PROTS": {
                "bit": 2,
                "description": "Bit Protection Signal Status Bit"
              },
              "PASS": {
                "bit": 3,
                "description": "Password Bits",
                "width": 5
              }
            },
            "CCUCON": {
              "GSC40": {
                "bit": 0,
                "description": "Global Start Control CCU40"
              },
              "GSC41": {
                "bit": 1,
                "description": "Global Start Control CCU41"
              }
            },
            "MIRRSTS": {
              "RTC_CTR": {
                "bit": 0,
                "description": "RTC CTR Mirror Register Update Status"
              },
              "RTC_ATIM0": {
                "bit": 1,
                "description": "RTC ATIM0 Mirror Register Update Status"
              },
              "RTC_ATIM1": {
                "bit": 2,
                "description": "RTC ATIM1 Mirror Register Update Status"
              },
              "RTC_TIM0": {
                "bit": 3,
                "description": "RTC TIM0 Mirror Register Update Status"
              },
              "RTC_TIM1": {
                "bit": 4,
                "description": "RTC TIM1 Mirror Register Update Status"
              }
            },
            "PMTSR": {
              "MTENS": {
                "bit": 0,
                "description": "Parity Test Enable Control for 16kbytes SRAM"
              }
            },
            "PFUCR": {
              "PFUBYP": {
                "bit": 0,
                "description": "Prefetch Unit (PFU) Bypass"
              }
            },
            "INTCR0": {
              "INTSEL0": {
                "bit": 0,
                "description": "Interrupt Source Select for Node 0",
                "width": 2
              },
              "INTSEL1": {
                "bit": 2,
                "description": "Interrupt Source Select for Node 1",
                "width": 2
              },
              "INTSEL2": {
                "bit": 4,
                "description": "Interrupt Source Select for Node 2",
                "width": 2
              },
              "INTSEL3": {
                "bit": 6,
                "description": "Interrupt Source Select for Node 3",
                "width": 2
              },
              "INTSEL4": {
                "bit": 8,
                "description": "Interrupt Source Select for Node 4",
                "width": 2
              },
              "INTSEL5": {
                "bit": 10,
                "description": "Interrupt Source Select for Node 5",
                "width": 2
              },
              "INTSEL6": {
                "bit": 12,
                "description": "Interrupt Source Select for Node 6",
                "width": 2
              },
              "INTSEL7": {
                "bit": 14,
                "description": "Interrupt Source Select for Node 7",
                "width": 2
              },
              "INTSEL8": {
                "bit": 16,
                "description": "Interrupt Source Select for Node 8",
                "width": 2
              },
              "INTSEL9": {
                "bit": 18,
                "description": "Interrupt Source Select for Node 9",
                "width": 2
              },
              "INTSEL10": {
                "bit": 20,
                "description": "Interrupt Source Select for Node 10",
                "width": 2
              },
              "INTSEL11": {
                "bit": 22,
                "description": "Interrupt Source Select for Node 11",
                "width": 2
              },
              "INTSEL12": {
                "bit": 24,
                "description": "Interrupt Source Select for Node 12",
                "width": 2
              },
              "INTSEL13": {
                "bit": 26,
                "description": "Interrupt Source Select for Node 13",
                "width": 2
              },
              "INTSEL14": {
                "bit": 28,
                "description": "Interrupt Source Select for Node 14",
                "width": 2
              },
              "INTSEL15": {
                "bit": 30,
                "description": "Interrupt Source Select for Node 15",
                "width": 2
              }
            },
            "INTCR1": {
              "INTSEL16": {
                "bit": 0,
                "description": "Interrupt Source Select for Node 16",
                "width": 2
              },
              "INTSEL17": {
                "bit": 2,
                "description": "Interrupt Source Select for Node 17",
                "width": 2
              },
              "INTSEL18": {
                "bit": 4,
                "description": "Interrupt Source Select for Node 18",
                "width": 2
              },
              "INTSEL19": {
                "bit": 6,
                "description": "Interrupt Source Select for Node 19",
                "width": 2
              },
              "INTSEL20": {
                "bit": 8,
                "description": "Interrupt Source Select for Node 20",
                "width": 2
              },
              "INTSEL21": {
                "bit": 10,
                "description": "Interrupt Source Select for Node 21",
                "width": 2
              },
              "INTSEL22": {
                "bit": 12,
                "description": "Interrupt Source Select for Node 22",
                "width": 2
              },
              "INTSEL23": {
                "bit": 14,
                "description": "Interrupt Source Select for Node 23",
                "width": 2
              },
              "INTSEL24": {
                "bit": 16,
                "description": "Interrupt Source Select for Node 24",
                "width": 2
              },
              "INTSEL25": {
                "bit": 18,
                "description": "Interrupt Source Select for Node 25",
                "width": 2
              },
              "INTSEL26": {
                "bit": 20,
                "description": "Interrupt Source Select for Node 26",
                "width": 2
              },
              "INTSEL27": {
                "bit": 22,
                "description": "Interrupt Source Select for Node 27",
                "width": 2
              },
              "INTSEL28": {
                "bit": 24,
                "description": "Interrupt Source Select for Node 28",
                "width": 2
              },
              "INTSEL29": {
                "bit": 26,
                "description": "Interrupt Source Select for Node 29",
                "width": 2
              },
              "INTSEL30": {
                "bit": 28,
                "description": "Interrupt Source Select for Node 30",
                "width": 2
              },
              "INTSEL31": {
                "bit": 30,
                "description": "Interrupt Source Select for Node 31",
                "width": 2
              }
            },
            "STSTAT": {
              "HWCON": {
                "bit": 0,
                "description": "HW Configuration",
                "width": 2
              }
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "SCU_POWER",
              "base": "0x40010200"
            }
          ],
          "registers": {
            "VDESR": {
              "offset": "0x00",
              "size": 32,
              "description": "Voltage Detector Status Register"
            }
          },
          "bits": {
            "VDESR": {
              "VCLIP": {
                "bit": 0,
                "description": "VCLIP Indication"
              },
              "VDDPPW": {
                "bit": 1,
                "description": "VDDPPW Indication"
              }
            }
          }
        },
        "COMP": {
          "instances": [
            {
              "name": "COMPARATOR",
              "base": "0x40010500"
            }
          ],
          "registers": {
            "ORCCTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Out Of Range Comparator Control Register"
            }
          },
          "bits": {
            "ORCCTRL": {
              "ENORC0": {
                "bit": 0,
                "description": "Enable Out of Range Comparator 0"
              },
              "ENORC1": {
                "bit": 1,
                "description": "Enable Out of Range Comparator 1"
              },
              "ENORC2": {
                "bit": 2,
                "description": "Enable Out of Range Comparator 2"
              },
              "ENORC3": {
                "bit": 3,
                "description": "Enable Out of Range Comparator 3"
              },
              "ENORC4": {
                "bit": 4,
                "description": "Enable Out of Range Comparator 4"
              },
              "ENORC5": {
                "bit": 5,
                "description": "Enable Out of Range Comparator 5"
              },
              "ENORC6": {
                "bit": 6,
                "description": "Enable Out of Range Comparator 6"
              },
              "ENORC7": {
                "bit": 7,
                "description": "Enable Out of Range Comparator 7"
              },
              "CNF0": {
                "bit": 16,
                "description": "Out of Range Comparator Flag 0"
              },
              "CNF1": {
                "bit": 17,
                "description": "Out of Range Comparator Flag 1"
              },
              "CNF2": {
                "bit": 18,
                "description": "Out of Range Comparator Flag 2"
              },
              "CNF3": {
                "bit": 19,
                "description": "Out of Range Comparator Flag 3"
              },
              "CNF4": {
                "bit": 20,
                "description": "Out of Range Comparator Flag 4"
              },
              "CNF5": {
                "bit": 21,
                "description": "Out of Range Comparator Flag 5"
              },
              "CNF6": {
                "bit": 22,
                "description": "Out of Range Comparator Flag 6"
              },
              "CNF7": {
                "bit": 23,
                "description": "Out of Range Comparator Flag 7"
              }
            }
          }
        },
        "CCU40": {
          "instances": [
            {
              "name": "CCU40",
              "base": "0x48040000",
              "irq": 21
            },
            {
              "name": "CCU40_CC40",
              "base": "0x48040100"
            },
            {
              "name": "CCU40_CC41",
              "base": "0x48040200"
            },
            {
              "name": "CCU40_CC42",
              "base": "0x48040300"
            },
            {
              "name": "CCU40_CC43",
              "base": "0x48040400"
            }
          ],
          "registers": {
            "GCTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Global Control Register"
            },
            "GSTAT": {
              "offset": "0x04",
              "size": 32,
              "description": "Global Status Register"
            },
            "GIDLS": {
              "offset": "0x08",
              "size": 32,
              "description": "Global Idle Set"
            },
            "GIDLC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Global Idle Clear"
            },
            "GCSS": {
              "offset": "0x10",
              "size": 32,
              "description": "Global Channel Set"
            },
            "GCSC": {
              "offset": "0x14",
              "size": 32,
              "description": "Global Channel Clear"
            },
            "GCST": {
              "offset": "0x18",
              "size": 32,
              "description": "Global Channel Status"
            },
            "MIDR": {
              "offset": "0x80",
              "size": 32,
              "description": "Module Identification"
            }
          },
          "bits": {
            "GCTRL": {
              "PRBC": {
                "bit": 0,
                "description": "Prescaler Clear Configuration",
                "width": 3
              },
              "PCIS": {
                "bit": 4,
                "description": "Prescaler Input Clock Selection",
                "width": 2
              },
              "SUSCFG": {
                "bit": 8,
                "description": "Suspend Mode Configuration",
                "width": 2
              },
              "MSE0": {
                "bit": 10,
                "description": "Slice 0 Multi Channel shadow transfer enable"
              },
              "MSE1": {
                "bit": 11,
                "description": "Slice 1 Multi Channel shadow transfer enable"
              },
              "MSE2": {
                "bit": 12,
                "description": "Slice 2 Multi Channel shadow transfer enable"
              },
              "MSE3": {
                "bit": 13,
                "description": "Slice 3 Multi Channel shadow transfer enable"
              },
              "MSDE": {
                "bit": 14,
                "description": "Multi Channel shadow transfer request configuration",
                "width": 2
              }
            },
            "GSTAT": {
              "S0I": {
                "bit": 0,
                "description": "CC40 IDLE status"
              },
              "S1I": {
                "bit": 1,
                "description": "CC41 IDLE status"
              },
              "S2I": {
                "bit": 2,
                "description": "CC42 IDLE status"
              },
              "S3I": {
                "bit": 3,
                "description": "CC43 IDLE status"
              },
              "PRB": {
                "bit": 8,
                "description": "Prescaler Run Bit"
              }
            },
            "GIDLS": {
              "SS0I": {
                "bit": 0,
                "description": "CC40 IDLE mode set"
              },
              "SS1I": {
                "bit": 1,
                "description": "CC41 IDLE mode set"
              },
              "SS2I": {
                "bit": 2,
                "description": "CC42 IDLE mode set"
              },
              "SS3I": {
                "bit": 3,
                "description": "CC43 IDLE mode set"
              },
              "CPRB": {
                "bit": 8,
                "description": "Prescaler Run Bit Clear"
              },
              "PSIC": {
                "bit": 9,
                "description": "Prescaler clear"
              }
            },
            "GIDLC": {
              "CS0I": {
                "bit": 0,
                "description": "CC40 IDLE mode clear"
              },
              "CS1I": {
                "bit": 1,
                "description": "CC41 IDLE mode clear"
              },
              "CS2I": {
                "bit": 2,
                "description": "CC42 IDLE mode clear"
              },
              "CS3I": {
                "bit": 3,
                "description": "CC43 IDLE mode clear"
              },
              "SPRB": {
                "bit": 8,
                "description": "Prescaler Run Bit Set"
              }
            },
            "GCSS": {
              "S0SE": {
                "bit": 0,
                "description": "Slice 0 shadow transfer set enable"
              },
              "S0DSE": {
                "bit": 1,
                "description": "Slice 0 Dither shadow transfer set enable"
              },
              "S0PSE": {
                "bit": 2,
                "description": "Slice 0 Prescaler shadow transfer set enable"
              },
              "S1SE": {
                "bit": 4,
                "description": "Slice 1 shadow transfer set enable"
              },
              "S1DSE": {
                "bit": 5,
                "description": "Slice 1 Dither shadow transfer set enable"
              },
              "S1PSE": {
                "bit": 6,
                "description": "Slice 1 Prescaler shadow transfer set enable"
              },
              "S2SE": {
                "bit": 8,
                "description": "Slice 2 shadow transfer set enable"
              },
              "S2DSE": {
                "bit": 9,
                "description": "Slice 2 Dither shadow transfer set enable"
              },
              "S2PSE": {
                "bit": 10,
                "description": "Slice 2 Prescaler shadow transfer set enable"
              },
              "S3SE": {
                "bit": 12,
                "description": "Slice 3 shadow transfer set enable"
              },
              "S3DSE": {
                "bit": 13,
                "description": "Slice 3 Dither shadow transfer set enable"
              },
              "S3PSE": {
                "bit": 14,
                "description": "Slice 3 Prescaler shadow transfer set enable"
              },
              "S0STS": {
                "bit": 16,
                "description": "Slice 0 status bit set"
              },
              "S1STS": {
                "bit": 17,
                "description": "Slice 1 status bit set"
              },
              "S2STS": {
                "bit": 18,
                "description": "Slice 2 status bit set"
              },
              "S3STS": {
                "bit": 19,
                "description": "Slice 3 status bit set"
              }
            },
            "GCSC": {
              "S0SC": {
                "bit": 0,
                "description": "Slice 0 shadow transfer clear"
              },
              "S0DSC": {
                "bit": 1,
                "description": "Slice 0 Dither shadow transfer clear"
              },
              "S0PSC": {
                "bit": 2,
                "description": "Slice 0 Prescaler shadow transfer clear"
              },
              "S1SC": {
                "bit": 4,
                "description": "Slice 1 shadow transfer clear"
              },
              "S1DSC": {
                "bit": 5,
                "description": "Slice 1 Dither shadow transfer clear"
              },
              "S1PSC": {
                "bit": 6,
                "description": "Slice 1 Prescaler shadow transfer clear"
              },
              "S2SC": {
                "bit": 8,
                "description": "Slice 2 shadow transfer clear"
              },
              "S2DSC": {
                "bit": 9,
                "description": "Slice 2 Dither shadow transfer clear"
              },
              "S2PSC": {
                "bit": 10,
                "description": "Slice 2 Prescaler shadow transfer clear"
              },
              "S3SC": {
                "bit": 12,
                "description": "Slice 3 shadow transfer clear"
              },
              "S3DSC": {
                "bit": 13,
                "description": "Slice 3 Dither shadow transfer clear"
              },
              "S3PSC": {
                "bit": 14,
                "description": "Slice 3 Prescaler shadow transfer clear"
              },
              "S0STC": {
                "bit": 16,
                "description": "Slice 0 status bit clear"
              },
              "S1STC": {
                "bit": 17,
                "description": "Slice 1 status bit clear"
              },
              "S2STC": {
                "bit": 18,
                "description": "Slice 2 status bit clear"
              },
              "S3STC": {
                "bit": 19,
                "description": "Slice 3 status bit clear"
              }
            },
            "GCST": {
              "S0SS": {
                "bit": 0,
                "description": "Slice 0 shadow transfer status"
              },
              "S0DSS": {
                "bit": 1,
                "description": "Slice 0 Dither shadow transfer status"
              },
              "S0PSS": {
                "bit": 2,
                "description": "Slice 0 Prescaler shadow transfer status"
              },
              "S1SS": {
                "bit": 4,
                "description": "Slice 1 shadow transfer status"
              },
              "S1DSS": {
                "bit": 5,
                "description": "Slice 1 Dither shadow transfer status"
              },
              "S1PSS": {
                "bit": 6,
                "description": "Slice 1 Prescaler shadow transfer status"
              },
              "S2SS": {
                "bit": 8,
                "description": "Slice 2 shadow transfer status"
              },
              "S2DSS": {
                "bit": 9,
                "description": "Slice 2 Dither shadow transfer status"
              },
              "S2PSS": {
                "bit": 10,
                "description": "Slice 2 Prescaler shadow transfer status"
              },
              "S3SS": {
                "bit": 12,
                "description": "Slice 3 shadow transfer status"
              },
              "S3DSS": {
                "bit": 13,
                "description": "Slice 3 Dither shadow transfer status"
              },
              "S3PSS": {
                "bit": 14,
                "description": "Slice 3 Prescaler shadow transfer status"
              },
              "CC40ST": {
                "bit": 16,
                "description": "Slice 0 status bit"
              },
              "CC41ST": {
                "bit": 17,
                "description": "Slice 1 status bit"
              },
              "CC42ST": {
                "bit": 18,
                "description": "Slice 2 status bit"
              },
              "CC43ST": {
                "bit": 19,
                "description": "Slice 3 status bit"
              }
            },
            "MIDR": {
              "MODR": {
                "bit": 0,
                "description": "Module Revision",
                "width": 8
              },
              "MODT": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MODN": {
                "bit": 16,
                "description": "Module Number",
                "width": 16
              }
            }
          }
        },
        "CCU41": {
          "instances": [
            {
              "name": "CCU41",
              "base": "0x48044000"
            },
            {
              "name": "CCU41_CC40",
              "base": "0x48044100"
            },
            {
              "name": "CCU41_CC41",
              "base": "0x48044200"
            },
            {
              "name": "CCU41_CC42",
              "base": "0x48044300"
            },
            {
              "name": "CCU41_CC43",
              "base": "0x48044400"
            }
          ],
          "registers": {}
        },
        "POSIF1": {
          "instances": [
            {
              "name": "POSIF1",
              "base": "0x50014000",
              "irq": 27
            }
          ],
          "registers": {
            "PCONF": {
              "offset": "0x00",
              "size": 32,
              "description": "POSIF configuration"
            },
            "PSUS": {
              "offset": "0x04",
              "size": 32,
              "description": "POSIF Suspend Config"
            },
            "PRUNS": {
              "offset": "0x08",
              "size": 32,
              "description": "POSIF Run Bit Set"
            },
            "PRUNC": {
              "offset": "0x0C",
              "size": 32,
              "description": "POSIF Run Bit Clear"
            },
            "PRUN": {
              "offset": "0x10",
              "size": 32,
              "description": "POSIF Run Bit Status"
            },
            "MIDR": {
              "offset": "0x20",
              "size": 32,
              "description": "Module Identification register"
            },
            "HALP": {
              "offset": "0x30",
              "size": 32,
              "description": "Hall Sensor Patterns"
            },
            "HALPS": {
              "offset": "0x34",
              "size": 32,
              "description": "Hall Sensor Shadow Patterns"
            },
            "MCM": {
              "offset": "0x40",
              "size": 32,
              "description": "Multi-Channel Pattern"
            },
            "MCSM": {
              "offset": "0x44",
              "size": 32,
              "description": "Multi-Channel Shadow Pattern"
            },
            "MCMS": {
              "offset": "0x48",
              "size": 32,
              "description": "Multi-Channel Pattern Control set"
            },
            "MCMC": {
              "offset": "0x4C",
              "size": 32,
              "description": "Multi-Channel Pattern Control clear"
            },
            "MCMF": {
              "offset": "0x50",
              "size": 32,
              "description": "Multi-Channel Pattern Control flag"
            },
            "QDC": {
              "offset": "0x60",
              "size": 32,
              "description": "Quadrature Decoder Control"
            },
            "PFLG": {
              "offset": "0x70",
              "size": 32,
              "description": "POSIF Interrupt Flags"
            },
            "PFLGE": {
              "offset": "0x74",
              "size": 32,
              "description": "POSIF Interrupt Enable"
            },
            "SPFLG": {
              "offset": "0x78",
              "size": 32,
              "description": "POSIF Interrupt Set"
            },
            "RPFLG": {
              "offset": "0x7C",
              "size": 32,
              "description": "POSIF Interrupt Clear"
            },
            "PDBG": {
              "offset": "0x100",
              "size": 32,
              "description": "POSIF Debug register"
            }
          },
          "bits": {
            "PCONF": {
              "FSEL": {
                "bit": 0,
                "description": "Function Selector",
                "width": 2
              },
              "QDCM": {
                "bit": 2,
                "description": "Position Decoder Mode selection"
              },
              "HIDG": {
                "bit": 4,
                "description": "Idle generation enable"
              },
              "MCUE": {
                "bit": 5,
                "description": "Multi-Channel Pattern SW update enable"
              },
              "INSEL0": {
                "bit": 8,
                "description": "PhaseA/Hal input 1 selector",
                "width": 2
              },
              "INSEL1": {
                "bit": 10,
                "description": "PhaseB/Hall input 2 selector",
                "width": 2
              },
              "INSEL2": {
                "bit": 12,
                "description": "Index/Hall input 3 selector",
                "width": 2
              },
              "DSEL": {
                "bit": 16,
                "description": "Delay Pin selector"
              },
              "SPES": {
                "bit": 17,
                "description": "Edge selector for the sampling trigger"
              },
              "MSETS": {
                "bit": 18,
                "description": "Pattern update signal select",
                "width": 3
              },
              "MSES": {
                "bit": 21,
                "description": "Multi-Channel pattern update trigger edge"
              },
              "MSYNS": {
                "bit": 22,
                "description": "PWM synchronization signal selector",
                "width": 2
              },
              "EWIS": {
                "bit": 24,
                "description": "Wrong Hall Event selection",
                "width": 2
              },
              "EWIE": {
                "bit": 26,
                "description": "External Wrong Hall Event enable"
              },
              "EWIL": {
                "bit": 27,
                "description": "External Wrong Hall Event active level"
              },
              "LPC": {
                "bit": 28,
                "description": "Low Pass Filters Configuration",
                "width": 3
              }
            },
            "PSUS": {
              "QSUS": {
                "bit": 0,
                "description": "Quadrature Mode Suspend Config",
                "width": 2
              },
              "MSUS": {
                "bit": 2,
                "description": "Multi-Channel Mode Suspend Config",
                "width": 2
              }
            },
            "PRUNS": {
              "SRB": {
                "bit": 0,
                "description": "Set Run bit"
              }
            },
            "PRUNC": {
              "CRB": {
                "bit": 0,
                "description": "Clear Run bit"
              },
              "CSM": {
                "bit": 1,
                "description": "Clear Current internal status"
              }
            },
            "PRUN": {
              "RB": {
                "bit": 0,
                "description": "Run Bit"
              }
            },
            "MIDR": {
              "MODR": {
                "bit": 0,
                "description": "Module Revision",
                "width": 8
              },
              "MODT": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MODN": {
                "bit": 16,
                "description": "Module Number",
                "width": 16
              }
            },
            "HALP": {
              "HCP": {
                "bit": 0,
                "description": "Hall Current Pattern",
                "width": 3
              },
              "HEP": {
                "bit": 3,
                "description": "Hall Expected Pattern",
                "width": 3
              }
            },
            "HALPS": {
              "HCPS": {
                "bit": 0,
                "description": "Shadow Hall Current Pattern",
                "width": 3
              },
              "HEPS": {
                "bit": 3,
                "description": "Shadow Hall expected Pattern",
                "width": 3
              }
            },
            "MCM": {
              "MCMP": {
                "bit": 0,
                "description": "Multi-Channel Pattern",
                "width": 16
              }
            },
            "MCSM": {
              "MCMPS": {
                "bit": 0,
                "description": "Shadow Multi-Channel Pattern",
                "width": 16
              }
            },
            "MCMS": {
              "MNPS": {
                "bit": 0,
                "description": "Multi-Channel Pattern Update Enable Set"
              },
              "STHR": {
                "bit": 1,
                "description": "Hall Pattern Shadow Transfer Request"
              },
              "STMR": {
                "bit": 2,
                "description": "Multi-Channel Shadow Transfer Request"
              }
            },
            "MCMC": {
              "MNPC": {
                "bit": 0,
                "description": "Multi-Channel Pattern Update Enable Clear"
              },
              "MPC": {
                "bit": 1,
                "description": "Multi-Channel Pattern clear"
              }
            },
            "MCMF": {
              "MSS": {
                "bit": 0,
                "description": "Multi-Channel Pattern update status"
              }
            },
            "QDC": {
              "PALS": {
                "bit": 0,
                "description": "Phase A Level selector"
              },
              "PBLS": {
                "bit": 1,
                "description": "Phase B Level selector"
              },
              "PHS": {
                "bit": 2,
                "description": "Phase signals swap"
              },
              "ICM": {
                "bit": 4,
                "description": "Index Marker generations control",
                "width": 2
              },
              "DVAL": {
                "bit": 8,
                "description": "Current rotation direction"
              }
            },
            "PFLG": {
              "CHES": {
                "bit": 0,
                "description": "Correct Hall Event Status"
              },
              "WHES": {
                "bit": 1,
                "description": "Wrong Hall Event Status"
              },
              "HIES": {
                "bit": 2,
                "description": "Hall Inputs Update Status"
              },
              "MSTS": {
                "bit": 4,
                "description": "Multi-Channel pattern shadow transfer status"
              },
              "INDXS": {
                "bit": 8,
                "description": "Quadrature Index Status"
              },
              "ERRS": {
                "bit": 9,
                "description": "Quadrature Phase Error Status"
              },
              "CNTS": {
                "bit": 10,
                "description": "Quadrature CLK Status"
              },
              "DIRS": {
                "bit": 11,
                "description": "Quadrature Direction Change"
              },
              "PCLKS": {
                "bit": 12,
                "description": "Quadrature Period Clk Status"
              }
            },
            "PFLGE": {
              "ECHE": {
                "bit": 0,
                "description": "Correct Hall Event Enable"
              },
              "EWHE": {
                "bit": 1,
                "description": "Wrong Hall Event Enable"
              },
              "EHIE": {
                "bit": 2,
                "description": "Hall Input Update Enable"
              },
              "EMST": {
                "bit": 4,
                "description": "Multi-Channel pattern shadow transfer enable"
              },
              "EINDX": {
                "bit": 8,
                "description": "Quadrature Index Event Enable"
              },
              "EERR": {
                "bit": 9,
                "description": "Quadrature Phase Error Enable"
              },
              "ECNT": {
                "bit": 10,
                "description": "Quadrature CLK interrupt Enable"
              },
              "EDIR": {
                "bit": 11,
                "description": "Quadrature direction change interrupt Enable"
              },
              "EPCLK": {
                "bit": 12,
                "description": "Quadrature Period CLK interrupt Enable"
              },
              "CHESEL": {
                "bit": 16,
                "description": "Correct Hall Event Service Request Selector"
              },
              "WHESEL": {
                "bit": 17,
                "description": "Wrong Hall Event Service Request Selector"
              },
              "HIESEL": {
                "bit": 18,
                "description": "Hall Inputs Update Event Service Request Selector"
              },
              "MSTSEL": {
                "bit": 20,
                "description": "Multi-Channel pattern Update Event Service Request Selector"
              },
              "INDSEL": {
                "bit": 24,
                "description": "Quadrature Index Event Service Request Selector"
              },
              "ERRSEL": {
                "bit": 25,
                "description": "Quadrature Phase Error Event Service Request Selector"
              },
              "CNTSEL": {
                "bit": 26,
                "description": "Quadrature Clock Event Service Request Selector"
              },
              "DIRSEL": {
                "bit": 27,
                "description": "Quadrature Direction Update Event Service Request Selector"
              },
              "PCLSEL": {
                "bit": 28,
                "description": "Quadrature Period clock Event Service Request Selector"
              }
            },
            "SPFLG": {
              "SCHE": {
                "bit": 0,
                "description": "Correct Hall Event flag set"
              },
              "SWHE": {
                "bit": 1,
                "description": "Wrong Hall Event flag set"
              },
              "SHIE": {
                "bit": 2,
                "description": "Hall Inputs Update Event flag set"
              },
              "SMST": {
                "bit": 4,
                "description": "Multi-Channel Pattern shadow transfer flag set"
              },
              "SINDX": {
                "bit": 8,
                "description": "Quadrature Index flag set"
              },
              "SERR": {
                "bit": 9,
                "description": "Quadrature Phase Error flag set"
              },
              "SCNT": {
                "bit": 10,
                "description": "Quadrature CLK flag set"
              },
              "SDIR": {
                "bit": 11,
                "description": "Quadrature Direction flag set"
              },
              "SPCLK": {
                "bit": 12,
                "description": "Quadrature period clock flag set"
              }
            },
            "RPFLG": {
              "RCHE": {
                "bit": 0,
                "description": "Correct Hall Event flag clear"
              },
              "RWHE": {
                "bit": 1,
                "description": "Wrong Hall Event flag clear"
              },
              "RHIE": {
                "bit": 2,
                "description": "Hall Inputs Update Event flag clear"
              },
              "RMST": {
                "bit": 4,
                "description": "Multi-Channel Pattern shadow transfer flag clear"
              },
              "RINDX": {
                "bit": 8,
                "description": "Quadrature Index flag clear"
              },
              "RERR": {
                "bit": 9,
                "description": "Quadrature Phase Error flag clear"
              },
              "RCNT": {
                "bit": 10,
                "description": "Quadrature CLK flag clear"
              },
              "RDIR": {
                "bit": 11,
                "description": "Quadrature Direction flag clear"
              },
              "RPCLK": {
                "bit": 12,
                "description": "Quadrature period clock flag clear"
              }
            },
            "PDBG": {
              "QCSV": {
                "bit": 0,
                "description": "Quadrature Decoder Current state",
                "width": 2
              },
              "QPSV": {
                "bit": 2,
                "description": "Quadrature Decoder Previous state",
                "width": 2
              },
              "IVAL": {
                "bit": 4,
                "description": "Current Index Value"
              },
              "HSP": {
                "bit": 5,
                "description": "Hall Current Sampled Pattern",
                "width": 3
              },
              "LPP0": {
                "bit": 8,
                "description": "Actual count of the Low Pass Filter for POSI0",
                "width": 6
              },
              "LPP1": {
                "bit": 16,
                "description": "Actual count of the Low Pass Filter for POSI1",
                "width": 6
              },
              "LPP2": {
                "bit": 22,
                "description": "Actual count of the Low Pass Filter for POSI2",
                "width": 6
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC",
              "base": "0x48030000",
              "irq": 15
            }
          ],
          "registers": {
            "CLC": {
              "offset": "0x00",
              "size": 32,
              "description": "Clock Control Register"
            },
            "ID": {
              "offset": "0x08",
              "size": 32,
              "description": "Module Identification Register"
            },
            "OCS": {
              "offset": "0x28",
              "size": 32,
              "description": "OCDS Control and Status Register"
            },
            "CFG": {
              "offset": "0x80",
              "size": 32,
              "description": "Configuration Register"
            },
            "ICLASS": {
              "offset": "0xA0",
              "size": 32,
              "description": "Input Class Register"
            },
            "BOUND": {
              "offset": "0xB8",
              "size": 32,
              "description": "Boundary Select Register"
            },
            "EFLAG": {
              "offset": "0xE0",
              "size": 32,
              "description": "Event Flag Register"
            },
            "EVNP": {
              "offset": "0x140",
              "size": 32,
              "description": "Event Node Pointer Register"
            },
            "RSSEL": {
              "offset": "0x180",
              "size": 32,
              "description": "Request Source Channel Select Register"
            },
            "RSPND": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Request Source Pending Register"
            },
            "RSCTRL": {
              "offset": "0x200",
              "size": 32,
              "description": "Request Source Control Register"
            },
            "RSMR": {
              "offset": "0x204",
              "size": 32,
              "description": "Request Source Mode Register"
            },
            "RCR": {
              "offset": "0x280",
              "size": 32,
              "description": "Result Control Register"
            },
            "RES": {
              "offset": "0x300",
              "size": 32,
              "description": "Result Register"
            },
            "RESD": {
              "offset": "0x380",
              "size": 32,
              "description": "Result Register, Debug"
            }
          },
          "bits": {
            "CLC": {
              "DISR": {
                "bit": 0,
                "description": "Module Disable Request Bit"
              },
              "DISS": {
                "bit": 1,
                "description": "Module Disable Status Bit"
              },
              "EDIS": {
                "bit": 3,
                "description": "Sleep Mode Enable Control"
              }
            },
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number",
                "width": 16
              }
            },
            "OCS": {
              "TGS": {
                "bit": 0,
                "description": "Trigger Set for OTGB0/1",
                "width": 2
              },
              "TGB": {
                "bit": 2,
                "description": "OTGB0/1 Bus Select"
              },
              "TG_P": {
                "bit": 3,
                "description": "TGS, TGB Write Protection"
              },
              "SUS": {
                "bit": 24,
                "description": "OCDS Suspend Control",
                "width": 4
              },
              "SUS_P": {
                "bit": 28,
                "description": "SUS Write Protection"
              },
              "SUSSTA": {
                "bit": 29,
                "description": "Suspend State"
              }
            },
            "CFG": {
              "DPCAL": {
                "bit": 16,
                "description": "Disable Post-Calibration"
              },
              "SUCAL": {
                "bit": 31,
                "description": "Start-Up Calibration"
              }
            },
            "ICLASS": {
              "STCS": {
                "bit": 0,
                "description": "Sample Time Control for Standard Conversions",
                "width": 5
              },
              "CMS": {
                "bit": 8,
                "description": "Conversion Mode for Standard Conversions",
                "width": 3
              }
            },
            "BOUND": {
              "BOUNDARY0": {
                "bit": 0,
                "description": "Boundary Value 0 for Limit Checking",
                "width": 12
              },
              "BOUNDARY1": {
                "bit": 16,
                "description": "Boundary Value 1 for Limit Checking",
                "width": 12
              }
            },
            "EFLAG": {
              "SEV": {
                "bit": 0,
                "description": "Source Event"
              },
              "REV": {
                "bit": 8,
                "description": "Result Event"
              },
              "SEVCLR": {
                "bit": 16,
                "description": "Clear Source Event"
              },
              "REVCLR": {
                "bit": 24,
                "description": "Clear Result Event"
              }
            },
            "EVNP": {
              "SEV0NP": {
                "bit": 0,
                "description": "Service Request Node Pointer Backgr. Source",
                "width": 4
              },
              "REV0NP": {
                "bit": 16,
                "description": "Service Request Node Pointer Result",
                "width": 4
              }
            },
            "RSSEL": {
              "CHSEL0": {
                "bit": 0,
                "description": "Channel Selection 0"
              },
              "CHSEL1": {
                "bit": 1,
                "description": "Channel Selection 1"
              },
              "CHSEL2": {
                "bit": 2,
                "description": "Channel Selection 2"
              },
              "CHSEL3": {
                "bit": 3,
                "description": "Channel Selection 3"
              },
              "CHSEL4": {
                "bit": 4,
                "description": "Channel Selection 4"
              },
              "CHSEL5": {
                "bit": 5,
                "description": "Channel Selection 5"
              },
              "CHSEL6": {
                "bit": 6,
                "description": "Channel Selection 6"
              },
              "CHSEL7": {
                "bit": 7,
                "description": "Channel Selection 7"
              }
            },
            "RSPND": {
              "CHPND0": {
                "bit": 0,
                "description": "Channels Pending 0"
              },
              "CHPND1": {
                "bit": 1,
                "description": "Channels Pending 1"
              },
              "CHPND2": {
                "bit": 2,
                "description": "Channels Pending 2"
              },
              "CHPND3": {
                "bit": 3,
                "description": "Channels Pending 3"
              },
              "CHPND4": {
                "bit": 4,
                "description": "Channels Pending 4"
              },
              "CHPND5": {
                "bit": 5,
                "description": "Channels Pending 5"
              },
              "CHPND6": {
                "bit": 6,
                "description": "Channels Pending 6"
              },
              "CHPND7": {
                "bit": 7,
                "description": "Channels Pending 7"
              }
            },
            "RSCTRL": {
              "SRCRESREG": {
                "bit": 0,
                "description": "Source-specific Result Register",
                "width": 4
              },
              "XTSEL": {
                "bit": 8,
                "description": "External Trigger Input Selection",
                "width": 4
              },
              "XTLVL": {
                "bit": 12,
                "description": "External Trigger Level"
              },
              "XTMODE": {
                "bit": 13,
                "description": "Trigger Operating Mode",
                "width": 2
              },
              "XTWC": {
                "bit": 15,
                "description": "Write Control for Trigger Configuration"
              },
              "GTSEL": {
                "bit": 16,
                "description": "Gate Input Selection",
                "width": 4
              },
              "GTLVL": {
                "bit": 20,
                "description": "Gate Input Level"
              },
              "GTWC": {
                "bit": 23,
                "description": "Write Control for Gate Configuration"
              }
            },
            "RSMR": {
              "ENGT": {
                "bit": 0,
                "description": "Enable Gate",
                "width": 2
              },
              "ENTR": {
                "bit": 2,
                "description": "Enable External Trigger"
              },
              "ENSI": {
                "bit": 3,
                "description": "Enable Source Interrupt"
              },
              "SCAN": {
                "bit": 4,
                "description": "Autoscan Enable"
              },
              "LDM": {
                "bit": 5,
                "description": "Autoscan Source Load Event Mode"
              },
              "REQGT": {
                "bit": 7,
                "description": "Request Gate Level"
              },
              "CLRPND": {
                "bit": 8,
                "description": "Clear Pending Bits"
              },
              "LDEV": {
                "bit": 9,
                "description": "Generate Load Event"
              }
            },
            "RCR": {
              "DRCTR": {
                "bit": 16,
                "description": "Data Reduction Control",
                "width": 4
              },
              "WFR": {
                "bit": 24,
                "description": "Wait-for-Read Mode Enable"
              },
              "SRGEN": {
                "bit": 31,
                "description": "Service Request Generation Enable"
              }
            },
            "RES": {
              "RESULT": {
                "bit": 0,
                "description": "Result of most recent conversion",
                "width": 16
              },
              "CHNR": {
                "bit": 20,
                "description": "Channel Number",
                "width": 5
              },
              "FCR": {
                "bit": 30,
                "description": "Fast Compare Result"
              },
              "VF": {
                "bit": 31,
                "description": "Valid Flag"
              }
            },
            "RESD": {
              "RESULT": {
                "bit": 0,
                "description": "Result of most recent conversion",
                "width": 16
              },
              "CHNR": {
                "bit": 20,
                "description": "Channel Number",
                "width": 5
              },
              "FCR": {
                "bit": 30,
                "description": "Fast Compare Result"
              },
              "VF": {
                "bit": 31,
                "description": "Valid Flag"
              }
            }
          }
        },
        "SHS": {
          "instances": [
            {
              "name": "SHS",
              "base": "0x48034000"
            }
          ],
          "registers": {
            "ID": {
              "offset": "0x08",
              "size": 32,
              "description": "Module Identification Register"
            },
            "CFG": {
              "offset": "0x40",
              "size": 32,
              "description": "Configuration Register"
            },
            "GNCTR": {
              "offset": "0x180",
              "size": 32,
              "description": "Gain Control Register"
            },
            "LOOP": {
              "offset": "0x50",
              "size": 32,
              "description": "SD Loop Control Register"
            }
          },
          "bits": {
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision",
                "width": 8
              },
              "MOD_TYPE": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number",
                "width": 16
              }
            },
            "CFG": {
              "DIVS": {
                "bit": 0,
                "description": "Divider Factor for the SHS Clock",
                "width": 4
              },
              "AREF": {
                "bit": 10,
                "description": "Analog Calbration Reference Voltage Selection",
                "width": 2
              },
              "ANOFF": {
                "bit": 12,
                "description": "Analog Converter Power Down Force"
              },
              "ANRDY": {
                "bit": 14,
                "description": "Analog Converter Ready"
              },
              "SCWC": {
                "bit": 15,
                "description": "Write Control for SHS Configuration"
              },
              "SP": {
                "bit": 16,
                "description": "Sample Pending"
              },
              "STATE": {
                "bit": 28,
                "description": "Current State of Sequencer",
                "width": 4
              }
            },
            "GNCTR": {
              "GAIN0": {
                "bit": 0,
                "description": "Gain Control 0",
                "width": 4
              },
              "GAIN1": {
                "bit": 4,
                "description": "Gain Control 1",
                "width": 4
              },
              "GAIN2": {
                "bit": 8,
                "description": "Gain Control 2",
                "width": 4
              },
              "GAIN3": {
                "bit": 12,
                "description": "Gain Control 3",
                "width": 4
              },
              "GAIN4": {
                "bit": 16,
                "description": "Gain Control 4",
                "width": 4
              },
              "GAIN5": {
                "bit": 20,
                "description": "Gain Control 5",
                "width": 4
              },
              "GAIN6": {
                "bit": 24,
                "description": "Gain Control 6",
                "width": 4
              },
              "GAIN7": {
                "bit": 28,
                "description": "Gain Control 7",
                "width": 4
              }
            },
            "LOOP": {
              "LPCH0": {
                "bit": 0,
                "description": "Loop 0 Channel",
                "width": 5
              },
              "LPCH1": {
                "bit": 16,
                "description": "Loop 1 Channel",
                "width": 5
              },
              "LPEN0": {
                "bit": 15,
                "description": "Loop 0 Enable"
              },
              "LPEN1": {
                "bit": 31,
                "description": "Loop 1 Enable"
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC",
              "base": "0x50030000"
            },
            {
              "name": "DAC_CH0",
              "base": "0x5003003C"
            },
            {
              "name": "DAC_CH1",
              "base": "0x50030050"
            },
            {
              "name": "DAC_CH2",
              "base": "0x50030064"
            },
            {
              "name": "DAC_CH3",
              "base": "0x50030078"
            },
            {
              "name": "DAC_CH4",
              "base": "0x5003008C"
            },
            {
              "name": "DAC_CH5",
              "base": "0x500300A0"
            },
            {
              "name": "DAC_CH6",
              "base": "0x500300B4"
            },
            {
              "name": "DAC_CH7",
              "base": "0x500300C8"
            },
            {
              "name": "DAC_CH8",
              "base": "0x500300DC"
            }
          ],
          "registers": {
            "GLOBCON": {
              "offset": "0x00",
              "size": 32,
              "description": "Global Control"
            },
            "GLOBCLK": {
              "offset": "0x04",
              "size": 32,
              "description": "Global Clock"
            },
            "ID": {
              "offset": "0x08",
              "size": 32,
              "description": "Module Identification"
            },
            "CHEN": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel Enable"
            },
            "CHSTRCON": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel Shadow Transfer"
            }
          },
          "bits": {
            "GLOBCON": {
              "SUSCFG": {
                "bit": 4,
                "description": "Suspend Mode Configuration",
                "width": 2
              },
              "WDMBN": {
                "bit": 16,
                "description": "Watchdog Maximum Bitnumber",
                "width": 12
              }
            },
            "GLOBCLK": {
              "FCLK_PS": {
                "bit": 0,
                "description": "Fast Clock Prescaler Factor",
                "width": 12
              },
              "BCS": {
                "bit": 15,
                "description": "Bit-Clock Selector"
              }
            },
            "ID": {
              "MOD_REV": {
                "bit": 0,
                "description": "Module Revision Number",
                "width": 8
              },
              "MOD_TYPE0": {
                "bit": 8,
                "description": "Module Type",
                "width": 8
              },
              "MOD_NUMBER": {
                "bit": 16,
                "description": "Module Number Value",
                "width": 16
              }
            },
            "CHEN": {
              "ECH0": {
                "bit": 0,
                "description": "Channel 0 Enable"
              },
              "ECH1": {
                "bit": 1,
                "description": "Channel 1 Enable"
              },
              "ECH2": {
                "bit": 2,
                "description": "Channel 2 Enable"
              },
              "ECH3": {
                "bit": 3,
                "description": "Channel 3 Enable"
              },
              "ECH4": {
                "bit": 4,
                "description": "Channel 4 Enable"
              },
              "ECH5": {
                "bit": 5,
                "description": "Channel 5 Enable"
              },
              "ECH6": {
                "bit": 6,
                "description": "Channel 6 Enable"
              },
              "ECH7": {
                "bit": 7,
                "description": "Channel 7 Enable"
              },
              "ECH8": {
                "bit": 8,
                "description": "Channel 8 Enable"
              }
            },
            "CHSTRCON": {
              "CH0S": {
                "bit": 0,
                "description": "Channel 0 Shadow Transfer"
              },
              "CH1S": {
                "bit": 1,
                "description": "Channel 1 Shadow Transfer"
              },
              "CH2S": {
                "bit": 2,
                "description": "Channel 2 Shadow Transfer"
              },
              "CH3S": {
                "bit": 3,
                "description": "Channel 3 Shadow Transfer"
              },
              "CH4S": {
                "bit": 4,
                "description": "Channel 4 Shadow Transfer"
              },
              "CH5S": {
                "bit": 5,
                "description": "Channel 5 Shadow Transfer"
              },
              "CH6S": {
                "bit": 6,
                "description": "Channel 6 Shadow Transfer"
              },
              "CH7S": {
                "bit": 7,
                "description": "Channel 7 Shadow Transfer"
              },
              "CH8S": {
                "bit": 8,
                "description": "Channel 8 Shadow Transfer"
              },
              "CH0A": {
                "bit": 16,
                "description": "Channel 0 Linear Walk Abort"
              },
              "CH1A": {
                "bit": 17,
                "description": "Channel 1 Linear Walk Abort"
              },
              "CH2A": {
                "bit": 18,
                "description": "Channel 2 Linear Walk Abort"
              },
              "CH3A": {
                "bit": 19,
                "description": "Channel 3 Linear Walk Abort"
              },
              "CH4A": {
                "bit": 20,
                "description": "Channel 4 Linear Walk Abort"
              },
              "CH5A": {
                "bit": 21,
                "description": "Channel 5 Linear Walk Abort"
              },
              "CH6A": {
                "bit": 22,
                "description": "Channel 6 Linear Walk Abort"
              },
              "CH7A": {
                "bit": 23,
                "description": "Channel 7 Linear Walk Abort"
              },
              "CH8A": {
                "bit": 24,
                "description": "Channel 8 Linear Walk Abort"
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORT0",
              "base": "0x40040000"
            },
            {
              "name": "PORT1",
              "base": "0x40040100"
            },
            {
              "name": "PORT2",
              "base": "0x40040200"
            },
            {
              "name": "PORT4",
              "base": "0x40040400"
            }
          ],
          "registers": {
            "OUT": {
              "offset": "0x00",
              "size": 32,
              "description": "Port 0 Output Register"
            },
            "OMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port 0 Output Modification Register"
            },
            "IOCR8": {
              "offset": "0x18",
              "size": 32,
              "description": "Port 0 Input/Output Control Register 8"
            },
            "IOCR12": {
              "offset": "0x1C",
              "size": 32,
              "description": "Port 0 Input/Output Control Register 12"
            },
            "PHCR1": {
              "offset": "0x44",
              "size": 32,
              "description": "Port 0 Pad Hysteresis Control Register 1"
            },
            "PDISC": {
              "offset": "0x60",
              "size": 32,
              "description": "Port 0 Pin Function Decision Control Register"
            },
            "IN": {
              "offset": "0x24",
              "size": 32,
              "description": "Port 0 Input Register"
            },
            "PPS": {
              "offset": "0x70",
              "size": 32,
              "description": "Port 0 Pin Power Save Register"
            }
          },
          "bits": {
            "OUT": {
              "P8": {
                "bit": 8,
                "description": "Port 0 Output Bit 8"
              },
              "P9": {
                "bit": 9,
                "description": "Port 0 Output Bit 9"
              },
              "P10": {
                "bit": 10,
                "description": "Port 0 Output Bit 10"
              },
              "P11": {
                "bit": 11,
                "description": "Port 0 Output Bit 11"
              },
              "P12": {
                "bit": 12,
                "description": "Port 0 Output Bit 12"
              },
              "P13": {
                "bit": 13,
                "description": "Port 0 Output Bit 13"
              },
              "P14": {
                "bit": 14,
                "description": "Port 0 Output Bit 14"
              },
              "P15": {
                "bit": 15,
                "description": "Port 0 Output Bit 15"
              }
            },
            "OMR": {
              "PS8": {
                "bit": 8,
                "description": "Port 0 Set Bit 8"
              },
              "PS9": {
                "bit": 9,
                "description": "Port 0 Set Bit 9"
              },
              "PS10": {
                "bit": 10,
                "description": "Port 0 Set Bit 10"
              },
              "PS11": {
                "bit": 11,
                "description": "Port 0 Set Bit 11"
              },
              "PS12": {
                "bit": 12,
                "description": "Port 0 Set Bit 12"
              },
              "PS13": {
                "bit": 13,
                "description": "Port 0 Set Bit 13"
              },
              "PS14": {
                "bit": 14,
                "description": "Port 0 Set Bit 14"
              },
              "PS15": {
                "bit": 15,
                "description": "Port 0 Set Bit 15"
              },
              "PR8": {
                "bit": 24,
                "description": "Port 0 Reset Bit 8"
              },
              "PR9": {
                "bit": 25,
                "description": "Port 0 Reset Bit 9"
              },
              "PR10": {
                "bit": 26,
                "description": "Port 0 Reset Bit 10"
              },
              "PR11": {
                "bit": 27,
                "description": "Port 0 Reset Bit 11"
              },
              "PR12": {
                "bit": 28,
                "description": "Port 0 Reset Bit 12"
              },
              "PR13": {
                "bit": 29,
                "description": "Port 0 Reset Bit 13"
              },
              "PR14": {
                "bit": 30,
                "description": "Port 0 Reset Bit 14"
              },
              "PR15": {
                "bit": 31,
                "description": "Port 0 Reset Bit 15"
              }
            },
            "IOCR8": {
              "PC8": {
                "bit": 2,
                "description": "Port Control for Port 0 Pin 8",
                "width": 6
              },
              "PC9": {
                "bit": 10,
                "description": "Port Control for Port 0 Pin 9",
                "width": 6
              },
              "PC10": {
                "bit": 18,
                "description": "Port Control for Port 0 Pin 10",
                "width": 6
              },
              "PC11": {
                "bit": 26,
                "description": "Port Control for Port 0 Pin 11",
                "width": 6
              }
            },
            "IOCR12": {
              "PC12": {
                "bit": 2,
                "description": "Port Control for Port 0 Pin 12",
                "width": 6
              },
              "PC13": {
                "bit": 10,
                "description": "Port Control for Port 0 Pin 13",
                "width": 6
              },
              "PC14": {
                "bit": 18,
                "description": "Port Control for Port 0 Pin 14",
                "width": 6
              },
              "PC15": {
                "bit": 26,
                "description": "Port Control for Port 0 Pin 15",
                "width": 6
              }
            },
            "PHCR1": {
              "PH8": {
                "bit": 2,
                "description": "Pad Hysteresis for P0.8"
              },
              "PH9": {
                "bit": 6,
                "description": "Pad Hysteresis for P0.9"
              },
              "PH10": {
                "bit": 10,
                "description": "Pad Hysteresis for P0.10"
              },
              "PH11": {
                "bit": 14,
                "description": "Pad Hysteresis for P0.11"
              },
              "PH12": {
                "bit": 18,
                "description": "Pad Hysteresis for P0.12"
              },
              "PH13": {
                "bit": 22,
                "description": "Pad Hysteresis for P0.13"
              },
              "PH14": {
                "bit": 26,
                "description": "Pad Hysteresis for P0.14"
              },
              "PH15": {
                "bit": 30,
                "description": "Pad Hysteresis for P0.15"
              }
            },
            "PDISC": {
              "PDIS8": {
                "bit": 8,
                "description": "Pad Disable for Port 0 Pin 8"
              },
              "PDIS9": {
                "bit": 9,
                "description": "Pad Disable for Port 0 Pin 9"
              },
              "PDIS10": {
                "bit": 10,
                "description": "Pad Disable for Port 0 Pin 10"
              },
              "PDIS11": {
                "bit": 11,
                "description": "Pad Disable for Port 0 Pin 11"
              },
              "PDIS12": {
                "bit": 12,
                "description": "Pad Disable for Port 0 Pin 12"
              },
              "PDIS13": {
                "bit": 13,
                "description": "Pad Disable for Port 0 Pin 13"
              },
              "PDIS14": {
                "bit": 14,
                "description": "Pad Disable for Port 0 Pin 14"
              },
              "PDIS15": {
                "bit": 15,
                "description": "Pad Disable for Port 0 Pin 15"
              }
            },
            "IN": {
              "P8": {
                "bit": 8,
                "description": "Port 0 Input Bit 8"
              },
              "P9": {
                "bit": 9,
                "description": "Port 0 Input Bit 9"
              },
              "P10": {
                "bit": 10,
                "description": "Port 0 Input Bit 10"
              },
              "P11": {
                "bit": 11,
                "description": "Port 0 Input Bit 11"
              },
              "P12": {
                "bit": 12,
                "description": "Port 0 Input Bit 12"
              },
              "P13": {
                "bit": 13,
                "description": "Port 0 Input Bit 13"
              },
              "P14": {
                "bit": 14,
                "description": "Port 0 Input Bit 14"
              },
              "P15": {
                "bit": 15,
                "description": "Port 0 Input Bit 15"
              }
            },
            "PPS": {
              "PPS8": {
                "bit": 8,
                "description": "Port 0 Pin Power Save Bit 8"
              },
              "PPS9": {
                "bit": 9,
                "description": "Port 0 Pin Power Save Bit 9"
              },
              "PPS10": {
                "bit": 10,
                "description": "Port 0 Pin Power Save Bit 10"
              },
              "PPS11": {
                "bit": 11,
                "description": "Port 0 Pin Power Save Bit 11"
              },
              "PPS12": {
                "bit": 12,
                "description": "Port 0 Pin Power Save Bit 12"
              },
              "PPS13": {
                "bit": 13,
                "description": "Port 0 Pin Power Save Bit 13"
              },
              "PPS14": {
                "bit": 14,
                "description": "Port 0 Pin Power Save Bit 14"
              },
              "PPS15": {
                "bit": 15,
                "description": "Port 0 Pin Power Save Bit 15"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 45,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "IRQ0_IRQHandler"
          },
          {
            "number": 17,
            "name": "IRQ1_IRQHandler"
          },
          {
            "number": 18,
            "name": "IRQ2_IRQHandler"
          },
          {
            "number": 19,
            "name": "IRQ3_IRQHandler"
          },
          {
            "number": 20,
            "name": "IRQ4_IRQHandler"
          },
          {
            "number": 21,
            "name": "IRQ5_IRQHandler"
          },
          {
            "number": 22,
            "name": "IRQ6_IRQHandler"
          },
          {
            "number": 23,
            "name": "IRQ7_IRQHandler"
          },
          {
            "number": 25,
            "name": "IRQ9_IRQHandler"
          },
          {
            "number": 26,
            "name": "IRQ10_IRQHandler"
          },
          {
            "number": 27,
            "name": "IRQ11_IRQHandler"
          },
          {
            "number": 28,
            "name": "IRQ12_IRQHandler"
          },
          {
            "number": 29,
            "name": "IRQ13_IRQHandler"
          },
          {
            "number": 30,
            "name": "IRQ14_IRQHandler"
          },
          {
            "number": 31,
            "name": "IRQ15_IRQHandler"
          },
          {
            "number": 32,
            "name": "IRQ16_IRQHandler"
          },
          {
            "number": 37,
            "name": "IRQ21_IRQHandler"
          },
          {
            "number": 38,
            "name": "IRQ22_IRQHandler"
          },
          {
            "number": 39,
            "name": "IRQ23_IRQHandler"
          },
          {
            "number": 40,
            "name": "IRQ24_IRQHandler"
          },
          {
            "number": 43,
            "name": "IRQ27_IRQHandler"
          },
          {
            "number": 44,
            "name": "IRQ28_IRQHandler"
          }
        ]
      }
    }
  }
}