
*** Running vivado
    with args -log board_sqrt.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_sqrt.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source board_sqrt.tcl -notrace
Command: synth_design -top board_sqrt -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 834.629 ; gain = 233.906
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_sqrt' [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/new/board_sqrt.v:3]
INFO: [Synth 8-6157] synthesizing module 'selector' [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/new/selector.v:1]
WARNING: [Synth 8-567] referenced signal 'sqrt' should be on the sensitivity list [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/new/selector.v:4]
WARNING: [Synth 8-567] referenced signal 'int' should be on the sensitivity list [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/new/selector.v:4]
INFO: [Synth 8-6155] done synthesizing module 'selector' (1#1) [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/new/selector.v:1]
WARNING: [Synth 8-689] width (12) of port connection 'disp' does not match port width (8) of module 'selector' [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/new/board_sqrt.v:24]
INFO: [Synth 8-6157] synthesizing module 'bin_to_BCD' [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/new/bin_to_BCD.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_BCD' (2#1) [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/new/bin_to_BCD.v:1]
INFO: [Synth 8-6157] synthesizing module 'hex_to_7seg' [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/imports/sources_1/new/hex_to_7seg.v:3]
	Parameter R bound to: 9999 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_converter' [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/imports/sources_1/new/clock_converter.v:3]
	Parameter RATIO bound to: 9999 - type: integer 
WARNING: [Synth 8-5788] Register clk_en_reg in module clock_converter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/imports/sources_1/new/clock_converter.v:14]
INFO: [Synth 8-6155] done synthesizing module 'clock_converter' (3#1) [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/imports/sources_1/new/clock_converter.v:3]
INFO: [Synth 8-6157] synthesizing module 'n_bit_count' [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/imports/sources_1/imports/new/n_bit_count.v:3]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_count' (4#1) [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/imports/sources_1/imports/new/n_bit_count.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_4bit_4to1' [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/imports/sources_1/new/mux_4bit_4to1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mux_4bit_4to1' (5#1) [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/imports/sources_1/new/mux_4bit_4to1.v:5]
INFO: [Synth 8-6157] synthesizing module 'decoder_7seg' [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/imports/sources_1/new/decoder_7seg.v:5]
INFO: [Synth 8-226] default block is never used [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/imports/sources_1/new/decoder_7seg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7seg' (6#1) [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/imports/sources_1/new/decoder_7seg.v:5]
INFO: [Synth 8-6157] synthesizing module 'anode_driver' [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/imports/sources_1/new/anode_driver.v:2]
INFO: [Synth 8-226] default block is never used [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/imports/sources_1/new/anode_driver.v:6]
INFO: [Synth 8-6155] done synthesizing module 'anode_driver' (7#1) [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/imports/sources_1/new/anode_driver.v:2]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_7seg' (8#1) [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/imports/sources_1/new/hex_to_7seg.v:3]
WARNING: [Synth 8-3848] Net bin in module/entity board_sqrt does not have driver. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/new/board_sqrt.v:13]
WARNING: [Synth 8-3848] Net btnC in module/entity board_sqrt does not have driver. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/new/board_sqrt.v:29]
INFO: [Synth 8-6155] done synthesizing module 'board_sqrt' (9#1) [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/sources_1/new/board_sqrt.v:3]
WARNING: [Synth 8-3331] design selector has unconnected port br
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 907.562 ; gain = 306.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 907.562 ; gain = 306.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 907.562 ; gain = 306.840
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 907.562 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/7seg.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/7seg.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/7seg.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/7seg.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/7seg.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/7seg.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/7seg.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/7seg.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/7seg.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_sqrt_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_sqrt_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc]
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'x'. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.srcs/constrs_1/imports/new/pmod.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 999.363 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 999.363 ; gain = 398.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 999.363 ; gain = 398.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 999.363 ; gain = 398.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 999.363 ; gain = 398.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module selector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module bin_to_BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
Module clock_converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module n_bit_count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module mux_4bit_4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module anode_driver 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design board_sqrt has unconnected port sw[8]
WARNING: [Synth 8-3331] design board_sqrt has unconnected port sw[9]
WARNING: [Synth 8-3331] design board_sqrt has unconnected port sw[10]
WARNING: [Synth 8-3331] design board_sqrt has unconnected port sw[11]
WARNING: [Synth 8-3331] design board_sqrt has unconnected port sw[12]
WARNING: [Synth 8-3331] design board_sqrt has unconnected port sw[13]
WARNING: [Synth 8-3331] design board_sqrt has unconnected port sw[14]
WARNING: [Synth 8-3331] design board_sqrt has unconnected port sw[15]
WARNING: [Synth 8-3331] design board_sqrt has unconnected port btnL
WARNING: [Synth 8-3331] design board_sqrt has unconnected port btnR
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:01:02 . Memory (MB): peak = 999.363 ; gain = 398.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:01:07 . Memory (MB): peak = 999.363 ; gain = 398.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:01:07 . Memory (MB): peak = 1004.090 ; gain = 403.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:01:07 . Memory (MB): peak = 1004.090 ; gain = 403.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:01:10 . Memory (MB): peak = 1011.695 ; gain = 410.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:01:10 . Memory (MB): peak = 1011.695 ; gain = 410.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:01:10 . Memory (MB): peak = 1011.695 ; gain = 410.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:01:10 . Memory (MB): peak = 1011.695 ; gain = 410.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:01:10 . Memory (MB): peak = 1011.695 ; gain = 410.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:01:10 . Memory (MB): peak = 1011.695 ; gain = 410.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |     5|
|5     |LUT4   |     5|
|6     |LUT5   |    35|
|7     |FDRE   |    35|
|8     |IBUF   |     1|
|9     |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+------------------+----------------+------+
|      |Instance          |Module          |Cells |
+------+------------------+----------------+------+
|1     |top               |                |   103|
|2     |  b_hex_to_7seg   |hex_to_7seg     |    90|
|3     |    an_d          |anode_driver    |     4|
|4     |    c_c           |clock_converter |    82|
|5     |    current_anode |n_bit_count     |     4|
+------+------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:01:10 . Memory (MB): peak = 1011.695 ; gain = 410.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:01:08 . Memory (MB): peak = 1011.695 ; gain = 319.172
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:01:10 . Memory (MB): peak = 1011.695 ; gain = 410.973
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1021.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1022.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 29 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:01:47 . Memory (MB): peak = 1022.840 ; gain = 717.191
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1022.840 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/ENEE245 Verilog code/Lab 11/sqrt/sqrt.runs/synth_1/board_sqrt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_sqrt_utilization_synth.rpt -pb board_sqrt_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 15:24:36 2022...
