(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param13 = ((((8'h9e) ^ (+(8'h9c))) ? (!((8'ha9) ? (8'hae) : (8'ha6))) : (|(~(8'h9f)))) ? ((~((8'h9d) ? (8'ha9) : (8'ha1))) >>> (((8'hac) <= (8'ha3)) <<< ((8'hab) > (8'hab)))) : ((~|(^~(8'haa))) ? ({(8'ha7)} == ((8'ha6) ? (8'ha0) : (8'hae))) : ({(8'hb0)} ? ((8'hae) ? (8'ha7) : (8'ha8)) : ((8'haf) ? (8'hae) : (8'had))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h47):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire3;
  input wire signed [(3'h7):(1'h0)] wire2;
  input wire [(3'h6):(1'h0)] wire1;
  input wire [(3'h6):(1'h0)] wire0;
  wire signed [(4'h8):(1'h0)] wire6;
  wire [(4'h8):(1'h0)] wire5;
  wire [(4'h8):(1'h0)] wire4;
  reg signed [(4'hb):(1'h0)] reg12 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg11 = (1'h0);
  reg [(4'hb):(1'h0)] reg10 = (1'h0);
  reg [(4'h9):(1'h0)] reg9 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg8 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg7 = (1'h0);
  assign y = {wire6,
                 wire5,
                 wire4,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 (1'h0)};
  assign wire4 = $unsigned($unsigned((-$unsigned(wire2))));
  assign wire5 = {(wire2 ~^ ($unsigned(wire3) ? $signed((8'h9d)) : (~&wire3)))};
  assign wire6 = (wire3[(3'h5):(1'h0)] >= (~{(wire4 ~^ wire4)}));
  always
    @(posedge clk) begin
      reg7 <= $unsigned(($signed(wire6[(3'h5):(1'h0)]) >>> $unsigned({(8'ha5)})));
      reg8 <= $signed(({(8'ha9)} && ($signed(wire4) <<< $unsigned(wire2))));
      if ($signed((wire5 == $signed((8'h9e)))))
        begin
          reg9 <= (~|($unsigned({wire4}) ? $unsigned((&wire4)) : {wire2}));
        end
      else
        begin
          reg9 <= reg9;
          if ((^wire4[(2'h2):(1'h1)]))
            begin
              reg10 <= {wire0};
              reg11 <= wire0[(2'h3):(1'h1)];
            end
          else
            begin
              reg10 <= (8'ha7);
              reg11 <= ($unsigned((8'ha0)) ?
                  ($signed({(8'ha2)}) ?
                      (!$unsigned(reg11)) : $unsigned(reg7)) : (~(reg11 ?
                      ((8'haf) + wire1) : (+wire1))));
            end
          reg12 <= $signed(((((8'hab) || reg8) << (&wire6)) ?
              (~&$signed(wire2)) : (+wire4[(2'h3):(1'h0)])));
        end
    end
endmodule