
Collision.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ac8  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009f8  08009c88  08009c88  00019c88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a680  0800a680  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a680  0800a680  0001a680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a688  0800a688  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a688  0800a688  0001a688  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a68c  0800a68c  0001a68c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800a690  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000108  200001dc  0800a86c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002e4  0800a86c  000202e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011ded  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002304  00000000  00000000  00031ff9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e18  00000000  00000000  00034300  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d00  00000000  00000000  00035118  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00004e04  00000000  00000000  00035e18  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b94c  00000000  00000000  0003ac1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00101f29  00000000  00000000  00046568  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000ce  00000000  00000000  00148491  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ebc  00000000  00000000  00148560  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009c70 	.word	0x08009c70

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	08009c70 	.word	0x08009c70

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <config_gpio>:
//enum IO { IN, OUT };

// direction 1 (input), direction 0, output
// Configure the gpio to be either In or out (as well as enabling the clock if not already enabled).
void config_gpio( const char port, const int pin_num, const enum IO direction )
    {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b088      	sub	sp, #32
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	6039      	str	r1, [r7, #0]
 8000fc2:	71fb      	strb	r3, [r7, #7]
 8000fc4:	4613      	mov	r3, r2
 8000fc6:	71bb      	strb	r3, [r7, #6]
    // Invariants
    assert( port >= 'A' && port <= 'F' ); 
 8000fc8:	79fb      	ldrb	r3, [r7, #7]
 8000fca:	2b40      	cmp	r3, #64	; 0x40
 8000fcc:	d902      	bls.n	8000fd4 <config_gpio+0x1c>
 8000fce:	79fb      	ldrb	r3, [r7, #7]
 8000fd0:	2b46      	cmp	r3, #70	; 0x46
 8000fd2:	d905      	bls.n	8000fe0 <config_gpio+0x28>
 8000fd4:	4b2c      	ldr	r3, [pc, #176]	; (8001088 <config_gpio+0xd0>)
 8000fd6:	4a2d      	ldr	r2, [pc, #180]	; (800108c <config_gpio+0xd4>)
 8000fd8:	211c      	movs	r1, #28
 8000fda:	482d      	ldr	r0, [pc, #180]	; (8001090 <config_gpio+0xd8>)
 8000fdc:	f004 fb5c 	bl	8005698 <__assert_func>
    assert( pin_num >= 0 && pin_num <= 15 );
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	db02      	blt.n	8000fec <config_gpio+0x34>
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	2b0f      	cmp	r3, #15
 8000fea:	dd05      	ble.n	8000ff8 <config_gpio+0x40>
 8000fec:	4b29      	ldr	r3, [pc, #164]	; (8001094 <config_gpio+0xdc>)
 8000fee:	4a27      	ldr	r2, [pc, #156]	; (800108c <config_gpio+0xd4>)
 8000ff0:	211d      	movs	r1, #29
 8000ff2:	4827      	ldr	r0, [pc, #156]	; (8001090 <config_gpio+0xd8>)
 8000ff4:	f004 fb50 	bl	8005698 <__assert_func>
    assert( direction == IN || direction == OUT );
 8000ff8:	79bb      	ldrb	r3, [r7, #6]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d008      	beq.n	8001010 <config_gpio+0x58>
 8000ffe:	79bb      	ldrb	r3, [r7, #6]
 8001000:	2b01      	cmp	r3, #1
 8001002:	d005      	beq.n	8001010 <config_gpio+0x58>
 8001004:	4b24      	ldr	r3, [pc, #144]	; (8001098 <config_gpio+0xe0>)
 8001006:	4a21      	ldr	r2, [pc, #132]	; (800108c <config_gpio+0xd4>)
 8001008:	211e      	movs	r1, #30
 800100a:	4821      	ldr	r0, [pc, #132]	; (8001090 <config_gpio+0xd8>)
 800100c:	f004 fb44 	bl	8005698 <__assert_func>

    // Port index: A == 0, B == 1, etc.
    const uint32_t port_idx = port - 'A';
 8001010:	79fb      	ldrb	r3, [r7, #7]
 8001012:	3b41      	subs	r3, #65	; 0x41
 8001014:	61fb      	str	r3, [r7, #28]

    // Ensure that rcc_ahb2 for the port is enabled
    uint32_t * const rcc_ahb2enr = ( uint32_t * )( RCC_ADDR + RCC_AHB2ENR_OFFSET );
 8001016:	4b21      	ldr	r3, [pc, #132]	; (800109c <config_gpio+0xe4>)
 8001018:	61bb      	str	r3, [r7, #24]
    *rcc_ahb2enr |= ( uint32_t ) ( 1 << port_idx ); // Shift one into the index of the port (turning on the clock if not already on).
 800101a:	69bb      	ldr	r3, [r7, #24]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	2101      	movs	r1, #1
 8001020:	69fa      	ldr	r2, [r7, #28]
 8001022:	fa01 f202 	lsl.w	r2, r1, r2
 8001026:	431a      	orrs	r2, r3
 8001028:	69bb      	ldr	r3, [r7, #24]
 800102a:	601a      	str	r2, [r3, #0]

    // Port address differ by 0x400 bytes
    const uint32_t port_offset = ( uint32_t )port_idx * 0x400;
 800102c:	69fb      	ldr	r3, [r7, #28]
 800102e:	029b      	lsls	r3, r3, #10
 8001030:	617b      	str	r3, [r7, #20]

    uint32_t io_mode = direction == IN ? 0b00 : 0b01;
 8001032:	79bb      	ldrb	r3, [r7, #6]
 8001034:	2b00      	cmp	r3, #0
 8001036:	bf14      	ite	ne
 8001038:	2301      	movne	r3, #1
 800103a:	2300      	moveq	r3, #0
 800103c:	b2db      	uxtb	r3, r3
 800103e:	613b      	str	r3, [r7, #16]
    uint32_t mask = 0b11;
 8001040:	2303      	movs	r3, #3
 8001042:	60fb      	str	r3, [r7, #12]

    // Shift to the pin_num's relevant bits9 (in moder register).
    io_mode <<= ( pin_num << 1 ); // Shift by 2*pin_num
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	005b      	lsls	r3, r3, #1
 8001048:	693a      	ldr	r2, [r7, #16]
 800104a:	fa02 f303 	lsl.w	r3, r2, r3
 800104e:	613b      	str	r3, [r7, #16]
    mask    <<= ( pin_num << 1 );
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	005b      	lsls	r3, r3, #1
 8001054:	68fa      	ldr	r2, [r7, #12]
 8001056:	fa02 f303 	lsl.w	r3, r2, r3
 800105a:	60fb      	str	r3, [r7, #12]

    uint32_t * const gpio_moder = (uint32_t * )( GPIO_ADDR_BASE + port_offset + GPIO_MODER_OFFSET );
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	f103 4390 	add.w	r3, r3, #1207959552	; 0x48000000
 8001062:	60bb      	str	r3, [r7, #8]

    *gpio_moder &= ~mask; // Clear the mode bits
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	43db      	mvns	r3, r3
 800106c:	401a      	ands	r2, r3
 800106e:	68bb      	ldr	r3, [r7, #8]
 8001070:	601a      	str	r2, [r3, #0]
    *gpio_moder |=  io_mode; // Write to it
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	693b      	ldr	r3, [r7, #16]
 8001078:	431a      	orrs	r2, r3
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	601a      	str	r2, [r3, #0]
    } // end config_gpio( )
 800107e:	bf00      	nop
 8001080:	3720      	adds	r7, #32
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	08009c88 	.word	0x08009c88
 800108c:	0800a2b0 	.word	0x0800a2b0
 8001090:	08009ca4 	.word	0x08009ca4
 8001094:	08009cbc 	.word	0x08009cbc
 8001098:	08009cdc 	.word	0x08009cdc
 800109c:	4002104c 	.word	0x4002104c

080010a0 <set_pin_mode>:
    {
    return read_gpio_state( gpio->port, gpio->pin_num );
    } // end read_gpio_t_state( )

void set_pin_mode( struct GPIO * const gpio, const enum IO direction )
    {
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	460b      	mov	r3, r1
 80010aa:	70fb      	strb	r3, [r7, #3]
    gpio->pin_mode = direction == IN ? GPIO_INPUT : GPIO_OUTPUT;
 80010ac:	78fb      	ldrb	r3, [r7, #3]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	bf14      	ite	ne
 80010b2:	2301      	movne	r3, #1
 80010b4:	2300      	moveq	r3, #0
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	461a      	mov	r2, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	701a      	strb	r2, [r3, #0]
    config_gpio( gpio->port, gpio->pin_num, direction );
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	7858      	ldrb	r0, [r3, #1]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	789b      	ldrb	r3, [r3, #2]
 80010c6:	4619      	mov	r1, r3
 80010c8:	78fb      	ldrb	r3, [r7, #3]
 80010ca:	461a      	mov	r2, r3
 80010cc:	f7ff ff74 	bl	8000fb8 <config_gpio>
    } // end set_pin_mode( )
 80010d0:	bf00      	nop
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <bio_sensor_init>:
//                                 SparkFun_Bio_Sensor Member Function Definitions
//
//------------------------------------------------------------------------------------------------

void bio_sensor_init( struct SparkFun_Bio_Sensor * const bio_ssor, I2C_HandleTypeDef * const i2c_h, const uint8_t addr, const GPIO_t rst_pin, const GPIO_t mfio_pin, const uint8_t sample_rate, const uint8_t user_sel_mode )
    {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	603b      	str	r3, [r7, #0]
 80010e4:	4613      	mov	r3, r2
 80010e6:	71fb      	strb	r3, [r7, #7]
    bio_ssor->_reset_pin = rst_pin;
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	3304      	adds	r3, #4
 80010ec:	463a      	mov	r2, r7
 80010ee:	6812      	ldr	r2, [r2, #0]
 80010f0:	4611      	mov	r1, r2
 80010f2:	8019      	strh	r1, [r3, #0]
 80010f4:	3302      	adds	r3, #2
 80010f6:	0c12      	lsrs	r2, r2, #16
 80010f8:	701a      	strb	r2, [r3, #0]
    bio_ssor->_mfio_pin = mfio_pin;
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	3307      	adds	r3, #7
 80010fe:	f107 0218 	add.w	r2, r7, #24
 8001102:	8811      	ldrh	r1, [r2, #0]
 8001104:	7892      	ldrb	r2, [r2, #2]
 8001106:	8019      	strh	r1, [r3, #0]
 8001108:	709a      	strb	r2, [r3, #2]
    bio_ssor->_addr = addr;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	79fa      	ldrb	r2, [r7, #7]
 800110e:	729a      	strb	r2, [r3, #10]
    bio_ssor->_sampleRate = sample_rate;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	7f3a      	ldrb	r2, [r7, #28]
 8001114:	731a      	strb	r2, [r3, #12]
    bio_ssor->_userSelectedMode = user_sel_mode;
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	f897 2020 	ldrb.w	r2, [r7, #32]
 800111c:	72da      	strb	r2, [r3, #11]
    bio_ssor->_i2c_h = i2c_h;
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	68ba      	ldr	r2, [r7, #8]
 8001122:	601a      	str	r2, [r3, #0]
    switch( user_sel_mode )
 8001124:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d005      	beq.n	8001138 <bio_sensor_init+0x60>
 800112c:	2b08      	cmp	r3, #8
 800112e:	d005      	beq.n	800113c <bio_sensor_init+0x64>
        break;
    case( APP_MODE ):
        // Call function...
        break;
    default:
        bio_ssor->_userSelectedMode = DISABLE; // Disable the sensor (erronous to use any functions)
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	2200      	movs	r2, #0
 8001134:	72da      	strb	r2, [r3, #11]
        break;
 8001136:	e002      	b.n	800113e <bio_sensor_init+0x66>
        break;
 8001138:	bf00      	nop
 800113a:	e000      	b.n	800113e <bio_sensor_init+0x66>
        break;
 800113c:	bf00      	nop
    } // end switch

    // Begin with mfio_pin and rst_pin in output mode.
    set_pin_mode( &( bio_ssor->_reset_pin ), OUT );
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	3304      	adds	r3, #4
 8001142:	2101      	movs	r1, #1
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff ffab 	bl	80010a0 <set_pin_mode>
    set_pin_mode( &( bio_ssor->_mfio_pin ),  OUT );
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	3307      	adds	r3, #7
 800114e:	2101      	movs	r1, #1
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff ffa5 	bl	80010a0 <set_pin_mode>
    return;
 8001156:	bf00      	nop
    } // end bio_sensor_init( )
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
	...

08001160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001160:	b590      	push	{r4, r7, lr}
 8001162:	f5ad 3d80 	sub.w	sp, sp, #65536	; 0x10000
 8001166:	b091      	sub	sp, #68	; 0x44
 8001168:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800116a:	f000 feb8 	bl	8001ede <HAL_Init>

  /* USER CODE BEGIN Init */
  // Note this is using a compound literal ( )
  bio_sensor_init( &sensor, &hi2c1, HM_ADDR, rst_pin_c, mfio_pin_c, def_sample_rate, DISABLE );
 800116e:	2364      	movs	r3, #100	; 0x64
 8001170:	49dd      	ldr	r1, [pc, #884]	; (80014e8 <main+0x388>)
 8001172:	f507 3080 	add.w	r0, r7, #65536	; 0x10000
 8001176:	2200      	movs	r2, #0
 8001178:	9202      	str	r2, [sp, #8]
 800117a:	9301      	str	r3, [sp, #4]
 800117c:	4adb      	ldr	r2, [pc, #876]	; (80014ec <main+0x38c>)
 800117e:	466b      	mov	r3, sp
 8001180:	6812      	ldr	r2, [r2, #0]
 8001182:	4614      	mov	r4, r2
 8001184:	801c      	strh	r4, [r3, #0]
 8001186:	3302      	adds	r3, #2
 8001188:	0c12      	lsrs	r2, r2, #16
 800118a:	701a      	strb	r2, [r3, #0]
 800118c:	680b      	ldr	r3, [r1, #0]
 800118e:	2255      	movs	r2, #85	; 0x55
 8001190:	49d7      	ldr	r1, [pc, #860]	; (80014f0 <main+0x390>)
 8001192:	f7ff ffa1 	bl	80010d8 <bio_sensor_init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001196:	f000 fb11 	bl	80017bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800119a:	f000 fc01 	bl	80019a0 <MX_GPIO_Init>
  MX_I2C1_Init();
 800119e:	f000 fb75 	bl	800188c <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 80011a2:	f000 fbb1 	bl	8001908 <MX_LPUART1_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_StatusTypeDef ret;
  uint8_t buf[65536];
  int samples = 0x1;
 80011a6:	2301      	movs	r3, #1
 80011a8:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80011ac:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80011b0:	6013      	str	r3, [r2, #0]



  /*Go into application Mode*/

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0,  0); // Reset pin
 80011b2:	2200      	movs	r2, #0
 80011b4:	2101      	movs	r1, #1
 80011b6:	48cf      	ldr	r0, [pc, #828]	; (80014f4 <main+0x394>)
 80011b8:	f001 f9a0 	bl	80024fc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1,  1); // MFIO pin
 80011bc:	2201      	movs	r2, #1
 80011be:	2102      	movs	r1, #2
 80011c0:	48cc      	ldr	r0, [pc, #816]	; (80014f4 <main+0x394>)
 80011c2:	f001 f99b 	bl	80024fc <HAL_GPIO_WritePin>
        HAL_Delay(10);
 80011c6:	200a      	movs	r0, #10
 80011c8:	f000 fefe 	bl	8001fc8 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0,  1); // Reset is pulled
 80011cc:	2201      	movs	r2, #1
 80011ce:	2101      	movs	r1, #1
 80011d0:	48c8      	ldr	r0, [pc, #800]	; (80014f4 <main+0x394>)
 80011d2:	f001 f993 	bl	80024fc <HAL_GPIO_WritePin>
        HAL_Delay(50);
 80011d6:	2032      	movs	r0, #50	; 0x32
 80011d8:	f000 fef6 	bl	8001fc8 <HAL_Delay>
        HAL_Delay(1000);
 80011dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011e0:	f000 fef2 	bl	8001fc8 <HAL_Delay>

        buf[0] = 0x02;
 80011e4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80011e8:	3b30      	subs	r3, #48	; 0x30
 80011ea:	2202      	movs	r2, #2
 80011ec:	701a      	strb	r2, [r3, #0]
          buf[1] = 0x00;
 80011ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80011f2:	3b30      	subs	r3, #48	; 0x30
 80011f4:	2200      	movs	r2, #0
 80011f6:	705a      	strb	r2, [r3, #1]
          ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 2, 5000);
 80011f8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80011fc:	3a30      	subs	r2, #48	; 0x30
 80011fe:	f241 3388 	movw	r3, #5000	; 0x1388
 8001202:	9300      	str	r3, [sp, #0]
 8001204:	2302      	movs	r3, #2
 8001206:	21aa      	movs	r1, #170	; 0xaa
 8001208:	48b9      	ldr	r0, [pc, #740]	; (80014f0 <main+0x390>)
 800120a:	f001 fa1f 	bl	800264c <HAL_I2C_Master_Transmit>
 800120e:	4603      	mov	r3, r0
 8001210:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001214:	f102 022b 	add.w	r2, r2, #43	; 0x2b
 8001218:	7013      	strb	r3, [r2, #0]
          HAL_Delay(6);
 800121a:	2006      	movs	r0, #6
 800121c:	f000 fed4 	bl	8001fc8 <HAL_Delay>
          ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 2, 5000);
 8001220:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001224:	3a30      	subs	r2, #48	; 0x30
 8001226:	f241 3388 	movw	r3, #5000	; 0x1388
 800122a:	9300      	str	r3, [sp, #0]
 800122c:	2302      	movs	r3, #2
 800122e:	21ab      	movs	r1, #171	; 0xab
 8001230:	48af      	ldr	r0, [pc, #700]	; (80014f0 <main+0x390>)
 8001232:	f001 faff 	bl	8002834 <HAL_I2C_Master_Receive>
 8001236:	4603      	mov	r3, r0
 8001238:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 800123c:	f102 022b 	add.w	r2, r2, #43	; 0x2b
 8001240:	7013      	strb	r3, [r2, #0]
          printf("error code: %x application mode: %x\n\r", buf[0],buf[1]);
 8001242:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001246:	3b30      	subs	r3, #48	; 0x30
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	4619      	mov	r1, r3
 800124c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001250:	3b30      	subs	r3, #48	; 0x30
 8001252:	785b      	ldrb	r3, [r3, #1]
 8001254:	461a      	mov	r2, r3
 8001256:	48a8      	ldr	r0, [pc, #672]	; (80014f8 <main+0x398>)
 8001258:	f005 faae 	bl	80067b8 <iprintf>



  set_pin_mode( &sensor._mfio_pin, IN );
 800125c:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001260:	3307      	adds	r3, #7
 8001262:	2100      	movs	r1, #0
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff ff1b 	bl	80010a0 <set_pin_mode>
//  ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 5, 5000);
//  printf("error code: %x mode: %x %x %x %x\n\r", buf[0],buf[1], buf[2], buf[3],buf[4]);


  /*set our mode to MODE 1*/
  buf[0] = 0x10;
 800126a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800126e:	3b30      	subs	r3, #48	; 0x30
 8001270:	2210      	movs	r2, #16
 8001272:	701a      	strb	r2, [r3, #0]
  buf[1] = 0x00;
 8001274:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001278:	3b30      	subs	r3, #48	; 0x30
 800127a:	2200      	movs	r2, #0
 800127c:	705a      	strb	r2, [r3, #1]
  buf[2] = 0x02;
 800127e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001282:	3b30      	subs	r3, #48	; 0x30
 8001284:	2202      	movs	r2, #2
 8001286:	709a      	strb	r2, [r3, #2]
  ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 3, 5000);
 8001288:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800128c:	3a30      	subs	r2, #48	; 0x30
 800128e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001292:	9300      	str	r3, [sp, #0]
 8001294:	2303      	movs	r3, #3
 8001296:	21aa      	movs	r1, #170	; 0xaa
 8001298:	4895      	ldr	r0, [pc, #596]	; (80014f0 <main+0x390>)
 800129a:	f001 f9d7 	bl	800264c <HAL_I2C_Master_Transmit>
 800129e:	4603      	mov	r3, r0
 80012a0:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80012a4:	f102 022b 	add.w	r2, r2, #43	; 0x2b
 80012a8:	7013      	strb	r3, [r2, #0]
  HAL_Delay(6);
 80012aa:	2006      	movs	r0, #6
 80012ac:	f000 fe8c 	bl	8001fc8 <HAL_Delay>
  ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 1, 5000);
 80012b0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80012b4:	3a30      	subs	r2, #48	; 0x30
 80012b6:	f241 3388 	movw	r3, #5000	; 0x1388
 80012ba:	9300      	str	r3, [sp, #0]
 80012bc:	2301      	movs	r3, #1
 80012be:	21ab      	movs	r1, #171	; 0xab
 80012c0:	488b      	ldr	r0, [pc, #556]	; (80014f0 <main+0x390>)
 80012c2:	f001 fab7 	bl	8002834 <HAL_I2C_Master_Receive>
 80012c6:	4603      	mov	r3, r0
 80012c8:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80012cc:	f102 022b 	add.w	r2, r2, #43	; 0x2b
 80012d0:	7013      	strb	r3, [r2, #0]
  if(buf[0] != 0x00 || ret != HAL_OK ){
 80012d2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012d6:	3b30      	subs	r3, #48	; 0x30
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d106      	bne.n	80012ec <main+0x18c>
 80012de:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80012e2:	f103 032b 	add.w	r3, r3, #43	; 0x2b
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d007      	beq.n	80012fc <main+0x19c>
      printf("Error setting mode: code %x\n\r", buf[0]);
 80012ec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012f0:	3b30      	subs	r3, #48	; 0x30
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	4619      	mov	r1, r3
 80012f6:	4881      	ldr	r0, [pc, #516]	; (80014fc <main+0x39c>)
 80012f8:	f005 fa5e 	bl	80067b8 <iprintf>
  }
  printf("mode set to raw and algo\n");
 80012fc:	4880      	ldr	r0, [pc, #512]	; (8001500 <main+0x3a0>)
 80012fe:	f005 facf 	bl	80068a0 <puts>

  /*Set FIFO threshold as almost full at 0x0F*/
  buf[0] = 0x10;
 8001302:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001306:	3b30      	subs	r3, #48	; 0x30
 8001308:	2210      	movs	r2, #16
 800130a:	701a      	strb	r2, [r3, #0]
  buf[1] = 0x01;
 800130c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001310:	3b30      	subs	r3, #48	; 0x30
 8001312:	2201      	movs	r2, #1
 8001314:	705a      	strb	r2, [r3, #1]
  buf[2] = samples;
 8001316:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800131a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	b2da      	uxtb	r2, r3
 8001322:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001326:	3b30      	subs	r3, #48	; 0x30
 8001328:	709a      	strb	r2, [r3, #2]
  ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 3, 5000);
 800132a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800132e:	3a30      	subs	r2, #48	; 0x30
 8001330:	f241 3388 	movw	r3, #5000	; 0x1388
 8001334:	9300      	str	r3, [sp, #0]
 8001336:	2303      	movs	r3, #3
 8001338:	21aa      	movs	r1, #170	; 0xaa
 800133a:	486d      	ldr	r0, [pc, #436]	; (80014f0 <main+0x390>)
 800133c:	f001 f986 	bl	800264c <HAL_I2C_Master_Transmit>
 8001340:	4603      	mov	r3, r0
 8001342:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001346:	f102 022b 	add.w	r2, r2, #43	; 0x2b
 800134a:	7013      	strb	r3, [r2, #0]
  HAL_Delay(6);
 800134c:	2006      	movs	r0, #6
 800134e:	f000 fe3b 	bl	8001fc8 <HAL_Delay>
  ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 1, 5000);
 8001352:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001356:	3a30      	subs	r2, #48	; 0x30
 8001358:	f241 3388 	movw	r3, #5000	; 0x1388
 800135c:	9300      	str	r3, [sp, #0]
 800135e:	2301      	movs	r3, #1
 8001360:	21ab      	movs	r1, #171	; 0xab
 8001362:	4863      	ldr	r0, [pc, #396]	; (80014f0 <main+0x390>)
 8001364:	f001 fa66 	bl	8002834 <HAL_I2C_Master_Receive>
 8001368:	4603      	mov	r3, r0
 800136a:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 800136e:	f102 022b 	add.w	r2, r2, #43	; 0x2b
 8001372:	7013      	strb	r3, [r2, #0]
    if(buf[0] != 0x00 || ret != HAL_OK ){
 8001374:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001378:	3b30      	subs	r3, #48	; 0x30
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d106      	bne.n	800138e <main+0x22e>
 8001380:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001384:	f103 032b 	add.w	r3, r3, #43	; 0x2b
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d007      	beq.n	800139e <main+0x23e>
      printf("Error setting FIFO threshold code: %x\n\r", buf[0]);
 800138e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001392:	3b30      	subs	r3, #48	; 0x30
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	4619      	mov	r1, r3
 8001398:	485a      	ldr	r0, [pc, #360]	; (8001504 <main+0x3a4>)
 800139a:	f005 fa0d 	bl	80067b8 <iprintf>
    }
  printf("fifo set\n");
 800139e:	485a      	ldr	r0, [pc, #360]	; (8001508 <main+0x3a8>)
 80013a0:	f005 fa7e 	bl	80068a0 <puts>

  /*enable AGC*/
  buf[0] = 0x52;
 80013a4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80013a8:	3b30      	subs	r3, #48	; 0x30
 80013aa:	2252      	movs	r2, #82	; 0x52
 80013ac:	701a      	strb	r2, [r3, #0]
    buf[1] = 0x00;
 80013ae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80013b2:	3b30      	subs	r3, #48	; 0x30
 80013b4:	2200      	movs	r2, #0
 80013b6:	705a      	strb	r2, [r3, #1]
    buf[2] = 0x01;
 80013b8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80013bc:	3b30      	subs	r3, #48	; 0x30
 80013be:	2201      	movs	r2, #1
 80013c0:	709a      	strb	r2, [r3, #2]
    ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 3, 5000);
 80013c2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80013c6:	3a30      	subs	r2, #48	; 0x30
 80013c8:	f241 3388 	movw	r3, #5000	; 0x1388
 80013cc:	9300      	str	r3, [sp, #0]
 80013ce:	2303      	movs	r3, #3
 80013d0:	21aa      	movs	r1, #170	; 0xaa
 80013d2:	4847      	ldr	r0, [pc, #284]	; (80014f0 <main+0x390>)
 80013d4:	f001 f93a 	bl	800264c <HAL_I2C_Master_Transmit>
 80013d8:	4603      	mov	r3, r0
 80013da:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80013de:	f102 022b 	add.w	r2, r2, #43	; 0x2b
 80013e2:	7013      	strb	r3, [r2, #0]
    HAL_Delay(25);
 80013e4:	2019      	movs	r0, #25
 80013e6:	f000 fdef 	bl	8001fc8 <HAL_Delay>
    ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 1, 5000);
 80013ea:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80013ee:	3a30      	subs	r2, #48	; 0x30
 80013f0:	f241 3388 	movw	r3, #5000	; 0x1388
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	2301      	movs	r3, #1
 80013f8:	21ab      	movs	r1, #171	; 0xab
 80013fa:	483d      	ldr	r0, [pc, #244]	; (80014f0 <main+0x390>)
 80013fc:	f001 fa1a 	bl	8002834 <HAL_I2C_Master_Receive>
 8001400:	4603      	mov	r3, r0
 8001402:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001406:	f102 022b 	add.w	r2, r2, #43	; 0x2b
 800140a:	7013      	strb	r3, [r2, #0]
      if(buf[0] != 0x00 || ret != HAL_OK ){
 800140c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001410:	3b30      	subs	r3, #48	; 0x30
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d106      	bne.n	8001426 <main+0x2c6>
 8001418:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800141c:	f103 032b 	add.w	r3, r3, #43	; 0x2b
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d007      	beq.n	8001436 <main+0x2d6>
        printf("Error Enabling Algorithm code: %x\n\r", buf[0]);
 8001426:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800142a:	3b30      	subs	r3, #48	; 0x30
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	4619      	mov	r1, r3
 8001430:	4836      	ldr	r0, [pc, #216]	; (800150c <main+0x3ac>)
 8001432:	f005 f9c1 	bl	80067b8 <iprintf>
      }
     printf("enable AGC \n");
 8001436:	4836      	ldr	r0, [pc, #216]	; (8001510 <main+0x3b0>)
 8001438:	f005 fa32 	bl	80068a0 <puts>



  /*Enable the sensor*/
  buf[0] = 0x44;
 800143c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001440:	3b30      	subs	r3, #48	; 0x30
 8001442:	2244      	movs	r2, #68	; 0x44
 8001444:	701a      	strb	r2, [r3, #0]
  buf[1] = 0x03;
 8001446:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800144a:	3b30      	subs	r3, #48	; 0x30
 800144c:	2203      	movs	r2, #3
 800144e:	705a      	strb	r2, [r3, #1]
  buf[2] = 0x01;
 8001450:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001454:	3b30      	subs	r3, #48	; 0x30
 8001456:	2201      	movs	r2, #1
 8001458:	709a      	strb	r2, [r3, #2]
  ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 3, 5000);
 800145a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800145e:	3a30      	subs	r2, #48	; 0x30
 8001460:	f241 3388 	movw	r3, #5000	; 0x1388
 8001464:	9300      	str	r3, [sp, #0]
 8001466:	2303      	movs	r3, #3
 8001468:	21aa      	movs	r1, #170	; 0xaa
 800146a:	4821      	ldr	r0, [pc, #132]	; (80014f0 <main+0x390>)
 800146c:	f001 f8ee 	bl	800264c <HAL_I2C_Master_Transmit>
 8001470:	4603      	mov	r3, r0
 8001472:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001476:	f102 022b 	add.w	r2, r2, #43	; 0x2b
 800147a:	7013      	strb	r3, [r2, #0]
  HAL_Delay(45);
 800147c:	202d      	movs	r0, #45	; 0x2d
 800147e:	f000 fda3 	bl	8001fc8 <HAL_Delay>
  ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 1, 5000);
 8001482:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001486:	3a30      	subs	r2, #48	; 0x30
 8001488:	f241 3388 	movw	r3, #5000	; 0x1388
 800148c:	9300      	str	r3, [sp, #0]
 800148e:	2301      	movs	r3, #1
 8001490:	21ab      	movs	r1, #171	; 0xab
 8001492:	4817      	ldr	r0, [pc, #92]	; (80014f0 <main+0x390>)
 8001494:	f001 f9ce 	bl	8002834 <HAL_I2C_Master_Receive>
 8001498:	4603      	mov	r3, r0
 800149a:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 800149e:	f102 022b 	add.w	r2, r2, #43	; 0x2b
 80014a2:	7013      	strb	r3, [r2, #0]
    if(buf[0] != 0x00 || ret != HAL_OK ){
 80014a4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014a8:	3b30      	subs	r3, #48	; 0x30
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d106      	bne.n	80014be <main+0x35e>
 80014b0:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80014b4:	f103 032b 	add.w	r3, r3, #43	; 0x2b
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d007      	beq.n	80014ce <main+0x36e>
      printf("Error enabling sensor code: %x\n\r", buf[0]);
 80014be:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014c2:	3b30      	subs	r3, #48	; 0x30
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	4619      	mov	r1, r3
 80014c8:	4812      	ldr	r0, [pc, #72]	; (8001514 <main+0x3b4>)
 80014ca:	f005 f975 	bl	80067b8 <iprintf>
    }
    printf("sensor set\n");
 80014ce:	4812      	ldr	r0, [pc, #72]	; (8001518 <main+0x3b8>)
 80014d0:	f005 f9e6 	bl	80068a0 <puts>


  /*Enable the algorithm*/

    HAL_Delay(500);
 80014d4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014d8:	f000 fd76 	bl	8001fc8 <HAL_Delay>
  buf[0] = 0x52;
 80014dc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014e0:	3b30      	subs	r3, #48	; 0x30
 80014e2:	2252      	movs	r2, #82	; 0x52
 80014e4:	701a      	strb	r2, [r3, #0]
 80014e6:	e019      	b.n	800151c <main+0x3bc>
 80014e8:	0800a2bc 	.word	0x0800a2bc
 80014ec:	0800a2c0 	.word	0x0800a2c0
 80014f0:	20000204 	.word	0x20000204
 80014f4:	48000c00 	.word	0x48000c00
 80014f8:	0800a140 	.word	0x0800a140
 80014fc:	0800a168 	.word	0x0800a168
 8001500:	0800a188 	.word	0x0800a188
 8001504:	0800a1a4 	.word	0x0800a1a4
 8001508:	0800a1cc 	.word	0x0800a1cc
 800150c:	0800a1d8 	.word	0x0800a1d8
 8001510:	0800a1fc 	.word	0x0800a1fc
 8001514:	0800a208 	.word	0x0800a208
 8001518:	0800a22c 	.word	0x0800a22c
  buf[1] = 0x02;
 800151c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001520:	3b30      	subs	r3, #48	; 0x30
 8001522:	2202      	movs	r2, #2
 8001524:	705a      	strb	r2, [r3, #1]
  buf[2] = 0x01;
 8001526:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800152a:	3b30      	subs	r3, #48	; 0x30
 800152c:	2201      	movs	r2, #1
 800152e:	709a      	strb	r2, [r3, #2]
  ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 3, 5000);
 8001530:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001534:	3a30      	subs	r2, #48	; 0x30
 8001536:	f241 3388 	movw	r3, #5000	; 0x1388
 800153a:	9300      	str	r3, [sp, #0]
 800153c:	2303      	movs	r3, #3
 800153e:	21aa      	movs	r1, #170	; 0xaa
 8001540:	4894      	ldr	r0, [pc, #592]	; (8001794 <main+0x634>)
 8001542:	f001 f883 	bl	800264c <HAL_I2C_Master_Transmit>
 8001546:	4603      	mov	r3, r0
 8001548:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 800154c:	f102 022b 	add.w	r2, r2, #43	; 0x2b
 8001550:	7013      	strb	r3, [r2, #0]
  HAL_Delay(45);
 8001552:	202d      	movs	r0, #45	; 0x2d
 8001554:	f000 fd38 	bl	8001fc8 <HAL_Delay>
  ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 1, 5000);
 8001558:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800155c:	3a30      	subs	r2, #48	; 0x30
 800155e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001562:	9300      	str	r3, [sp, #0]
 8001564:	2301      	movs	r3, #1
 8001566:	21ab      	movs	r1, #171	; 0xab
 8001568:	488a      	ldr	r0, [pc, #552]	; (8001794 <main+0x634>)
 800156a:	f001 f963 	bl	8002834 <HAL_I2C_Master_Receive>
 800156e:	4603      	mov	r3, r0
 8001570:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001574:	f102 022b 	add.w	r2, r2, #43	; 0x2b
 8001578:	7013      	strb	r3, [r2, #0]

    if(buf[0] != 0x00 || ret != HAL_OK ){
 800157a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800157e:	3b30      	subs	r3, #48	; 0x30
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d106      	bne.n	8001594 <main+0x434>
 8001586:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800158a:	f103 032b 	add.w	r3, r3, #43	; 0x2b
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d007      	beq.n	80015a4 <main+0x444>
      printf("Error Enabling Algorithm code: %x\n\r", buf[0]);
 8001594:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001598:	3b30      	subs	r3, #48	; 0x30
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	4619      	mov	r1, r3
 800159e:	487e      	ldr	r0, [pc, #504]	; (8001798 <main+0x638>)
 80015a0:	f005 f90a 	bl	80067b8 <iprintf>
    }
    printf("enable algorithm \n");
 80015a4:	487d      	ldr	r0, [pc, #500]	; (800179c <main+0x63c>)
 80015a6:	f005 f97b 	bl	80068a0 <puts>


  float heart_rate = 0;
 80015aa:	f04f 0300 	mov.w	r3, #0
 80015ae:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80015b2:	f102 0224 	add.w	r2, r2, #36	; 0x24
 80015b6:	6013      	str	r3, [r2, #0]
  float SpO2 = 0;
 80015b8:	f04f 0300 	mov.w	r3, #0
 80015bc:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80015c0:	f102 0220 	add.w	r2, r2, #32
 80015c4:	6013      	str	r3, [r2, #0]

  HAL_Delay(1000);
 80015c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015ca:	f000 fcfd 	bl	8001fc8 <HAL_Delay>

	  //family: 0x12
	  //index: 0x01
	  //MAXFAST_ARRAY_SIZE: 10

	  buf[0] = 0x12;
 80015ce:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80015d2:	3b30      	subs	r3, #48	; 0x30
 80015d4:	2212      	movs	r2, #18
 80015d6:	701a      	strb	r2, [r3, #0]
	  buf[1] = 0x01;
 80015d8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80015dc:	3b30      	subs	r3, #48	; 0x30
 80015de:	2201      	movs	r2, #1
 80015e0:	705a      	strb	r2, [r3, #1]

	  ret = HAL_I2C_Master_Transmit(&hi2c1, Write_HM, &buf[0], 2, 5000);
 80015e2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80015e6:	3a30      	subs	r2, #48	; 0x30
 80015e8:	f241 3388 	movw	r3, #5000	; 0x1388
 80015ec:	9300      	str	r3, [sp, #0]
 80015ee:	2302      	movs	r3, #2
 80015f0:	21aa      	movs	r1, #170	; 0xaa
 80015f2:	4868      	ldr	r0, [pc, #416]	; (8001794 <main+0x634>)
 80015f4:	f001 f82a 	bl	800264c <HAL_I2C_Master_Transmit>
 80015f8:	4603      	mov	r3, r0
 80015fa:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80015fe:	f102 022b 	add.w	r2, r2, #43	; 0x2b
 8001602:	7013      	strb	r3, [r2, #0]
	  HAL_Delay(6);
 8001604:	2006      	movs	r0, #6
 8001606:	f000 fcdf 	bl	8001fc8 <HAL_Delay>
	  ret = HAL_I2C_Master_Receive(&hi2c1, Read_HM, &buf[0], 10, 5000);
 800160a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800160e:	3a30      	subs	r2, #48	; 0x30
 8001610:	f241 3388 	movw	r3, #5000	; 0x1388
 8001614:	9300      	str	r3, [sp, #0]
 8001616:	230a      	movs	r3, #10
 8001618:	21ab      	movs	r1, #171	; 0xab
 800161a:	485e      	ldr	r0, [pc, #376]	; (8001794 <main+0x634>)
 800161c:	f001 f90a 	bl	8002834 <HAL_I2C_Master_Receive>
 8001620:	4603      	mov	r3, r0
 8001622:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001626:	f102 022b 	add.w	r2, r2, #43	; 0x2b
 800162a:	7013      	strb	r3, [r2, #0]
	  printf("code: %d ", buf[0]);
 800162c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001630:	3b30      	subs	r3, #48	; 0x30
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	4619      	mov	r1, r3
 8001636:	485a      	ldr	r0, [pc, #360]	; (80017a0 <main+0x640>)
 8001638:	f005 f8be 	bl	80067b8 <iprintf>
	  int heartRate = ((buf[1]) << 8);
 800163c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001640:	3b30      	subs	r3, #48	; 0x30
 8001642:	785b      	ldrb	r3, [r3, #1]
 8001644:	021b      	lsls	r3, r3, #8
 8001646:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 800164a:	f102 021c 	add.w	r2, r2, #28
 800164e:	6013      	str	r3, [r2, #0]
	  printf("%d %d %d\n", buf[1], buf[2], buf[3]);
 8001650:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001654:	3b30      	subs	r3, #48	; 0x30
 8001656:	785b      	ldrb	r3, [r3, #1]
 8001658:	4619      	mov	r1, r3
 800165a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800165e:	3b30      	subs	r3, #48	; 0x30
 8001660:	789b      	ldrb	r3, [r3, #2]
 8001662:	461a      	mov	r2, r3
 8001664:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001668:	3b30      	subs	r3, #48	; 0x30
 800166a:	78db      	ldrb	r3, [r3, #3]
 800166c:	484d      	ldr	r0, [pc, #308]	; (80017a4 <main+0x644>)
 800166e:	f005 f8a3 	bl	80067b8 <iprintf>
	  heartRate |= (buf[2]);
 8001672:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001676:	3b30      	subs	r3, #48	; 0x30
 8001678:	789b      	ldrb	r3, [r3, #2]
 800167a:	461a      	mov	r2, r3
 800167c:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001680:	f103 031c 	add.w	r3, r3, #28
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4313      	orrs	r3, r2
 8001688:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 800168c:	f102 021c 	add.w	r2, r2, #28
 8001690:	6013      	str	r3, [r2, #0]
	  heartRate = heartRate/10;
 8001692:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001696:	f103 031c 	add.w	r3, r3, #28
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a42      	ldr	r2, [pc, #264]	; (80017a8 <main+0x648>)
 800169e:	fb82 1203 	smull	r1, r2, r2, r3
 80016a2:	1092      	asrs	r2, r2, #2
 80016a4:	17db      	asrs	r3, r3, #31
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80016ac:	f102 021c 	add.w	r2, r2, #28
 80016b0:	6013      	str	r3, [r2, #0]

	      // Confidence formatting
	  int confidence = buf[3];
 80016b2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80016b6:	3b30      	subs	r3, #48	; 0x30
 80016b8:	78db      	ldrb	r3, [r3, #3]
 80016ba:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80016be:	f102 0218 	add.w	r2, r2, #24
 80016c2:	6013      	str	r3, [r2, #0]

	      //Blood oxygen level formatting
	   float oxygen = (buf[4]) << 8;
 80016c4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80016c8:	3b30      	subs	r3, #48	; 0x30
 80016ca:	791b      	ldrb	r3, [r3, #4]
 80016cc:	021b      	lsls	r3, r3, #8
 80016ce:	ee07 3a90 	vmov	s15, r3
 80016d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016d6:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80016da:	f103 0314 	add.w	r3, r3, #20
 80016de:	edc3 7a00 	vstr	s15, [r3]
	   oxygen += buf[5];
 80016e2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80016e6:	3b30      	subs	r3, #48	; 0x30
 80016e8:	795b      	ldrb	r3, [r3, #5]
 80016ea:	ee07 3a90 	vmov	s15, r3
 80016ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016f2:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80016f6:	f103 0314 	add.w	r3, r3, #20
 80016fa:	ed93 7a00 	vldr	s14, [r3]
 80016fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001702:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001706:	f103 0314 	add.w	r3, r3, #20
 800170a:	edc3 7a00 	vstr	s15, [r3]
	   oxygen = oxygen/10.0;
 800170e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001712:	f103 0314 	add.w	r3, r3, #20
 8001716:	ed93 7a00 	vldr	s14, [r3]
 800171a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800171e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001722:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001726:	f103 0314 	add.w	r3, r3, #20
 800172a:	edc3 7a00 	vstr	s15, [r3]

	      //"Machine State" - has a finger been detected?
	   int status = buf[6];
 800172e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001732:	3b30      	subs	r3, #48	; 0x30
 8001734:	799b      	ldrb	r3, [r3, #6]
 8001736:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 800173a:	f102 0210 	add.w	r2, r2, #16
 800173e:	6013      	str	r3, [r2, #0]

	   printf("heart rate: %d ", heartRate);
 8001740:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001744:	f103 031c 	add.w	r3, r3, #28
 8001748:	6819      	ldr	r1, [r3, #0]
 800174a:	4818      	ldr	r0, [pc, #96]	; (80017ac <main+0x64c>)
 800174c:	f005 f834 	bl	80067b8 <iprintf>
	   printf("confidence: %d ", confidence);
 8001750:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001754:	f103 0318 	add.w	r3, r3, #24
 8001758:	6819      	ldr	r1, [r3, #0]
 800175a:	4815      	ldr	r0, [pc, #84]	; (80017b0 <main+0x650>)
 800175c:	f005 f82c 	bl	80067b8 <iprintf>
	   printf("oxygen: %f ", oxygen);
 8001760:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001764:	f103 0314 	add.w	r3, r3, #20
 8001768:	6818      	ldr	r0, [r3, #0]
 800176a:	f7fe ff05 	bl	8000578 <__aeabi_f2d>
 800176e:	4603      	mov	r3, r0
 8001770:	460c      	mov	r4, r1
 8001772:	461a      	mov	r2, r3
 8001774:	4623      	mov	r3, r4
 8001776:	480f      	ldr	r0, [pc, #60]	; (80017b4 <main+0x654>)
 8001778:	f005 f81e 	bl	80067b8 <iprintf>
	   printf("status: %d\n\n", status);
 800177c:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001780:	f103 0310 	add.w	r3, r3, #16
 8001784:	6819      	ldr	r1, [r3, #0]
 8001786:	480c      	ldr	r0, [pc, #48]	; (80017b8 <main+0x658>)
 8001788:	f005 f816 	bl	80067b8 <iprintf>
	   HAL_Delay(250);
 800178c:	20fa      	movs	r0, #250	; 0xfa
 800178e:	f000 fc1b 	bl	8001fc8 <HAL_Delay>
  while(1){
 8001792:	e71c      	b.n	80015ce <main+0x46e>
 8001794:	20000204 	.word	0x20000204
 8001798:	0800a1d8 	.word	0x0800a1d8
 800179c:	0800a238 	.word	0x0800a238
 80017a0:	0800a24c 	.word	0x0800a24c
 80017a4:	0800a258 	.word	0x0800a258
 80017a8:	66666667 	.word	0x66666667
 80017ac:	0800a264 	.word	0x0800a264
 80017b0:	0800a274 	.word	0x0800a274
 80017b4:	0800a284 	.word	0x0800a284
 80017b8:	0800a290 	.word	0x0800a290

080017bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b0bc      	sub	sp, #240	; 0xf0
 80017c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017c2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80017c6:	2244      	movs	r2, #68	; 0x44
 80017c8:	2100      	movs	r1, #0
 80017ca:	4618      	mov	r0, r3
 80017cc:	f003 ffc6 	bl	800575c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017d0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
 80017de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017e0:	1d3b      	adds	r3, r7, #4
 80017e2:	2294      	movs	r2, #148	; 0x94
 80017e4:	2100      	movs	r1, #0
 80017e6:	4618      	mov	r0, r3
 80017e8:	f003 ffb8 	bl	800575c <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80017ec:	f44f 7000 	mov.w	r0, #512	; 0x200
 80017f0:	f001 fbae 	bl	8002f50 <HAL_PWREx_ControlVoltageScaling>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <SystemClock_Config+0x42>
  {
    Error_Handler();
 80017fa:	f000 f96f 	bl	8001adc <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80017fe:	2310      	movs	r3, #16
 8001800:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001804:	2301      	movs	r3, #1
 8001806:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800180a:	2300      	movs	r3, #0
 800180c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001810:	2360      	movs	r3, #96	; 0x60
 8001812:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001816:	2300      	movs	r3, #0
 8001818:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800181c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001820:	4618      	mov	r0, r3
 8001822:	f001 fc49 	bl	80030b8 <HAL_RCC_OscConfig>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800182c:	f000 f956 	bl	8001adc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001830:	230f      	movs	r3, #15
 8001832:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001836:	2300      	movs	r3, #0
 8001838:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800183c:	2300      	movs	r3, #0
 800183e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001842:	2300      	movs	r3, #0
 8001844:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001848:	2300      	movs	r3, #0
 800184a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800184e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001852:	2100      	movs	r1, #0
 8001854:	4618      	mov	r0, r3
 8001856:	f002 f855 	bl	8003904 <HAL_RCC_ClockConfig>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8001860:	f000 f93c 	bl	8001adc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1;
 8001864:	2360      	movs	r3, #96	; 0x60
 8001866:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001868:	2300      	movs	r3, #0
 800186a:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800186c:	2300      	movs	r3, #0
 800186e:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001870:	1d3b      	adds	r3, r7, #4
 8001872:	4618      	mov	r0, r3
 8001874:	f002 faf6 	bl	8003e64 <HAL_RCCEx_PeriphCLKConfig>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800187e:	f000 f92d 	bl	8001adc <Error_Handler>
  }
}
 8001882:	bf00      	nop
 8001884:	37f0      	adds	r7, #240	; 0xf0
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
	...

0800188c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001890:	4b1b      	ldr	r3, [pc, #108]	; (8001900 <MX_I2C1_Init+0x74>)
 8001892:	4a1c      	ldr	r2, [pc, #112]	; (8001904 <MX_I2C1_Init+0x78>)
 8001894:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8001896:	4b1a      	ldr	r3, [pc, #104]	; (8001900 <MX_I2C1_Init+0x74>)
 8001898:	f640 6214 	movw	r2, #3604	; 0xe14
 800189c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800189e:	4b18      	ldr	r3, [pc, #96]	; (8001900 <MX_I2C1_Init+0x74>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018a4:	4b16      	ldr	r3, [pc, #88]	; (8001900 <MX_I2C1_Init+0x74>)
 80018a6:	2201      	movs	r2, #1
 80018a8:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018aa:	4b15      	ldr	r3, [pc, #84]	; (8001900 <MX_I2C1_Init+0x74>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80018b0:	4b13      	ldr	r3, [pc, #76]	; (8001900 <MX_I2C1_Init+0x74>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80018b6:	4b12      	ldr	r3, [pc, #72]	; (8001900 <MX_I2C1_Init+0x74>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018bc:	4b10      	ldr	r3, [pc, #64]	; (8001900 <MX_I2C1_Init+0x74>)
 80018be:	2200      	movs	r2, #0
 80018c0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018c2:	4b0f      	ldr	r3, [pc, #60]	; (8001900 <MX_I2C1_Init+0x74>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018c8:	480d      	ldr	r0, [pc, #52]	; (8001900 <MX_I2C1_Init+0x74>)
 80018ca:	f000 fe2f 	bl	800252c <HAL_I2C_Init>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80018d4:	f000 f902 	bl	8001adc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80018d8:	2100      	movs	r1, #0
 80018da:	4809      	ldr	r0, [pc, #36]	; (8001900 <MX_I2C1_Init+0x74>)
 80018dc:	f001 fa80 	bl	8002de0 <HAL_I2CEx_ConfigAnalogFilter>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80018e6:	f000 f8f9 	bl	8001adc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80018ea:	2100      	movs	r1, #0
 80018ec:	4804      	ldr	r0, [pc, #16]	; (8001900 <MX_I2C1_Init+0x74>)
 80018ee:	f001 fac2 	bl	8002e76 <HAL_I2CEx_ConfigDigitalFilter>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80018f8:	f000 f8f0 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018fc:	bf00      	nop
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	20000204 	.word	0x20000204
 8001904:	40005400 	.word	0x40005400

08001908 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800190c:	4b22      	ldr	r3, [pc, #136]	; (8001998 <MX_LPUART1_UART_Init+0x90>)
 800190e:	4a23      	ldr	r2, [pc, #140]	; (800199c <MX_LPUART1_UART_Init+0x94>)
 8001910:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001912:	4b21      	ldr	r3, [pc, #132]	; (8001998 <MX_LPUART1_UART_Init+0x90>)
 8001914:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001918:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800191a:	4b1f      	ldr	r3, [pc, #124]	; (8001998 <MX_LPUART1_UART_Init+0x90>)
 800191c:	2200      	movs	r2, #0
 800191e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001920:	4b1d      	ldr	r3, [pc, #116]	; (8001998 <MX_LPUART1_UART_Init+0x90>)
 8001922:	2200      	movs	r2, #0
 8001924:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001926:	4b1c      	ldr	r3, [pc, #112]	; (8001998 <MX_LPUART1_UART_Init+0x90>)
 8001928:	2200      	movs	r2, #0
 800192a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800192c:	4b1a      	ldr	r3, [pc, #104]	; (8001998 <MX_LPUART1_UART_Init+0x90>)
 800192e:	220c      	movs	r2, #12
 8001930:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001932:	4b19      	ldr	r3, [pc, #100]	; (8001998 <MX_LPUART1_UART_Init+0x90>)
 8001934:	2200      	movs	r2, #0
 8001936:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001938:	4b17      	ldr	r3, [pc, #92]	; (8001998 <MX_LPUART1_UART_Init+0x90>)
 800193a:	2200      	movs	r2, #0
 800193c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800193e:	4b16      	ldr	r3, [pc, #88]	; (8001998 <MX_LPUART1_UART_Init+0x90>)
 8001940:	2200      	movs	r2, #0
 8001942:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001944:	4b14      	ldr	r3, [pc, #80]	; (8001998 <MX_LPUART1_UART_Init+0x90>)
 8001946:	2200      	movs	r2, #0
 8001948:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800194a:	4b13      	ldr	r3, [pc, #76]	; (8001998 <MX_LPUART1_UART_Init+0x90>)
 800194c:	2200      	movs	r2, #0
 800194e:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001950:	4811      	ldr	r0, [pc, #68]	; (8001998 <MX_LPUART1_UART_Init+0x90>)
 8001952:	f002 ff8f 	bl	8004874 <HAL_UART_Init>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 800195c:	f000 f8be 	bl	8001adc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001960:	2100      	movs	r1, #0
 8001962:	480d      	ldr	r0, [pc, #52]	; (8001998 <MX_LPUART1_UART_Init+0x90>)
 8001964:	f003 fdb3 	bl	80054ce <HAL_UARTEx_SetTxFifoThreshold>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800196e:	f000 f8b5 	bl	8001adc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001972:	2100      	movs	r1, #0
 8001974:	4808      	ldr	r0, [pc, #32]	; (8001998 <MX_LPUART1_UART_Init+0x90>)
 8001976:	f003 fde8 	bl	800554a <HAL_UARTEx_SetRxFifoThreshold>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001980:	f000 f8ac 	bl	8001adc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001984:	4804      	ldr	r0, [pc, #16]	; (8001998 <MX_LPUART1_UART_Init+0x90>)
 8001986:	f003 fd69 	bl	800545c <HAL_UARTEx_DisableFifoMode>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001990:	f000 f8a4 	bl	8001adc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001994:	bf00      	nop
 8001996:	bd80      	pop	{r7, pc}
 8001998:	20000250 	.word	0x20000250
 800199c:	40008000 	.word	0x40008000

080019a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b08a      	sub	sp, #40	; 0x28
 80019a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a6:	f107 0314 	add.w	r3, r7, #20
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]
 80019b0:	609a      	str	r2, [r3, #8]
 80019b2:	60da      	str	r2, [r3, #12]
 80019b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019b6:	4b34      	ldr	r3, [pc, #208]	; (8001a88 <MX_GPIO_Init+0xe8>)
 80019b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ba:	4a33      	ldr	r2, [pc, #204]	; (8001a88 <MX_GPIO_Init+0xe8>)
 80019bc:	f043 0304 	orr.w	r3, r3, #4
 80019c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019c2:	4b31      	ldr	r3, [pc, #196]	; (8001a88 <MX_GPIO_Init+0xe8>)
 80019c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019c6:	f003 0304 	and.w	r3, r3, #4
 80019ca:	613b      	str	r3, [r7, #16]
 80019cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80019ce:	4b2e      	ldr	r3, [pc, #184]	; (8001a88 <MX_GPIO_Init+0xe8>)
 80019d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019d2:	4a2d      	ldr	r2, [pc, #180]	; (8001a88 <MX_GPIO_Init+0xe8>)
 80019d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019da:	4b2b      	ldr	r3, [pc, #172]	; (8001a88 <MX_GPIO_Init+0xe8>)
 80019dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019e2:	60fb      	str	r3, [r7, #12]
 80019e4:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 80019e6:	f001 fb57 	bl	8003098 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019ea:	4b27      	ldr	r3, [pc, #156]	; (8001a88 <MX_GPIO_Init+0xe8>)
 80019ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ee:	4a26      	ldr	r2, [pc, #152]	; (8001a88 <MX_GPIO_Init+0xe8>)
 80019f0:	f043 0308 	orr.w	r3, r3, #8
 80019f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019f6:	4b24      	ldr	r3, [pc, #144]	; (8001a88 <MX_GPIO_Init+0xe8>)
 80019f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019fa:	f003 0308 	and.w	r3, r3, #8
 80019fe:	60bb      	str	r3, [r7, #8]
 8001a00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a02:	4b21      	ldr	r3, [pc, #132]	; (8001a88 <MX_GPIO_Init+0xe8>)
 8001a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a06:	4a20      	ldr	r2, [pc, #128]	; (8001a88 <MX_GPIO_Init+0xe8>)
 8001a08:	f043 0302 	orr.w	r3, r3, #2
 8001a0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a0e:	4b1e      	ldr	r3, [pc, #120]	; (8001a88 <MX_GPIO_Init+0xe8>)
 8001a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a12:	f003 0302 	and.w	r3, r3, #2
 8001a16:	607b      	str	r3, [r7, #4]
 8001a18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	2103      	movs	r1, #3
 8001a1e:	481b      	ldr	r0, [pc, #108]	; (8001a8c <MX_GPIO_Init+0xec>)
 8001a20:	f000 fd6c 	bl	80024fc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a24:	2303      	movs	r3, #3
 8001a26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a28:	2312      	movs	r3, #18
 8001a2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a30:	2303      	movs	r3, #3
 8001a32:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001a34:	2304      	movs	r3, #4
 8001a36:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a38:	f107 0314 	add.w	r3, r7, #20
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4814      	ldr	r0, [pc, #80]	; (8001a90 <MX_GPIO_Init+0xf0>)
 8001a40:	f000 fbca 	bl	80021d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a44:	2303      	movs	r3, #3
 8001a46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a50:	2300      	movs	r3, #0
 8001a52:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a54:	f107 0314 	add.w	r3, r7, #20
 8001a58:	4619      	mov	r1, r3
 8001a5a:	480c      	ldr	r0, [pc, #48]	; (8001a8c <MX_GPIO_Init+0xec>)
 8001a5c:	f000 fbbc 	bl	80021d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001a60:	2360      	movs	r3, #96	; 0x60
 8001a62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a64:	2302      	movs	r3, #2
 8001a66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a70:	2307      	movs	r3, #7
 8001a72:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a74:	f107 0314 	add.w	r3, r7, #20
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4804      	ldr	r0, [pc, #16]	; (8001a8c <MX_GPIO_Init+0xec>)
 8001a7c:	f000 fbac 	bl	80021d8 <HAL_GPIO_Init>

}
 8001a80:	bf00      	nop
 8001a82:	3728      	adds	r7, #40	; 0x28
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40021000 	.word	0x40021000
 8001a8c:	48000c00 	.word	0x48000c00
 8001a90:	48000800 	.word	0x48000800

08001a94 <__io_putchar>:
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
  #define GETCHAR_PROTOTYPE int fgetc( FILE *f )
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001a9c:	1d39      	adds	r1, r7, #4
 8001a9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	4803      	ldr	r0, [pc, #12]	; (8001ab4 <__io_putchar+0x20>)
 8001aa6:	f002 ff35 	bl	8004914 <HAL_UART_Transmit>
  return ch;
 8001aaa:	687b      	ldr	r3, [r7, #4]
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	3708      	adds	r7, #8
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	20000250 	.word	0x20000250

08001ab8 <__io_getchar>:

GETCHAR_PROTOTYPE
    {
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
    int ch;
    HAL_UART_Receive(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF );
 8001abe:	1d39      	adds	r1, r7, #4
 8001ac0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	4804      	ldr	r0, [pc, #16]	; (8001ad8 <__io_getchar+0x20>)
 8001ac8:	f002 ffbb 	bl	8004a42 <HAL_UART_Receive>
    return ch;
 8001acc:	687b      	ldr	r3, [r7, #4]
    } //end GETCHAR_PROTOTYPE
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	20000250 	.word	0x20000250

08001adc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ae0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ae2:	e7fe      	b.n	8001ae2 <Error_Handler+0x6>

08001ae4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aea:	4b0f      	ldr	r3, [pc, #60]	; (8001b28 <HAL_MspInit+0x44>)
 8001aec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001aee:	4a0e      	ldr	r2, [pc, #56]	; (8001b28 <HAL_MspInit+0x44>)
 8001af0:	f043 0301 	orr.w	r3, r3, #1
 8001af4:	6613      	str	r3, [r2, #96]	; 0x60
 8001af6:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <HAL_MspInit+0x44>)
 8001af8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	607b      	str	r3, [r7, #4]
 8001b00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b02:	4b09      	ldr	r3, [pc, #36]	; (8001b28 <HAL_MspInit+0x44>)
 8001b04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b06:	4a08      	ldr	r2, [pc, #32]	; (8001b28 <HAL_MspInit+0x44>)
 8001b08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b0c:	6593      	str	r3, [r2, #88]	; 0x58
 8001b0e:	4b06      	ldr	r3, [pc, #24]	; (8001b28 <HAL_MspInit+0x44>)
 8001b10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b16:	603b      	str	r3, [r7, #0]
 8001b18:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	370c      	adds	r7, #12
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	40021000 	.word	0x40021000

08001b2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b08a      	sub	sp, #40	; 0x28
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b34:	f107 0314 	add.w	r3, r7, #20
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	605a      	str	r2, [r3, #4]
 8001b3e:	609a      	str	r2, [r3, #8]
 8001b40:	60da      	str	r2, [r3, #12]
 8001b42:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a17      	ldr	r2, [pc, #92]	; (8001ba8 <HAL_I2C_MspInit+0x7c>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d128      	bne.n	8001ba0 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b4e:	4b17      	ldr	r3, [pc, #92]	; (8001bac <HAL_I2C_MspInit+0x80>)
 8001b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b52:	4a16      	ldr	r2, [pc, #88]	; (8001bac <HAL_I2C_MspInit+0x80>)
 8001b54:	f043 0302 	orr.w	r3, r3, #2
 8001b58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b5a:	4b14      	ldr	r3, [pc, #80]	; (8001bac <HAL_I2C_MspInit+0x80>)
 8001b5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	613b      	str	r3, [r7, #16]
 8001b64:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b66:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001b6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b6c:	2312      	movs	r3, #18
 8001b6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b70:	2301      	movs	r3, #1
 8001b72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b74:	2303      	movs	r3, #3
 8001b76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b78:	2304      	movs	r3, #4
 8001b7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b7c:	f107 0314 	add.w	r3, r7, #20
 8001b80:	4619      	mov	r1, r3
 8001b82:	480b      	ldr	r0, [pc, #44]	; (8001bb0 <HAL_I2C_MspInit+0x84>)
 8001b84:	f000 fb28 	bl	80021d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b88:	4b08      	ldr	r3, [pc, #32]	; (8001bac <HAL_I2C_MspInit+0x80>)
 8001b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b8c:	4a07      	ldr	r2, [pc, #28]	; (8001bac <HAL_I2C_MspInit+0x80>)
 8001b8e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b92:	6593      	str	r3, [r2, #88]	; 0x58
 8001b94:	4b05      	ldr	r3, [pc, #20]	; (8001bac <HAL_I2C_MspInit+0x80>)
 8001b96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b9c:	60fb      	str	r3, [r7, #12]
 8001b9e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001ba0:	bf00      	nop
 8001ba2:	3728      	adds	r7, #40	; 0x28
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	40005400 	.word	0x40005400
 8001bac:	40021000 	.word	0x40021000
 8001bb0:	48000400 	.word	0x48000400

08001bb4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b08a      	sub	sp, #40	; 0x28
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bbc:	f107 0314 	add.w	r3, r7, #20
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	601a      	str	r2, [r3, #0]
 8001bc4:	605a      	str	r2, [r3, #4]
 8001bc6:	609a      	str	r2, [r3, #8]
 8001bc8:	60da      	str	r2, [r3, #12]
 8001bca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==LPUART1)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a18      	ldr	r2, [pc, #96]	; (8001c34 <HAL_UART_MspInit+0x80>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d12a      	bne.n	8001c2c <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001bd6:	4b18      	ldr	r3, [pc, #96]	; (8001c38 <HAL_UART_MspInit+0x84>)
 8001bd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bda:	4a17      	ldr	r2, [pc, #92]	; (8001c38 <HAL_UART_MspInit+0x84>)
 8001bdc:	f043 0301 	orr.w	r3, r3, #1
 8001be0:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001be2:	4b15      	ldr	r3, [pc, #84]	; (8001c38 <HAL_UART_MspInit+0x84>)
 8001be4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001be6:	f003 0301 	and.w	r3, r3, #1
 8001bea:	613b      	str	r3, [r7, #16]
 8001bec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001bee:	4b12      	ldr	r3, [pc, #72]	; (8001c38 <HAL_UART_MspInit+0x84>)
 8001bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bf2:	4a11      	ldr	r2, [pc, #68]	; (8001c38 <HAL_UART_MspInit+0x84>)
 8001bf4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bf8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bfa:	4b0f      	ldr	r3, [pc, #60]	; (8001c38 <HAL_UART_MspInit+0x84>)
 8001bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_EnableVddIO2();
 8001c06:	f001 fa47 	bl	8003098 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001c0a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001c0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c10:	2302      	movs	r3, #2
 8001c12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c14:	2300      	movs	r3, #0
 8001c16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001c1c:	2308      	movs	r3, #8
 8001c1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c20:	f107 0314 	add.w	r3, r7, #20
 8001c24:	4619      	mov	r1, r3
 8001c26:	4805      	ldr	r0, [pc, #20]	; (8001c3c <HAL_UART_MspInit+0x88>)
 8001c28:	f000 fad6 	bl	80021d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001c2c:	bf00      	nop
 8001c2e:	3728      	adds	r7, #40	; 0x28
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	40008000 	.word	0x40008000
 8001c38:	40021000 	.word	0x40021000
 8001c3c:	48001800 	.word	0x48001800

08001c40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c44:	e7fe      	b.n	8001c44 <NMI_Handler+0x4>

08001c46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c46:	b480      	push	{r7}
 8001c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c4a:	e7fe      	b.n	8001c4a <HardFault_Handler+0x4>

08001c4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c50:	e7fe      	b.n	8001c50 <MemManage_Handler+0x4>

08001c52 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c52:	b480      	push	{r7}
 8001c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c56:	e7fe      	b.n	8001c56 <BusFault_Handler+0x4>

08001c58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c5c:	e7fe      	b.n	8001c5c <UsageFault_Handler+0x4>

08001c5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c62:	bf00      	nop
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c70:	bf00      	nop
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr

08001c7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c7e:	bf00      	nop
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr

08001c88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c8c:	f000 f97c 	bl	8001f88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c90:	bf00      	nop
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <_getpid>:
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	2301      	movs	r3, #1
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <_kill>:
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	6039      	str	r1, [r7, #0]
 8001cae:	f003 fd11 	bl	80056d4 <__errno>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2216      	movs	r2, #22
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	f04f 33ff 	mov.w	r3, #4294967295
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3708      	adds	r7, #8
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <_exit>:
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	f04f 31ff 	mov.w	r1, #4294967295
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	f7ff ffe7 	bl	8001ca4 <_kill>
 8001cd6:	e7fe      	b.n	8001cd6 <_exit+0x12>

08001cd8 <_read>:
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	60b9      	str	r1, [r7, #8]
 8001ce2:	607a      	str	r2, [r7, #4]
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	617b      	str	r3, [r7, #20]
 8001ce8:	e00a      	b.n	8001d00 <_read+0x28>
 8001cea:	f7ff fee5 	bl	8001ab8 <__io_getchar>
 8001cee:	4601      	mov	r1, r0
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	1c5a      	adds	r2, r3, #1
 8001cf4:	60ba      	str	r2, [r7, #8]
 8001cf6:	b2ca      	uxtb	r2, r1
 8001cf8:	701a      	strb	r2, [r3, #0]
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	617b      	str	r3, [r7, #20]
 8001d00:	697a      	ldr	r2, [r7, #20]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	dbf0      	blt.n	8001cea <_read+0x12>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3718      	adds	r7, #24
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <_write>:
 8001d12:	b580      	push	{r7, lr}
 8001d14:	b086      	sub	sp, #24
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	60f8      	str	r0, [r7, #12]
 8001d1a:	60b9      	str	r1, [r7, #8]
 8001d1c:	607a      	str	r2, [r7, #4]
 8001d1e:	2300      	movs	r3, #0
 8001d20:	617b      	str	r3, [r7, #20]
 8001d22:	e009      	b.n	8001d38 <_write+0x26>
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	1c5a      	adds	r2, r3, #1
 8001d28:	60ba      	str	r2, [r7, #8]
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff feb1 	bl	8001a94 <__io_putchar>
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	3301      	adds	r3, #1
 8001d36:	617b      	str	r3, [r7, #20]
 8001d38:	697a      	ldr	r2, [r7, #20]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	dbf1      	blt.n	8001d24 <_write+0x12>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	4618      	mov	r0, r3
 8001d44:	3718      	adds	r7, #24
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <_close>:
 8001d4a:	b480      	push	{r7}
 8001d4c:	b083      	sub	sp, #12
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	6078      	str	r0, [r7, #4]
 8001d52:	f04f 33ff 	mov.w	r3, #4294967295
 8001d56:	4618      	mov	r0, r3
 8001d58:	370c      	adds	r7, #12
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr

08001d62 <_fstat>:
 8001d62:	b480      	push	{r7}
 8001d64:	b083      	sub	sp, #12
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]
 8001d6a:	6039      	str	r1, [r7, #0]
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d72:	605a      	str	r2, [r3, #4]
 8001d74:	2300      	movs	r3, #0
 8001d76:	4618      	mov	r0, r3
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr

08001d82 <_isatty>:
 8001d82:	b480      	push	{r7}
 8001d84:	b083      	sub	sp, #12
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <_lseek>:
 8001d98:	b480      	push	{r7}
 8001d9a:	b085      	sub	sp, #20
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	60f8      	str	r0, [r7, #12]
 8001da0:	60b9      	str	r1, [r7, #8]
 8001da2:	607a      	str	r2, [r7, #4]
 8001da4:	2300      	movs	r3, #0
 8001da6:	4618      	mov	r0, r3
 8001da8:	3714      	adds	r7, #20
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
	...

08001db4 <_sbrk>:
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b086      	sub	sp, #24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	4a14      	ldr	r2, [pc, #80]	; (8001e10 <_sbrk+0x5c>)
 8001dbe:	4b15      	ldr	r3, [pc, #84]	; (8001e14 <_sbrk+0x60>)
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	617b      	str	r3, [r7, #20]
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	613b      	str	r3, [r7, #16]
 8001dc8:	4b13      	ldr	r3, [pc, #76]	; (8001e18 <_sbrk+0x64>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d102      	bne.n	8001dd6 <_sbrk+0x22>
 8001dd0:	4b11      	ldr	r3, [pc, #68]	; (8001e18 <_sbrk+0x64>)
 8001dd2:	4a12      	ldr	r2, [pc, #72]	; (8001e1c <_sbrk+0x68>)
 8001dd4:	601a      	str	r2, [r3, #0]
 8001dd6:	4b10      	ldr	r3, [pc, #64]	; (8001e18 <_sbrk+0x64>)
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4413      	add	r3, r2
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d207      	bcs.n	8001df4 <_sbrk+0x40>
 8001de4:	f003 fc76 	bl	80056d4 <__errno>
 8001de8:	4603      	mov	r3, r0
 8001dea:	220c      	movs	r2, #12
 8001dec:	601a      	str	r2, [r3, #0]
 8001dee:	f04f 33ff 	mov.w	r3, #4294967295
 8001df2:	e009      	b.n	8001e08 <_sbrk+0x54>
 8001df4:	4b08      	ldr	r3, [pc, #32]	; (8001e18 <_sbrk+0x64>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	60fb      	str	r3, [r7, #12]
 8001dfa:	4b07      	ldr	r3, [pc, #28]	; (8001e18 <_sbrk+0x64>)
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4413      	add	r3, r2
 8001e02:	4a05      	ldr	r2, [pc, #20]	; (8001e18 <_sbrk+0x64>)
 8001e04:	6013      	str	r3, [r2, #0]
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3718      	adds	r7, #24
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	200a0000 	.word	0x200a0000
 8001e14:	00000400 	.word	0x00000400
 8001e18:	200001f8 	.word	0x200001f8
 8001e1c:	200002e8 	.word	0x200002e8

08001e20 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e24:	4b17      	ldr	r3, [pc, #92]	; (8001e84 <SystemInit+0x64>)
 8001e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e2a:	4a16      	ldr	r2, [pc, #88]	; (8001e84 <SystemInit+0x64>)
 8001e2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001e34:	4b14      	ldr	r3, [pc, #80]	; (8001e88 <SystemInit+0x68>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a13      	ldr	r2, [pc, #76]	; (8001e88 <SystemInit+0x68>)
 8001e3a:	f043 0301 	orr.w	r3, r3, #1
 8001e3e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001e40:	4b11      	ldr	r3, [pc, #68]	; (8001e88 <SystemInit+0x68>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001e46:	4b10      	ldr	r3, [pc, #64]	; (8001e88 <SystemInit+0x68>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a0f      	ldr	r2, [pc, #60]	; (8001e88 <SystemInit+0x68>)
 8001e4c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001e50:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001e54:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001e56:	4b0c      	ldr	r3, [pc, #48]	; (8001e88 <SystemInit+0x68>)
 8001e58:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e5c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001e5e:	4b0a      	ldr	r3, [pc, #40]	; (8001e88 <SystemInit+0x68>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a09      	ldr	r2, [pc, #36]	; (8001e88 <SystemInit+0x68>)
 8001e64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e68:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001e6a:	4b07      	ldr	r3, [pc, #28]	; (8001e88 <SystemInit+0x68>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e70:	4b04      	ldr	r3, [pc, #16]	; (8001e84 <SystemInit+0x64>)
 8001e72:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e76:	609a      	str	r2, [r3, #8]
#endif
}
 8001e78:	bf00      	nop
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	e000ed00 	.word	0xe000ed00
 8001e88:	40021000 	.word	0x40021000

08001e8c <Reset_Handler>:
 8001e8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ec4 <LoopForever+0x2>
 8001e90:	f7ff ffc6 	bl	8001e20 <SystemInit>
 8001e94:	2100      	movs	r1, #0
 8001e96:	e003      	b.n	8001ea0 <LoopCopyDataInit>

08001e98 <CopyDataInit>:
 8001e98:	4b0b      	ldr	r3, [pc, #44]	; (8001ec8 <LoopForever+0x6>)
 8001e9a:	585b      	ldr	r3, [r3, r1]
 8001e9c:	5043      	str	r3, [r0, r1]
 8001e9e:	3104      	adds	r1, #4

08001ea0 <LoopCopyDataInit>:
 8001ea0:	480a      	ldr	r0, [pc, #40]	; (8001ecc <LoopForever+0xa>)
 8001ea2:	4b0b      	ldr	r3, [pc, #44]	; (8001ed0 <LoopForever+0xe>)
 8001ea4:	1842      	adds	r2, r0, r1
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d3f6      	bcc.n	8001e98 <CopyDataInit>
 8001eaa:	4a0a      	ldr	r2, [pc, #40]	; (8001ed4 <LoopForever+0x12>)
 8001eac:	e002      	b.n	8001eb4 <LoopFillZerobss>

08001eae <FillZerobss>:
 8001eae:	2300      	movs	r3, #0
 8001eb0:	f842 3b04 	str.w	r3, [r2], #4

08001eb4 <LoopFillZerobss>:
 8001eb4:	4b08      	ldr	r3, [pc, #32]	; (8001ed8 <LoopForever+0x16>)
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d3f9      	bcc.n	8001eae <FillZerobss>
 8001eba:	f003 fc23 	bl	8005704 <__libc_init_array>
 8001ebe:	f7ff f94f 	bl	8001160 <main>

08001ec2 <LoopForever>:
 8001ec2:	e7fe      	b.n	8001ec2 <LoopForever>
 8001ec4:	200a0000 	.word	0x200a0000
 8001ec8:	0800a690 	.word	0x0800a690
 8001ecc:	20000000 	.word	0x20000000
 8001ed0:	200001dc 	.word	0x200001dc
 8001ed4:	200001dc 	.word	0x200001dc
 8001ed8:	200002e4 	.word	0x200002e4

08001edc <ADC1_IRQHandler>:
 8001edc:	e7fe      	b.n	8001edc <ADC1_IRQHandler>

08001ede <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b082      	sub	sp, #8
 8001ee2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ee8:	2003      	movs	r0, #3
 8001eea:	f000 f941 	bl	8002170 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001eee:	2000      	movs	r0, #0
 8001ef0:	f000 f80e 	bl	8001f10 <HAL_InitTick>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d002      	beq.n	8001f00 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	71fb      	strb	r3, [r7, #7]
 8001efe:	e001      	b.n	8001f04 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f00:	f7ff fdf0 	bl	8001ae4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f04:	79fb      	ldrb	r3, [r7, #7]
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
	...

08001f10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001f1c:	4b17      	ldr	r3, [pc, #92]	; (8001f7c <HAL_InitTick+0x6c>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d023      	beq.n	8001f6c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f24:	4b16      	ldr	r3, [pc, #88]	; (8001f80 <HAL_InitTick+0x70>)
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	4b14      	ldr	r3, [pc, #80]	; (8001f7c <HAL_InitTick+0x6c>)
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f32:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f36:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f000 f93f 	bl	80021be <HAL_SYSTICK_Config>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d10f      	bne.n	8001f66 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2b0f      	cmp	r3, #15
 8001f4a:	d809      	bhi.n	8001f60 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	6879      	ldr	r1, [r7, #4]
 8001f50:	f04f 30ff 	mov.w	r0, #4294967295
 8001f54:	f000 f917 	bl	8002186 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f58:	4a0a      	ldr	r2, [pc, #40]	; (8001f84 <HAL_InitTick+0x74>)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6013      	str	r3, [r2, #0]
 8001f5e:	e007      	b.n	8001f70 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	73fb      	strb	r3, [r7, #15]
 8001f64:	e004      	b.n	8001f70 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	73fb      	strb	r3, [r7, #15]
 8001f6a:	e001      	b.n	8001f70 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3710      	adds	r7, #16
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	20000008 	.word	0x20000008
 8001f80:	20000000 	.word	0x20000000
 8001f84:	20000004 	.word	0x20000004

08001f88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f8c:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <HAL_IncTick+0x20>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	461a      	mov	r2, r3
 8001f92:	4b06      	ldr	r3, [pc, #24]	; (8001fac <HAL_IncTick+0x24>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4413      	add	r3, r2
 8001f98:	4a04      	ldr	r2, [pc, #16]	; (8001fac <HAL_IncTick+0x24>)
 8001f9a:	6013      	str	r3, [r2, #0]
}
 8001f9c:	bf00      	nop
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	20000008 	.word	0x20000008
 8001fac:	200002dc 	.word	0x200002dc

08001fb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  return uwTick;
 8001fb4:	4b03      	ldr	r3, [pc, #12]	; (8001fc4 <HAL_GetTick+0x14>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	200002dc 	.word	0x200002dc

08001fc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fd0:	f7ff ffee 	bl	8001fb0 <HAL_GetTick>
 8001fd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fe0:	d005      	beq.n	8001fee <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001fe2:	4b09      	ldr	r3, [pc, #36]	; (8002008 <HAL_Delay+0x40>)
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	4413      	add	r3, r2
 8001fec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fee:	bf00      	nop
 8001ff0:	f7ff ffde 	bl	8001fb0 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	68fa      	ldr	r2, [r7, #12]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d8f7      	bhi.n	8001ff0 <HAL_Delay+0x28>
  {
  }
}
 8002000:	bf00      	nop
 8002002:	3710      	adds	r7, #16
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	20000008 	.word	0x20000008

0800200c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f003 0307 	and.w	r3, r3, #7
 800201a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800201c:	4b0c      	ldr	r3, [pc, #48]	; (8002050 <__NVIC_SetPriorityGrouping+0x44>)
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002022:	68ba      	ldr	r2, [r7, #8]
 8002024:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002028:	4013      	ands	r3, r2
 800202a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002034:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002038:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800203c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800203e:	4a04      	ldr	r2, [pc, #16]	; (8002050 <__NVIC_SetPriorityGrouping+0x44>)
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	60d3      	str	r3, [r2, #12]
}
 8002044:	bf00      	nop
 8002046:	3714      	adds	r7, #20
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr
 8002050:	e000ed00 	.word	0xe000ed00

08002054 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002058:	4b04      	ldr	r3, [pc, #16]	; (800206c <__NVIC_GetPriorityGrouping+0x18>)
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	0a1b      	lsrs	r3, r3, #8
 800205e:	f003 0307 	and.w	r3, r3, #7
}
 8002062:	4618      	mov	r0, r3
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr
 800206c:	e000ed00 	.word	0xe000ed00

08002070 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	4603      	mov	r3, r0
 8002078:	6039      	str	r1, [r7, #0]
 800207a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800207c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002080:	2b00      	cmp	r3, #0
 8002082:	db0a      	blt.n	800209a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	b2da      	uxtb	r2, r3
 8002088:	490c      	ldr	r1, [pc, #48]	; (80020bc <__NVIC_SetPriority+0x4c>)
 800208a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208e:	0112      	lsls	r2, r2, #4
 8002090:	b2d2      	uxtb	r2, r2
 8002092:	440b      	add	r3, r1
 8002094:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002098:	e00a      	b.n	80020b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	b2da      	uxtb	r2, r3
 800209e:	4908      	ldr	r1, [pc, #32]	; (80020c0 <__NVIC_SetPriority+0x50>)
 80020a0:	79fb      	ldrb	r3, [r7, #7]
 80020a2:	f003 030f 	and.w	r3, r3, #15
 80020a6:	3b04      	subs	r3, #4
 80020a8:	0112      	lsls	r2, r2, #4
 80020aa:	b2d2      	uxtb	r2, r2
 80020ac:	440b      	add	r3, r1
 80020ae:	761a      	strb	r2, [r3, #24]
}
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	e000e100 	.word	0xe000e100
 80020c0:	e000ed00 	.word	0xe000ed00

080020c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b089      	sub	sp, #36	; 0x24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	f003 0307 	and.w	r3, r3, #7
 80020d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020d8:	69fb      	ldr	r3, [r7, #28]
 80020da:	f1c3 0307 	rsb	r3, r3, #7
 80020de:	2b04      	cmp	r3, #4
 80020e0:	bf28      	it	cs
 80020e2:	2304      	movcs	r3, #4
 80020e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	3304      	adds	r3, #4
 80020ea:	2b06      	cmp	r3, #6
 80020ec:	d902      	bls.n	80020f4 <NVIC_EncodePriority+0x30>
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	3b03      	subs	r3, #3
 80020f2:	e000      	b.n	80020f6 <NVIC_EncodePriority+0x32>
 80020f4:	2300      	movs	r3, #0
 80020f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f8:	f04f 32ff 	mov.w	r2, #4294967295
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002102:	43da      	mvns	r2, r3
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	401a      	ands	r2, r3
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800210c:	f04f 31ff 	mov.w	r1, #4294967295
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	fa01 f303 	lsl.w	r3, r1, r3
 8002116:	43d9      	mvns	r1, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800211c:	4313      	orrs	r3, r2
         );
}
 800211e:	4618      	mov	r0, r3
 8002120:	3724      	adds	r7, #36	; 0x24
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
	...

0800212c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	3b01      	subs	r3, #1
 8002138:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800213c:	d301      	bcc.n	8002142 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800213e:	2301      	movs	r3, #1
 8002140:	e00f      	b.n	8002162 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002142:	4a0a      	ldr	r2, [pc, #40]	; (800216c <SysTick_Config+0x40>)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	3b01      	subs	r3, #1
 8002148:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800214a:	210f      	movs	r1, #15
 800214c:	f04f 30ff 	mov.w	r0, #4294967295
 8002150:	f7ff ff8e 	bl	8002070 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002154:	4b05      	ldr	r3, [pc, #20]	; (800216c <SysTick_Config+0x40>)
 8002156:	2200      	movs	r2, #0
 8002158:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800215a:	4b04      	ldr	r3, [pc, #16]	; (800216c <SysTick_Config+0x40>)
 800215c:	2207      	movs	r2, #7
 800215e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002160:	2300      	movs	r3, #0
}
 8002162:	4618      	mov	r0, r3
 8002164:	3708      	adds	r7, #8
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	e000e010 	.word	0xe000e010

08002170 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002178:	6878      	ldr	r0, [r7, #4]
 800217a:	f7ff ff47 	bl	800200c <__NVIC_SetPriorityGrouping>
}
 800217e:	bf00      	nop
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002186:	b580      	push	{r7, lr}
 8002188:	b086      	sub	sp, #24
 800218a:	af00      	add	r7, sp, #0
 800218c:	4603      	mov	r3, r0
 800218e:	60b9      	str	r1, [r7, #8]
 8002190:	607a      	str	r2, [r7, #4]
 8002192:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002194:	2300      	movs	r3, #0
 8002196:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002198:	f7ff ff5c 	bl	8002054 <__NVIC_GetPriorityGrouping>
 800219c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	68b9      	ldr	r1, [r7, #8]
 80021a2:	6978      	ldr	r0, [r7, #20]
 80021a4:	f7ff ff8e 	bl	80020c4 <NVIC_EncodePriority>
 80021a8:	4602      	mov	r2, r0
 80021aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021ae:	4611      	mov	r1, r2
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7ff ff5d 	bl	8002070 <__NVIC_SetPriority>
}
 80021b6:	bf00      	nop
 80021b8:	3718      	adds	r7, #24
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}

080021be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021be:	b580      	push	{r7, lr}
 80021c0:	b082      	sub	sp, #8
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f7ff ffb0 	bl	800212c <SysTick_Config>
 80021cc:	4603      	mov	r3, r0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
	...

080021d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021d8:	b480      	push	{r7}
 80021da:	b087      	sub	sp, #28
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021e2:	2300      	movs	r3, #0
 80021e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021e6:	e166      	b.n	80024b6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	2101      	movs	r1, #1
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	fa01 f303 	lsl.w	r3, r1, r3
 80021f4:	4013      	ands	r3, r2
 80021f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	f000 8158 	beq.w	80024b0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d00b      	beq.n	8002220 <HAL_GPIO_Init+0x48>
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	2b02      	cmp	r3, #2
 800220e:	d007      	beq.n	8002220 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002214:	2b11      	cmp	r3, #17
 8002216:	d003      	beq.n	8002220 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	2b12      	cmp	r3, #18
 800221e:	d130      	bne.n	8002282 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	005b      	lsls	r3, r3, #1
 800222a:	2203      	movs	r2, #3
 800222c:	fa02 f303 	lsl.w	r3, r2, r3
 8002230:	43db      	mvns	r3, r3
 8002232:	693a      	ldr	r2, [r7, #16]
 8002234:	4013      	ands	r3, r2
 8002236:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	68da      	ldr	r2, [r3, #12]
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	693a      	ldr	r2, [r7, #16]
 8002246:	4313      	orrs	r3, r2
 8002248:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	693a      	ldr	r2, [r7, #16]
 800224e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002256:	2201      	movs	r2, #1
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	fa02 f303 	lsl.w	r3, r2, r3
 800225e:	43db      	mvns	r3, r3
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	4013      	ands	r3, r2
 8002264:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	091b      	lsrs	r3, r3, #4
 800226c:	f003 0201 	and.w	r2, r3, #1
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	fa02 f303 	lsl.w	r3, r2, r3
 8002276:	693a      	ldr	r2, [r7, #16]
 8002278:	4313      	orrs	r3, r2
 800227a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	693a      	ldr	r2, [r7, #16]
 8002280:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	2203      	movs	r2, #3
 800228e:	fa02 f303 	lsl.w	r3, r2, r3
 8002292:	43db      	mvns	r3, r3
 8002294:	693a      	ldr	r2, [r7, #16]
 8002296:	4013      	ands	r3, r2
 8002298:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	689a      	ldr	r2, [r3, #8]
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	fa02 f303 	lsl.w	r3, r2, r3
 80022a6:	693a      	ldr	r2, [r7, #16]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d003      	beq.n	80022c2 <HAL_GPIO_Init+0xea>
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	2b12      	cmp	r3, #18
 80022c0:	d123      	bne.n	800230a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	08da      	lsrs	r2, r3, #3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	3208      	adds	r2, #8
 80022ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	f003 0307 	and.w	r3, r3, #7
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	220f      	movs	r2, #15
 80022da:	fa02 f303 	lsl.w	r3, r2, r3
 80022de:	43db      	mvns	r3, r3
 80022e0:	693a      	ldr	r2, [r7, #16]
 80022e2:	4013      	ands	r3, r2
 80022e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	691a      	ldr	r2, [r3, #16]
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	f003 0307 	and.w	r3, r3, #7
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	08da      	lsrs	r2, r3, #3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	3208      	adds	r2, #8
 8002304:	6939      	ldr	r1, [r7, #16]
 8002306:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	2203      	movs	r2, #3
 8002316:	fa02 f303 	lsl.w	r3, r2, r3
 800231a:	43db      	mvns	r3, r3
 800231c:	693a      	ldr	r2, [r7, #16]
 800231e:	4013      	ands	r3, r2
 8002320:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f003 0203 	and.w	r2, r3, #3
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	fa02 f303 	lsl.w	r3, r2, r3
 8002332:	693a      	ldr	r2, [r7, #16]
 8002334:	4313      	orrs	r3, r2
 8002336:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	693a      	ldr	r2, [r7, #16]
 800233c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002346:	2b00      	cmp	r3, #0
 8002348:	f000 80b2 	beq.w	80024b0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800234c:	4b61      	ldr	r3, [pc, #388]	; (80024d4 <HAL_GPIO_Init+0x2fc>)
 800234e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002350:	4a60      	ldr	r2, [pc, #384]	; (80024d4 <HAL_GPIO_Init+0x2fc>)
 8002352:	f043 0301 	orr.w	r3, r3, #1
 8002356:	6613      	str	r3, [r2, #96]	; 0x60
 8002358:	4b5e      	ldr	r3, [pc, #376]	; (80024d4 <HAL_GPIO_Init+0x2fc>)
 800235a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	60bb      	str	r3, [r7, #8]
 8002362:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002364:	4a5c      	ldr	r2, [pc, #368]	; (80024d8 <HAL_GPIO_Init+0x300>)
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	089b      	lsrs	r3, r3, #2
 800236a:	3302      	adds	r3, #2
 800236c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002370:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	f003 0303 	and.w	r3, r3, #3
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	220f      	movs	r2, #15
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	43db      	mvns	r3, r3
 8002382:	693a      	ldr	r2, [r7, #16]
 8002384:	4013      	ands	r3, r2
 8002386:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800238e:	d02b      	beq.n	80023e8 <HAL_GPIO_Init+0x210>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	4a52      	ldr	r2, [pc, #328]	; (80024dc <HAL_GPIO_Init+0x304>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d025      	beq.n	80023e4 <HAL_GPIO_Init+0x20c>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	4a51      	ldr	r2, [pc, #324]	; (80024e0 <HAL_GPIO_Init+0x308>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d01f      	beq.n	80023e0 <HAL_GPIO_Init+0x208>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	4a50      	ldr	r2, [pc, #320]	; (80024e4 <HAL_GPIO_Init+0x30c>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d019      	beq.n	80023dc <HAL_GPIO_Init+0x204>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	4a4f      	ldr	r2, [pc, #316]	; (80024e8 <HAL_GPIO_Init+0x310>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d013      	beq.n	80023d8 <HAL_GPIO_Init+0x200>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	4a4e      	ldr	r2, [pc, #312]	; (80024ec <HAL_GPIO_Init+0x314>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d00d      	beq.n	80023d4 <HAL_GPIO_Init+0x1fc>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	4a4d      	ldr	r2, [pc, #308]	; (80024f0 <HAL_GPIO_Init+0x318>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d007      	beq.n	80023d0 <HAL_GPIO_Init+0x1f8>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	4a4c      	ldr	r2, [pc, #304]	; (80024f4 <HAL_GPIO_Init+0x31c>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d101      	bne.n	80023cc <HAL_GPIO_Init+0x1f4>
 80023c8:	2307      	movs	r3, #7
 80023ca:	e00e      	b.n	80023ea <HAL_GPIO_Init+0x212>
 80023cc:	2308      	movs	r3, #8
 80023ce:	e00c      	b.n	80023ea <HAL_GPIO_Init+0x212>
 80023d0:	2306      	movs	r3, #6
 80023d2:	e00a      	b.n	80023ea <HAL_GPIO_Init+0x212>
 80023d4:	2305      	movs	r3, #5
 80023d6:	e008      	b.n	80023ea <HAL_GPIO_Init+0x212>
 80023d8:	2304      	movs	r3, #4
 80023da:	e006      	b.n	80023ea <HAL_GPIO_Init+0x212>
 80023dc:	2303      	movs	r3, #3
 80023de:	e004      	b.n	80023ea <HAL_GPIO_Init+0x212>
 80023e0:	2302      	movs	r3, #2
 80023e2:	e002      	b.n	80023ea <HAL_GPIO_Init+0x212>
 80023e4:	2301      	movs	r3, #1
 80023e6:	e000      	b.n	80023ea <HAL_GPIO_Init+0x212>
 80023e8:	2300      	movs	r3, #0
 80023ea:	697a      	ldr	r2, [r7, #20]
 80023ec:	f002 0203 	and.w	r2, r2, #3
 80023f0:	0092      	lsls	r2, r2, #2
 80023f2:	4093      	lsls	r3, r2
 80023f4:	693a      	ldr	r2, [r7, #16]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023fa:	4937      	ldr	r1, [pc, #220]	; (80024d8 <HAL_GPIO_Init+0x300>)
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	089b      	lsrs	r3, r3, #2
 8002400:	3302      	adds	r3, #2
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002408:	4b3b      	ldr	r3, [pc, #236]	; (80024f8 <HAL_GPIO_Init+0x320>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	43db      	mvns	r3, r3
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	4013      	ands	r3, r2
 8002416:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d003      	beq.n	800242c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	4313      	orrs	r3, r2
 800242a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800242c:	4a32      	ldr	r2, [pc, #200]	; (80024f8 <HAL_GPIO_Init+0x320>)
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002432:	4b31      	ldr	r3, [pc, #196]	; (80024f8 <HAL_GPIO_Init+0x320>)
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	43db      	mvns	r3, r3
 800243c:	693a      	ldr	r2, [r7, #16]
 800243e:	4013      	ands	r3, r2
 8002440:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d003      	beq.n	8002456 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	4313      	orrs	r3, r2
 8002454:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002456:	4a28      	ldr	r2, [pc, #160]	; (80024f8 <HAL_GPIO_Init+0x320>)
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800245c:	4b26      	ldr	r3, [pc, #152]	; (80024f8 <HAL_GPIO_Init+0x320>)
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	43db      	mvns	r3, r3
 8002466:	693a      	ldr	r2, [r7, #16]
 8002468:	4013      	ands	r3, r2
 800246a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002474:	2b00      	cmp	r3, #0
 8002476:	d003      	beq.n	8002480 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002478:	693a      	ldr	r2, [r7, #16]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	4313      	orrs	r3, r2
 800247e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002480:	4a1d      	ldr	r2, [pc, #116]	; (80024f8 <HAL_GPIO_Init+0x320>)
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002486:	4b1c      	ldr	r3, [pc, #112]	; (80024f8 <HAL_GPIO_Init+0x320>)
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	43db      	mvns	r3, r3
 8002490:	693a      	ldr	r2, [r7, #16]
 8002492:	4013      	ands	r3, r2
 8002494:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d003      	beq.n	80024aa <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80024aa:	4a13      	ldr	r2, [pc, #76]	; (80024f8 <HAL_GPIO_Init+0x320>)
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	3301      	adds	r3, #1
 80024b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	fa22 f303 	lsr.w	r3, r2, r3
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	f47f ae91 	bne.w	80021e8 <HAL_GPIO_Init+0x10>
  }
}
 80024c6:	bf00      	nop
 80024c8:	371c      	adds	r7, #28
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	40021000 	.word	0x40021000
 80024d8:	40010000 	.word	0x40010000
 80024dc:	48000400 	.word	0x48000400
 80024e0:	48000800 	.word	0x48000800
 80024e4:	48000c00 	.word	0x48000c00
 80024e8:	48001000 	.word	0x48001000
 80024ec:	48001400 	.word	0x48001400
 80024f0:	48001800 	.word	0x48001800
 80024f4:	48001c00 	.word	0x48001c00
 80024f8:	40010400 	.word	0x40010400

080024fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	460b      	mov	r3, r1
 8002506:	807b      	strh	r3, [r7, #2]
 8002508:	4613      	mov	r3, r2
 800250a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800250c:	787b      	ldrb	r3, [r7, #1]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d003      	beq.n	800251a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002512:	887a      	ldrh	r2, [r7, #2]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002518:	e002      	b.n	8002520 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800251a:	887a      	ldrh	r2, [r7, #2]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d101      	bne.n	800253e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e081      	b.n	8002642 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002544:	b2db      	uxtb	r3, r3
 8002546:	2b00      	cmp	r3, #0
 8002548:	d106      	bne.n	8002558 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2200      	movs	r2, #0
 800254e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	f7ff faea 	bl	8001b2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2224      	movs	r2, #36	; 0x24
 800255c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f022 0201 	bic.w	r2, r2, #1
 800256e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685a      	ldr	r2, [r3, #4]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800257c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	689a      	ldr	r2, [r3, #8]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800258c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	68db      	ldr	r3, [r3, #12]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d107      	bne.n	80025a6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	689a      	ldr	r2, [r3, #8]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80025a2:	609a      	str	r2, [r3, #8]
 80025a4:	e006      	b.n	80025b4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	689a      	ldr	r2, [r3, #8]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80025b2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d104      	bne.n	80025c6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80025c4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	6812      	ldr	r2, [r2, #0]
 80025d0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80025d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025d8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	68da      	ldr	r2, [r3, #12]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80025e8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	691a      	ldr	r2, [r3, #16]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	ea42 0103 	orr.w	r1, r2, r3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	021a      	lsls	r2, r3, #8
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	430a      	orrs	r2, r1
 8002602:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	69d9      	ldr	r1, [r3, #28]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a1a      	ldr	r2, [r3, #32]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	430a      	orrs	r2, r1
 8002612:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f042 0201 	orr.w	r2, r2, #1
 8002622:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2200      	movs	r2, #0
 8002628:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2220      	movs	r2, #32
 800262e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2200      	movs	r2, #0
 800263c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	3708      	adds	r7, #8
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
	...

0800264c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b088      	sub	sp, #32
 8002650:	af02      	add	r7, sp, #8
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	607a      	str	r2, [r7, #4]
 8002656:	461a      	mov	r2, r3
 8002658:	460b      	mov	r3, r1
 800265a:	817b      	strh	r3, [r7, #10]
 800265c:	4613      	mov	r3, r2
 800265e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002666:	b2db      	uxtb	r3, r3
 8002668:	2b20      	cmp	r3, #32
 800266a:	f040 80da 	bne.w	8002822 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002674:	2b01      	cmp	r3, #1
 8002676:	d101      	bne.n	800267c <HAL_I2C_Master_Transmit+0x30>
 8002678:	2302      	movs	r3, #2
 800267a:	e0d3      	b.n	8002824 <HAL_I2C_Master_Transmit+0x1d8>
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2201      	movs	r2, #1
 8002680:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002684:	f7ff fc94 	bl	8001fb0 <HAL_GetTick>
 8002688:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	9300      	str	r3, [sp, #0]
 800268e:	2319      	movs	r3, #25
 8002690:	2201      	movs	r2, #1
 8002692:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002696:	68f8      	ldr	r0, [r7, #12]
 8002698:	f000 f9e6 	bl	8002a68 <I2C_WaitOnFlagUntilTimeout>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e0be      	b.n	8002824 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2221      	movs	r2, #33	; 0x21
 80026aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2210      	movs	r2, #16
 80026b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	893a      	ldrh	r2, [r7, #8]
 80026c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2200      	movs	r2, #0
 80026cc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	2bff      	cmp	r3, #255	; 0xff
 80026d6:	d90e      	bls.n	80026f6 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	22ff      	movs	r2, #255	; 0xff
 80026dc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026e2:	b2da      	uxtb	r2, r3
 80026e4:	8979      	ldrh	r1, [r7, #10]
 80026e6:	4b51      	ldr	r3, [pc, #324]	; (800282c <HAL_I2C_Master_Transmit+0x1e0>)
 80026e8:	9300      	str	r3, [sp, #0]
 80026ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026ee:	68f8      	ldr	r0, [r7, #12]
 80026f0:	f000 fb48 	bl	8002d84 <I2C_TransferConfig>
 80026f4:	e06c      	b.n	80027d0 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026fa:	b29a      	uxth	r2, r3
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002704:	b2da      	uxtb	r2, r3
 8002706:	8979      	ldrh	r1, [r7, #10]
 8002708:	4b48      	ldr	r3, [pc, #288]	; (800282c <HAL_I2C_Master_Transmit+0x1e0>)
 800270a:	9300      	str	r3, [sp, #0]
 800270c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002710:	68f8      	ldr	r0, [r7, #12]
 8002712:	f000 fb37 	bl	8002d84 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002716:	e05b      	b.n	80027d0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002718:	697a      	ldr	r2, [r7, #20]
 800271a:	6a39      	ldr	r1, [r7, #32]
 800271c:	68f8      	ldr	r0, [r7, #12]
 800271e:	f000 f9e3 	bl	8002ae8 <I2C_WaitOnTXISFlagUntilTimeout>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d001      	beq.n	800272c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e07b      	b.n	8002824 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002730:	781a      	ldrb	r2, [r3, #0]
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800273c:	1c5a      	adds	r2, r3, #1
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002746:	b29b      	uxth	r3, r3
 8002748:	3b01      	subs	r3, #1
 800274a:	b29a      	uxth	r2, r3
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002754:	3b01      	subs	r3, #1
 8002756:	b29a      	uxth	r2, r3
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002760:	b29b      	uxth	r3, r3
 8002762:	2b00      	cmp	r3, #0
 8002764:	d034      	beq.n	80027d0 <HAL_I2C_Master_Transmit+0x184>
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800276a:	2b00      	cmp	r3, #0
 800276c:	d130      	bne.n	80027d0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	9300      	str	r3, [sp, #0]
 8002772:	6a3b      	ldr	r3, [r7, #32]
 8002774:	2200      	movs	r2, #0
 8002776:	2180      	movs	r1, #128	; 0x80
 8002778:	68f8      	ldr	r0, [r7, #12]
 800277a:	f000 f975 	bl	8002a68 <I2C_WaitOnFlagUntilTimeout>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e04d      	b.n	8002824 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800278c:	b29b      	uxth	r3, r3
 800278e:	2bff      	cmp	r3, #255	; 0xff
 8002790:	d90e      	bls.n	80027b0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	22ff      	movs	r2, #255	; 0xff
 8002796:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800279c:	b2da      	uxtb	r2, r3
 800279e:	8979      	ldrh	r1, [r7, #10]
 80027a0:	2300      	movs	r3, #0
 80027a2:	9300      	str	r3, [sp, #0]
 80027a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80027a8:	68f8      	ldr	r0, [r7, #12]
 80027aa:	f000 faeb 	bl	8002d84 <I2C_TransferConfig>
 80027ae:	e00f      	b.n	80027d0 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027b4:	b29a      	uxth	r2, r3
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027be:	b2da      	uxtb	r2, r3
 80027c0:	8979      	ldrh	r1, [r7, #10]
 80027c2:	2300      	movs	r3, #0
 80027c4:	9300      	str	r3, [sp, #0]
 80027c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027ca:	68f8      	ldr	r0, [r7, #12]
 80027cc:	f000 fada 	bl	8002d84 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027d4:	b29b      	uxth	r3, r3
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d19e      	bne.n	8002718 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027da:	697a      	ldr	r2, [r7, #20]
 80027dc:	6a39      	ldr	r1, [r7, #32]
 80027de:	68f8      	ldr	r0, [r7, #12]
 80027e0:	f000 f9c2 	bl	8002b68 <I2C_WaitOnSTOPFlagUntilTimeout>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e01a      	b.n	8002824 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	2220      	movs	r2, #32
 80027f4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	6859      	ldr	r1, [r3, #4]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	4b0b      	ldr	r3, [pc, #44]	; (8002830 <HAL_I2C_Master_Transmit+0x1e4>)
 8002802:	400b      	ands	r3, r1
 8002804:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2220      	movs	r2, #32
 800280a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2200      	movs	r2, #0
 8002812:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2200      	movs	r2, #0
 800281a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800281e:	2300      	movs	r3, #0
 8002820:	e000      	b.n	8002824 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002822:	2302      	movs	r3, #2
  }
}
 8002824:	4618      	mov	r0, r3
 8002826:	3718      	adds	r7, #24
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	80002000 	.word	0x80002000
 8002830:	fe00e800 	.word	0xfe00e800

08002834 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b088      	sub	sp, #32
 8002838:	af02      	add	r7, sp, #8
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	607a      	str	r2, [r7, #4]
 800283e:	461a      	mov	r2, r3
 8002840:	460b      	mov	r3, r1
 8002842:	817b      	strh	r3, [r7, #10]
 8002844:	4613      	mov	r3, r2
 8002846:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800284e:	b2db      	uxtb	r3, r3
 8002850:	2b20      	cmp	r3, #32
 8002852:	f040 80db 	bne.w	8002a0c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800285c:	2b01      	cmp	r3, #1
 800285e:	d101      	bne.n	8002864 <HAL_I2C_Master_Receive+0x30>
 8002860:	2302      	movs	r3, #2
 8002862:	e0d4      	b.n	8002a0e <HAL_I2C_Master_Receive+0x1da>
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2201      	movs	r2, #1
 8002868:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800286c:	f7ff fba0 	bl	8001fb0 <HAL_GetTick>
 8002870:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	9300      	str	r3, [sp, #0]
 8002876:	2319      	movs	r3, #25
 8002878:	2201      	movs	r2, #1
 800287a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800287e:	68f8      	ldr	r0, [r7, #12]
 8002880:	f000 f8f2 	bl	8002a68 <I2C_WaitOnFlagUntilTimeout>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d001      	beq.n	800288e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e0bf      	b.n	8002a0e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2222      	movs	r2, #34	; 0x22
 8002892:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2210      	movs	r2, #16
 800289a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2200      	movs	r2, #0
 80028a2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	893a      	ldrh	r2, [r7, #8]
 80028ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2200      	movs	r2, #0
 80028b4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028ba:	b29b      	uxth	r3, r3
 80028bc:	2bff      	cmp	r3, #255	; 0xff
 80028be:	d90e      	bls.n	80028de <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	22ff      	movs	r2, #255	; 0xff
 80028c4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ca:	b2da      	uxtb	r2, r3
 80028cc:	8979      	ldrh	r1, [r7, #10]
 80028ce:	4b52      	ldr	r3, [pc, #328]	; (8002a18 <HAL_I2C_Master_Receive+0x1e4>)
 80028d0:	9300      	str	r3, [sp, #0]
 80028d2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028d6:	68f8      	ldr	r0, [r7, #12]
 80028d8:	f000 fa54 	bl	8002d84 <I2C_TransferConfig>
 80028dc:	e06d      	b.n	80029ba <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ec:	b2da      	uxtb	r2, r3
 80028ee:	8979      	ldrh	r1, [r7, #10]
 80028f0:	4b49      	ldr	r3, [pc, #292]	; (8002a18 <HAL_I2C_Master_Receive+0x1e4>)
 80028f2:	9300      	str	r3, [sp, #0]
 80028f4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028f8:	68f8      	ldr	r0, [r7, #12]
 80028fa:	f000 fa43 	bl	8002d84 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80028fe:	e05c      	b.n	80029ba <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002900:	697a      	ldr	r2, [r7, #20]
 8002902:	6a39      	ldr	r1, [r7, #32]
 8002904:	68f8      	ldr	r0, [r7, #12]
 8002906:	f000 f96b 	bl	8002be0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d001      	beq.n	8002914 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e07c      	b.n	8002a0e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291e:	b2d2      	uxtb	r2, r2
 8002920:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002926:	1c5a      	adds	r2, r3, #1
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002930:	3b01      	subs	r3, #1
 8002932:	b29a      	uxth	r2, r3
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800293c:	b29b      	uxth	r3, r3
 800293e:	3b01      	subs	r3, #1
 8002940:	b29a      	uxth	r2, r3
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800294a:	b29b      	uxth	r3, r3
 800294c:	2b00      	cmp	r3, #0
 800294e:	d034      	beq.n	80029ba <HAL_I2C_Master_Receive+0x186>
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002954:	2b00      	cmp	r3, #0
 8002956:	d130      	bne.n	80029ba <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	9300      	str	r3, [sp, #0]
 800295c:	6a3b      	ldr	r3, [r7, #32]
 800295e:	2200      	movs	r2, #0
 8002960:	2180      	movs	r1, #128	; 0x80
 8002962:	68f8      	ldr	r0, [r7, #12]
 8002964:	f000 f880 	bl	8002a68 <I2C_WaitOnFlagUntilTimeout>
 8002968:	4603      	mov	r3, r0
 800296a:	2b00      	cmp	r3, #0
 800296c:	d001      	beq.n	8002972 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e04d      	b.n	8002a0e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002976:	b29b      	uxth	r3, r3
 8002978:	2bff      	cmp	r3, #255	; 0xff
 800297a:	d90e      	bls.n	800299a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	22ff      	movs	r2, #255	; 0xff
 8002980:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002986:	b2da      	uxtb	r2, r3
 8002988:	8979      	ldrh	r1, [r7, #10]
 800298a:	2300      	movs	r3, #0
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002992:	68f8      	ldr	r0, [r7, #12]
 8002994:	f000 f9f6 	bl	8002d84 <I2C_TransferConfig>
 8002998:	e00f      	b.n	80029ba <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800299e:	b29a      	uxth	r2, r3
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029a8:	b2da      	uxtb	r2, r3
 80029aa:	8979      	ldrh	r1, [r7, #10]
 80029ac:	2300      	movs	r3, #0
 80029ae:	9300      	str	r3, [sp, #0]
 80029b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029b4:	68f8      	ldr	r0, [r7, #12]
 80029b6:	f000 f9e5 	bl	8002d84 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029be:	b29b      	uxth	r3, r3
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d19d      	bne.n	8002900 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029c4:	697a      	ldr	r2, [r7, #20]
 80029c6:	6a39      	ldr	r1, [r7, #32]
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f000 f8cd 	bl	8002b68 <I2C_WaitOnSTOPFlagUntilTimeout>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d001      	beq.n	80029d8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e01a      	b.n	8002a0e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2220      	movs	r2, #32
 80029de:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	6859      	ldr	r1, [r3, #4]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	4b0c      	ldr	r3, [pc, #48]	; (8002a1c <HAL_I2C_Master_Receive+0x1e8>)
 80029ec:	400b      	ands	r3, r1
 80029ee:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	2220      	movs	r2, #32
 80029f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2200      	movs	r2, #0
 80029fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	e000      	b.n	8002a0e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002a0c:	2302      	movs	r3, #2
  }
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3718      	adds	r7, #24
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	80002400 	.word	0x80002400
 8002a1c:	fe00e800 	.word	0xfe00e800

08002a20 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	699b      	ldr	r3, [r3, #24]
 8002a2e:	f003 0302 	and.w	r3, r3, #2
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d103      	bne.n	8002a3e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	699b      	ldr	r3, [r3, #24]
 8002a44:	f003 0301 	and.w	r3, r3, #1
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d007      	beq.n	8002a5c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	699a      	ldr	r2, [r3, #24]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f042 0201 	orr.w	r2, r2, #1
 8002a5a:	619a      	str	r2, [r3, #24]
  }
}
 8002a5c:	bf00      	nop
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr

08002a68 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	60f8      	str	r0, [r7, #12]
 8002a70:	60b9      	str	r1, [r7, #8]
 8002a72:	603b      	str	r3, [r7, #0]
 8002a74:	4613      	mov	r3, r2
 8002a76:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a78:	e022      	b.n	8002ac0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a80:	d01e      	beq.n	8002ac0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a82:	f7ff fa95 	bl	8001fb0 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	683a      	ldr	r2, [r7, #0]
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d302      	bcc.n	8002a98 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d113      	bne.n	8002ac0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9c:	f043 0220 	orr.w	r2, r3, #32
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2220      	movs	r2, #32
 8002aa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e00f      	b.n	8002ae0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	699a      	ldr	r2, [r3, #24]
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	4013      	ands	r3, r2
 8002aca:	68ba      	ldr	r2, [r7, #8]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	bf0c      	ite	eq
 8002ad0:	2301      	moveq	r3, #1
 8002ad2:	2300      	movne	r3, #0
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	79fb      	ldrb	r3, [r7, #7]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d0cd      	beq.n	8002a7a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002ade:	2300      	movs	r3, #0
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3710      	adds	r7, #16
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002af4:	e02c      	b.n	8002b50 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	68b9      	ldr	r1, [r7, #8]
 8002afa:	68f8      	ldr	r0, [r7, #12]
 8002afc:	f000 f8dc 	bl	8002cb8 <I2C_IsAcknowledgeFailed>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d001      	beq.n	8002b0a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e02a      	b.n	8002b60 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b10:	d01e      	beq.n	8002b50 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b12:	f7ff fa4d 	bl	8001fb0 <HAL_GetTick>
 8002b16:	4602      	mov	r2, r0
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	68ba      	ldr	r2, [r7, #8]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d302      	bcc.n	8002b28 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d113      	bne.n	8002b50 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b2c:	f043 0220 	orr.w	r2, r3, #32
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2220      	movs	r2, #32
 8002b38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2200      	movs	r2, #0
 8002b48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e007      	b.n	8002b60 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d1cb      	bne.n	8002af6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b5e:	2300      	movs	r3, #0
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3710      	adds	r7, #16
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}

08002b68 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b74:	e028      	b.n	8002bc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	68b9      	ldr	r1, [r7, #8]
 8002b7a:	68f8      	ldr	r0, [r7, #12]
 8002b7c:	f000 f89c 	bl	8002cb8 <I2C_IsAcknowledgeFailed>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d001      	beq.n	8002b8a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e026      	b.n	8002bd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b8a:	f7ff fa11 	bl	8001fb0 <HAL_GetTick>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	68ba      	ldr	r2, [r7, #8]
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d302      	bcc.n	8002ba0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d113      	bne.n	8002bc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba4:	f043 0220 	orr.w	r2, r3, #32
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2220      	movs	r2, #32
 8002bb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e007      	b.n	8002bd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	699b      	ldr	r3, [r3, #24]
 8002bce:	f003 0320 	and.w	r3, r3, #32
 8002bd2:	2b20      	cmp	r3, #32
 8002bd4:	d1cf      	bne.n	8002b76 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002bd6:	2300      	movs	r3, #0
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3710      	adds	r7, #16
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002bec:	e055      	b.n	8002c9a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	68b9      	ldr	r1, [r7, #8]
 8002bf2:	68f8      	ldr	r0, [r7, #12]
 8002bf4:	f000 f860 	bl	8002cb8 <I2C_IsAcknowledgeFailed>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e053      	b.n	8002caa <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	699b      	ldr	r3, [r3, #24]
 8002c08:	f003 0320 	and.w	r3, r3, #32
 8002c0c:	2b20      	cmp	r3, #32
 8002c0e:	d129      	bne.n	8002c64 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	f003 0304 	and.w	r3, r3, #4
 8002c1a:	2b04      	cmp	r3, #4
 8002c1c:	d105      	bne.n	8002c2a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8002c26:	2300      	movs	r3, #0
 8002c28:	e03f      	b.n	8002caa <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2220      	movs	r2, #32
 8002c30:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	6859      	ldr	r1, [r3, #4]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	4b1d      	ldr	r3, [pc, #116]	; (8002cb4 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8002c3e:	400b      	ands	r3, r1
 8002c40:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2200      	movs	r2, #0
 8002c46:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2220      	movs	r2, #32
 8002c4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2200      	movs	r2, #0
 8002c54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	e022      	b.n	8002caa <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c64:	f7ff f9a4 	bl	8001fb0 <HAL_GetTick>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	68ba      	ldr	r2, [r7, #8]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d302      	bcc.n	8002c7a <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d10f      	bne.n	8002c9a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c7e:	f043 0220 	orr.w	r2, r3, #32
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2220      	movs	r2, #32
 8002c8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e007      	b.n	8002caa <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	f003 0304 	and.w	r3, r3, #4
 8002ca4:	2b04      	cmp	r3, #4
 8002ca6:	d1a2      	bne.n	8002bee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3710      	adds	r7, #16
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	fe00e800 	.word	0xfe00e800

08002cb8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	60f8      	str	r0, [r7, #12]
 8002cc0:	60b9      	str	r1, [r7, #8]
 8002cc2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	699b      	ldr	r3, [r3, #24]
 8002cca:	f003 0310 	and.w	r3, r3, #16
 8002cce:	2b10      	cmp	r3, #16
 8002cd0:	d151      	bne.n	8002d76 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cd2:	e022      	b.n	8002d1a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cda:	d01e      	beq.n	8002d1a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cdc:	f7ff f968 	bl	8001fb0 <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	68ba      	ldr	r2, [r7, #8]
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d302      	bcc.n	8002cf2 <I2C_IsAcknowledgeFailed+0x3a>
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d113      	bne.n	8002d1a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cf6:	f043 0220 	orr.w	r2, r3, #32
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2220      	movs	r2, #32
 8002d02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2200      	movs	r2, #0
 8002d12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e02e      	b.n	8002d78 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	699b      	ldr	r3, [r3, #24]
 8002d20:	f003 0320 	and.w	r3, r3, #32
 8002d24:	2b20      	cmp	r3, #32
 8002d26:	d1d5      	bne.n	8002cd4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2210      	movs	r2, #16
 8002d2e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2220      	movs	r2, #32
 8002d36:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002d38:	68f8      	ldr	r0, [r7, #12]
 8002d3a:	f7ff fe71 	bl	8002a20 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	6859      	ldr	r1, [r3, #4]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	4b0d      	ldr	r3, [pc, #52]	; (8002d80 <I2C_IsAcknowledgeFailed+0xc8>)
 8002d4a:	400b      	ands	r3, r1
 8002d4c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d52:	f043 0204 	orr.w	r2, r3, #4
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2220      	movs	r2, #32
 8002d5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e000      	b.n	8002d78 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8002d76:	2300      	movs	r3, #0
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3710      	adds	r7, #16
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	fe00e800 	.word	0xfe00e800

08002d84 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b085      	sub	sp, #20
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	607b      	str	r3, [r7, #4]
 8002d8e:	460b      	mov	r3, r1
 8002d90:	817b      	strh	r3, [r7, #10]
 8002d92:	4613      	mov	r3, r2
 8002d94:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	685a      	ldr	r2, [r3, #4]
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	0d5b      	lsrs	r3, r3, #21
 8002da0:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002da4:	4b0d      	ldr	r3, [pc, #52]	; (8002ddc <I2C_TransferConfig+0x58>)
 8002da6:	430b      	orrs	r3, r1
 8002da8:	43db      	mvns	r3, r3
 8002daa:	ea02 0103 	and.w	r1, r2, r3
 8002dae:	897b      	ldrh	r3, [r7, #10]
 8002db0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002db4:	7a7b      	ldrb	r3, [r7, #9]
 8002db6:	041b      	lsls	r3, r3, #16
 8002db8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002dbc:	431a      	orrs	r2, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	431a      	orrs	r2, r3
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	431a      	orrs	r2, r3
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	430a      	orrs	r2, r1
 8002dcc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8002dce:	bf00      	nop
 8002dd0:	3714      	adds	r7, #20
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	03ff63ff 	.word	0x03ff63ff

08002de0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	2b20      	cmp	r3, #32
 8002df4:	d138      	bne.n	8002e68 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d101      	bne.n	8002e04 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002e00:	2302      	movs	r3, #2
 8002e02:	e032      	b.n	8002e6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2201      	movs	r2, #1
 8002e08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2224      	movs	r2, #36	; 0x24
 8002e10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f022 0201 	bic.w	r2, r2, #1
 8002e22:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002e32:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	6819      	ldr	r1, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	683a      	ldr	r2, [r7, #0]
 8002e40:	430a      	orrs	r2, r1
 8002e42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f042 0201 	orr.w	r2, r2, #1
 8002e52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2220      	movs	r2, #32
 8002e58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002e64:	2300      	movs	r3, #0
 8002e66:	e000      	b.n	8002e6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002e68:	2302      	movs	r3, #2
  }
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	370c      	adds	r7, #12
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr

08002e76 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002e76:	b480      	push	{r7}
 8002e78:	b085      	sub	sp, #20
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	6078      	str	r0, [r7, #4]
 8002e7e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	2b20      	cmp	r3, #32
 8002e8a:	d139      	bne.n	8002f00 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d101      	bne.n	8002e9a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002e96:	2302      	movs	r3, #2
 8002e98:	e033      	b.n	8002f02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2224      	movs	r2, #36	; 0x24
 8002ea6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f022 0201 	bic.w	r2, r2, #1
 8002eb8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002ec8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	021b      	lsls	r3, r3, #8
 8002ece:	68fa      	ldr	r2, [r7, #12]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	68fa      	ldr	r2, [r7, #12]
 8002eda:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f042 0201 	orr.w	r2, r2, #1
 8002eea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2220      	movs	r2, #32
 8002ef0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002efc:	2300      	movs	r3, #0
 8002efe:	e000      	b.n	8002f02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002f00:	2302      	movs	r3, #2
  }
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3714      	adds	r7, #20
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
	...

08002f10 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f14:	4b0d      	ldr	r3, [pc, #52]	; (8002f4c <HAL_PWREx_GetVoltageRange+0x3c>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002f1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f20:	d102      	bne.n	8002f28 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002f22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f26:	e00b      	b.n	8002f40 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002f28:	4b08      	ldr	r3, [pc, #32]	; (8002f4c <HAL_PWREx_GetVoltageRange+0x3c>)
 8002f2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f36:	d102      	bne.n	8002f3e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002f38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f3c:	e000      	b.n	8002f40 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002f3e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	40007000 	.word	0x40007000

08002f50 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b085      	sub	sp, #20
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d141      	bne.n	8002fe2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f5e:	4b4b      	ldr	r3, [pc, #300]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002f66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f6a:	d131      	bne.n	8002fd0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f6c:	4b47      	ldr	r3, [pc, #284]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f72:	4a46      	ldr	r2, [pc, #280]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f78:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f7c:	4b43      	ldr	r3, [pc, #268]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002f84:	4a41      	ldr	r2, [pc, #260]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f8a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002f8c:	4b40      	ldr	r3, [pc, #256]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2232      	movs	r2, #50	; 0x32
 8002f92:	fb02 f303 	mul.w	r3, r2, r3
 8002f96:	4a3f      	ldr	r2, [pc, #252]	; (8003094 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002f98:	fba2 2303 	umull	r2, r3, r2, r3
 8002f9c:	0c9b      	lsrs	r3, r3, #18
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fa2:	e002      	b.n	8002faa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	3b01      	subs	r3, #1
 8002fa8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002faa:	4b38      	ldr	r3, [pc, #224]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fac:	695b      	ldr	r3, [r3, #20]
 8002fae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fb6:	d102      	bne.n	8002fbe <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d1f2      	bne.n	8002fa4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002fbe:	4b33      	ldr	r3, [pc, #204]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fc0:	695b      	ldr	r3, [r3, #20]
 8002fc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fca:	d158      	bne.n	800307e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	e057      	b.n	8003080 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002fd0:	4b2e      	ldr	r3, [pc, #184]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002fd6:	4a2d      	ldr	r2, [pc, #180]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fdc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002fe0:	e04d      	b.n	800307e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fe8:	d141      	bne.n	800306e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002fea:	4b28      	ldr	r3, [pc, #160]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ff2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ff6:	d131      	bne.n	800305c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ff8:	4b24      	ldr	r3, [pc, #144]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ffa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ffe:	4a23      	ldr	r2, [pc, #140]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003000:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003004:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003008:	4b20      	ldr	r3, [pc, #128]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003010:	4a1e      	ldr	r2, [pc, #120]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003012:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003016:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003018:	4b1d      	ldr	r3, [pc, #116]	; (8003090 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2232      	movs	r2, #50	; 0x32
 800301e:	fb02 f303 	mul.w	r3, r2, r3
 8003022:	4a1c      	ldr	r2, [pc, #112]	; (8003094 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003024:	fba2 2303 	umull	r2, r3, r2, r3
 8003028:	0c9b      	lsrs	r3, r3, #18
 800302a:	3301      	adds	r3, #1
 800302c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800302e:	e002      	b.n	8003036 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	3b01      	subs	r3, #1
 8003034:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003036:	4b15      	ldr	r3, [pc, #84]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800303e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003042:	d102      	bne.n	800304a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d1f2      	bne.n	8003030 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800304a:	4b10      	ldr	r3, [pc, #64]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003052:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003056:	d112      	bne.n	800307e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	e011      	b.n	8003080 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800305c:	4b0b      	ldr	r3, [pc, #44]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800305e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003062:	4a0a      	ldr	r2, [pc, #40]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003064:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003068:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800306c:	e007      	b.n	800307e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800306e:	4b07      	ldr	r3, [pc, #28]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003076:	4a05      	ldr	r2, [pc, #20]	; (800308c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003078:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800307c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800307e:	2300      	movs	r3, #0
}
 8003080:	4618      	mov	r0, r3
 8003082:	3714      	adds	r7, #20
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr
 800308c:	40007000 	.word	0x40007000
 8003090:	20000000 	.word	0x20000000
 8003094:	431bde83 	.word	0x431bde83

08003098 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800309c:	4b05      	ldr	r3, [pc, #20]	; (80030b4 <HAL_PWREx_EnableVddIO2+0x1c>)
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	4a04      	ldr	r2, [pc, #16]	; (80030b4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80030a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030a6:	6053      	str	r3, [r2, #4]
}
 80030a8:	bf00      	nop
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	40007000 	.word	0x40007000

080030b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b088      	sub	sp, #32
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d102      	bne.n	80030cc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	f000 bc16 	b.w	80038f8 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030cc:	4ba0      	ldr	r3, [pc, #640]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f003 030c 	and.w	r3, r3, #12
 80030d4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030d6:	4b9e      	ldr	r3, [pc, #632]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	f003 0303 	and.w	r3, r3, #3
 80030de:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0310 	and.w	r3, r3, #16
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	f000 80e4 	beq.w	80032b6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d007      	beq.n	8003104 <HAL_RCC_OscConfig+0x4c>
 80030f4:	69bb      	ldr	r3, [r7, #24]
 80030f6:	2b0c      	cmp	r3, #12
 80030f8:	f040 808b 	bne.w	8003212 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	2b01      	cmp	r3, #1
 8003100:	f040 8087 	bne.w	8003212 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003104:	4b92      	ldr	r3, [pc, #584]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0302 	and.w	r3, r3, #2
 800310c:	2b00      	cmp	r3, #0
 800310e:	d005      	beq.n	800311c <HAL_RCC_OscConfig+0x64>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	699b      	ldr	r3, [r3, #24]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d101      	bne.n	800311c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e3ed      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6a1a      	ldr	r2, [r3, #32]
 8003120:	4b8b      	ldr	r3, [pc, #556]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0308 	and.w	r3, r3, #8
 8003128:	2b00      	cmp	r3, #0
 800312a:	d004      	beq.n	8003136 <HAL_RCC_OscConfig+0x7e>
 800312c:	4b88      	ldr	r3, [pc, #544]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003134:	e005      	b.n	8003142 <HAL_RCC_OscConfig+0x8a>
 8003136:	4b86      	ldr	r3, [pc, #536]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 8003138:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800313c:	091b      	lsrs	r3, r3, #4
 800313e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003142:	4293      	cmp	r3, r2
 8003144:	d223      	bcs.n	800318e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a1b      	ldr	r3, [r3, #32]
 800314a:	4618      	mov	r0, r3
 800314c:	f000 fdc8 	bl	8003ce0 <RCC_SetFlashLatencyFromMSIRange>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e3ce      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800315a:	4b7d      	ldr	r3, [pc, #500]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a7c      	ldr	r2, [pc, #496]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 8003160:	f043 0308 	orr.w	r3, r3, #8
 8003164:	6013      	str	r3, [r2, #0]
 8003166:	4b7a      	ldr	r3, [pc, #488]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a1b      	ldr	r3, [r3, #32]
 8003172:	4977      	ldr	r1, [pc, #476]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 8003174:	4313      	orrs	r3, r2
 8003176:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003178:	4b75      	ldr	r3, [pc, #468]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	69db      	ldr	r3, [r3, #28]
 8003184:	021b      	lsls	r3, r3, #8
 8003186:	4972      	ldr	r1, [pc, #456]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 8003188:	4313      	orrs	r3, r2
 800318a:	604b      	str	r3, [r1, #4]
 800318c:	e025      	b.n	80031da <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800318e:	4b70      	ldr	r3, [pc, #448]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a6f      	ldr	r2, [pc, #444]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 8003194:	f043 0308 	orr.w	r3, r3, #8
 8003198:	6013      	str	r3, [r2, #0]
 800319a:	4b6d      	ldr	r3, [pc, #436]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a1b      	ldr	r3, [r3, #32]
 80031a6:	496a      	ldr	r1, [pc, #424]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 80031a8:	4313      	orrs	r3, r2
 80031aa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031ac:	4b68      	ldr	r3, [pc, #416]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	69db      	ldr	r3, [r3, #28]
 80031b8:	021b      	lsls	r3, r3, #8
 80031ba:	4965      	ldr	r1, [pc, #404]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 80031bc:	4313      	orrs	r3, r2
 80031be:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d109      	bne.n	80031da <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a1b      	ldr	r3, [r3, #32]
 80031ca:	4618      	mov	r0, r3
 80031cc:	f000 fd88 	bl	8003ce0 <RCC_SetFlashLatencyFromMSIRange>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e38e      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80031da:	f000 fcbf 	bl	8003b5c <HAL_RCC_GetSysClockFreq>
 80031de:	4601      	mov	r1, r0
 80031e0:	4b5b      	ldr	r3, [pc, #364]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	091b      	lsrs	r3, r3, #4
 80031e6:	f003 030f 	and.w	r3, r3, #15
 80031ea:	4a5a      	ldr	r2, [pc, #360]	; (8003354 <HAL_RCC_OscConfig+0x29c>)
 80031ec:	5cd3      	ldrb	r3, [r2, r3]
 80031ee:	f003 031f 	and.w	r3, r3, #31
 80031f2:	fa21 f303 	lsr.w	r3, r1, r3
 80031f6:	4a58      	ldr	r2, [pc, #352]	; (8003358 <HAL_RCC_OscConfig+0x2a0>)
 80031f8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80031fa:	4b58      	ldr	r3, [pc, #352]	; (800335c <HAL_RCC_OscConfig+0x2a4>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4618      	mov	r0, r3
 8003200:	f7fe fe86 	bl	8001f10 <HAL_InitTick>
 8003204:	4603      	mov	r3, r0
 8003206:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003208:	7bfb      	ldrb	r3, [r7, #15]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d052      	beq.n	80032b4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800320e:	7bfb      	ldrb	r3, [r7, #15]
 8003210:	e372      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	699b      	ldr	r3, [r3, #24]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d032      	beq.n	8003280 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800321a:	4b4d      	ldr	r3, [pc, #308]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a4c      	ldr	r2, [pc, #304]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 8003220:	f043 0301 	orr.w	r3, r3, #1
 8003224:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003226:	f7fe fec3 	bl	8001fb0 <HAL_GetTick>
 800322a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800322c:	e008      	b.n	8003240 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800322e:	f7fe febf 	bl	8001fb0 <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b02      	cmp	r3, #2
 800323a:	d901      	bls.n	8003240 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e35b      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003240:	4b43      	ldr	r3, [pc, #268]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0302 	and.w	r3, r3, #2
 8003248:	2b00      	cmp	r3, #0
 800324a:	d0f0      	beq.n	800322e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800324c:	4b40      	ldr	r3, [pc, #256]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a3f      	ldr	r2, [pc, #252]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 8003252:	f043 0308 	orr.w	r3, r3, #8
 8003256:	6013      	str	r3, [r2, #0]
 8003258:	4b3d      	ldr	r3, [pc, #244]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6a1b      	ldr	r3, [r3, #32]
 8003264:	493a      	ldr	r1, [pc, #232]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 8003266:	4313      	orrs	r3, r2
 8003268:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800326a:	4b39      	ldr	r3, [pc, #228]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	69db      	ldr	r3, [r3, #28]
 8003276:	021b      	lsls	r3, r3, #8
 8003278:	4935      	ldr	r1, [pc, #212]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 800327a:	4313      	orrs	r3, r2
 800327c:	604b      	str	r3, [r1, #4]
 800327e:	e01a      	b.n	80032b6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003280:	4b33      	ldr	r3, [pc, #204]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a32      	ldr	r2, [pc, #200]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 8003286:	f023 0301 	bic.w	r3, r3, #1
 800328a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800328c:	f7fe fe90 	bl	8001fb0 <HAL_GetTick>
 8003290:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003292:	e008      	b.n	80032a6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003294:	f7fe fe8c 	bl	8001fb0 <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d901      	bls.n	80032a6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e328      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80032a6:	4b2a      	ldr	r3, [pc, #168]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 0302 	and.w	r3, r3, #2
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d1f0      	bne.n	8003294 <HAL_RCC_OscConfig+0x1dc>
 80032b2:	e000      	b.n	80032b6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80032b4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0301 	and.w	r3, r3, #1
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d073      	beq.n	80033aa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80032c2:	69bb      	ldr	r3, [r7, #24]
 80032c4:	2b08      	cmp	r3, #8
 80032c6:	d005      	beq.n	80032d4 <HAL_RCC_OscConfig+0x21c>
 80032c8:	69bb      	ldr	r3, [r7, #24]
 80032ca:	2b0c      	cmp	r3, #12
 80032cc:	d10e      	bne.n	80032ec <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	2b03      	cmp	r3, #3
 80032d2:	d10b      	bne.n	80032ec <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032d4:	4b1e      	ldr	r3, [pc, #120]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d063      	beq.n	80033a8 <HAL_RCC_OscConfig+0x2f0>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d15f      	bne.n	80033a8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e305      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032f4:	d106      	bne.n	8003304 <HAL_RCC_OscConfig+0x24c>
 80032f6:	4b16      	ldr	r3, [pc, #88]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a15      	ldr	r2, [pc, #84]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 80032fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003300:	6013      	str	r3, [r2, #0]
 8003302:	e01d      	b.n	8003340 <HAL_RCC_OscConfig+0x288>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800330c:	d10c      	bne.n	8003328 <HAL_RCC_OscConfig+0x270>
 800330e:	4b10      	ldr	r3, [pc, #64]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a0f      	ldr	r2, [pc, #60]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 8003314:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003318:	6013      	str	r3, [r2, #0]
 800331a:	4b0d      	ldr	r3, [pc, #52]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a0c      	ldr	r2, [pc, #48]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 8003320:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003324:	6013      	str	r3, [r2, #0]
 8003326:	e00b      	b.n	8003340 <HAL_RCC_OscConfig+0x288>
 8003328:	4b09      	ldr	r3, [pc, #36]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a08      	ldr	r2, [pc, #32]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 800332e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003332:	6013      	str	r3, [r2, #0]
 8003334:	4b06      	ldr	r3, [pc, #24]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a05      	ldr	r2, [pc, #20]	; (8003350 <HAL_RCC_OscConfig+0x298>)
 800333a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800333e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d01b      	beq.n	8003380 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003348:	f7fe fe32 	bl	8001fb0 <HAL_GetTick>
 800334c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800334e:	e010      	b.n	8003372 <HAL_RCC_OscConfig+0x2ba>
 8003350:	40021000 	.word	0x40021000
 8003354:	0800a2c4 	.word	0x0800a2c4
 8003358:	20000000 	.word	0x20000000
 800335c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003360:	f7fe fe26 	bl	8001fb0 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b64      	cmp	r3, #100	; 0x64
 800336c:	d901      	bls.n	8003372 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e2c2      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003372:	4baf      	ldr	r3, [pc, #700]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d0f0      	beq.n	8003360 <HAL_RCC_OscConfig+0x2a8>
 800337e:	e014      	b.n	80033aa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003380:	f7fe fe16 	bl	8001fb0 <HAL_GetTick>
 8003384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003386:	e008      	b.n	800339a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003388:	f7fe fe12 	bl	8001fb0 <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	2b64      	cmp	r3, #100	; 0x64
 8003394:	d901      	bls.n	800339a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e2ae      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800339a:	4ba5      	ldr	r3, [pc, #660]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d1f0      	bne.n	8003388 <HAL_RCC_OscConfig+0x2d0>
 80033a6:	e000      	b.n	80033aa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0302 	and.w	r3, r3, #2
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d060      	beq.n	8003478 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80033b6:	69bb      	ldr	r3, [r7, #24]
 80033b8:	2b04      	cmp	r3, #4
 80033ba:	d005      	beq.n	80033c8 <HAL_RCC_OscConfig+0x310>
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	2b0c      	cmp	r3, #12
 80033c0:	d119      	bne.n	80033f6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d116      	bne.n	80033f6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033c8:	4b99      	ldr	r3, [pc, #612]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d005      	beq.n	80033e0 <HAL_RCC_OscConfig+0x328>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d101      	bne.n	80033e0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e28b      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033e0:	4b93      	ldr	r3, [pc, #588]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	691b      	ldr	r3, [r3, #16]
 80033ec:	061b      	lsls	r3, r3, #24
 80033ee:	4990      	ldr	r1, [pc, #576]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80033f0:	4313      	orrs	r3, r2
 80033f2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033f4:	e040      	b.n	8003478 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	68db      	ldr	r3, [r3, #12]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d023      	beq.n	8003446 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033fe:	4b8c      	ldr	r3, [pc, #560]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a8b      	ldr	r2, [pc, #556]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003404:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003408:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800340a:	f7fe fdd1 	bl	8001fb0 <HAL_GetTick>
 800340e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003410:	e008      	b.n	8003424 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003412:	f7fe fdcd 	bl	8001fb0 <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	2b02      	cmp	r3, #2
 800341e:	d901      	bls.n	8003424 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003420:	2303      	movs	r3, #3
 8003422:	e269      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003424:	4b82      	ldr	r3, [pc, #520]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800342c:	2b00      	cmp	r3, #0
 800342e:	d0f0      	beq.n	8003412 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003430:	4b7f      	ldr	r3, [pc, #508]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	691b      	ldr	r3, [r3, #16]
 800343c:	061b      	lsls	r3, r3, #24
 800343e:	497c      	ldr	r1, [pc, #496]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003440:	4313      	orrs	r3, r2
 8003442:	604b      	str	r3, [r1, #4]
 8003444:	e018      	b.n	8003478 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003446:	4b7a      	ldr	r3, [pc, #488]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a79      	ldr	r2, [pc, #484]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 800344c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003450:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003452:	f7fe fdad 	bl	8001fb0 <HAL_GetTick>
 8003456:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003458:	e008      	b.n	800346c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800345a:	f7fe fda9 	bl	8001fb0 <HAL_GetTick>
 800345e:	4602      	mov	r2, r0
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	2b02      	cmp	r3, #2
 8003466:	d901      	bls.n	800346c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	e245      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800346c:	4b70      	ldr	r3, [pc, #448]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003474:	2b00      	cmp	r3, #0
 8003476:	d1f0      	bne.n	800345a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 0308 	and.w	r3, r3, #8
 8003480:	2b00      	cmp	r3, #0
 8003482:	d03c      	beq.n	80034fe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d01c      	beq.n	80034c6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800348c:	4b68      	ldr	r3, [pc, #416]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 800348e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003492:	4a67      	ldr	r2, [pc, #412]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003494:	f043 0301 	orr.w	r3, r3, #1
 8003498:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800349c:	f7fe fd88 	bl	8001fb0 <HAL_GetTick>
 80034a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034a2:	e008      	b.n	80034b6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034a4:	f7fe fd84 	bl	8001fb0 <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	2b02      	cmp	r3, #2
 80034b0:	d901      	bls.n	80034b6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	e220      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034b6:	4b5e      	ldr	r3, [pc, #376]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80034b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034bc:	f003 0302 	and.w	r3, r3, #2
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d0ef      	beq.n	80034a4 <HAL_RCC_OscConfig+0x3ec>
 80034c4:	e01b      	b.n	80034fe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034c6:	4b5a      	ldr	r3, [pc, #360]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80034c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034cc:	4a58      	ldr	r2, [pc, #352]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80034ce:	f023 0301 	bic.w	r3, r3, #1
 80034d2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034d6:	f7fe fd6b 	bl	8001fb0 <HAL_GetTick>
 80034da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034dc:	e008      	b.n	80034f0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034de:	f7fe fd67 	bl	8001fb0 <HAL_GetTick>
 80034e2:	4602      	mov	r2, r0
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	1ad3      	subs	r3, r2, r3
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d901      	bls.n	80034f0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	e203      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034f0:	4b4f      	ldr	r3, [pc, #316]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80034f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d1ef      	bne.n	80034de <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0304 	and.w	r3, r3, #4
 8003506:	2b00      	cmp	r3, #0
 8003508:	f000 80a6 	beq.w	8003658 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800350c:	2300      	movs	r3, #0
 800350e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003510:	4b47      	ldr	r3, [pc, #284]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003512:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003514:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003518:	2b00      	cmp	r3, #0
 800351a:	d10d      	bne.n	8003538 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800351c:	4b44      	ldr	r3, [pc, #272]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 800351e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003520:	4a43      	ldr	r2, [pc, #268]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003522:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003526:	6593      	str	r3, [r2, #88]	; 0x58
 8003528:	4b41      	ldr	r3, [pc, #260]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 800352a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800352c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003530:	60bb      	str	r3, [r7, #8]
 8003532:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003534:	2301      	movs	r3, #1
 8003536:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003538:	4b3e      	ldr	r3, [pc, #248]	; (8003634 <HAL_RCC_OscConfig+0x57c>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003540:	2b00      	cmp	r3, #0
 8003542:	d118      	bne.n	8003576 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003544:	4b3b      	ldr	r3, [pc, #236]	; (8003634 <HAL_RCC_OscConfig+0x57c>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a3a      	ldr	r2, [pc, #232]	; (8003634 <HAL_RCC_OscConfig+0x57c>)
 800354a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800354e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003550:	f7fe fd2e 	bl	8001fb0 <HAL_GetTick>
 8003554:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003556:	e008      	b.n	800356a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003558:	f7fe fd2a 	bl	8001fb0 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	2b02      	cmp	r3, #2
 8003564:	d901      	bls.n	800356a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e1c6      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800356a:	4b32      	ldr	r3, [pc, #200]	; (8003634 <HAL_RCC_OscConfig+0x57c>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003572:	2b00      	cmp	r3, #0
 8003574:	d0f0      	beq.n	8003558 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	2b01      	cmp	r3, #1
 800357c:	d108      	bne.n	8003590 <HAL_RCC_OscConfig+0x4d8>
 800357e:	4b2c      	ldr	r3, [pc, #176]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003580:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003584:	4a2a      	ldr	r2, [pc, #168]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003586:	f043 0301 	orr.w	r3, r3, #1
 800358a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800358e:	e024      	b.n	80035da <HAL_RCC_OscConfig+0x522>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	2b05      	cmp	r3, #5
 8003596:	d110      	bne.n	80035ba <HAL_RCC_OscConfig+0x502>
 8003598:	4b25      	ldr	r3, [pc, #148]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 800359a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800359e:	4a24      	ldr	r2, [pc, #144]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80035a0:	f043 0304 	orr.w	r3, r3, #4
 80035a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035a8:	4b21      	ldr	r3, [pc, #132]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80035aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035ae:	4a20      	ldr	r2, [pc, #128]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80035b0:	f043 0301 	orr.w	r3, r3, #1
 80035b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035b8:	e00f      	b.n	80035da <HAL_RCC_OscConfig+0x522>
 80035ba:	4b1d      	ldr	r3, [pc, #116]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80035bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035c0:	4a1b      	ldr	r2, [pc, #108]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80035c2:	f023 0301 	bic.w	r3, r3, #1
 80035c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035ca:	4b19      	ldr	r3, [pc, #100]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80035cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035d0:	4a17      	ldr	r2, [pc, #92]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 80035d2:	f023 0304 	bic.w	r3, r3, #4
 80035d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d016      	beq.n	8003610 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035e2:	f7fe fce5 	bl	8001fb0 <HAL_GetTick>
 80035e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035e8:	e00a      	b.n	8003600 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035ea:	f7fe fce1 	bl	8001fb0 <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d901      	bls.n	8003600 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80035fc:	2303      	movs	r3, #3
 80035fe:	e17b      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003600:	4b0b      	ldr	r3, [pc, #44]	; (8003630 <HAL_RCC_OscConfig+0x578>)
 8003602:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003606:	f003 0302 	and.w	r3, r3, #2
 800360a:	2b00      	cmp	r3, #0
 800360c:	d0ed      	beq.n	80035ea <HAL_RCC_OscConfig+0x532>
 800360e:	e01a      	b.n	8003646 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003610:	f7fe fcce 	bl	8001fb0 <HAL_GetTick>
 8003614:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003616:	e00f      	b.n	8003638 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003618:	f7fe fcca 	bl	8001fb0 <HAL_GetTick>
 800361c:	4602      	mov	r2, r0
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	1ad3      	subs	r3, r2, r3
 8003622:	f241 3288 	movw	r2, #5000	; 0x1388
 8003626:	4293      	cmp	r3, r2
 8003628:	d906      	bls.n	8003638 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e164      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
 800362e:	bf00      	nop
 8003630:	40021000 	.word	0x40021000
 8003634:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003638:	4ba8      	ldr	r3, [pc, #672]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 800363a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800363e:	f003 0302 	and.w	r3, r3, #2
 8003642:	2b00      	cmp	r3, #0
 8003644:	d1e8      	bne.n	8003618 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003646:	7ffb      	ldrb	r3, [r7, #31]
 8003648:	2b01      	cmp	r3, #1
 800364a:	d105      	bne.n	8003658 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800364c:	4ba3      	ldr	r3, [pc, #652]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 800364e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003650:	4aa2      	ldr	r2, [pc, #648]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 8003652:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003656:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0320 	and.w	r3, r3, #32
 8003660:	2b00      	cmp	r3, #0
 8003662:	d03c      	beq.n	80036de <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003668:	2b00      	cmp	r3, #0
 800366a:	d01c      	beq.n	80036a6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800366c:	4b9b      	ldr	r3, [pc, #620]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 800366e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003672:	4a9a      	ldr	r2, [pc, #616]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 8003674:	f043 0301 	orr.w	r3, r3, #1
 8003678:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800367c:	f7fe fc98 	bl	8001fb0 <HAL_GetTick>
 8003680:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003682:	e008      	b.n	8003696 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003684:	f7fe fc94 	bl	8001fb0 <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	2b02      	cmp	r3, #2
 8003690:	d901      	bls.n	8003696 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e130      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003696:	4b91      	ldr	r3, [pc, #580]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 8003698:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800369c:	f003 0302 	and.w	r3, r3, #2
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d0ef      	beq.n	8003684 <HAL_RCC_OscConfig+0x5cc>
 80036a4:	e01b      	b.n	80036de <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80036a6:	4b8d      	ldr	r3, [pc, #564]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 80036a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80036ac:	4a8b      	ldr	r2, [pc, #556]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 80036ae:	f023 0301 	bic.w	r3, r3, #1
 80036b2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036b6:	f7fe fc7b 	bl	8001fb0 <HAL_GetTick>
 80036ba:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80036bc:	e008      	b.n	80036d0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036be:	f7fe fc77 	bl	8001fb0 <HAL_GetTick>
 80036c2:	4602      	mov	r2, r0
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	1ad3      	subs	r3, r2, r3
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d901      	bls.n	80036d0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80036cc:	2303      	movs	r3, #3
 80036ce:	e113      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80036d0:	4b82      	ldr	r3, [pc, #520]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 80036d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80036d6:	f003 0302 	and.w	r3, r3, #2
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d1ef      	bne.n	80036be <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	f000 8107 	beq.w	80038f6 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	f040 80cb 	bne.w	8003888 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80036f2:	4b7a      	ldr	r3, [pc, #488]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	f003 0203 	and.w	r2, r3, #3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003702:	429a      	cmp	r2, r3
 8003704:	d12c      	bne.n	8003760 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003710:	3b01      	subs	r3, #1
 8003712:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003714:	429a      	cmp	r2, r3
 8003716:	d123      	bne.n	8003760 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003722:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003724:	429a      	cmp	r2, r3
 8003726:	d11b      	bne.n	8003760 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003732:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003734:	429a      	cmp	r2, r3
 8003736:	d113      	bne.n	8003760 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003742:	085b      	lsrs	r3, r3, #1
 8003744:	3b01      	subs	r3, #1
 8003746:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003748:	429a      	cmp	r2, r3
 800374a:	d109      	bne.n	8003760 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003756:	085b      	lsrs	r3, r3, #1
 8003758:	3b01      	subs	r3, #1
 800375a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800375c:	429a      	cmp	r2, r3
 800375e:	d06d      	beq.n	800383c <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003760:	69bb      	ldr	r3, [r7, #24]
 8003762:	2b0c      	cmp	r3, #12
 8003764:	d068      	beq.n	8003838 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003766:	4b5d      	ldr	r3, [pc, #372]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d105      	bne.n	800377e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003772:	4b5a      	ldr	r3, [pc, #360]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800377a:	2b00      	cmp	r3, #0
 800377c:	d001      	beq.n	8003782 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e0ba      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003782:	4b56      	ldr	r3, [pc, #344]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a55      	ldr	r2, [pc, #340]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 8003788:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800378c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800378e:	f7fe fc0f 	bl	8001fb0 <HAL_GetTick>
 8003792:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003794:	e008      	b.n	80037a8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003796:	f7fe fc0b 	bl	8001fb0 <HAL_GetTick>
 800379a:	4602      	mov	r2, r0
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	1ad3      	subs	r3, r2, r3
 80037a0:	2b02      	cmp	r3, #2
 80037a2:	d901      	bls.n	80037a8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e0a7      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037a8:	4b4c      	ldr	r3, [pc, #304]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d1f0      	bne.n	8003796 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037b4:	4b49      	ldr	r3, [pc, #292]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 80037b6:	68da      	ldr	r2, [r3, #12]
 80037b8:	4b49      	ldr	r3, [pc, #292]	; (80038e0 <HAL_RCC_OscConfig+0x828>)
 80037ba:	4013      	ands	r3, r2
 80037bc:	687a      	ldr	r2, [r7, #4]
 80037be:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80037c4:	3a01      	subs	r2, #1
 80037c6:	0112      	lsls	r2, r2, #4
 80037c8:	4311      	orrs	r1, r2
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80037ce:	0212      	lsls	r2, r2, #8
 80037d0:	4311      	orrs	r1, r2
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80037d6:	0852      	lsrs	r2, r2, #1
 80037d8:	3a01      	subs	r2, #1
 80037da:	0552      	lsls	r2, r2, #21
 80037dc:	4311      	orrs	r1, r2
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80037e2:	0852      	lsrs	r2, r2, #1
 80037e4:	3a01      	subs	r2, #1
 80037e6:	0652      	lsls	r2, r2, #25
 80037e8:	4311      	orrs	r1, r2
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80037ee:	06d2      	lsls	r2, r2, #27
 80037f0:	430a      	orrs	r2, r1
 80037f2:	493a      	ldr	r1, [pc, #232]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 80037f4:	4313      	orrs	r3, r2
 80037f6:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80037f8:	4b38      	ldr	r3, [pc, #224]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a37      	ldr	r2, [pc, #220]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 80037fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003802:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003804:	4b35      	ldr	r3, [pc, #212]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	4a34      	ldr	r2, [pc, #208]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 800380a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800380e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003810:	f7fe fbce 	bl	8001fb0 <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003816:	e008      	b.n	800382a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003818:	f7fe fbca 	bl	8001fb0 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b02      	cmp	r3, #2
 8003824:	d901      	bls.n	800382a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e066      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800382a:	4b2c      	ldr	r3, [pc, #176]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d0f0      	beq.n	8003818 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003836:	e05e      	b.n	80038f6 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e05d      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800383c:	4b27      	ldr	r3, [pc, #156]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d156      	bne.n	80038f6 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003848:	4b24      	ldr	r3, [pc, #144]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a23      	ldr	r2, [pc, #140]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 800384e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003852:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003854:	4b21      	ldr	r3, [pc, #132]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	4a20      	ldr	r2, [pc, #128]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 800385a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800385e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003860:	f7fe fba6 	bl	8001fb0 <HAL_GetTick>
 8003864:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003866:	e008      	b.n	800387a <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003868:	f7fe fba2 	bl	8001fb0 <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	2b02      	cmp	r3, #2
 8003874:	d901      	bls.n	800387a <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	e03e      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800387a:	4b18      	ldr	r3, [pc, #96]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d0f0      	beq.n	8003868 <HAL_RCC_OscConfig+0x7b0>
 8003886:	e036      	b.n	80038f6 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	2b0c      	cmp	r3, #12
 800388c:	d031      	beq.n	80038f2 <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800388e:	4b13      	ldr	r3, [pc, #76]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a12      	ldr	r2, [pc, #72]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 8003894:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003898:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800389a:	4b10      	ldr	r3, [pc, #64]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d105      	bne.n	80038b2 <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80038a6:	4b0d      	ldr	r3, [pc, #52]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 80038a8:	68db      	ldr	r3, [r3, #12]
 80038aa:	4a0c      	ldr	r2, [pc, #48]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 80038ac:	f023 0303 	bic.w	r3, r3, #3
 80038b0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80038b2:	4b0a      	ldr	r3, [pc, #40]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	4a09      	ldr	r2, [pc, #36]	; (80038dc <HAL_RCC_OscConfig+0x824>)
 80038b8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80038bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038c0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038c2:	f7fe fb75 	bl	8001fb0 <HAL_GetTick>
 80038c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038c8:	e00c      	b.n	80038e4 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038ca:	f7fe fb71 	bl	8001fb0 <HAL_GetTick>
 80038ce:	4602      	mov	r2, r0
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d905      	bls.n	80038e4 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 80038d8:	2303      	movs	r3, #3
 80038da:	e00d      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
 80038dc:	40021000 	.word	0x40021000
 80038e0:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038e4:	4b06      	ldr	r3, [pc, #24]	; (8003900 <HAL_RCC_OscConfig+0x848>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d1ec      	bne.n	80038ca <HAL_RCC_OscConfig+0x812>
 80038f0:	e001      	b.n	80038f6 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e000      	b.n	80038f8 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 80038f6:	2300      	movs	r3, #0
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3720      	adds	r7, #32
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	40021000 	.word	0x40021000

08003904 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b086      	sub	sp, #24
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800390e:	2300      	movs	r3, #0
 8003910:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d101      	bne.n	800391c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e10f      	b.n	8003b3c <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800391c:	4b89      	ldr	r3, [pc, #548]	; (8003b44 <HAL_RCC_ClockConfig+0x240>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 030f 	and.w	r3, r3, #15
 8003924:	683a      	ldr	r2, [r7, #0]
 8003926:	429a      	cmp	r2, r3
 8003928:	d910      	bls.n	800394c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800392a:	4b86      	ldr	r3, [pc, #536]	; (8003b44 <HAL_RCC_ClockConfig+0x240>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f023 020f 	bic.w	r2, r3, #15
 8003932:	4984      	ldr	r1, [pc, #528]	; (8003b44 <HAL_RCC_ClockConfig+0x240>)
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	4313      	orrs	r3, r2
 8003938:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800393a:	4b82      	ldr	r3, [pc, #520]	; (8003b44 <HAL_RCC_ClockConfig+0x240>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 030f 	and.w	r3, r3, #15
 8003942:	683a      	ldr	r2, [r7, #0]
 8003944:	429a      	cmp	r2, r3
 8003946:	d001      	beq.n	800394c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e0f7      	b.n	8003b3c <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0301 	and.w	r3, r3, #1
 8003954:	2b00      	cmp	r3, #0
 8003956:	f000 8089 	beq.w	8003a6c <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	2b03      	cmp	r3, #3
 8003960:	d133      	bne.n	80039ca <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003962:	4b79      	ldr	r3, [pc, #484]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d101      	bne.n	8003972 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e0e4      	b.n	8003b3c <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003972:	f000 fa0f 	bl	8003d94 <RCC_GetSysClockFreqFromPLLSource>
 8003976:	4602      	mov	r2, r0
 8003978:	4b74      	ldr	r3, [pc, #464]	; (8003b4c <HAL_RCC_ClockConfig+0x248>)
 800397a:	429a      	cmp	r2, r3
 800397c:	d955      	bls.n	8003a2a <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800397e:	4b72      	ldr	r3, [pc, #456]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d10a      	bne.n	80039a0 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800398a:	4b6f      	ldr	r3, [pc, #444]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003992:	4a6d      	ldr	r2, [pc, #436]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 8003994:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003998:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800399a:	2380      	movs	r3, #128	; 0x80
 800399c:	617b      	str	r3, [r7, #20]
 800399e:	e044      	b.n	8003a2a <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f003 0302 	and.w	r3, r3, #2
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d03e      	beq.n	8003a2a <HAL_RCC_ClockConfig+0x126>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d13a      	bne.n	8003a2a <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80039b4:	4b64      	ldr	r3, [pc, #400]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80039bc:	4a62      	ldr	r2, [pc, #392]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 80039be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039c2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80039c4:	2380      	movs	r3, #128	; 0x80
 80039c6:	617b      	str	r3, [r7, #20]
 80039c8:	e02f      	b.n	8003a2a <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	2b02      	cmp	r3, #2
 80039d0:	d107      	bne.n	80039e2 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039d2:	4b5d      	ldr	r3, [pc, #372]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d115      	bne.n	8003a0a <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e0ac      	b.n	8003b3c <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d107      	bne.n	80039fa <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039ea:	4b57      	ldr	r3, [pc, #348]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 0302 	and.w	r3, r3, #2
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d109      	bne.n	8003a0a <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e0a0      	b.n	8003b3c <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039fa:	4b53      	ldr	r3, [pc, #332]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e098      	b.n	8003b3c <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003a0a:	f000 f8a7 	bl	8003b5c <HAL_RCC_GetSysClockFreq>
 8003a0e:	4602      	mov	r2, r0
 8003a10:	4b4e      	ldr	r3, [pc, #312]	; (8003b4c <HAL_RCC_ClockConfig+0x248>)
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d909      	bls.n	8003a2a <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003a16:	4b4c      	ldr	r3, [pc, #304]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a1e:	4a4a      	ldr	r2, [pc, #296]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 8003a20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a24:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003a26:	2380      	movs	r3, #128	; 0x80
 8003a28:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003a2a:	4b47      	ldr	r3, [pc, #284]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	f023 0203 	bic.w	r2, r3, #3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	4944      	ldr	r1, [pc, #272]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a3c:	f7fe fab8 	bl	8001fb0 <HAL_GetTick>
 8003a40:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a42:	e00a      	b.n	8003a5a <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a44:	f7fe fab4 	bl	8001fb0 <HAL_GetTick>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d901      	bls.n	8003a5a <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e070      	b.n	8003b3c <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a5a:	4b3b      	ldr	r3, [pc, #236]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	f003 020c 	and.w	r2, r3, #12
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d1eb      	bne.n	8003a44 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0302 	and.w	r3, r3, #2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d009      	beq.n	8003a8c <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a78:	4b33      	ldr	r3, [pc, #204]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	4930      	ldr	r1, [pc, #192]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 8003a86:	4313      	orrs	r3, r2
 8003a88:	608b      	str	r3, [r1, #8]
 8003a8a:	e008      	b.n	8003a9e <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	2b80      	cmp	r3, #128	; 0x80
 8003a90:	d105      	bne.n	8003a9e <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003a92:	4b2d      	ldr	r3, [pc, #180]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	4a2c      	ldr	r2, [pc, #176]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 8003a98:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a9c:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a9e:	4b29      	ldr	r3, [pc, #164]	; (8003b44 <HAL_RCC_ClockConfig+0x240>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 030f 	and.w	r3, r3, #15
 8003aa6:	683a      	ldr	r2, [r7, #0]
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d210      	bcs.n	8003ace <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aac:	4b25      	ldr	r3, [pc, #148]	; (8003b44 <HAL_RCC_ClockConfig+0x240>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f023 020f 	bic.w	r2, r3, #15
 8003ab4:	4923      	ldr	r1, [pc, #140]	; (8003b44 <HAL_RCC_ClockConfig+0x240>)
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003abc:	4b21      	ldr	r3, [pc, #132]	; (8003b44 <HAL_RCC_ClockConfig+0x240>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 030f 	and.w	r3, r3, #15
 8003ac4:	683a      	ldr	r2, [r7, #0]
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d001      	beq.n	8003ace <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e036      	b.n	8003b3c <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0304 	and.w	r3, r3, #4
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d008      	beq.n	8003aec <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ada:	4b1b      	ldr	r3, [pc, #108]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	68db      	ldr	r3, [r3, #12]
 8003ae6:	4918      	ldr	r1, [pc, #96]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0308 	and.w	r3, r3, #8
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d009      	beq.n	8003b0c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003af8:	4b13      	ldr	r3, [pc, #76]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	691b      	ldr	r3, [r3, #16]
 8003b04:	00db      	lsls	r3, r3, #3
 8003b06:	4910      	ldr	r1, [pc, #64]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b0c:	f000 f826 	bl	8003b5c <HAL_RCC_GetSysClockFreq>
 8003b10:	4601      	mov	r1, r0
 8003b12:	4b0d      	ldr	r3, [pc, #52]	; (8003b48 <HAL_RCC_ClockConfig+0x244>)
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	091b      	lsrs	r3, r3, #4
 8003b18:	f003 030f 	and.w	r3, r3, #15
 8003b1c:	4a0c      	ldr	r2, [pc, #48]	; (8003b50 <HAL_RCC_ClockConfig+0x24c>)
 8003b1e:	5cd3      	ldrb	r3, [r2, r3]
 8003b20:	f003 031f 	and.w	r3, r3, #31
 8003b24:	fa21 f303 	lsr.w	r3, r1, r3
 8003b28:	4a0a      	ldr	r2, [pc, #40]	; (8003b54 <HAL_RCC_ClockConfig+0x250>)
 8003b2a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003b2c:	4b0a      	ldr	r3, [pc, #40]	; (8003b58 <HAL_RCC_ClockConfig+0x254>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4618      	mov	r0, r3
 8003b32:	f7fe f9ed 	bl	8001f10 <HAL_InitTick>
 8003b36:	4603      	mov	r3, r0
 8003b38:	73fb      	strb	r3, [r7, #15]

  return status;
 8003b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3718      	adds	r7, #24
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	40022000 	.word	0x40022000
 8003b48:	40021000 	.word	0x40021000
 8003b4c:	04c4b400 	.word	0x04c4b400
 8003b50:	0800a2c4 	.word	0x0800a2c4
 8003b54:	20000000 	.word	0x20000000
 8003b58:	20000004 	.word	0x20000004

08003b5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b089      	sub	sp, #36	; 0x24
 8003b60:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003b62:	2300      	movs	r3, #0
 8003b64:	61fb      	str	r3, [r7, #28]
 8003b66:	2300      	movs	r3, #0
 8003b68:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b6a:	4b3d      	ldr	r3, [pc, #244]	; (8003c60 <HAL_RCC_GetSysClockFreq+0x104>)
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	f003 030c 	and.w	r3, r3, #12
 8003b72:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b74:	4b3a      	ldr	r3, [pc, #232]	; (8003c60 <HAL_RCC_GetSysClockFreq+0x104>)
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	f003 0303 	and.w	r3, r3, #3
 8003b7c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d005      	beq.n	8003b90 <HAL_RCC_GetSysClockFreq+0x34>
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	2b0c      	cmp	r3, #12
 8003b88:	d121      	bne.n	8003bce <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d11e      	bne.n	8003bce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003b90:	4b33      	ldr	r3, [pc, #204]	; (8003c60 <HAL_RCC_GetSysClockFreq+0x104>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0308 	and.w	r3, r3, #8
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d107      	bne.n	8003bac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003b9c:	4b30      	ldr	r3, [pc, #192]	; (8003c60 <HAL_RCC_GetSysClockFreq+0x104>)
 8003b9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ba2:	0a1b      	lsrs	r3, r3, #8
 8003ba4:	f003 030f 	and.w	r3, r3, #15
 8003ba8:	61fb      	str	r3, [r7, #28]
 8003baa:	e005      	b.n	8003bb8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003bac:	4b2c      	ldr	r3, [pc, #176]	; (8003c60 <HAL_RCC_GetSysClockFreq+0x104>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	091b      	lsrs	r3, r3, #4
 8003bb2:	f003 030f 	and.w	r3, r3, #15
 8003bb6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003bb8:	4a2a      	ldr	r2, [pc, #168]	; (8003c64 <HAL_RCC_GetSysClockFreq+0x108>)
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bc0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d10d      	bne.n	8003be4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003bcc:	e00a      	b.n	8003be4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	2b04      	cmp	r3, #4
 8003bd2:	d102      	bne.n	8003bda <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003bd4:	4b24      	ldr	r3, [pc, #144]	; (8003c68 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003bd6:	61bb      	str	r3, [r7, #24]
 8003bd8:	e004      	b.n	8003be4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	2b08      	cmp	r3, #8
 8003bde:	d101      	bne.n	8003be4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003be0:	4b22      	ldr	r3, [pc, #136]	; (8003c6c <HAL_RCC_GetSysClockFreq+0x110>)
 8003be2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	2b0c      	cmp	r3, #12
 8003be8:	d133      	bne.n	8003c52 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003bea:	4b1d      	ldr	r3, [pc, #116]	; (8003c60 <HAL_RCC_GetSysClockFreq+0x104>)
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	f003 0303 	and.w	r3, r3, #3
 8003bf2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	2b02      	cmp	r3, #2
 8003bf8:	d002      	beq.n	8003c00 <HAL_RCC_GetSysClockFreq+0xa4>
 8003bfa:	2b03      	cmp	r3, #3
 8003bfc:	d003      	beq.n	8003c06 <HAL_RCC_GetSysClockFreq+0xaa>
 8003bfe:	e005      	b.n	8003c0c <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003c00:	4b19      	ldr	r3, [pc, #100]	; (8003c68 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003c02:	617b      	str	r3, [r7, #20]
      break;
 8003c04:	e005      	b.n	8003c12 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003c06:	4b19      	ldr	r3, [pc, #100]	; (8003c6c <HAL_RCC_GetSysClockFreq+0x110>)
 8003c08:	617b      	str	r3, [r7, #20]
      break;
 8003c0a:	e002      	b.n	8003c12 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003c0c:	69fb      	ldr	r3, [r7, #28]
 8003c0e:	617b      	str	r3, [r7, #20]
      break;
 8003c10:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c12:	4b13      	ldr	r3, [pc, #76]	; (8003c60 <HAL_RCC_GetSysClockFreq+0x104>)
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	091b      	lsrs	r3, r3, #4
 8003c18:	f003 030f 	and.w	r3, r3, #15
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003c20:	4b0f      	ldr	r3, [pc, #60]	; (8003c60 <HAL_RCC_GetSysClockFreq+0x104>)
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	0a1b      	lsrs	r3, r3, #8
 8003c26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c2a:	697a      	ldr	r2, [r7, #20]
 8003c2c:	fb02 f203 	mul.w	r2, r2, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c36:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c38:	4b09      	ldr	r3, [pc, #36]	; (8003c60 <HAL_RCC_GetSysClockFreq+0x104>)
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	0e5b      	lsrs	r3, r3, #25
 8003c3e:	f003 0303 	and.w	r3, r3, #3
 8003c42:	3301      	adds	r3, #1
 8003c44:	005b      	lsls	r3, r3, #1
 8003c46:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003c48:	697a      	ldr	r2, [r7, #20]
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c50:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003c52:	69bb      	ldr	r3, [r7, #24]
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3724      	adds	r7, #36	; 0x24
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr
 8003c60:	40021000 	.word	0x40021000
 8003c64:	0800a2dc 	.word	0x0800a2dc
 8003c68:	00f42400 	.word	0x00f42400
 8003c6c:	007a1200 	.word	0x007a1200

08003c70 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c70:	b480      	push	{r7}
 8003c72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c74:	4b03      	ldr	r3, [pc, #12]	; (8003c84 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c76:	681b      	ldr	r3, [r3, #0]
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	20000000 	.word	0x20000000

08003c88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003c8c:	f7ff fff0 	bl	8003c70 <HAL_RCC_GetHCLKFreq>
 8003c90:	4601      	mov	r1, r0
 8003c92:	4b06      	ldr	r3, [pc, #24]	; (8003cac <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	0a1b      	lsrs	r3, r3, #8
 8003c98:	f003 0307 	and.w	r3, r3, #7
 8003c9c:	4a04      	ldr	r2, [pc, #16]	; (8003cb0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c9e:	5cd3      	ldrb	r3, [r2, r3]
 8003ca0:	f003 031f 	and.w	r3, r3, #31
 8003ca4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	40021000 	.word	0x40021000
 8003cb0:	0800a2d4 	.word	0x0800a2d4

08003cb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003cb8:	f7ff ffda 	bl	8003c70 <HAL_RCC_GetHCLKFreq>
 8003cbc:	4601      	mov	r1, r0
 8003cbe:	4b06      	ldr	r3, [pc, #24]	; (8003cd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	0adb      	lsrs	r3, r3, #11
 8003cc4:	f003 0307 	and.w	r3, r3, #7
 8003cc8:	4a04      	ldr	r2, [pc, #16]	; (8003cdc <HAL_RCC_GetPCLK2Freq+0x28>)
 8003cca:	5cd3      	ldrb	r3, [r2, r3]
 8003ccc:	f003 031f 	and.w	r3, r3, #31
 8003cd0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	40021000 	.word	0x40021000
 8003cdc:	0800a2d4 	.word	0x0800a2d4

08003ce0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b086      	sub	sp, #24
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003ce8:	2300      	movs	r3, #0
 8003cea:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003cec:	4b27      	ldr	r3, [pc, #156]	; (8003d8c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003cee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d003      	beq.n	8003d00 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003cf8:	f7ff f90a 	bl	8002f10 <HAL_PWREx_GetVoltageRange>
 8003cfc:	6178      	str	r0, [r7, #20]
 8003cfe:	e014      	b.n	8003d2a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003d00:	4b22      	ldr	r3, [pc, #136]	; (8003d8c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003d02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d04:	4a21      	ldr	r2, [pc, #132]	; (8003d8c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003d06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d0a:	6593      	str	r3, [r2, #88]	; 0x58
 8003d0c:	4b1f      	ldr	r3, [pc, #124]	; (8003d8c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003d0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d14:	60fb      	str	r3, [r7, #12]
 8003d16:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003d18:	f7ff f8fa 	bl	8002f10 <HAL_PWREx_GetVoltageRange>
 8003d1c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003d1e:	4b1b      	ldr	r3, [pc, #108]	; (8003d8c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003d20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d22:	4a1a      	ldr	r2, [pc, #104]	; (8003d8c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003d24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d28:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d30:	d10b      	bne.n	8003d4a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2b80      	cmp	r3, #128	; 0x80
 8003d36:	d913      	bls.n	8003d60 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2ba0      	cmp	r3, #160	; 0xa0
 8003d3c:	d902      	bls.n	8003d44 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003d3e:	2302      	movs	r3, #2
 8003d40:	613b      	str	r3, [r7, #16]
 8003d42:	e00d      	b.n	8003d60 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003d44:	2301      	movs	r3, #1
 8003d46:	613b      	str	r3, [r7, #16]
 8003d48:	e00a      	b.n	8003d60 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2b7f      	cmp	r3, #127	; 0x7f
 8003d4e:	d902      	bls.n	8003d56 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003d50:	2302      	movs	r3, #2
 8003d52:	613b      	str	r3, [r7, #16]
 8003d54:	e004      	b.n	8003d60 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2b70      	cmp	r3, #112	; 0x70
 8003d5a:	d101      	bne.n	8003d60 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003d60:	4b0b      	ldr	r3, [pc, #44]	; (8003d90 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f023 020f 	bic.w	r2, r3, #15
 8003d68:	4909      	ldr	r1, [pc, #36]	; (8003d90 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003d70:	4b07      	ldr	r3, [pc, #28]	; (8003d90 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 030f 	and.w	r3, r3, #15
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d001      	beq.n	8003d82 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e000      	b.n	8003d84 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003d82:	2300      	movs	r3, #0
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3718      	adds	r7, #24
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	40021000 	.word	0x40021000
 8003d90:	40022000 	.word	0x40022000

08003d94 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b087      	sub	sp, #28
 8003d98:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8003d9e:	4b2d      	ldr	r3, [pc, #180]	; (8003e54 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003da0:	68db      	ldr	r3, [r3, #12]
 8003da2:	f003 0303 	and.w	r3, r3, #3
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	d118      	bne.n	8003ddc <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003daa:	4b2a      	ldr	r3, [pc, #168]	; (8003e54 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0308 	and.w	r3, r3, #8
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d107      	bne.n	8003dc6 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003db6:	4b27      	ldr	r3, [pc, #156]	; (8003e54 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003db8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dbc:	0a1b      	lsrs	r3, r3, #8
 8003dbe:	f003 030f 	and.w	r3, r3, #15
 8003dc2:	617b      	str	r3, [r7, #20]
 8003dc4:	e005      	b.n	8003dd2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003dc6:	4b23      	ldr	r3, [pc, #140]	; (8003e54 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	091b      	lsrs	r3, r3, #4
 8003dcc:	f003 030f 	and.w	r3, r3, #15
 8003dd0:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003dd2:	4a21      	ldr	r2, [pc, #132]	; (8003e58 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dda:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003ddc:	4b1d      	ldr	r3, [pc, #116]	; (8003e54 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	f003 0303 	and.w	r3, r3, #3
 8003de4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d002      	beq.n	8003df2 <RCC_GetSysClockFreqFromPLLSource+0x5e>
 8003dec:	2b03      	cmp	r3, #3
 8003dee:	d003      	beq.n	8003df8 <RCC_GetSysClockFreqFromPLLSource+0x64>
 8003df0:	e005      	b.n	8003dfe <RCC_GetSysClockFreqFromPLLSource+0x6a>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003df2:	4b1a      	ldr	r3, [pc, #104]	; (8003e5c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003df4:	613b      	str	r3, [r7, #16]
    break;
 8003df6:	e005      	b.n	8003e04 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003df8:	4b19      	ldr	r3, [pc, #100]	; (8003e60 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003dfa:	613b      	str	r3, [r7, #16]
    break;
 8003dfc:	e002      	b.n	8003e04 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	613b      	str	r3, [r7, #16]
    break;
 8003e02:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e04:	4b13      	ldr	r3, [pc, #76]	; (8003e54 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	091b      	lsrs	r3, r3, #4
 8003e0a:	f003 030f 	and.w	r3, r3, #15
 8003e0e:	3301      	adds	r3, #1
 8003e10:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003e12:	4b10      	ldr	r3, [pc, #64]	; (8003e54 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	0a1b      	lsrs	r3, r3, #8
 8003e18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e1c:	693a      	ldr	r2, [r7, #16]
 8003e1e:	fb02 f203 	mul.w	r2, r2, r3
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e28:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003e2a:	4b0a      	ldr	r3, [pc, #40]	; (8003e54 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003e2c:	68db      	ldr	r3, [r3, #12]
 8003e2e:	0e5b      	lsrs	r3, r3, #25
 8003e30:	f003 0303 	and.w	r3, r3, #3
 8003e34:	3301      	adds	r3, #1
 8003e36:	005b      	lsls	r3, r3, #1
 8003e38:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003e3a:	693a      	ldr	r2, [r7, #16]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e42:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003e44:	683b      	ldr	r3, [r7, #0]
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	371c      	adds	r7, #28
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr
 8003e52:	bf00      	nop
 8003e54:	40021000 	.word	0x40021000
 8003e58:	0800a2dc 	.word	0x0800a2dc
 8003e5c:	00f42400 	.word	0x00f42400
 8003e60:	007a1200 	.word	0x007a1200

08003e64 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b086      	sub	sp, #24
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e70:	2300      	movs	r3, #0
 8003e72:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d03d      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e84:	2b40      	cmp	r3, #64	; 0x40
 8003e86:	d00b      	beq.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8003e88:	2b40      	cmp	r3, #64	; 0x40
 8003e8a:	d804      	bhi.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d00e      	beq.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8003e90:	2b20      	cmp	r3, #32
 8003e92:	d015      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003e94:	e01d      	b.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8003e96:	2b60      	cmp	r3, #96	; 0x60
 8003e98:	d01e      	beq.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003e9a:	2b80      	cmp	r3, #128	; 0x80
 8003e9c:	d01c      	beq.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003e9e:	e018      	b.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003ea0:	4b86      	ldr	r3, [pc, #536]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	4a85      	ldr	r2, [pc, #532]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003ea6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003eaa:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003eac:	e015      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	3304      	adds	r3, #4
 8003eb2:	2100      	movs	r1, #0
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f000 fafd 	bl	80044b4 <RCCEx_PLLSAI1_Config>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ebe:	e00c      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	3320      	adds	r3, #32
 8003ec4:	2100      	movs	r1, #0
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f000 fbe4 	bl	8004694 <RCCEx_PLLSAI2_Config>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ed0:	e003      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	74fb      	strb	r3, [r7, #19]
      break;
 8003ed6:	e000      	b.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 8003ed8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003eda:	7cfb      	ldrb	r3, [r7, #19]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d10b      	bne.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ee0:	4b76      	ldr	r3, [pc, #472]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003ee2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003ee6:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003eee:	4973      	ldr	r1, [pc, #460]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003ef6:	e001      	b.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ef8:	7cfb      	ldrb	r3, [r7, #19]
 8003efa:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d042      	beq.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f10:	d00f      	beq.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0xce>
 8003f12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f16:	d805      	bhi.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d011      	beq.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8003f1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f20:	d017      	beq.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0xee>
 8003f22:	e01f      	b.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8003f24:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f28:	d01f      	beq.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003f2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f2e:	d01c      	beq.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003f30:	e018      	b.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f32:	4b62      	ldr	r3, [pc, #392]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	4a61      	ldr	r2, [pc, #388]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003f38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f3c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f3e:	e015      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	3304      	adds	r3, #4
 8003f44:	2100      	movs	r1, #0
 8003f46:	4618      	mov	r0, r3
 8003f48:	f000 fab4 	bl	80044b4 <RCCEx_PLLSAI1_Config>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f50:	e00c      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	3320      	adds	r3, #32
 8003f56:	2100      	movs	r1, #0
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f000 fb9b 	bl	8004694 <RCCEx_PLLSAI2_Config>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f62:	e003      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	74fb      	strb	r3, [r7, #19]
      break;
 8003f68:	e000      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 8003f6a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f6c:	7cfb      	ldrb	r3, [r7, #19]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d10b      	bne.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003f72:	4b52      	ldr	r3, [pc, #328]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003f74:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003f78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f80:	494e      	ldr	r1, [pc, #312]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003f88:	e001      	b.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f8a:	7cfb      	ldrb	r3, [r7, #19]
 8003f8c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	f000 809f 	beq.w	80040da <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003fa0:	4b46      	ldr	r3, [pc, #280]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003fa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fa4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d101      	bne.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003fac:	2301      	movs	r3, #1
 8003fae:	e000      	b.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00d      	beq.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fb6:	4b41      	ldr	r3, [pc, #260]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003fb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fba:	4a40      	ldr	r2, [pc, #256]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003fbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fc0:	6593      	str	r3, [r2, #88]	; 0x58
 8003fc2:	4b3e      	ldr	r3, [pc, #248]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003fc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fca:	60bb      	str	r3, [r7, #8]
 8003fcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003fd2:	4b3b      	ldr	r3, [pc, #236]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a3a      	ldr	r2, [pc, #232]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003fd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fdc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003fde:	f7fd ffe7 	bl	8001fb0 <HAL_GetTick>
 8003fe2:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003fe4:	e009      	b.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fe6:	f7fd ffe3 	bl	8001fb0 <HAL_GetTick>
 8003fea:	4602      	mov	r2, r0
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	1ad3      	subs	r3, r2, r3
 8003ff0:	2b02      	cmp	r3, #2
 8003ff2:	d902      	bls.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	74fb      	strb	r3, [r7, #19]
        break;
 8003ff8:	e005      	b.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ffa:	4b31      	ldr	r3, [pc, #196]	; (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004002:	2b00      	cmp	r3, #0
 8004004:	d0ef      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 8004006:	7cfb      	ldrb	r3, [r7, #19]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d15b      	bne.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800400c:	4b2b      	ldr	r3, [pc, #172]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800400e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004012:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004016:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d01f      	beq.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004024:	697a      	ldr	r2, [r7, #20]
 8004026:	429a      	cmp	r2, r3
 8004028:	d019      	beq.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800402a:	4b24      	ldr	r3, [pc, #144]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800402c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004030:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004034:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004036:	4b21      	ldr	r3, [pc, #132]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800403c:	4a1f      	ldr	r2, [pc, #124]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800403e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004042:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004046:	4b1d      	ldr	r3, [pc, #116]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004048:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800404c:	4a1b      	ldr	r2, [pc, #108]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800404e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004052:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004056:	4a19      	ldr	r2, [pc, #100]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	f003 0301 	and.w	r3, r3, #1
 8004064:	2b00      	cmp	r3, #0
 8004066:	d016      	beq.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004068:	f7fd ffa2 	bl	8001fb0 <HAL_GetTick>
 800406c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800406e:	e00b      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004070:	f7fd ff9e 	bl	8001fb0 <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	f241 3288 	movw	r2, #5000	; 0x1388
 800407e:	4293      	cmp	r3, r2
 8004080:	d902      	bls.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 8004082:	2303      	movs	r3, #3
 8004084:	74fb      	strb	r3, [r7, #19]
            break;
 8004086:	e006      	b.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004088:	4b0c      	ldr	r3, [pc, #48]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800408a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800408e:	f003 0302 	and.w	r3, r3, #2
 8004092:	2b00      	cmp	r3, #0
 8004094:	d0ec      	beq.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 8004096:	7cfb      	ldrb	r3, [r7, #19]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d10c      	bne.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800409c:	4b07      	ldr	r3, [pc, #28]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800409e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ac:	4903      	ldr	r1, [pc, #12]	; (80040bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80040b4:	e008      	b.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80040b6:	7cfb      	ldrb	r3, [r7, #19]
 80040b8:	74bb      	strb	r3, [r7, #18]
 80040ba:	e005      	b.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80040bc:	40021000 	.word	0x40021000
 80040c0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040c4:	7cfb      	ldrb	r3, [r7, #19]
 80040c6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040c8:	7c7b      	ldrb	r3, [r7, #17]
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d105      	bne.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040ce:	4ba0      	ldr	r3, [pc, #640]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040d2:	4a9f      	ldr	r2, [pc, #636]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040d8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 0301 	and.w	r3, r3, #1
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d00a      	beq.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80040e6:	4b9a      	ldr	r3, [pc, #616]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040ec:	f023 0203 	bic.w	r2, r3, #3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040f4:	4996      	ldr	r1, [pc, #600]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0302 	and.w	r3, r3, #2
 8004104:	2b00      	cmp	r3, #0
 8004106:	d00a      	beq.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004108:	4b91      	ldr	r3, [pc, #580]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800410a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800410e:	f023 020c 	bic.w	r2, r3, #12
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004116:	498e      	ldr	r1, [pc, #568]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004118:	4313      	orrs	r3, r2
 800411a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0304 	and.w	r3, r3, #4
 8004126:	2b00      	cmp	r3, #0
 8004128:	d00a      	beq.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800412a:	4b89      	ldr	r3, [pc, #548]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800412c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004130:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004138:	4985      	ldr	r1, [pc, #532]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800413a:	4313      	orrs	r3, r2
 800413c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 0308 	and.w	r3, r3, #8
 8004148:	2b00      	cmp	r3, #0
 800414a:	d00a      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800414c:	4b80      	ldr	r3, [pc, #512]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800414e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004152:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800415a:	497d      	ldr	r1, [pc, #500]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800415c:	4313      	orrs	r3, r2
 800415e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0310 	and.w	r3, r3, #16
 800416a:	2b00      	cmp	r3, #0
 800416c:	d00a      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800416e:	4b78      	ldr	r3, [pc, #480]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004170:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004174:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800417c:	4974      	ldr	r1, [pc, #464]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800417e:	4313      	orrs	r3, r2
 8004180:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0320 	and.w	r3, r3, #32
 800418c:	2b00      	cmp	r3, #0
 800418e:	d00a      	beq.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004190:	4b6f      	ldr	r3, [pc, #444]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004192:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004196:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800419e:	496c      	ldr	r1, [pc, #432]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041a0:	4313      	orrs	r3, r2
 80041a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d00a      	beq.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80041b2:	4b67      	ldr	r3, [pc, #412]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041b8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80041c0:	4963      	ldr	r1, [pc, #396]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d00a      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80041d4:	4b5e      	ldr	r3, [pc, #376]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80041e2:	495b      	ldr	r1, [pc, #364]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041e4:	4313      	orrs	r3, r2
 80041e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d00a      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80041f6:	4b56      	ldr	r3, [pc, #344]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041fc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004204:	4952      	ldr	r1, [pc, #328]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004206:	4313      	orrs	r3, r2
 8004208:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004214:	2b00      	cmp	r3, #0
 8004216:	d00a      	beq.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004218:	4b4d      	ldr	r3, [pc, #308]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800421a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800421e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004226:	494a      	ldr	r1, [pc, #296]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004228:	4313      	orrs	r3, r2
 800422a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004236:	2b00      	cmp	r3, #0
 8004238:	d00a      	beq.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800423a:	4b45      	ldr	r3, [pc, #276]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800423c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004240:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004248:	4941      	ldr	r1, [pc, #260]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800424a:	4313      	orrs	r3, r2
 800424c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004258:	2b00      	cmp	r3, #0
 800425a:	d00a      	beq.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800425c:	4b3c      	ldr	r3, [pc, #240]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800425e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004262:	f023 0203 	bic.w	r2, r3, #3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800426a:	4939      	ldr	r1, [pc, #228]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800426c:	4313      	orrs	r3, r2
 800426e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d028      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800427e:	4b34      	ldr	r3, [pc, #208]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004280:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004284:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800428c:	4930      	ldr	r1, [pc, #192]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800428e:	4313      	orrs	r3, r2
 8004290:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004298:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800429c:	d106      	bne.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800429e:	4b2c      	ldr	r3, [pc, #176]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	4a2b      	ldr	r2, [pc, #172]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80042a8:	60d3      	str	r3, [r2, #12]
 80042aa:	e011      	b.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042b0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80042b4:	d10c      	bne.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	3304      	adds	r3, #4
 80042ba:	2101      	movs	r1, #1
 80042bc:	4618      	mov	r0, r3
 80042be:	f000 f8f9 	bl	80044b4 <RCCEx_PLLSAI1_Config>
 80042c2:	4603      	mov	r3, r0
 80042c4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80042c6:	7cfb      	ldrb	r3, [r7, #19]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d001      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 80042cc:	7cfb      	ldrb	r3, [r7, #19]
 80042ce:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d04d      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80042e4:	d108      	bne.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80042e6:	4b1a      	ldr	r3, [pc, #104]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80042ec:	4a18      	ldr	r2, [pc, #96]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042f2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80042f6:	e012      	b.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 80042f8:	4b15      	ldr	r3, [pc, #84]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80042fe:	4a14      	ldr	r2, [pc, #80]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004300:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004304:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004308:	4b11      	ldr	r3, [pc, #68]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800430a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800430e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004316:	490e      	ldr	r1, [pc, #56]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004318:	4313      	orrs	r3, r2
 800431a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004322:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004326:	d106      	bne.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004328:	4b09      	ldr	r3, [pc, #36]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	4a08      	ldr	r2, [pc, #32]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800432e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004332:	60d3      	str	r3, [r2, #12]
 8004334:	e020      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800433a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800433e:	d109      	bne.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004340:	4b03      	ldr	r3, [pc, #12]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	4a02      	ldr	r2, [pc, #8]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004346:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800434a:	60d3      	str	r3, [r2, #12]
 800434c:	e014      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800434e:	bf00      	nop
 8004350:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004358:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800435c:	d10c      	bne.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	3304      	adds	r3, #4
 8004362:	2101      	movs	r1, #1
 8004364:	4618      	mov	r0, r3
 8004366:	f000 f8a5 	bl	80044b4 <RCCEx_PLLSAI1_Config>
 800436a:	4603      	mov	r3, r0
 800436c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800436e:	7cfb      	ldrb	r3, [r7, #19]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d001      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004374:	7cfb      	ldrb	r3, [r7, #19]
 8004376:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004380:	2b00      	cmp	r3, #0
 8004382:	d028      	beq.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004384:	4b4a      	ldr	r3, [pc, #296]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004386:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800438a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004392:	4947      	ldr	r1, [pc, #284]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004394:	4313      	orrs	r3, r2
 8004396:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800439e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80043a2:	d106      	bne.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043a4:	4b42      	ldr	r3, [pc, #264]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	4a41      	ldr	r2, [pc, #260]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80043aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80043ae:	60d3      	str	r3, [r2, #12]
 80043b0:	e011      	b.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80043b6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80043ba:	d10c      	bne.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	3304      	adds	r3, #4
 80043c0:	2101      	movs	r1, #1
 80043c2:	4618      	mov	r0, r3
 80043c4:	f000 f876 	bl	80044b4 <RCCEx_PLLSAI1_Config>
 80043c8:	4603      	mov	r3, r0
 80043ca:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80043cc:	7cfb      	ldrb	r3, [r7, #19]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d001      	beq.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 80043d2:	7cfb      	ldrb	r3, [r7, #19]
 80043d4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d01e      	beq.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80043e2:	4b33      	ldr	r3, [pc, #204]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80043e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043e8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80043f2:	492f      	ldr	r1, [pc, #188]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80043f4:	4313      	orrs	r3, r2
 80043f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004400:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004404:	d10c      	bne.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	3304      	adds	r3, #4
 800440a:	2102      	movs	r1, #2
 800440c:	4618      	mov	r0, r3
 800440e:	f000 f851 	bl	80044b4 <RCCEx_PLLSAI1_Config>
 8004412:	4603      	mov	r3, r0
 8004414:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004416:	7cfb      	ldrb	r3, [r7, #19]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d001      	beq.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 800441c:	7cfb      	ldrb	r3, [r7, #19]
 800441e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004428:	2b00      	cmp	r3, #0
 800442a:	d00b      	beq.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800442c:	4b20      	ldr	r3, [pc, #128]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800442e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004432:	f023 0204 	bic.w	r2, r3, #4
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800443c:	491c      	ldr	r1, [pc, #112]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800443e:	4313      	orrs	r3, r2
 8004440:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800444c:	2b00      	cmp	r3, #0
 800444e:	d00b      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004450:	4b17      	ldr	r3, [pc, #92]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004452:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004456:	f023 0218 	bic.w	r2, r3, #24
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004460:	4913      	ldr	r1, [pc, #76]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004462:	4313      	orrs	r3, r2
 8004464:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d017      	beq.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004474:	4b0e      	ldr	r3, [pc, #56]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004476:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800447a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004484:	490a      	ldr	r1, [pc, #40]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004486:	4313      	orrs	r3, r2
 8004488:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004492:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004496:	d105      	bne.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004498:	4b05      	ldr	r3, [pc, #20]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	4a04      	ldr	r2, [pc, #16]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800449e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80044a2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80044a4:	7cbb      	ldrb	r3, [r7, #18]
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3718      	adds	r7, #24
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	40021000 	.word	0x40021000

080044b4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b084      	sub	sp, #16
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044be:	2300      	movs	r3, #0
 80044c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80044c2:	4b70      	ldr	r3, [pc, #448]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	f003 0303 	and.w	r3, r3, #3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00e      	beq.n	80044ec <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80044ce:	4b6d      	ldr	r3, [pc, #436]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	f003 0203 	and.w	r2, r3, #3
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	429a      	cmp	r2, r3
 80044dc:	d103      	bne.n	80044e6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
       ||
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d13f      	bne.n	8004566 <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	73fb      	strb	r3, [r7, #15]
 80044ea:	e03c      	b.n	8004566 <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2b02      	cmp	r3, #2
 80044f2:	d00c      	beq.n	800450e <RCCEx_PLLSAI1_Config+0x5a>
 80044f4:	2b03      	cmp	r3, #3
 80044f6:	d013      	beq.n	8004520 <RCCEx_PLLSAI1_Config+0x6c>
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d120      	bne.n	800453e <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80044fc:	4b61      	ldr	r3, [pc, #388]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f003 0302 	and.w	r3, r3, #2
 8004504:	2b00      	cmp	r3, #0
 8004506:	d11d      	bne.n	8004544 <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800450c:	e01a      	b.n	8004544 <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800450e:	4b5d      	ldr	r3, [pc, #372]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004516:	2b00      	cmp	r3, #0
 8004518:	d116      	bne.n	8004548 <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800451e:	e013      	b.n	8004548 <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004520:	4b58      	ldr	r3, [pc, #352]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d10f      	bne.n	800454c <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800452c:	4b55      	ldr	r3, [pc, #340]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d109      	bne.n	800454c <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800453c:	e006      	b.n	800454c <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	73fb      	strb	r3, [r7, #15]
      break;
 8004542:	e004      	b.n	800454e <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8004544:	bf00      	nop
 8004546:	e002      	b.n	800454e <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8004548:	bf00      	nop
 800454a:	e000      	b.n	800454e <RCCEx_PLLSAI1_Config+0x9a>
      break;
 800454c:	bf00      	nop
    }

    if(status == HAL_OK)
 800454e:	7bfb      	ldrb	r3, [r7, #15]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d108      	bne.n	8004566 <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004554:	4b4b      	ldr	r3, [pc, #300]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	f023 0203 	bic.w	r2, r3, #3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4948      	ldr	r1, [pc, #288]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004562:	4313      	orrs	r3, r2
 8004564:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004566:	7bfb      	ldrb	r3, [r7, #15]
 8004568:	2b00      	cmp	r3, #0
 800456a:	f040 8086 	bne.w	800467a <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800456e:	4b45      	ldr	r3, [pc, #276]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a44      	ldr	r2, [pc, #272]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004574:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004578:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800457a:	f7fd fd19 	bl	8001fb0 <HAL_GetTick>
 800457e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004580:	e009      	b.n	8004596 <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004582:	f7fd fd15 	bl	8001fb0 <HAL_GetTick>
 8004586:	4602      	mov	r2, r0
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	2b02      	cmp	r3, #2
 800458e:	d902      	bls.n	8004596 <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8004590:	2303      	movs	r3, #3
 8004592:	73fb      	strb	r3, [r7, #15]
        break;
 8004594:	e005      	b.n	80045a2 <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004596:	4b3b      	ldr	r3, [pc, #236]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1ef      	bne.n	8004582 <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 80045a2:	7bfb      	ldrb	r3, [r7, #15]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d168      	bne.n	800467a <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d113      	bne.n	80045d6 <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045ae:	4b35      	ldr	r3, [pc, #212]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 80045b0:	691a      	ldr	r2, [r3, #16]
 80045b2:	4b35      	ldr	r3, [pc, #212]	; (8004688 <RCCEx_PLLSAI1_Config+0x1d4>)
 80045b4:	4013      	ands	r3, r2
 80045b6:	687a      	ldr	r2, [r7, #4]
 80045b8:	6892      	ldr	r2, [r2, #8]
 80045ba:	0211      	lsls	r1, r2, #8
 80045bc:	687a      	ldr	r2, [r7, #4]
 80045be:	68d2      	ldr	r2, [r2, #12]
 80045c0:	06d2      	lsls	r2, r2, #27
 80045c2:	4311      	orrs	r1, r2
 80045c4:	687a      	ldr	r2, [r7, #4]
 80045c6:	6852      	ldr	r2, [r2, #4]
 80045c8:	3a01      	subs	r2, #1
 80045ca:	0112      	lsls	r2, r2, #4
 80045cc:	430a      	orrs	r2, r1
 80045ce:	492d      	ldr	r1, [pc, #180]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 80045d0:	4313      	orrs	r3, r2
 80045d2:	610b      	str	r3, [r1, #16]
 80045d4:	e02d      	b.n	8004632 <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d115      	bne.n	8004608 <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045dc:	4b29      	ldr	r3, [pc, #164]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 80045de:	691a      	ldr	r2, [r3, #16]
 80045e0:	4b2a      	ldr	r3, [pc, #168]	; (800468c <RCCEx_PLLSAI1_Config+0x1d8>)
 80045e2:	4013      	ands	r3, r2
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	6892      	ldr	r2, [r2, #8]
 80045e8:	0211      	lsls	r1, r2, #8
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	6912      	ldr	r2, [r2, #16]
 80045ee:	0852      	lsrs	r2, r2, #1
 80045f0:	3a01      	subs	r2, #1
 80045f2:	0552      	lsls	r2, r2, #21
 80045f4:	4311      	orrs	r1, r2
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	6852      	ldr	r2, [r2, #4]
 80045fa:	3a01      	subs	r2, #1
 80045fc:	0112      	lsls	r2, r2, #4
 80045fe:	430a      	orrs	r2, r1
 8004600:	4920      	ldr	r1, [pc, #128]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004602:	4313      	orrs	r3, r2
 8004604:	610b      	str	r3, [r1, #16]
 8004606:	e014      	b.n	8004632 <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004608:	4b1e      	ldr	r3, [pc, #120]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 800460a:	691a      	ldr	r2, [r3, #16]
 800460c:	4b20      	ldr	r3, [pc, #128]	; (8004690 <RCCEx_PLLSAI1_Config+0x1dc>)
 800460e:	4013      	ands	r3, r2
 8004610:	687a      	ldr	r2, [r7, #4]
 8004612:	6892      	ldr	r2, [r2, #8]
 8004614:	0211      	lsls	r1, r2, #8
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	6952      	ldr	r2, [r2, #20]
 800461a:	0852      	lsrs	r2, r2, #1
 800461c:	3a01      	subs	r2, #1
 800461e:	0652      	lsls	r2, r2, #25
 8004620:	4311      	orrs	r1, r2
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	6852      	ldr	r2, [r2, #4]
 8004626:	3a01      	subs	r2, #1
 8004628:	0112      	lsls	r2, r2, #4
 800462a:	430a      	orrs	r2, r1
 800462c:	4915      	ldr	r1, [pc, #84]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 800462e:	4313      	orrs	r3, r2
 8004630:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004632:	4b14      	ldr	r3, [pc, #80]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a13      	ldr	r2, [pc, #76]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004638:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800463c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800463e:	f7fd fcb7 	bl	8001fb0 <HAL_GetTick>
 8004642:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004644:	e009      	b.n	800465a <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004646:	f7fd fcb3 	bl	8001fb0 <HAL_GetTick>
 800464a:	4602      	mov	r2, r0
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	2b02      	cmp	r3, #2
 8004652:	d902      	bls.n	800465a <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8004654:	2303      	movs	r3, #3
 8004656:	73fb      	strb	r3, [r7, #15]
          break;
 8004658:	e005      	b.n	8004666 <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800465a:	4b0a      	ldr	r3, [pc, #40]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d0ef      	beq.n	8004646 <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8004666:	7bfb      	ldrb	r3, [r7, #15]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d106      	bne.n	800467a <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800466c:	4b05      	ldr	r3, [pc, #20]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 800466e:	691a      	ldr	r2, [r3, #16]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	699b      	ldr	r3, [r3, #24]
 8004674:	4903      	ldr	r1, [pc, #12]	; (8004684 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004676:	4313      	orrs	r3, r2
 8004678:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800467a:	7bfb      	ldrb	r3, [r7, #15]
}
 800467c:	4618      	mov	r0, r3
 800467e:	3710      	adds	r7, #16
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}
 8004684:	40021000 	.word	0x40021000
 8004688:	07ff800f 	.word	0x07ff800f
 800468c:	ff9f800f 	.word	0xff9f800f
 8004690:	f9ff800f 	.word	0xf9ff800f

08004694 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800469e:	2300      	movs	r3, #0
 80046a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80046a2:	4b70      	ldr	r3, [pc, #448]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	f003 0303 	and.w	r3, r3, #3
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d00e      	beq.n	80046cc <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80046ae:	4b6d      	ldr	r3, [pc, #436]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	f003 0203 	and.w	r2, r3, #3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d103      	bne.n	80046c6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
       ||
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d13f      	bne.n	8004746 <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	73fb      	strb	r3, [r7, #15]
 80046ca:	e03c      	b.n	8004746 <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2b02      	cmp	r3, #2
 80046d2:	d00c      	beq.n	80046ee <RCCEx_PLLSAI2_Config+0x5a>
 80046d4:	2b03      	cmp	r3, #3
 80046d6:	d013      	beq.n	8004700 <RCCEx_PLLSAI2_Config+0x6c>
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d120      	bne.n	800471e <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80046dc:	4b61      	ldr	r3, [pc, #388]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0302 	and.w	r3, r3, #2
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d11d      	bne.n	8004724 <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046ec:	e01a      	b.n	8004724 <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80046ee:	4b5d      	ldr	r3, [pc, #372]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d116      	bne.n	8004728 <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046fe:	e013      	b.n	8004728 <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004700:	4b58      	ldr	r3, [pc, #352]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004708:	2b00      	cmp	r3, #0
 800470a:	d10f      	bne.n	800472c <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800470c:	4b55      	ldr	r3, [pc, #340]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004714:	2b00      	cmp	r3, #0
 8004716:	d109      	bne.n	800472c <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800471c:	e006      	b.n	800472c <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	73fb      	strb	r3, [r7, #15]
      break;
 8004722:	e004      	b.n	800472e <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8004724:	bf00      	nop
 8004726:	e002      	b.n	800472e <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8004728:	bf00      	nop
 800472a:	e000      	b.n	800472e <RCCEx_PLLSAI2_Config+0x9a>
      break;
 800472c:	bf00      	nop
    }

    if(status == HAL_OK)
 800472e:	7bfb      	ldrb	r3, [r7, #15]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d108      	bne.n	8004746 <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004734:	4b4b      	ldr	r3, [pc, #300]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	f023 0203 	bic.w	r2, r3, #3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4948      	ldr	r1, [pc, #288]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004742:	4313      	orrs	r3, r2
 8004744:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004746:	7bfb      	ldrb	r3, [r7, #15]
 8004748:	2b00      	cmp	r3, #0
 800474a:	f040 8086 	bne.w	800485a <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800474e:	4b45      	ldr	r3, [pc, #276]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a44      	ldr	r2, [pc, #272]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004754:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004758:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800475a:	f7fd fc29 	bl	8001fb0 <HAL_GetTick>
 800475e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004760:	e009      	b.n	8004776 <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004762:	f7fd fc25 	bl	8001fb0 <HAL_GetTick>
 8004766:	4602      	mov	r2, r0
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	2b02      	cmp	r3, #2
 800476e:	d902      	bls.n	8004776 <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8004770:	2303      	movs	r3, #3
 8004772:	73fb      	strb	r3, [r7, #15]
        break;
 8004774:	e005      	b.n	8004782 <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004776:	4b3b      	ldr	r3, [pc, #236]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d1ef      	bne.n	8004762 <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8004782:	7bfb      	ldrb	r3, [r7, #15]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d168      	bne.n	800485a <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d113      	bne.n	80047b6 <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800478e:	4b35      	ldr	r3, [pc, #212]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004790:	695a      	ldr	r2, [r3, #20]
 8004792:	4b35      	ldr	r3, [pc, #212]	; (8004868 <RCCEx_PLLSAI2_Config+0x1d4>)
 8004794:	4013      	ands	r3, r2
 8004796:	687a      	ldr	r2, [r7, #4]
 8004798:	6892      	ldr	r2, [r2, #8]
 800479a:	0211      	lsls	r1, r2, #8
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	68d2      	ldr	r2, [r2, #12]
 80047a0:	06d2      	lsls	r2, r2, #27
 80047a2:	4311      	orrs	r1, r2
 80047a4:	687a      	ldr	r2, [r7, #4]
 80047a6:	6852      	ldr	r2, [r2, #4]
 80047a8:	3a01      	subs	r2, #1
 80047aa:	0112      	lsls	r2, r2, #4
 80047ac:	430a      	orrs	r2, r1
 80047ae:	492d      	ldr	r1, [pc, #180]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 80047b0:	4313      	orrs	r3, r2
 80047b2:	614b      	str	r3, [r1, #20]
 80047b4:	e02d      	b.n	8004812 <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d115      	bne.n	80047e8 <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80047bc:	4b29      	ldr	r3, [pc, #164]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 80047be:	695a      	ldr	r2, [r3, #20]
 80047c0:	4b2a      	ldr	r3, [pc, #168]	; (800486c <RCCEx_PLLSAI2_Config+0x1d8>)
 80047c2:	4013      	ands	r3, r2
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	6892      	ldr	r2, [r2, #8]
 80047c8:	0211      	lsls	r1, r2, #8
 80047ca:	687a      	ldr	r2, [r7, #4]
 80047cc:	6912      	ldr	r2, [r2, #16]
 80047ce:	0852      	lsrs	r2, r2, #1
 80047d0:	3a01      	subs	r2, #1
 80047d2:	0552      	lsls	r2, r2, #21
 80047d4:	4311      	orrs	r1, r2
 80047d6:	687a      	ldr	r2, [r7, #4]
 80047d8:	6852      	ldr	r2, [r2, #4]
 80047da:	3a01      	subs	r2, #1
 80047dc:	0112      	lsls	r2, r2, #4
 80047de:	430a      	orrs	r2, r1
 80047e0:	4920      	ldr	r1, [pc, #128]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 80047e2:	4313      	orrs	r3, r2
 80047e4:	614b      	str	r3, [r1, #20]
 80047e6:	e014      	b.n	8004812 <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80047e8:	4b1e      	ldr	r3, [pc, #120]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 80047ea:	695a      	ldr	r2, [r3, #20]
 80047ec:	4b20      	ldr	r3, [pc, #128]	; (8004870 <RCCEx_PLLSAI2_Config+0x1dc>)
 80047ee:	4013      	ands	r3, r2
 80047f0:	687a      	ldr	r2, [r7, #4]
 80047f2:	6892      	ldr	r2, [r2, #8]
 80047f4:	0211      	lsls	r1, r2, #8
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	6952      	ldr	r2, [r2, #20]
 80047fa:	0852      	lsrs	r2, r2, #1
 80047fc:	3a01      	subs	r2, #1
 80047fe:	0652      	lsls	r2, r2, #25
 8004800:	4311      	orrs	r1, r2
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	6852      	ldr	r2, [r2, #4]
 8004806:	3a01      	subs	r2, #1
 8004808:	0112      	lsls	r2, r2, #4
 800480a:	430a      	orrs	r2, r1
 800480c:	4915      	ldr	r1, [pc, #84]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 800480e:	4313      	orrs	r3, r2
 8004810:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004812:	4b14      	ldr	r3, [pc, #80]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a13      	ldr	r2, [pc, #76]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004818:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800481c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800481e:	f7fd fbc7 	bl	8001fb0 <HAL_GetTick>
 8004822:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004824:	e009      	b.n	800483a <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004826:	f7fd fbc3 	bl	8001fb0 <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	2b02      	cmp	r3, #2
 8004832:	d902      	bls.n	800483a <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8004834:	2303      	movs	r3, #3
 8004836:	73fb      	strb	r3, [r7, #15]
          break;
 8004838:	e005      	b.n	8004846 <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800483a:	4b0a      	ldr	r3, [pc, #40]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d0ef      	beq.n	8004826 <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8004846:	7bfb      	ldrb	r3, [r7, #15]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d106      	bne.n	800485a <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800484c:	4b05      	ldr	r3, [pc, #20]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 800484e:	695a      	ldr	r2, [r3, #20]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	699b      	ldr	r3, [r3, #24]
 8004854:	4903      	ldr	r1, [pc, #12]	; (8004864 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004856:	4313      	orrs	r3, r2
 8004858:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800485a:	7bfb      	ldrb	r3, [r7, #15]
}
 800485c:	4618      	mov	r0, r3
 800485e:	3710      	adds	r7, #16
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}
 8004864:	40021000 	.word	0x40021000
 8004868:	07ff800f 	.word	0x07ff800f
 800486c:	ff9f800f 	.word	0xff9f800f
 8004870:	f9ff800f 	.word	0xf9ff800f

08004874 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b082      	sub	sp, #8
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d101      	bne.n	8004886 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e042      	b.n	800490c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800488c:	2b00      	cmp	r3, #0
 800488e:	d106      	bne.n	800489e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f7fd f98b 	bl	8001bb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2224      	movs	r2, #36	; 0x24
 80048a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f022 0201 	bic.w	r2, r2, #1
 80048b4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 f994 	bl	8004be4 <UART_SetConfig>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d101      	bne.n	80048c6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e022      	b.n	800490c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d002      	beq.n	80048d4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 fc5a 	bl	8005188 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	685a      	ldr	r2, [r3, #4]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80048e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	689a      	ldr	r2, [r3, #8]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80048f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f042 0201 	orr.w	r2, r2, #1
 8004902:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	f000 fce1 	bl	80052cc <UART_CheckIdleState>
 800490a:	4603      	mov	r3, r0
}
 800490c:	4618      	mov	r0, r3
 800490e:	3708      	adds	r7, #8
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b08a      	sub	sp, #40	; 0x28
 8004918:	af02      	add	r7, sp, #8
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	603b      	str	r3, [r7, #0]
 8004920:	4613      	mov	r3, r2
 8004922:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800492a:	2b20      	cmp	r3, #32
 800492c:	f040 8084 	bne.w	8004a38 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d002      	beq.n	800493c <HAL_UART_Transmit+0x28>
 8004936:	88fb      	ldrh	r3, [r7, #6]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d101      	bne.n	8004940 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	e07c      	b.n	8004a3a <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004946:	2b01      	cmp	r3, #1
 8004948:	d101      	bne.n	800494e <HAL_UART_Transmit+0x3a>
 800494a:	2302      	movs	r3, #2
 800494c:	e075      	b.n	8004a3a <HAL_UART_Transmit+0x126>
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2201      	movs	r2, #1
 8004952:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2200      	movs	r2, #0
 800495a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2221      	movs	r2, #33	; 0x21
 8004962:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8004966:	f7fd fb23 	bl	8001fb0 <HAL_GetTick>
 800496a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	88fa      	ldrh	r2, [r7, #6]
 8004970:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	88fa      	ldrh	r2, [r7, #6]
 8004978:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004984:	d108      	bne.n	8004998 <HAL_UART_Transmit+0x84>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	691b      	ldr	r3, [r3, #16]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d104      	bne.n	8004998 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800498e:	2300      	movs	r3, #0
 8004990:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	61bb      	str	r3, [r7, #24]
 8004996:	e003      	b.n	80049a0 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800499c:	2300      	movs	r3, #0
 800499e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 80049a8:	e02d      	b.n	8004a06 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	9300      	str	r3, [sp, #0]
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	2200      	movs	r2, #0
 80049b2:	2180      	movs	r1, #128	; 0x80
 80049b4:	68f8      	ldr	r0, [r7, #12]
 80049b6:	f000 fcd1 	bl	800535c <UART_WaitOnFlagUntilTimeout>
 80049ba:	4603      	mov	r3, r0
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d001      	beq.n	80049c4 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e03a      	b.n	8004a3a <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 80049c4:	69fb      	ldr	r3, [r7, #28]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d10b      	bne.n	80049e2 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80049ca:	69bb      	ldr	r3, [r7, #24]
 80049cc:	881a      	ldrh	r2, [r3, #0]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049d6:	b292      	uxth	r2, r2
 80049d8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80049da:	69bb      	ldr	r3, [r7, #24]
 80049dc:	3302      	adds	r3, #2
 80049de:	61bb      	str	r3, [r7, #24]
 80049e0:	e008      	b.n	80049f4 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	781a      	ldrb	r2, [r3, #0]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	b292      	uxth	r2, r2
 80049ec:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	3301      	adds	r3, #1
 80049f2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80049fa:	b29b      	uxth	r3, r3
 80049fc:	3b01      	subs	r3, #1
 80049fe:	b29a      	uxth	r2, r3
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004a0c:	b29b      	uxth	r3, r3
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d1cb      	bne.n	80049aa <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	9300      	str	r3, [sp, #0]
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	2140      	movs	r1, #64	; 0x40
 8004a1c:	68f8      	ldr	r0, [r7, #12]
 8004a1e:	f000 fc9d 	bl	800535c <UART_WaitOnFlagUntilTimeout>
 8004a22:	4603      	mov	r3, r0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d001      	beq.n	8004a2c <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8004a28:	2303      	movs	r3, #3
 8004a2a:	e006      	b.n	8004a3a <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2220      	movs	r2, #32
 8004a30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8004a34:	2300      	movs	r3, #0
 8004a36:	e000      	b.n	8004a3a <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004a38:	2302      	movs	r3, #2
  }
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3720      	adds	r7, #32
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}

08004a42 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a42:	b580      	push	{r7, lr}
 8004a44:	b08a      	sub	sp, #40	; 0x28
 8004a46:	af02      	add	r7, sp, #8
 8004a48:	60f8      	str	r0, [r7, #12]
 8004a4a:	60b9      	str	r1, [r7, #8]
 8004a4c:	603b      	str	r3, [r7, #0]
 8004a4e:	4613      	mov	r3, r2
 8004a50:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a58:	2b20      	cmp	r3, #32
 8004a5a:	f040 80be 	bne.w	8004bda <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d002      	beq.n	8004a6a <HAL_UART_Receive+0x28>
 8004a64:	88fb      	ldrh	r3, [r7, #6]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d101      	bne.n	8004a6e <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e0b6      	b.n	8004bdc <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	d101      	bne.n	8004a7c <HAL_UART_Receive+0x3a>
 8004a78:	2302      	movs	r3, #2
 8004a7a:	e0af      	b.n	8004bdc <HAL_UART_Receive+0x19a>
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2200      	movs	r2, #0
 8004a88:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2222      	movs	r2, #34	; 0x22
 8004a90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8004a94:	f7fd fa8c 	bl	8001fb0 <HAL_GetTick>
 8004a98:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	88fa      	ldrh	r2, [r7, #6]
 8004a9e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	88fa      	ldrh	r2, [r7, #6]
 8004aa6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ab2:	d10e      	bne.n	8004ad2 <HAL_UART_Receive+0x90>
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	691b      	ldr	r3, [r3, #16]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d105      	bne.n	8004ac8 <HAL_UART_Receive+0x86>
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004ac2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004ac6:	e02d      	b.n	8004b24 <HAL_UART_Receive+0xe2>
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	22ff      	movs	r2, #255	; 0xff
 8004acc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004ad0:	e028      	b.n	8004b24 <HAL_UART_Receive+0xe2>
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d10d      	bne.n	8004af6 <HAL_UART_Receive+0xb4>
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	691b      	ldr	r3, [r3, #16]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d104      	bne.n	8004aec <HAL_UART_Receive+0xaa>
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	22ff      	movs	r2, #255	; 0xff
 8004ae6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004aea:	e01b      	b.n	8004b24 <HAL_UART_Receive+0xe2>
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	227f      	movs	r2, #127	; 0x7f
 8004af0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004af4:	e016      	b.n	8004b24 <HAL_UART_Receive+0xe2>
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004afe:	d10d      	bne.n	8004b1c <HAL_UART_Receive+0xda>
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	691b      	ldr	r3, [r3, #16]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d104      	bne.n	8004b12 <HAL_UART_Receive+0xd0>
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	227f      	movs	r2, #127	; 0x7f
 8004b0c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004b10:	e008      	b.n	8004b24 <HAL_UART_Receive+0xe2>
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	223f      	movs	r2, #63	; 0x3f
 8004b16:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004b1a:	e003      	b.n	8004b24 <HAL_UART_Receive+0xe2>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8004b2a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b34:	d108      	bne.n	8004b48 <HAL_UART_Receive+0x106>
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d104      	bne.n	8004b48 <HAL_UART_Receive+0x106>
    {
      pdata8bits  = NULL;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	61bb      	str	r3, [r7, #24]
 8004b46:	e003      	b.n	8004b50 <HAL_UART_Receive+0x10e>
    }
    else
    {
      pdata8bits  = pData;
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2200      	movs	r2, #0
 8004b54:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004b58:	e033      	b.n	8004bc2 <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	9300      	str	r3, [sp, #0]
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	2200      	movs	r2, #0
 8004b62:	2120      	movs	r1, #32
 8004b64:	68f8      	ldr	r0, [r7, #12]
 8004b66:	f000 fbf9 	bl	800535c <UART_WaitOnFlagUntilTimeout>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d001      	beq.n	8004b74 <HAL_UART_Receive+0x132>
      {
        return HAL_TIMEOUT;
 8004b70:	2303      	movs	r3, #3
 8004b72:	e033      	b.n	8004bdc <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d10c      	bne.n	8004b94 <HAL_UART_Receive+0x152>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004b80:	b29a      	uxth	r2, r3
 8004b82:	8a7b      	ldrh	r3, [r7, #18]
 8004b84:	4013      	ands	r3, r2
 8004b86:	b29a      	uxth	r2, r3
 8004b88:	69bb      	ldr	r3, [r7, #24]
 8004b8a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004b8c:	69bb      	ldr	r3, [r7, #24]
 8004b8e:	3302      	adds	r3, #2
 8004b90:	61bb      	str	r3, [r7, #24]
 8004b92:	e00d      	b.n	8004bb0 <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	b2da      	uxtb	r2, r3
 8004b9e:	8a7b      	ldrh	r3, [r7, #18]
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	4013      	ands	r3, r2
 8004ba4:	b2da      	uxtb	r2, r3
 8004ba6:	69fb      	ldr	r3, [r7, #28]
 8004ba8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004baa:	69fb      	ldr	r3, [r7, #28]
 8004bac:	3301      	adds	r3, #1
 8004bae:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004bb6:	b29b      	uxth	r3, r3
 8004bb8:	3b01      	subs	r3, #1
 8004bba:	b29a      	uxth	r2, r3
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1c5      	bne.n	8004b5a <HAL_UART_Receive+0x118>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2220      	movs	r2, #32
 8004bd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	e000      	b.n	8004bdc <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8004bda:	2302      	movs	r3, #2
  }
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3720      	adds	r7, #32
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004be4:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8004be8:	b088      	sub	sp, #32
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	689a      	ldr	r2, [r3, #8]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	691b      	ldr	r3, [r3, #16]
 8004bfa:	431a      	orrs	r2, r3
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	695b      	ldr	r3, [r3, #20]
 8004c00:	431a      	orrs	r2, r3
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	69db      	ldr	r3, [r3, #28]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c0e:	69fa      	ldr	r2, [r7, #28]
 8004c10:	4313      	orrs	r3, r2
 8004c12:	61fb      	str	r3, [r7, #28]
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	4bb1      	ldr	r3, [pc, #708]	; (8004ee0 <UART_SetConfig+0x2fc>)
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	6812      	ldr	r2, [r2, #0]
 8004c22:	69f9      	ldr	r1, [r7, #28]
 8004c24:	430b      	orrs	r3, r1
 8004c26:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	68da      	ldr	r2, [r3, #12]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	430a      	orrs	r2, r1
 8004c3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	699b      	ldr	r3, [r3, #24]
 8004c42:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4aa6      	ldr	r2, [pc, #664]	; (8004ee4 <UART_SetConfig+0x300>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d004      	beq.n	8004c58 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a1b      	ldr	r3, [r3, #32]
 8004c52:	69fa      	ldr	r2, [r7, #28]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004c62:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	6812      	ldr	r2, [r2, #0]
 8004c6a:	69f9      	ldr	r1, [r7, #28]
 8004c6c:	430b      	orrs	r3, r1
 8004c6e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c76:	f023 010f 	bic.w	r1, r3, #15
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	430a      	orrs	r2, r1
 8004c84:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a97      	ldr	r2, [pc, #604]	; (8004ee8 <UART_SetConfig+0x304>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d121      	bne.n	8004cd4 <UART_SetConfig+0xf0>
 8004c90:	4b96      	ldr	r3, [pc, #600]	; (8004eec <UART_SetConfig+0x308>)
 8004c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c96:	f003 0303 	and.w	r3, r3, #3
 8004c9a:	2b03      	cmp	r3, #3
 8004c9c:	d816      	bhi.n	8004ccc <UART_SetConfig+0xe8>
 8004c9e:	a201      	add	r2, pc, #4	; (adr r2, 8004ca4 <UART_SetConfig+0xc0>)
 8004ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ca4:	08004cb5 	.word	0x08004cb5
 8004ca8:	08004cc1 	.word	0x08004cc1
 8004cac:	08004cbb 	.word	0x08004cbb
 8004cb0:	08004cc7 	.word	0x08004cc7
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	76fb      	strb	r3, [r7, #27]
 8004cb8:	e0e8      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004cba:	2302      	movs	r3, #2
 8004cbc:	76fb      	strb	r3, [r7, #27]
 8004cbe:	e0e5      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004cc0:	2304      	movs	r3, #4
 8004cc2:	76fb      	strb	r3, [r7, #27]
 8004cc4:	e0e2      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004cc6:	2308      	movs	r3, #8
 8004cc8:	76fb      	strb	r3, [r7, #27]
 8004cca:	e0df      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004ccc:	2310      	movs	r3, #16
 8004cce:	76fb      	strb	r3, [r7, #27]
 8004cd0:	bf00      	nop
 8004cd2:	e0db      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a85      	ldr	r2, [pc, #532]	; (8004ef0 <UART_SetConfig+0x30c>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d134      	bne.n	8004d48 <UART_SetConfig+0x164>
 8004cde:	4b83      	ldr	r3, [pc, #524]	; (8004eec <UART_SetConfig+0x308>)
 8004ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ce4:	f003 030c 	and.w	r3, r3, #12
 8004ce8:	2b0c      	cmp	r3, #12
 8004cea:	d829      	bhi.n	8004d40 <UART_SetConfig+0x15c>
 8004cec:	a201      	add	r2, pc, #4	; (adr r2, 8004cf4 <UART_SetConfig+0x110>)
 8004cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cf2:	bf00      	nop
 8004cf4:	08004d29 	.word	0x08004d29
 8004cf8:	08004d41 	.word	0x08004d41
 8004cfc:	08004d41 	.word	0x08004d41
 8004d00:	08004d41 	.word	0x08004d41
 8004d04:	08004d35 	.word	0x08004d35
 8004d08:	08004d41 	.word	0x08004d41
 8004d0c:	08004d41 	.word	0x08004d41
 8004d10:	08004d41 	.word	0x08004d41
 8004d14:	08004d2f 	.word	0x08004d2f
 8004d18:	08004d41 	.word	0x08004d41
 8004d1c:	08004d41 	.word	0x08004d41
 8004d20:	08004d41 	.word	0x08004d41
 8004d24:	08004d3b 	.word	0x08004d3b
 8004d28:	2300      	movs	r3, #0
 8004d2a:	76fb      	strb	r3, [r7, #27]
 8004d2c:	e0ae      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004d2e:	2302      	movs	r3, #2
 8004d30:	76fb      	strb	r3, [r7, #27]
 8004d32:	e0ab      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004d34:	2304      	movs	r3, #4
 8004d36:	76fb      	strb	r3, [r7, #27]
 8004d38:	e0a8      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004d3a:	2308      	movs	r3, #8
 8004d3c:	76fb      	strb	r3, [r7, #27]
 8004d3e:	e0a5      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004d40:	2310      	movs	r3, #16
 8004d42:	76fb      	strb	r3, [r7, #27]
 8004d44:	bf00      	nop
 8004d46:	e0a1      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a69      	ldr	r2, [pc, #420]	; (8004ef4 <UART_SetConfig+0x310>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d120      	bne.n	8004d94 <UART_SetConfig+0x1b0>
 8004d52:	4b66      	ldr	r3, [pc, #408]	; (8004eec <UART_SetConfig+0x308>)
 8004d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d58:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004d5c:	2b10      	cmp	r3, #16
 8004d5e:	d00f      	beq.n	8004d80 <UART_SetConfig+0x19c>
 8004d60:	2b10      	cmp	r3, #16
 8004d62:	d802      	bhi.n	8004d6a <UART_SetConfig+0x186>
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d005      	beq.n	8004d74 <UART_SetConfig+0x190>
 8004d68:	e010      	b.n	8004d8c <UART_SetConfig+0x1a8>
 8004d6a:	2b20      	cmp	r3, #32
 8004d6c:	d005      	beq.n	8004d7a <UART_SetConfig+0x196>
 8004d6e:	2b30      	cmp	r3, #48	; 0x30
 8004d70:	d009      	beq.n	8004d86 <UART_SetConfig+0x1a2>
 8004d72:	e00b      	b.n	8004d8c <UART_SetConfig+0x1a8>
 8004d74:	2300      	movs	r3, #0
 8004d76:	76fb      	strb	r3, [r7, #27]
 8004d78:	e088      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004d7a:	2302      	movs	r3, #2
 8004d7c:	76fb      	strb	r3, [r7, #27]
 8004d7e:	e085      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004d80:	2304      	movs	r3, #4
 8004d82:	76fb      	strb	r3, [r7, #27]
 8004d84:	e082      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004d86:	2308      	movs	r3, #8
 8004d88:	76fb      	strb	r3, [r7, #27]
 8004d8a:	e07f      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004d8c:	2310      	movs	r3, #16
 8004d8e:	76fb      	strb	r3, [r7, #27]
 8004d90:	bf00      	nop
 8004d92:	e07b      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a57      	ldr	r2, [pc, #348]	; (8004ef8 <UART_SetConfig+0x314>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d120      	bne.n	8004de0 <UART_SetConfig+0x1fc>
 8004d9e:	4b53      	ldr	r3, [pc, #332]	; (8004eec <UART_SetConfig+0x308>)
 8004da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004da4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004da8:	2b40      	cmp	r3, #64	; 0x40
 8004daa:	d00f      	beq.n	8004dcc <UART_SetConfig+0x1e8>
 8004dac:	2b40      	cmp	r3, #64	; 0x40
 8004dae:	d802      	bhi.n	8004db6 <UART_SetConfig+0x1d2>
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d005      	beq.n	8004dc0 <UART_SetConfig+0x1dc>
 8004db4:	e010      	b.n	8004dd8 <UART_SetConfig+0x1f4>
 8004db6:	2b80      	cmp	r3, #128	; 0x80
 8004db8:	d005      	beq.n	8004dc6 <UART_SetConfig+0x1e2>
 8004dba:	2bc0      	cmp	r3, #192	; 0xc0
 8004dbc:	d009      	beq.n	8004dd2 <UART_SetConfig+0x1ee>
 8004dbe:	e00b      	b.n	8004dd8 <UART_SetConfig+0x1f4>
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	76fb      	strb	r3, [r7, #27]
 8004dc4:	e062      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004dc6:	2302      	movs	r3, #2
 8004dc8:	76fb      	strb	r3, [r7, #27]
 8004dca:	e05f      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004dcc:	2304      	movs	r3, #4
 8004dce:	76fb      	strb	r3, [r7, #27]
 8004dd0:	e05c      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004dd2:	2308      	movs	r3, #8
 8004dd4:	76fb      	strb	r3, [r7, #27]
 8004dd6:	e059      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004dd8:	2310      	movs	r3, #16
 8004dda:	76fb      	strb	r3, [r7, #27]
 8004ddc:	bf00      	nop
 8004dde:	e055      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a45      	ldr	r2, [pc, #276]	; (8004efc <UART_SetConfig+0x318>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d124      	bne.n	8004e34 <UART_SetConfig+0x250>
 8004dea:	4b40      	ldr	r3, [pc, #256]	; (8004eec <UART_SetConfig+0x308>)
 8004dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004df0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004df4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004df8:	d012      	beq.n	8004e20 <UART_SetConfig+0x23c>
 8004dfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004dfe:	d802      	bhi.n	8004e06 <UART_SetConfig+0x222>
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d007      	beq.n	8004e14 <UART_SetConfig+0x230>
 8004e04:	e012      	b.n	8004e2c <UART_SetConfig+0x248>
 8004e06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e0a:	d006      	beq.n	8004e1a <UART_SetConfig+0x236>
 8004e0c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e10:	d009      	beq.n	8004e26 <UART_SetConfig+0x242>
 8004e12:	e00b      	b.n	8004e2c <UART_SetConfig+0x248>
 8004e14:	2300      	movs	r3, #0
 8004e16:	76fb      	strb	r3, [r7, #27]
 8004e18:	e038      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004e1a:	2302      	movs	r3, #2
 8004e1c:	76fb      	strb	r3, [r7, #27]
 8004e1e:	e035      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004e20:	2304      	movs	r3, #4
 8004e22:	76fb      	strb	r3, [r7, #27]
 8004e24:	e032      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004e26:	2308      	movs	r3, #8
 8004e28:	76fb      	strb	r3, [r7, #27]
 8004e2a:	e02f      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004e2c:	2310      	movs	r3, #16
 8004e2e:	76fb      	strb	r3, [r7, #27]
 8004e30:	bf00      	nop
 8004e32:	e02b      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a2a      	ldr	r2, [pc, #168]	; (8004ee4 <UART_SetConfig+0x300>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d124      	bne.n	8004e88 <UART_SetConfig+0x2a4>
 8004e3e:	4b2b      	ldr	r3, [pc, #172]	; (8004eec <UART_SetConfig+0x308>)
 8004e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e44:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004e48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e4c:	d012      	beq.n	8004e74 <UART_SetConfig+0x290>
 8004e4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e52:	d802      	bhi.n	8004e5a <UART_SetConfig+0x276>
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d007      	beq.n	8004e68 <UART_SetConfig+0x284>
 8004e58:	e012      	b.n	8004e80 <UART_SetConfig+0x29c>
 8004e5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e5e:	d006      	beq.n	8004e6e <UART_SetConfig+0x28a>
 8004e60:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004e64:	d009      	beq.n	8004e7a <UART_SetConfig+0x296>
 8004e66:	e00b      	b.n	8004e80 <UART_SetConfig+0x29c>
 8004e68:	2300      	movs	r3, #0
 8004e6a:	76fb      	strb	r3, [r7, #27]
 8004e6c:	e00e      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004e6e:	2302      	movs	r3, #2
 8004e70:	76fb      	strb	r3, [r7, #27]
 8004e72:	e00b      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004e74:	2304      	movs	r3, #4
 8004e76:	76fb      	strb	r3, [r7, #27]
 8004e78:	e008      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004e7a:	2308      	movs	r3, #8
 8004e7c:	76fb      	strb	r3, [r7, #27]
 8004e7e:	e005      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004e80:	2310      	movs	r3, #16
 8004e82:	76fb      	strb	r3, [r7, #27]
 8004e84:	bf00      	nop
 8004e86:	e001      	b.n	8004e8c <UART_SetConfig+0x2a8>
 8004e88:	2310      	movs	r3, #16
 8004e8a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a14      	ldr	r2, [pc, #80]	; (8004ee4 <UART_SetConfig+0x300>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	f040 80a1 	bne.w	8004fda <UART_SetConfig+0x3f6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004e98:	7efb      	ldrb	r3, [r7, #27]
 8004e9a:	2b08      	cmp	r3, #8
 8004e9c:	d836      	bhi.n	8004f0c <UART_SetConfig+0x328>
 8004e9e:	a201      	add	r2, pc, #4	; (adr r2, 8004ea4 <UART_SetConfig+0x2c0>)
 8004ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ea4:	08004ec9 	.word	0x08004ec9
 8004ea8:	08004f0d 	.word	0x08004f0d
 8004eac:	08004ed1 	.word	0x08004ed1
 8004eb0:	08004f0d 	.word	0x08004f0d
 8004eb4:	08004ed7 	.word	0x08004ed7
 8004eb8:	08004f0d 	.word	0x08004f0d
 8004ebc:	08004f0d 	.word	0x08004f0d
 8004ec0:	08004f0d 	.word	0x08004f0d
 8004ec4:	08004f05 	.word	0x08004f05
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ec8:	f7fe fede 	bl	8003c88 <HAL_RCC_GetPCLK1Freq>
 8004ecc:	6178      	str	r0, [r7, #20]
        break;
 8004ece:	e022      	b.n	8004f16 <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ed0:	4b0b      	ldr	r3, [pc, #44]	; (8004f00 <UART_SetConfig+0x31c>)
 8004ed2:	617b      	str	r3, [r7, #20]
        break;
 8004ed4:	e01f      	b.n	8004f16 <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ed6:	f7fe fe41 	bl	8003b5c <HAL_RCC_GetSysClockFreq>
 8004eda:	6178      	str	r0, [r7, #20]
        break;
 8004edc:	e01b      	b.n	8004f16 <UART_SetConfig+0x332>
 8004ede:	bf00      	nop
 8004ee0:	cfff69f3 	.word	0xcfff69f3
 8004ee4:	40008000 	.word	0x40008000
 8004ee8:	40013800 	.word	0x40013800
 8004eec:	40021000 	.word	0x40021000
 8004ef0:	40004400 	.word	0x40004400
 8004ef4:	40004800 	.word	0x40004800
 8004ef8:	40004c00 	.word	0x40004c00
 8004efc:	40005000 	.word	0x40005000
 8004f00:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f04:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f08:	617b      	str	r3, [r7, #20]
        break;
 8004f0a:	e004      	b.n	8004f16 <UART_SetConfig+0x332>
      default:
        pclk = 0U;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	76bb      	strb	r3, [r7, #26]
        break;
 8004f14:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	f000 811d 	beq.w	8005158 <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f22:	4a97      	ldr	r2, [pc, #604]	; (8005180 <UART_SetConfig+0x59c>)
 8004f24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004f28:	461a      	mov	r2, r3
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f30:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	685a      	ldr	r2, [r3, #4]
 8004f36:	4613      	mov	r3, r2
 8004f38:	005b      	lsls	r3, r3, #1
 8004f3a:	4413      	add	r3, r2
 8004f3c:	68ba      	ldr	r2, [r7, #8]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d305      	bcc.n	8004f4e <UART_SetConfig+0x36a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004f48:	68ba      	ldr	r2, [r7, #8]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d902      	bls.n	8004f54 <UART_SetConfig+0x370>
      {
        ret = HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	76bb      	strb	r3, [r7, #26]
 8004f52:	e101      	b.n	8005158 <UART_SetConfig+0x574>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	4618      	mov	r0, r3
 8004f58:	f04f 0100 	mov.w	r1, #0
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f60:	4a87      	ldr	r2, [pc, #540]	; (8005180 <UART_SetConfig+0x59c>)
 8004f62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004f66:	b29b      	uxth	r3, r3
 8004f68:	f04f 0400 	mov.w	r4, #0
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	4623      	mov	r3, r4
 8004f70:	f7fb fea2 	bl	8000cb8 <__aeabi_uldivmod>
 8004f74:	4603      	mov	r3, r0
 8004f76:	460c      	mov	r4, r1
 8004f78:	4619      	mov	r1, r3
 8004f7a:	4622      	mov	r2, r4
 8004f7c:	f04f 0300 	mov.w	r3, #0
 8004f80:	f04f 0400 	mov.w	r4, #0
 8004f84:	0214      	lsls	r4, r2, #8
 8004f86:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8004f8a:	020b      	lsls	r3, r1, #8
 8004f8c:	687a      	ldr	r2, [r7, #4]
 8004f8e:	6852      	ldr	r2, [r2, #4]
 8004f90:	0852      	lsrs	r2, r2, #1
 8004f92:	4611      	mov	r1, r2
 8004f94:	f04f 0200 	mov.w	r2, #0
 8004f98:	eb13 0b01 	adds.w	fp, r3, r1
 8004f9c:	eb44 0c02 	adc.w	ip, r4, r2
 8004fa0:	4658      	mov	r0, fp
 8004fa2:	4661      	mov	r1, ip
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	f04f 0400 	mov.w	r4, #0
 8004fac:	461a      	mov	r2, r3
 8004fae:	4623      	mov	r3, r4
 8004fb0:	f7fb fe82 	bl	8000cb8 <__aeabi_uldivmod>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	460c      	mov	r4, r1
 8004fb8:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004fc0:	d308      	bcc.n	8004fd4 <UART_SetConfig+0x3f0>
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004fc8:	d204      	bcs.n	8004fd4 <UART_SetConfig+0x3f0>
        {
          huart->Instance->BRR = usartdiv;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	693a      	ldr	r2, [r7, #16]
 8004fd0:	60da      	str	r2, [r3, #12]
 8004fd2:	e0c1      	b.n	8005158 <UART_SetConfig+0x574>
        }
        else
        {
          ret = HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	76bb      	strb	r3, [r7, #26]
 8004fd8:	e0be      	b.n	8005158 <UART_SetConfig+0x574>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	69db      	ldr	r3, [r3, #28]
 8004fde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fe2:	d164      	bne.n	80050ae <UART_SetConfig+0x4ca>
  {
    switch (clocksource)
 8004fe4:	7efb      	ldrb	r3, [r7, #27]
 8004fe6:	2b08      	cmp	r3, #8
 8004fe8:	d827      	bhi.n	800503a <UART_SetConfig+0x456>
 8004fea:	a201      	add	r2, pc, #4	; (adr r2, 8004ff0 <UART_SetConfig+0x40c>)
 8004fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ff0:	08005015 	.word	0x08005015
 8004ff4:	0800501d 	.word	0x0800501d
 8004ff8:	08005025 	.word	0x08005025
 8004ffc:	0800503b 	.word	0x0800503b
 8005000:	0800502b 	.word	0x0800502b
 8005004:	0800503b 	.word	0x0800503b
 8005008:	0800503b 	.word	0x0800503b
 800500c:	0800503b 	.word	0x0800503b
 8005010:	08005033 	.word	0x08005033
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005014:	f7fe fe38 	bl	8003c88 <HAL_RCC_GetPCLK1Freq>
 8005018:	6178      	str	r0, [r7, #20]
        break;
 800501a:	e013      	b.n	8005044 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800501c:	f7fe fe4a 	bl	8003cb4 <HAL_RCC_GetPCLK2Freq>
 8005020:	6178      	str	r0, [r7, #20]
        break;
 8005022:	e00f      	b.n	8005044 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005024:	4b57      	ldr	r3, [pc, #348]	; (8005184 <UART_SetConfig+0x5a0>)
 8005026:	617b      	str	r3, [r7, #20]
        break;
 8005028:	e00c      	b.n	8005044 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800502a:	f7fe fd97 	bl	8003b5c <HAL_RCC_GetSysClockFreq>
 800502e:	6178      	str	r0, [r7, #20]
        break;
 8005030:	e008      	b.n	8005044 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005032:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005036:	617b      	str	r3, [r7, #20]
        break;
 8005038:	e004      	b.n	8005044 <UART_SetConfig+0x460>
      default:
        pclk = 0U;
 800503a:	2300      	movs	r3, #0
 800503c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	76bb      	strb	r3, [r7, #26]
        break;
 8005042:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	2b00      	cmp	r3, #0
 8005048:	f000 8086 	beq.w	8005158 <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005050:	4a4b      	ldr	r2, [pc, #300]	; (8005180 <UART_SetConfig+0x59c>)
 8005052:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005056:	461a      	mov	r2, r3
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	fbb3 f3f2 	udiv	r3, r3, r2
 800505e:	005a      	lsls	r2, r3, #1
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	085b      	lsrs	r3, r3, #1
 8005066:	441a      	add	r2, r3
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005070:	b29b      	uxth	r3, r3
 8005072:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	2b0f      	cmp	r3, #15
 8005078:	d916      	bls.n	80050a8 <UART_SetConfig+0x4c4>
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005080:	d212      	bcs.n	80050a8 <UART_SetConfig+0x4c4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	b29b      	uxth	r3, r3
 8005086:	f023 030f 	bic.w	r3, r3, #15
 800508a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	085b      	lsrs	r3, r3, #1
 8005090:	b29b      	uxth	r3, r3
 8005092:	f003 0307 	and.w	r3, r3, #7
 8005096:	b29a      	uxth	r2, r3
 8005098:	89fb      	ldrh	r3, [r7, #14]
 800509a:	4313      	orrs	r3, r2
 800509c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	89fa      	ldrh	r2, [r7, #14]
 80050a4:	60da      	str	r2, [r3, #12]
 80050a6:	e057      	b.n	8005158 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	76bb      	strb	r3, [r7, #26]
 80050ac:	e054      	b.n	8005158 <UART_SetConfig+0x574>
      }
    }
  }
  else
  {
    switch (clocksource)
 80050ae:	7efb      	ldrb	r3, [r7, #27]
 80050b0:	2b08      	cmp	r3, #8
 80050b2:	d828      	bhi.n	8005106 <UART_SetConfig+0x522>
 80050b4:	a201      	add	r2, pc, #4	; (adr r2, 80050bc <UART_SetConfig+0x4d8>)
 80050b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050ba:	bf00      	nop
 80050bc:	080050e1 	.word	0x080050e1
 80050c0:	080050e9 	.word	0x080050e9
 80050c4:	080050f1 	.word	0x080050f1
 80050c8:	08005107 	.word	0x08005107
 80050cc:	080050f7 	.word	0x080050f7
 80050d0:	08005107 	.word	0x08005107
 80050d4:	08005107 	.word	0x08005107
 80050d8:	08005107 	.word	0x08005107
 80050dc:	080050ff 	.word	0x080050ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050e0:	f7fe fdd2 	bl	8003c88 <HAL_RCC_GetPCLK1Freq>
 80050e4:	6178      	str	r0, [r7, #20]
        break;
 80050e6:	e013      	b.n	8005110 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050e8:	f7fe fde4 	bl	8003cb4 <HAL_RCC_GetPCLK2Freq>
 80050ec:	6178      	str	r0, [r7, #20]
        break;
 80050ee:	e00f      	b.n	8005110 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050f0:	4b24      	ldr	r3, [pc, #144]	; (8005184 <UART_SetConfig+0x5a0>)
 80050f2:	617b      	str	r3, [r7, #20]
        break;
 80050f4:	e00c      	b.n	8005110 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050f6:	f7fe fd31 	bl	8003b5c <HAL_RCC_GetSysClockFreq>
 80050fa:	6178      	str	r0, [r7, #20]
        break;
 80050fc:	e008      	b.n	8005110 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005102:	617b      	str	r3, [r7, #20]
        break;
 8005104:	e004      	b.n	8005110 <UART_SetConfig+0x52c>
      default:
        pclk = 0U;
 8005106:	2300      	movs	r3, #0
 8005108:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	76bb      	strb	r3, [r7, #26]
        break;
 800510e:	bf00      	nop
    }

    if (pclk != 0U)
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d020      	beq.n	8005158 <UART_SetConfig+0x574>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800511a:	4a19      	ldr	r2, [pc, #100]	; (8005180 <UART_SetConfig+0x59c>)
 800511c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005120:	461a      	mov	r2, r3
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	fbb3 f2f2 	udiv	r2, r3, r2
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	085b      	lsrs	r3, r3, #1
 800512e:	441a      	add	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	fbb2 f3f3 	udiv	r3, r2, r3
 8005138:	b29b      	uxth	r3, r3
 800513a:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	2b0f      	cmp	r3, #15
 8005140:	d908      	bls.n	8005154 <UART_SetConfig+0x570>
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005148:	d204      	bcs.n	8005154 <UART_SetConfig+0x570>
      {
        huart->Instance->BRR = usartdiv;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	693a      	ldr	r2, [r7, #16]
 8005150:	60da      	str	r2, [r3, #12]
 8005152:	e001      	b.n	8005158 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2201      	movs	r2, #1
 8005164:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2200      	movs	r2, #0
 800516c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2200      	movs	r2, #0
 8005172:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8005174:	7ebb      	ldrb	r3, [r7, #26]
}
 8005176:	4618      	mov	r0, r3
 8005178:	3720      	adds	r7, #32
 800517a:	46bd      	mov	sp, r7
 800517c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8005180:	0800a30c 	.word	0x0800a30c
 8005184:	00f42400 	.word	0x00f42400

08005188 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005188:	b480      	push	{r7}
 800518a:	b083      	sub	sp, #12
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005194:	f003 0301 	and.w	r3, r3, #1
 8005198:	2b00      	cmp	r3, #0
 800519a:	d00a      	beq.n	80051b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	430a      	orrs	r2, r1
 80051b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051b6:	f003 0302 	and.w	r3, r3, #2
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d00a      	beq.n	80051d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	430a      	orrs	r2, r1
 80051d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051d8:	f003 0304 	and.w	r3, r3, #4
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d00a      	beq.n	80051f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	430a      	orrs	r2, r1
 80051f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051fa:	f003 0308 	and.w	r3, r3, #8
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d00a      	beq.n	8005218 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	430a      	orrs	r2, r1
 8005216:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800521c:	f003 0310 	and.w	r3, r3, #16
 8005220:	2b00      	cmp	r3, #0
 8005222:	d00a      	beq.n	800523a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	430a      	orrs	r2, r1
 8005238:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800523e:	f003 0320 	and.w	r3, r3, #32
 8005242:	2b00      	cmp	r3, #0
 8005244:	d00a      	beq.n	800525c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	430a      	orrs	r2, r1
 800525a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005260:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005264:	2b00      	cmp	r3, #0
 8005266:	d01a      	beq.n	800529e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	430a      	orrs	r2, r1
 800527c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005282:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005286:	d10a      	bne.n	800529e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	430a      	orrs	r2, r1
 800529c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d00a      	beq.n	80052c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	430a      	orrs	r2, r1
 80052be:	605a      	str	r2, [r3, #4]
  }
}
 80052c0:	bf00      	nop
 80052c2:	370c      	adds	r7, #12
 80052c4:	46bd      	mov	sp, r7
 80052c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ca:	4770      	bx	lr

080052cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b086      	sub	sp, #24
 80052d0:	af02      	add	r7, sp, #8
 80052d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80052dc:	f7fc fe68 	bl	8001fb0 <HAL_GetTick>
 80052e0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f003 0308 	and.w	r3, r3, #8
 80052ec:	2b08      	cmp	r3, #8
 80052ee:	d10e      	bne.n	800530e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80052f4:	9300      	str	r3, [sp, #0]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2200      	movs	r2, #0
 80052fa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f000 f82c 	bl	800535c <UART_WaitOnFlagUntilTimeout>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d001      	beq.n	800530e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	e022      	b.n	8005354 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 0304 	and.w	r3, r3, #4
 8005318:	2b04      	cmp	r3, #4
 800531a:	d10e      	bne.n	800533a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800531c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005320:	9300      	str	r3, [sp, #0]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2200      	movs	r2, #0
 8005326:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 f816 	bl	800535c <UART_WaitOnFlagUntilTimeout>
 8005330:	4603      	mov	r3, r0
 8005332:	2b00      	cmp	r3, #0
 8005334:	d001      	beq.n	800533a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005336:	2303      	movs	r3, #3
 8005338:	e00c      	b.n	8005354 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2220      	movs	r2, #32
 800533e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2220      	movs	r2, #32
 8005346:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2200      	movs	r2, #0
 800534e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8005352:	2300      	movs	r3, #0
}
 8005354:	4618      	mov	r0, r3
 8005356:	3710      	adds	r7, #16
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}

0800535c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	603b      	str	r3, [r7, #0]
 8005368:	4613      	mov	r3, r2
 800536a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800536c:	e062      	b.n	8005434 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800536e:	69bb      	ldr	r3, [r7, #24]
 8005370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005374:	d05e      	beq.n	8005434 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005376:	f7fc fe1b 	bl	8001fb0 <HAL_GetTick>
 800537a:	4602      	mov	r2, r0
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	1ad3      	subs	r3, r2, r3
 8005380:	69ba      	ldr	r2, [r7, #24]
 8005382:	429a      	cmp	r2, r3
 8005384:	d302      	bcc.n	800538c <UART_WaitOnFlagUntilTimeout+0x30>
 8005386:	69bb      	ldr	r3, [r7, #24]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d11d      	bne.n	80053c8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	681a      	ldr	r2, [r3, #0]
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800539a:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	689a      	ldr	r2, [r3, #8]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f022 0201 	bic.w	r2, r2, #1
 80053aa:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2220      	movs	r2, #32
 80053b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2220      	movs	r2, #32
 80053b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2200      	movs	r2, #0
 80053c0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80053c4:	2303      	movs	r3, #3
 80053c6:	e045      	b.n	8005454 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f003 0304 	and.w	r3, r3, #4
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d02e      	beq.n	8005434 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	69db      	ldr	r3, [r3, #28]
 80053dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80053e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053e4:	d126      	bne.n	8005434 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80053ee:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	681a      	ldr	r2, [r3, #0]
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80053fe:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	689a      	ldr	r2, [r3, #8]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f022 0201 	bic.w	r2, r2, #1
 800540e:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2220      	movs	r2, #32
 8005414:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2220      	movs	r2, #32
 800541c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2220      	movs	r2, #32
 8005424:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2200      	movs	r2, #0
 800542c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8005430:	2303      	movs	r3, #3
 8005432:	e00f      	b.n	8005454 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	69da      	ldr	r2, [r3, #28]
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	4013      	ands	r3, r2
 800543e:	68ba      	ldr	r2, [r7, #8]
 8005440:	429a      	cmp	r2, r3
 8005442:	bf0c      	ite	eq
 8005444:	2301      	moveq	r3, #1
 8005446:	2300      	movne	r3, #0
 8005448:	b2db      	uxtb	r3, r3
 800544a:	461a      	mov	r2, r3
 800544c:	79fb      	ldrb	r3, [r7, #7]
 800544e:	429a      	cmp	r2, r3
 8005450:	d08d      	beq.n	800536e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005452:	2300      	movs	r3, #0
}
 8005454:	4618      	mov	r0, r3
 8005456:	3710      	adds	r7, #16
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}

0800545c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800545c:	b480      	push	{r7}
 800545e:	b085      	sub	sp, #20
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800546a:	2b01      	cmp	r3, #1
 800546c:	d101      	bne.n	8005472 <HAL_UARTEx_DisableFifoMode+0x16>
 800546e:	2302      	movs	r3, #2
 8005470:	e027      	b.n	80054c2 <HAL_UARTEx_DisableFifoMode+0x66>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2201      	movs	r2, #1
 8005476:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2224      	movs	r2, #36	; 0x24
 800547e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f022 0201 	bic.w	r2, r2, #1
 8005498:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80054a0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	68fa      	ldr	r2, [r7, #12]
 80054ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2220      	movs	r2, #32
 80054b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3714      	adds	r7, #20
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr

080054ce <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80054ce:	b580      	push	{r7, lr}
 80054d0:	b084      	sub	sp, #16
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	6078      	str	r0, [r7, #4]
 80054d6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80054de:	2b01      	cmp	r3, #1
 80054e0:	d101      	bne.n	80054e6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80054e2:	2302      	movs	r3, #2
 80054e4:	e02d      	b.n	8005542 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2201      	movs	r2, #1
 80054ea:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2224      	movs	r2, #36	; 0x24
 80054f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f022 0201 	bic.w	r2, r2, #1
 800550c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	683a      	ldr	r2, [r7, #0]
 800551e:	430a      	orrs	r2, r1
 8005520:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f000 f850 	bl	80055c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	68fa      	ldr	r2, [r7, #12]
 800552e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2220      	movs	r2, #32
 8005534:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8005540:	2300      	movs	r3, #0
}
 8005542:	4618      	mov	r0, r3
 8005544:	3710      	adds	r7, #16
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}

0800554a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800554a:	b580      	push	{r7, lr}
 800554c:	b084      	sub	sp, #16
 800554e:	af00      	add	r7, sp, #0
 8005550:	6078      	str	r0, [r7, #4]
 8005552:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800555a:	2b01      	cmp	r3, #1
 800555c:	d101      	bne.n	8005562 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800555e:	2302      	movs	r3, #2
 8005560:	e02d      	b.n	80055be <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2201      	movs	r2, #1
 8005566:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2224      	movs	r2, #36	; 0x24
 800556e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f022 0201 	bic.w	r2, r2, #1
 8005588:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	683a      	ldr	r2, [r7, #0]
 800559a:	430a      	orrs	r2, r1
 800559c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f000 f812 	bl	80055c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68fa      	ldr	r2, [r7, #12]
 80055aa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2220      	movs	r2, #32
 80055b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80055bc:	2300      	movs	r3, #0
}
 80055be:	4618      	mov	r0, r3
 80055c0:	3710      	adds	r7, #16
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}
	...

080055c8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b089      	sub	sp, #36	; 0x24
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80055d0:	4a2f      	ldr	r2, [pc, #188]	; (8005690 <UARTEx_SetNbDataToProcess+0xc8>)
 80055d2:	f107 0314 	add.w	r3, r7, #20
 80055d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80055da:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80055de:	4a2d      	ldr	r2, [pc, #180]	; (8005694 <UARTEx_SetNbDataToProcess+0xcc>)
 80055e0:	f107 030c 	add.w	r3, r7, #12
 80055e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80055e8:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d108      	bne.n	8005606 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005604:	e03d      	b.n	8005682 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005606:	2308      	movs	r3, #8
 8005608:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800560a:	2308      	movs	r3, #8
 800560c:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	0e5b      	lsrs	r3, r3, #25
 8005616:	b2db      	uxtb	r3, r3
 8005618:	f003 0307 	and.w	r3, r3, #7
 800561c:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	0f5b      	lsrs	r3, r3, #29
 8005626:	b2db      	uxtb	r3, r3
 8005628:	f003 0307 	and.w	r3, r3, #7
 800562c:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800562e:	7fbb      	ldrb	r3, [r7, #30]
 8005630:	7f3a      	ldrb	r2, [r7, #28]
 8005632:	f107 0120 	add.w	r1, r7, #32
 8005636:	440a      	add	r2, r1
 8005638:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800563c:	fb02 f303 	mul.w	r3, r2, r3
 8005640:	7f3a      	ldrb	r2, [r7, #28]
 8005642:	f107 0120 	add.w	r1, r7, #32
 8005646:	440a      	add	r2, r1
 8005648:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800564c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005650:	b29a      	uxth	r2, r3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8005658:	7ffb      	ldrb	r3, [r7, #31]
 800565a:	7f7a      	ldrb	r2, [r7, #29]
 800565c:	f107 0120 	add.w	r1, r7, #32
 8005660:	440a      	add	r2, r1
 8005662:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8005666:	fb02 f303 	mul.w	r3, r2, r3
 800566a:	7f7a      	ldrb	r2, [r7, #29]
 800566c:	f107 0120 	add.w	r1, r7, #32
 8005670:	440a      	add	r2, r1
 8005672:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8005676:	fb93 f3f2 	sdiv	r3, r3, r2
 800567a:	b29a      	uxth	r2, r3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005682:	bf00      	nop
 8005684:	3724      	adds	r7, #36	; 0x24
 8005686:	46bd      	mov	sp, r7
 8005688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568c:	4770      	bx	lr
 800568e:	bf00      	nop
 8005690:	0800a2a0 	.word	0x0800a2a0
 8005694:	0800a2a8 	.word	0x0800a2a8

08005698 <__assert_func>:
 8005698:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800569a:	461c      	mov	r4, r3
 800569c:	4b09      	ldr	r3, [pc, #36]	; (80056c4 <__assert_func+0x2c>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4605      	mov	r5, r0
 80056a2:	68d8      	ldr	r0, [r3, #12]
 80056a4:	b152      	cbz	r2, 80056bc <__assert_func+0x24>
 80056a6:	4b08      	ldr	r3, [pc, #32]	; (80056c8 <__assert_func+0x30>)
 80056a8:	9100      	str	r1, [sp, #0]
 80056aa:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80056ae:	4907      	ldr	r1, [pc, #28]	; (80056cc <__assert_func+0x34>)
 80056b0:	462b      	mov	r3, r5
 80056b2:	4622      	mov	r2, r4
 80056b4:	f000 f814 	bl	80056e0 <fiprintf>
 80056b8:	f002 f8a0 	bl	80077fc <abort>
 80056bc:	4b04      	ldr	r3, [pc, #16]	; (80056d0 <__assert_func+0x38>)
 80056be:	461a      	mov	r2, r3
 80056c0:	e7f2      	b.n	80056a8 <__assert_func+0x10>
 80056c2:	bf00      	nop
 80056c4:	2000000c 	.word	0x2000000c
 80056c8:	0800a324 	.word	0x0800a324
 80056cc:	0800a331 	.word	0x0800a331
 80056d0:	0800a35f 	.word	0x0800a35f

080056d4 <__errno>:
 80056d4:	4b01      	ldr	r3, [pc, #4]	; (80056dc <__errno+0x8>)
 80056d6:	6818      	ldr	r0, [r3, #0]
 80056d8:	4770      	bx	lr
 80056da:	bf00      	nop
 80056dc:	2000000c 	.word	0x2000000c

080056e0 <fiprintf>:
 80056e0:	b40e      	push	{r1, r2, r3}
 80056e2:	b503      	push	{r0, r1, lr}
 80056e4:	4601      	mov	r1, r0
 80056e6:	ab03      	add	r3, sp, #12
 80056e8:	4805      	ldr	r0, [pc, #20]	; (8005700 <fiprintf+0x20>)
 80056ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80056ee:	6800      	ldr	r0, [r0, #0]
 80056f0:	9301      	str	r3, [sp, #4]
 80056f2:	f000 f90d 	bl	8005910 <_vfiprintf_r>
 80056f6:	b002      	add	sp, #8
 80056f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80056fc:	b003      	add	sp, #12
 80056fe:	4770      	bx	lr
 8005700:	2000000c 	.word	0x2000000c

08005704 <__libc_init_array>:
 8005704:	b570      	push	{r4, r5, r6, lr}
 8005706:	4e0d      	ldr	r6, [pc, #52]	; (800573c <__libc_init_array+0x38>)
 8005708:	4c0d      	ldr	r4, [pc, #52]	; (8005740 <__libc_init_array+0x3c>)
 800570a:	1ba4      	subs	r4, r4, r6
 800570c:	10a4      	asrs	r4, r4, #2
 800570e:	2500      	movs	r5, #0
 8005710:	42a5      	cmp	r5, r4
 8005712:	d109      	bne.n	8005728 <__libc_init_array+0x24>
 8005714:	4e0b      	ldr	r6, [pc, #44]	; (8005744 <__libc_init_array+0x40>)
 8005716:	4c0c      	ldr	r4, [pc, #48]	; (8005748 <__libc_init_array+0x44>)
 8005718:	f004 faaa 	bl	8009c70 <_init>
 800571c:	1ba4      	subs	r4, r4, r6
 800571e:	10a4      	asrs	r4, r4, #2
 8005720:	2500      	movs	r5, #0
 8005722:	42a5      	cmp	r5, r4
 8005724:	d105      	bne.n	8005732 <__libc_init_array+0x2e>
 8005726:	bd70      	pop	{r4, r5, r6, pc}
 8005728:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800572c:	4798      	blx	r3
 800572e:	3501      	adds	r5, #1
 8005730:	e7ee      	b.n	8005710 <__libc_init_array+0xc>
 8005732:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005736:	4798      	blx	r3
 8005738:	3501      	adds	r5, #1
 800573a:	e7f2      	b.n	8005722 <__libc_init_array+0x1e>
 800573c:	0800a688 	.word	0x0800a688
 8005740:	0800a688 	.word	0x0800a688
 8005744:	0800a688 	.word	0x0800a688
 8005748:	0800a68c 	.word	0x0800a68c

0800574c <malloc>:
 800574c:	4b02      	ldr	r3, [pc, #8]	; (8005758 <malloc+0xc>)
 800574e:	4601      	mov	r1, r0
 8005750:	6818      	ldr	r0, [r3, #0]
 8005752:	f000 b859 	b.w	8005808 <_malloc_r>
 8005756:	bf00      	nop
 8005758:	2000000c 	.word	0x2000000c

0800575c <memset>:
 800575c:	4402      	add	r2, r0
 800575e:	4603      	mov	r3, r0
 8005760:	4293      	cmp	r3, r2
 8005762:	d100      	bne.n	8005766 <memset+0xa>
 8005764:	4770      	bx	lr
 8005766:	f803 1b01 	strb.w	r1, [r3], #1
 800576a:	e7f9      	b.n	8005760 <memset+0x4>

0800576c <_free_r>:
 800576c:	b538      	push	{r3, r4, r5, lr}
 800576e:	4605      	mov	r5, r0
 8005770:	2900      	cmp	r1, #0
 8005772:	d045      	beq.n	8005800 <_free_r+0x94>
 8005774:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005778:	1f0c      	subs	r4, r1, #4
 800577a:	2b00      	cmp	r3, #0
 800577c:	bfb8      	it	lt
 800577e:	18e4      	addlt	r4, r4, r3
 8005780:	f003 fbd8 	bl	8008f34 <__malloc_lock>
 8005784:	4a1f      	ldr	r2, [pc, #124]	; (8005804 <_free_r+0x98>)
 8005786:	6813      	ldr	r3, [r2, #0]
 8005788:	4610      	mov	r0, r2
 800578a:	b933      	cbnz	r3, 800579a <_free_r+0x2e>
 800578c:	6063      	str	r3, [r4, #4]
 800578e:	6014      	str	r4, [r2, #0]
 8005790:	4628      	mov	r0, r5
 8005792:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005796:	f003 bbce 	b.w	8008f36 <__malloc_unlock>
 800579a:	42a3      	cmp	r3, r4
 800579c:	d90c      	bls.n	80057b8 <_free_r+0x4c>
 800579e:	6821      	ldr	r1, [r4, #0]
 80057a0:	1862      	adds	r2, r4, r1
 80057a2:	4293      	cmp	r3, r2
 80057a4:	bf04      	itt	eq
 80057a6:	681a      	ldreq	r2, [r3, #0]
 80057a8:	685b      	ldreq	r3, [r3, #4]
 80057aa:	6063      	str	r3, [r4, #4]
 80057ac:	bf04      	itt	eq
 80057ae:	1852      	addeq	r2, r2, r1
 80057b0:	6022      	streq	r2, [r4, #0]
 80057b2:	6004      	str	r4, [r0, #0]
 80057b4:	e7ec      	b.n	8005790 <_free_r+0x24>
 80057b6:	4613      	mov	r3, r2
 80057b8:	685a      	ldr	r2, [r3, #4]
 80057ba:	b10a      	cbz	r2, 80057c0 <_free_r+0x54>
 80057bc:	42a2      	cmp	r2, r4
 80057be:	d9fa      	bls.n	80057b6 <_free_r+0x4a>
 80057c0:	6819      	ldr	r1, [r3, #0]
 80057c2:	1858      	adds	r0, r3, r1
 80057c4:	42a0      	cmp	r0, r4
 80057c6:	d10b      	bne.n	80057e0 <_free_r+0x74>
 80057c8:	6820      	ldr	r0, [r4, #0]
 80057ca:	4401      	add	r1, r0
 80057cc:	1858      	adds	r0, r3, r1
 80057ce:	4282      	cmp	r2, r0
 80057d0:	6019      	str	r1, [r3, #0]
 80057d2:	d1dd      	bne.n	8005790 <_free_r+0x24>
 80057d4:	6810      	ldr	r0, [r2, #0]
 80057d6:	6852      	ldr	r2, [r2, #4]
 80057d8:	605a      	str	r2, [r3, #4]
 80057da:	4401      	add	r1, r0
 80057dc:	6019      	str	r1, [r3, #0]
 80057de:	e7d7      	b.n	8005790 <_free_r+0x24>
 80057e0:	d902      	bls.n	80057e8 <_free_r+0x7c>
 80057e2:	230c      	movs	r3, #12
 80057e4:	602b      	str	r3, [r5, #0]
 80057e6:	e7d3      	b.n	8005790 <_free_r+0x24>
 80057e8:	6820      	ldr	r0, [r4, #0]
 80057ea:	1821      	adds	r1, r4, r0
 80057ec:	428a      	cmp	r2, r1
 80057ee:	bf04      	itt	eq
 80057f0:	6811      	ldreq	r1, [r2, #0]
 80057f2:	6852      	ldreq	r2, [r2, #4]
 80057f4:	6062      	str	r2, [r4, #4]
 80057f6:	bf04      	itt	eq
 80057f8:	1809      	addeq	r1, r1, r0
 80057fa:	6021      	streq	r1, [r4, #0]
 80057fc:	605c      	str	r4, [r3, #4]
 80057fe:	e7c7      	b.n	8005790 <_free_r+0x24>
 8005800:	bd38      	pop	{r3, r4, r5, pc}
 8005802:	bf00      	nop
 8005804:	200001fc 	.word	0x200001fc

08005808 <_malloc_r>:
 8005808:	b570      	push	{r4, r5, r6, lr}
 800580a:	1ccd      	adds	r5, r1, #3
 800580c:	f025 0503 	bic.w	r5, r5, #3
 8005810:	3508      	adds	r5, #8
 8005812:	2d0c      	cmp	r5, #12
 8005814:	bf38      	it	cc
 8005816:	250c      	movcc	r5, #12
 8005818:	2d00      	cmp	r5, #0
 800581a:	4606      	mov	r6, r0
 800581c:	db01      	blt.n	8005822 <_malloc_r+0x1a>
 800581e:	42a9      	cmp	r1, r5
 8005820:	d903      	bls.n	800582a <_malloc_r+0x22>
 8005822:	230c      	movs	r3, #12
 8005824:	6033      	str	r3, [r6, #0]
 8005826:	2000      	movs	r0, #0
 8005828:	bd70      	pop	{r4, r5, r6, pc}
 800582a:	f003 fb83 	bl	8008f34 <__malloc_lock>
 800582e:	4a21      	ldr	r2, [pc, #132]	; (80058b4 <_malloc_r+0xac>)
 8005830:	6814      	ldr	r4, [r2, #0]
 8005832:	4621      	mov	r1, r4
 8005834:	b991      	cbnz	r1, 800585c <_malloc_r+0x54>
 8005836:	4c20      	ldr	r4, [pc, #128]	; (80058b8 <_malloc_r+0xb0>)
 8005838:	6823      	ldr	r3, [r4, #0]
 800583a:	b91b      	cbnz	r3, 8005844 <_malloc_r+0x3c>
 800583c:	4630      	mov	r0, r6
 800583e:	f001 f837 	bl	80068b0 <_sbrk_r>
 8005842:	6020      	str	r0, [r4, #0]
 8005844:	4629      	mov	r1, r5
 8005846:	4630      	mov	r0, r6
 8005848:	f001 f832 	bl	80068b0 <_sbrk_r>
 800584c:	1c43      	adds	r3, r0, #1
 800584e:	d124      	bne.n	800589a <_malloc_r+0x92>
 8005850:	230c      	movs	r3, #12
 8005852:	6033      	str	r3, [r6, #0]
 8005854:	4630      	mov	r0, r6
 8005856:	f003 fb6e 	bl	8008f36 <__malloc_unlock>
 800585a:	e7e4      	b.n	8005826 <_malloc_r+0x1e>
 800585c:	680b      	ldr	r3, [r1, #0]
 800585e:	1b5b      	subs	r3, r3, r5
 8005860:	d418      	bmi.n	8005894 <_malloc_r+0x8c>
 8005862:	2b0b      	cmp	r3, #11
 8005864:	d90f      	bls.n	8005886 <_malloc_r+0x7e>
 8005866:	600b      	str	r3, [r1, #0]
 8005868:	50cd      	str	r5, [r1, r3]
 800586a:	18cc      	adds	r4, r1, r3
 800586c:	4630      	mov	r0, r6
 800586e:	f003 fb62 	bl	8008f36 <__malloc_unlock>
 8005872:	f104 000b 	add.w	r0, r4, #11
 8005876:	1d23      	adds	r3, r4, #4
 8005878:	f020 0007 	bic.w	r0, r0, #7
 800587c:	1ac3      	subs	r3, r0, r3
 800587e:	d0d3      	beq.n	8005828 <_malloc_r+0x20>
 8005880:	425a      	negs	r2, r3
 8005882:	50e2      	str	r2, [r4, r3]
 8005884:	e7d0      	b.n	8005828 <_malloc_r+0x20>
 8005886:	428c      	cmp	r4, r1
 8005888:	684b      	ldr	r3, [r1, #4]
 800588a:	bf16      	itet	ne
 800588c:	6063      	strne	r3, [r4, #4]
 800588e:	6013      	streq	r3, [r2, #0]
 8005890:	460c      	movne	r4, r1
 8005892:	e7eb      	b.n	800586c <_malloc_r+0x64>
 8005894:	460c      	mov	r4, r1
 8005896:	6849      	ldr	r1, [r1, #4]
 8005898:	e7cc      	b.n	8005834 <_malloc_r+0x2c>
 800589a:	1cc4      	adds	r4, r0, #3
 800589c:	f024 0403 	bic.w	r4, r4, #3
 80058a0:	42a0      	cmp	r0, r4
 80058a2:	d005      	beq.n	80058b0 <_malloc_r+0xa8>
 80058a4:	1a21      	subs	r1, r4, r0
 80058a6:	4630      	mov	r0, r6
 80058a8:	f001 f802 	bl	80068b0 <_sbrk_r>
 80058ac:	3001      	adds	r0, #1
 80058ae:	d0cf      	beq.n	8005850 <_malloc_r+0x48>
 80058b0:	6025      	str	r5, [r4, #0]
 80058b2:	e7db      	b.n	800586c <_malloc_r+0x64>
 80058b4:	200001fc 	.word	0x200001fc
 80058b8:	20000200 	.word	0x20000200

080058bc <__sfputc_r>:
 80058bc:	6893      	ldr	r3, [r2, #8]
 80058be:	3b01      	subs	r3, #1
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	b410      	push	{r4}
 80058c4:	6093      	str	r3, [r2, #8]
 80058c6:	da08      	bge.n	80058da <__sfputc_r+0x1e>
 80058c8:	6994      	ldr	r4, [r2, #24]
 80058ca:	42a3      	cmp	r3, r4
 80058cc:	db01      	blt.n	80058d2 <__sfputc_r+0x16>
 80058ce:	290a      	cmp	r1, #10
 80058d0:	d103      	bne.n	80058da <__sfputc_r+0x1e>
 80058d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058d6:	f001 bed1 	b.w	800767c <__swbuf_r>
 80058da:	6813      	ldr	r3, [r2, #0]
 80058dc:	1c58      	adds	r0, r3, #1
 80058de:	6010      	str	r0, [r2, #0]
 80058e0:	7019      	strb	r1, [r3, #0]
 80058e2:	4608      	mov	r0, r1
 80058e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058e8:	4770      	bx	lr

080058ea <__sfputs_r>:
 80058ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058ec:	4606      	mov	r6, r0
 80058ee:	460f      	mov	r7, r1
 80058f0:	4614      	mov	r4, r2
 80058f2:	18d5      	adds	r5, r2, r3
 80058f4:	42ac      	cmp	r4, r5
 80058f6:	d101      	bne.n	80058fc <__sfputs_r+0x12>
 80058f8:	2000      	movs	r0, #0
 80058fa:	e007      	b.n	800590c <__sfputs_r+0x22>
 80058fc:	463a      	mov	r2, r7
 80058fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005902:	4630      	mov	r0, r6
 8005904:	f7ff ffda 	bl	80058bc <__sfputc_r>
 8005908:	1c43      	adds	r3, r0, #1
 800590a:	d1f3      	bne.n	80058f4 <__sfputs_r+0xa>
 800590c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005910 <_vfiprintf_r>:
 8005910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005914:	460c      	mov	r4, r1
 8005916:	b09d      	sub	sp, #116	; 0x74
 8005918:	4617      	mov	r7, r2
 800591a:	461d      	mov	r5, r3
 800591c:	4606      	mov	r6, r0
 800591e:	b118      	cbz	r0, 8005928 <_vfiprintf_r+0x18>
 8005920:	6983      	ldr	r3, [r0, #24]
 8005922:	b90b      	cbnz	r3, 8005928 <_vfiprintf_r+0x18>
 8005924:	f002 fea8 	bl	8008678 <__sinit>
 8005928:	4b7c      	ldr	r3, [pc, #496]	; (8005b1c <_vfiprintf_r+0x20c>)
 800592a:	429c      	cmp	r4, r3
 800592c:	d158      	bne.n	80059e0 <_vfiprintf_r+0xd0>
 800592e:	6874      	ldr	r4, [r6, #4]
 8005930:	89a3      	ldrh	r3, [r4, #12]
 8005932:	0718      	lsls	r0, r3, #28
 8005934:	d55e      	bpl.n	80059f4 <_vfiprintf_r+0xe4>
 8005936:	6923      	ldr	r3, [r4, #16]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d05b      	beq.n	80059f4 <_vfiprintf_r+0xe4>
 800593c:	2300      	movs	r3, #0
 800593e:	9309      	str	r3, [sp, #36]	; 0x24
 8005940:	2320      	movs	r3, #32
 8005942:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005946:	2330      	movs	r3, #48	; 0x30
 8005948:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800594c:	9503      	str	r5, [sp, #12]
 800594e:	f04f 0b01 	mov.w	fp, #1
 8005952:	46b8      	mov	r8, r7
 8005954:	4645      	mov	r5, r8
 8005956:	f815 3b01 	ldrb.w	r3, [r5], #1
 800595a:	b10b      	cbz	r3, 8005960 <_vfiprintf_r+0x50>
 800595c:	2b25      	cmp	r3, #37	; 0x25
 800595e:	d154      	bne.n	8005a0a <_vfiprintf_r+0xfa>
 8005960:	ebb8 0a07 	subs.w	sl, r8, r7
 8005964:	d00b      	beq.n	800597e <_vfiprintf_r+0x6e>
 8005966:	4653      	mov	r3, sl
 8005968:	463a      	mov	r2, r7
 800596a:	4621      	mov	r1, r4
 800596c:	4630      	mov	r0, r6
 800596e:	f7ff ffbc 	bl	80058ea <__sfputs_r>
 8005972:	3001      	adds	r0, #1
 8005974:	f000 80c2 	beq.w	8005afc <_vfiprintf_r+0x1ec>
 8005978:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800597a:	4453      	add	r3, sl
 800597c:	9309      	str	r3, [sp, #36]	; 0x24
 800597e:	f898 3000 	ldrb.w	r3, [r8]
 8005982:	2b00      	cmp	r3, #0
 8005984:	f000 80ba 	beq.w	8005afc <_vfiprintf_r+0x1ec>
 8005988:	2300      	movs	r3, #0
 800598a:	f04f 32ff 	mov.w	r2, #4294967295
 800598e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005992:	9304      	str	r3, [sp, #16]
 8005994:	9307      	str	r3, [sp, #28]
 8005996:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800599a:	931a      	str	r3, [sp, #104]	; 0x68
 800599c:	46a8      	mov	r8, r5
 800599e:	2205      	movs	r2, #5
 80059a0:	f818 1b01 	ldrb.w	r1, [r8], #1
 80059a4:	485e      	ldr	r0, [pc, #376]	; (8005b20 <_vfiprintf_r+0x210>)
 80059a6:	f7fa fc33 	bl	8000210 <memchr>
 80059aa:	9b04      	ldr	r3, [sp, #16]
 80059ac:	bb78      	cbnz	r0, 8005a0e <_vfiprintf_r+0xfe>
 80059ae:	06d9      	lsls	r1, r3, #27
 80059b0:	bf44      	itt	mi
 80059b2:	2220      	movmi	r2, #32
 80059b4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80059b8:	071a      	lsls	r2, r3, #28
 80059ba:	bf44      	itt	mi
 80059bc:	222b      	movmi	r2, #43	; 0x2b
 80059be:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80059c2:	782a      	ldrb	r2, [r5, #0]
 80059c4:	2a2a      	cmp	r2, #42	; 0x2a
 80059c6:	d02a      	beq.n	8005a1e <_vfiprintf_r+0x10e>
 80059c8:	9a07      	ldr	r2, [sp, #28]
 80059ca:	46a8      	mov	r8, r5
 80059cc:	2000      	movs	r0, #0
 80059ce:	250a      	movs	r5, #10
 80059d0:	4641      	mov	r1, r8
 80059d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059d6:	3b30      	subs	r3, #48	; 0x30
 80059d8:	2b09      	cmp	r3, #9
 80059da:	d969      	bls.n	8005ab0 <_vfiprintf_r+0x1a0>
 80059dc:	b360      	cbz	r0, 8005a38 <_vfiprintf_r+0x128>
 80059de:	e024      	b.n	8005a2a <_vfiprintf_r+0x11a>
 80059e0:	4b50      	ldr	r3, [pc, #320]	; (8005b24 <_vfiprintf_r+0x214>)
 80059e2:	429c      	cmp	r4, r3
 80059e4:	d101      	bne.n	80059ea <_vfiprintf_r+0xda>
 80059e6:	68b4      	ldr	r4, [r6, #8]
 80059e8:	e7a2      	b.n	8005930 <_vfiprintf_r+0x20>
 80059ea:	4b4f      	ldr	r3, [pc, #316]	; (8005b28 <_vfiprintf_r+0x218>)
 80059ec:	429c      	cmp	r4, r3
 80059ee:	bf08      	it	eq
 80059f0:	68f4      	ldreq	r4, [r6, #12]
 80059f2:	e79d      	b.n	8005930 <_vfiprintf_r+0x20>
 80059f4:	4621      	mov	r1, r4
 80059f6:	4630      	mov	r0, r6
 80059f8:	f001 fe92 	bl	8007720 <__swsetup_r>
 80059fc:	2800      	cmp	r0, #0
 80059fe:	d09d      	beq.n	800593c <_vfiprintf_r+0x2c>
 8005a00:	f04f 30ff 	mov.w	r0, #4294967295
 8005a04:	b01d      	add	sp, #116	; 0x74
 8005a06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a0a:	46a8      	mov	r8, r5
 8005a0c:	e7a2      	b.n	8005954 <_vfiprintf_r+0x44>
 8005a0e:	4a44      	ldr	r2, [pc, #272]	; (8005b20 <_vfiprintf_r+0x210>)
 8005a10:	1a80      	subs	r0, r0, r2
 8005a12:	fa0b f000 	lsl.w	r0, fp, r0
 8005a16:	4318      	orrs	r0, r3
 8005a18:	9004      	str	r0, [sp, #16]
 8005a1a:	4645      	mov	r5, r8
 8005a1c:	e7be      	b.n	800599c <_vfiprintf_r+0x8c>
 8005a1e:	9a03      	ldr	r2, [sp, #12]
 8005a20:	1d11      	adds	r1, r2, #4
 8005a22:	6812      	ldr	r2, [r2, #0]
 8005a24:	9103      	str	r1, [sp, #12]
 8005a26:	2a00      	cmp	r2, #0
 8005a28:	db01      	blt.n	8005a2e <_vfiprintf_r+0x11e>
 8005a2a:	9207      	str	r2, [sp, #28]
 8005a2c:	e004      	b.n	8005a38 <_vfiprintf_r+0x128>
 8005a2e:	4252      	negs	r2, r2
 8005a30:	f043 0302 	orr.w	r3, r3, #2
 8005a34:	9207      	str	r2, [sp, #28]
 8005a36:	9304      	str	r3, [sp, #16]
 8005a38:	f898 3000 	ldrb.w	r3, [r8]
 8005a3c:	2b2e      	cmp	r3, #46	; 0x2e
 8005a3e:	d10e      	bne.n	8005a5e <_vfiprintf_r+0x14e>
 8005a40:	f898 3001 	ldrb.w	r3, [r8, #1]
 8005a44:	2b2a      	cmp	r3, #42	; 0x2a
 8005a46:	d138      	bne.n	8005aba <_vfiprintf_r+0x1aa>
 8005a48:	9b03      	ldr	r3, [sp, #12]
 8005a4a:	1d1a      	adds	r2, r3, #4
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	9203      	str	r2, [sp, #12]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	bfb8      	it	lt
 8005a54:	f04f 33ff 	movlt.w	r3, #4294967295
 8005a58:	f108 0802 	add.w	r8, r8, #2
 8005a5c:	9305      	str	r3, [sp, #20]
 8005a5e:	4d33      	ldr	r5, [pc, #204]	; (8005b2c <_vfiprintf_r+0x21c>)
 8005a60:	f898 1000 	ldrb.w	r1, [r8]
 8005a64:	2203      	movs	r2, #3
 8005a66:	4628      	mov	r0, r5
 8005a68:	f7fa fbd2 	bl	8000210 <memchr>
 8005a6c:	b140      	cbz	r0, 8005a80 <_vfiprintf_r+0x170>
 8005a6e:	2340      	movs	r3, #64	; 0x40
 8005a70:	1b40      	subs	r0, r0, r5
 8005a72:	fa03 f000 	lsl.w	r0, r3, r0
 8005a76:	9b04      	ldr	r3, [sp, #16]
 8005a78:	4303      	orrs	r3, r0
 8005a7a:	f108 0801 	add.w	r8, r8, #1
 8005a7e:	9304      	str	r3, [sp, #16]
 8005a80:	f898 1000 	ldrb.w	r1, [r8]
 8005a84:	482a      	ldr	r0, [pc, #168]	; (8005b30 <_vfiprintf_r+0x220>)
 8005a86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005a8a:	2206      	movs	r2, #6
 8005a8c:	f108 0701 	add.w	r7, r8, #1
 8005a90:	f7fa fbbe 	bl	8000210 <memchr>
 8005a94:	2800      	cmp	r0, #0
 8005a96:	d037      	beq.n	8005b08 <_vfiprintf_r+0x1f8>
 8005a98:	4b26      	ldr	r3, [pc, #152]	; (8005b34 <_vfiprintf_r+0x224>)
 8005a9a:	bb1b      	cbnz	r3, 8005ae4 <_vfiprintf_r+0x1d4>
 8005a9c:	9b03      	ldr	r3, [sp, #12]
 8005a9e:	3307      	adds	r3, #7
 8005aa0:	f023 0307 	bic.w	r3, r3, #7
 8005aa4:	3308      	adds	r3, #8
 8005aa6:	9303      	str	r3, [sp, #12]
 8005aa8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005aaa:	444b      	add	r3, r9
 8005aac:	9309      	str	r3, [sp, #36]	; 0x24
 8005aae:	e750      	b.n	8005952 <_vfiprintf_r+0x42>
 8005ab0:	fb05 3202 	mla	r2, r5, r2, r3
 8005ab4:	2001      	movs	r0, #1
 8005ab6:	4688      	mov	r8, r1
 8005ab8:	e78a      	b.n	80059d0 <_vfiprintf_r+0xc0>
 8005aba:	2300      	movs	r3, #0
 8005abc:	f108 0801 	add.w	r8, r8, #1
 8005ac0:	9305      	str	r3, [sp, #20]
 8005ac2:	4619      	mov	r1, r3
 8005ac4:	250a      	movs	r5, #10
 8005ac6:	4640      	mov	r0, r8
 8005ac8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005acc:	3a30      	subs	r2, #48	; 0x30
 8005ace:	2a09      	cmp	r2, #9
 8005ad0:	d903      	bls.n	8005ada <_vfiprintf_r+0x1ca>
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d0c3      	beq.n	8005a5e <_vfiprintf_r+0x14e>
 8005ad6:	9105      	str	r1, [sp, #20]
 8005ad8:	e7c1      	b.n	8005a5e <_vfiprintf_r+0x14e>
 8005ada:	fb05 2101 	mla	r1, r5, r1, r2
 8005ade:	2301      	movs	r3, #1
 8005ae0:	4680      	mov	r8, r0
 8005ae2:	e7f0      	b.n	8005ac6 <_vfiprintf_r+0x1b6>
 8005ae4:	ab03      	add	r3, sp, #12
 8005ae6:	9300      	str	r3, [sp, #0]
 8005ae8:	4622      	mov	r2, r4
 8005aea:	4b13      	ldr	r3, [pc, #76]	; (8005b38 <_vfiprintf_r+0x228>)
 8005aec:	a904      	add	r1, sp, #16
 8005aee:	4630      	mov	r0, r6
 8005af0:	f000 f8b8 	bl	8005c64 <_printf_float>
 8005af4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005af8:	4681      	mov	r9, r0
 8005afa:	d1d5      	bne.n	8005aa8 <_vfiprintf_r+0x198>
 8005afc:	89a3      	ldrh	r3, [r4, #12]
 8005afe:	065b      	lsls	r3, r3, #25
 8005b00:	f53f af7e 	bmi.w	8005a00 <_vfiprintf_r+0xf0>
 8005b04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b06:	e77d      	b.n	8005a04 <_vfiprintf_r+0xf4>
 8005b08:	ab03      	add	r3, sp, #12
 8005b0a:	9300      	str	r3, [sp, #0]
 8005b0c:	4622      	mov	r2, r4
 8005b0e:	4b0a      	ldr	r3, [pc, #40]	; (8005b38 <_vfiprintf_r+0x228>)
 8005b10:	a904      	add	r1, sp, #16
 8005b12:	4630      	mov	r0, r6
 8005b14:	f000 fb5c 	bl	80061d0 <_printf_i>
 8005b18:	e7ec      	b.n	8005af4 <_vfiprintf_r+0x1e4>
 8005b1a:	bf00      	nop
 8005b1c:	0800a430 	.word	0x0800a430
 8005b20:	0800a364 	.word	0x0800a364
 8005b24:	0800a450 	.word	0x0800a450
 8005b28:	0800a410 	.word	0x0800a410
 8005b2c:	0800a36a 	.word	0x0800a36a
 8005b30:	0800a36e 	.word	0x0800a36e
 8005b34:	08005c65 	.word	0x08005c65
 8005b38:	080058eb 	.word	0x080058eb

08005b3c <__cvt>:
 8005b3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b40:	ec55 4b10 	vmov	r4, r5, d0
 8005b44:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005b46:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005b4a:	2d00      	cmp	r5, #0
 8005b4c:	460e      	mov	r6, r1
 8005b4e:	4691      	mov	r9, r2
 8005b50:	4619      	mov	r1, r3
 8005b52:	bfb8      	it	lt
 8005b54:	4622      	movlt	r2, r4
 8005b56:	462b      	mov	r3, r5
 8005b58:	f027 0720 	bic.w	r7, r7, #32
 8005b5c:	bfbb      	ittet	lt
 8005b5e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005b62:	461d      	movlt	r5, r3
 8005b64:	2300      	movge	r3, #0
 8005b66:	232d      	movlt	r3, #45	; 0x2d
 8005b68:	bfb8      	it	lt
 8005b6a:	4614      	movlt	r4, r2
 8005b6c:	2f46      	cmp	r7, #70	; 0x46
 8005b6e:	700b      	strb	r3, [r1, #0]
 8005b70:	d004      	beq.n	8005b7c <__cvt+0x40>
 8005b72:	2f45      	cmp	r7, #69	; 0x45
 8005b74:	d100      	bne.n	8005b78 <__cvt+0x3c>
 8005b76:	3601      	adds	r6, #1
 8005b78:	2102      	movs	r1, #2
 8005b7a:	e000      	b.n	8005b7e <__cvt+0x42>
 8005b7c:	2103      	movs	r1, #3
 8005b7e:	ab03      	add	r3, sp, #12
 8005b80:	9301      	str	r3, [sp, #4]
 8005b82:	ab02      	add	r3, sp, #8
 8005b84:	9300      	str	r3, [sp, #0]
 8005b86:	4632      	mov	r2, r6
 8005b88:	4653      	mov	r3, sl
 8005b8a:	ec45 4b10 	vmov	d0, r4, r5
 8005b8e:	f001 fecb 	bl	8007928 <_dtoa_r>
 8005b92:	2f47      	cmp	r7, #71	; 0x47
 8005b94:	4680      	mov	r8, r0
 8005b96:	d102      	bne.n	8005b9e <__cvt+0x62>
 8005b98:	f019 0f01 	tst.w	r9, #1
 8005b9c:	d026      	beq.n	8005bec <__cvt+0xb0>
 8005b9e:	2f46      	cmp	r7, #70	; 0x46
 8005ba0:	eb08 0906 	add.w	r9, r8, r6
 8005ba4:	d111      	bne.n	8005bca <__cvt+0x8e>
 8005ba6:	f898 3000 	ldrb.w	r3, [r8]
 8005baa:	2b30      	cmp	r3, #48	; 0x30
 8005bac:	d10a      	bne.n	8005bc4 <__cvt+0x88>
 8005bae:	2200      	movs	r2, #0
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	4620      	mov	r0, r4
 8005bb4:	4629      	mov	r1, r5
 8005bb6:	f7fa ff9f 	bl	8000af8 <__aeabi_dcmpeq>
 8005bba:	b918      	cbnz	r0, 8005bc4 <__cvt+0x88>
 8005bbc:	f1c6 0601 	rsb	r6, r6, #1
 8005bc0:	f8ca 6000 	str.w	r6, [sl]
 8005bc4:	f8da 3000 	ldr.w	r3, [sl]
 8005bc8:	4499      	add	r9, r3
 8005bca:	2200      	movs	r2, #0
 8005bcc:	2300      	movs	r3, #0
 8005bce:	4620      	mov	r0, r4
 8005bd0:	4629      	mov	r1, r5
 8005bd2:	f7fa ff91 	bl	8000af8 <__aeabi_dcmpeq>
 8005bd6:	b938      	cbnz	r0, 8005be8 <__cvt+0xac>
 8005bd8:	2230      	movs	r2, #48	; 0x30
 8005bda:	9b03      	ldr	r3, [sp, #12]
 8005bdc:	454b      	cmp	r3, r9
 8005bde:	d205      	bcs.n	8005bec <__cvt+0xb0>
 8005be0:	1c59      	adds	r1, r3, #1
 8005be2:	9103      	str	r1, [sp, #12]
 8005be4:	701a      	strb	r2, [r3, #0]
 8005be6:	e7f8      	b.n	8005bda <__cvt+0x9e>
 8005be8:	f8cd 900c 	str.w	r9, [sp, #12]
 8005bec:	9b03      	ldr	r3, [sp, #12]
 8005bee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005bf0:	eba3 0308 	sub.w	r3, r3, r8
 8005bf4:	4640      	mov	r0, r8
 8005bf6:	6013      	str	r3, [r2, #0]
 8005bf8:	b004      	add	sp, #16
 8005bfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005bfe <__exponent>:
 8005bfe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c00:	2900      	cmp	r1, #0
 8005c02:	4604      	mov	r4, r0
 8005c04:	bfba      	itte	lt
 8005c06:	4249      	neglt	r1, r1
 8005c08:	232d      	movlt	r3, #45	; 0x2d
 8005c0a:	232b      	movge	r3, #43	; 0x2b
 8005c0c:	2909      	cmp	r1, #9
 8005c0e:	f804 2b02 	strb.w	r2, [r4], #2
 8005c12:	7043      	strb	r3, [r0, #1]
 8005c14:	dd20      	ble.n	8005c58 <__exponent+0x5a>
 8005c16:	f10d 0307 	add.w	r3, sp, #7
 8005c1a:	461f      	mov	r7, r3
 8005c1c:	260a      	movs	r6, #10
 8005c1e:	fb91 f5f6 	sdiv	r5, r1, r6
 8005c22:	fb06 1115 	mls	r1, r6, r5, r1
 8005c26:	3130      	adds	r1, #48	; 0x30
 8005c28:	2d09      	cmp	r5, #9
 8005c2a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005c2e:	f103 32ff 	add.w	r2, r3, #4294967295
 8005c32:	4629      	mov	r1, r5
 8005c34:	dc09      	bgt.n	8005c4a <__exponent+0x4c>
 8005c36:	3130      	adds	r1, #48	; 0x30
 8005c38:	3b02      	subs	r3, #2
 8005c3a:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005c3e:	42bb      	cmp	r3, r7
 8005c40:	4622      	mov	r2, r4
 8005c42:	d304      	bcc.n	8005c4e <__exponent+0x50>
 8005c44:	1a10      	subs	r0, r2, r0
 8005c46:	b003      	add	sp, #12
 8005c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c4a:	4613      	mov	r3, r2
 8005c4c:	e7e7      	b.n	8005c1e <__exponent+0x20>
 8005c4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c52:	f804 2b01 	strb.w	r2, [r4], #1
 8005c56:	e7f2      	b.n	8005c3e <__exponent+0x40>
 8005c58:	2330      	movs	r3, #48	; 0x30
 8005c5a:	4419      	add	r1, r3
 8005c5c:	7083      	strb	r3, [r0, #2]
 8005c5e:	1d02      	adds	r2, r0, #4
 8005c60:	70c1      	strb	r1, [r0, #3]
 8005c62:	e7ef      	b.n	8005c44 <__exponent+0x46>

08005c64 <_printf_float>:
 8005c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c68:	b08d      	sub	sp, #52	; 0x34
 8005c6a:	460c      	mov	r4, r1
 8005c6c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8005c70:	4616      	mov	r6, r2
 8005c72:	461f      	mov	r7, r3
 8005c74:	4605      	mov	r5, r0
 8005c76:	f003 f8b5 	bl	8008de4 <_localeconv_r>
 8005c7a:	6803      	ldr	r3, [r0, #0]
 8005c7c:	9304      	str	r3, [sp, #16]
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f7fa fabe 	bl	8000200 <strlen>
 8005c84:	2300      	movs	r3, #0
 8005c86:	930a      	str	r3, [sp, #40]	; 0x28
 8005c88:	f8d8 3000 	ldr.w	r3, [r8]
 8005c8c:	9005      	str	r0, [sp, #20]
 8005c8e:	3307      	adds	r3, #7
 8005c90:	f023 0307 	bic.w	r3, r3, #7
 8005c94:	f103 0208 	add.w	r2, r3, #8
 8005c98:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005c9c:	f8d4 b000 	ldr.w	fp, [r4]
 8005ca0:	f8c8 2000 	str.w	r2, [r8]
 8005ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005cac:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005cb0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005cb4:	9307      	str	r3, [sp, #28]
 8005cb6:	f8cd 8018 	str.w	r8, [sp, #24]
 8005cba:	f04f 32ff 	mov.w	r2, #4294967295
 8005cbe:	4ba7      	ldr	r3, [pc, #668]	; (8005f5c <_printf_float+0x2f8>)
 8005cc0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cc4:	f7fa ff4a 	bl	8000b5c <__aeabi_dcmpun>
 8005cc8:	bb70      	cbnz	r0, 8005d28 <_printf_float+0xc4>
 8005cca:	f04f 32ff 	mov.w	r2, #4294967295
 8005cce:	4ba3      	ldr	r3, [pc, #652]	; (8005f5c <_printf_float+0x2f8>)
 8005cd0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cd4:	f7fa ff24 	bl	8000b20 <__aeabi_dcmple>
 8005cd8:	bb30      	cbnz	r0, 8005d28 <_printf_float+0xc4>
 8005cda:	2200      	movs	r2, #0
 8005cdc:	2300      	movs	r3, #0
 8005cde:	4640      	mov	r0, r8
 8005ce0:	4649      	mov	r1, r9
 8005ce2:	f7fa ff13 	bl	8000b0c <__aeabi_dcmplt>
 8005ce6:	b110      	cbz	r0, 8005cee <_printf_float+0x8a>
 8005ce8:	232d      	movs	r3, #45	; 0x2d
 8005cea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cee:	4a9c      	ldr	r2, [pc, #624]	; (8005f60 <_printf_float+0x2fc>)
 8005cf0:	4b9c      	ldr	r3, [pc, #624]	; (8005f64 <_printf_float+0x300>)
 8005cf2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005cf6:	bf8c      	ite	hi
 8005cf8:	4690      	movhi	r8, r2
 8005cfa:	4698      	movls	r8, r3
 8005cfc:	2303      	movs	r3, #3
 8005cfe:	f02b 0204 	bic.w	r2, fp, #4
 8005d02:	6123      	str	r3, [r4, #16]
 8005d04:	6022      	str	r2, [r4, #0]
 8005d06:	f04f 0900 	mov.w	r9, #0
 8005d0a:	9700      	str	r7, [sp, #0]
 8005d0c:	4633      	mov	r3, r6
 8005d0e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005d10:	4621      	mov	r1, r4
 8005d12:	4628      	mov	r0, r5
 8005d14:	f000 f9e6 	bl	80060e4 <_printf_common>
 8005d18:	3001      	adds	r0, #1
 8005d1a:	f040 808d 	bne.w	8005e38 <_printf_float+0x1d4>
 8005d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8005d22:	b00d      	add	sp, #52	; 0x34
 8005d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d28:	4642      	mov	r2, r8
 8005d2a:	464b      	mov	r3, r9
 8005d2c:	4640      	mov	r0, r8
 8005d2e:	4649      	mov	r1, r9
 8005d30:	f7fa ff14 	bl	8000b5c <__aeabi_dcmpun>
 8005d34:	b110      	cbz	r0, 8005d3c <_printf_float+0xd8>
 8005d36:	4a8c      	ldr	r2, [pc, #560]	; (8005f68 <_printf_float+0x304>)
 8005d38:	4b8c      	ldr	r3, [pc, #560]	; (8005f6c <_printf_float+0x308>)
 8005d3a:	e7da      	b.n	8005cf2 <_printf_float+0x8e>
 8005d3c:	6861      	ldr	r1, [r4, #4]
 8005d3e:	1c4b      	adds	r3, r1, #1
 8005d40:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8005d44:	a80a      	add	r0, sp, #40	; 0x28
 8005d46:	d13e      	bne.n	8005dc6 <_printf_float+0x162>
 8005d48:	2306      	movs	r3, #6
 8005d4a:	6063      	str	r3, [r4, #4]
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005d52:	ab09      	add	r3, sp, #36	; 0x24
 8005d54:	9300      	str	r3, [sp, #0]
 8005d56:	ec49 8b10 	vmov	d0, r8, r9
 8005d5a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005d5e:	6022      	str	r2, [r4, #0]
 8005d60:	f8cd a004 	str.w	sl, [sp, #4]
 8005d64:	6861      	ldr	r1, [r4, #4]
 8005d66:	4628      	mov	r0, r5
 8005d68:	f7ff fee8 	bl	8005b3c <__cvt>
 8005d6c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8005d70:	2b47      	cmp	r3, #71	; 0x47
 8005d72:	4680      	mov	r8, r0
 8005d74:	d109      	bne.n	8005d8a <_printf_float+0x126>
 8005d76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d78:	1cd8      	adds	r0, r3, #3
 8005d7a:	db02      	blt.n	8005d82 <_printf_float+0x11e>
 8005d7c:	6862      	ldr	r2, [r4, #4]
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	dd47      	ble.n	8005e12 <_printf_float+0x1ae>
 8005d82:	f1aa 0a02 	sub.w	sl, sl, #2
 8005d86:	fa5f fa8a 	uxtb.w	sl, sl
 8005d8a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005d8e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d90:	d824      	bhi.n	8005ddc <_printf_float+0x178>
 8005d92:	3901      	subs	r1, #1
 8005d94:	4652      	mov	r2, sl
 8005d96:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005d9a:	9109      	str	r1, [sp, #36]	; 0x24
 8005d9c:	f7ff ff2f 	bl	8005bfe <__exponent>
 8005da0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005da2:	1813      	adds	r3, r2, r0
 8005da4:	2a01      	cmp	r2, #1
 8005da6:	4681      	mov	r9, r0
 8005da8:	6123      	str	r3, [r4, #16]
 8005daa:	dc02      	bgt.n	8005db2 <_printf_float+0x14e>
 8005dac:	6822      	ldr	r2, [r4, #0]
 8005dae:	07d1      	lsls	r1, r2, #31
 8005db0:	d501      	bpl.n	8005db6 <_printf_float+0x152>
 8005db2:	3301      	adds	r3, #1
 8005db4:	6123      	str	r3, [r4, #16]
 8005db6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d0a5      	beq.n	8005d0a <_printf_float+0xa6>
 8005dbe:	232d      	movs	r3, #45	; 0x2d
 8005dc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005dc4:	e7a1      	b.n	8005d0a <_printf_float+0xa6>
 8005dc6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8005dca:	f000 8177 	beq.w	80060bc <_printf_float+0x458>
 8005dce:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005dd2:	d1bb      	bne.n	8005d4c <_printf_float+0xe8>
 8005dd4:	2900      	cmp	r1, #0
 8005dd6:	d1b9      	bne.n	8005d4c <_printf_float+0xe8>
 8005dd8:	2301      	movs	r3, #1
 8005dda:	e7b6      	b.n	8005d4a <_printf_float+0xe6>
 8005ddc:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8005de0:	d119      	bne.n	8005e16 <_printf_float+0x1b2>
 8005de2:	2900      	cmp	r1, #0
 8005de4:	6863      	ldr	r3, [r4, #4]
 8005de6:	dd0c      	ble.n	8005e02 <_printf_float+0x19e>
 8005de8:	6121      	str	r1, [r4, #16]
 8005dea:	b913      	cbnz	r3, 8005df2 <_printf_float+0x18e>
 8005dec:	6822      	ldr	r2, [r4, #0]
 8005dee:	07d2      	lsls	r2, r2, #31
 8005df0:	d502      	bpl.n	8005df8 <_printf_float+0x194>
 8005df2:	3301      	adds	r3, #1
 8005df4:	440b      	add	r3, r1
 8005df6:	6123      	str	r3, [r4, #16]
 8005df8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dfa:	65a3      	str	r3, [r4, #88]	; 0x58
 8005dfc:	f04f 0900 	mov.w	r9, #0
 8005e00:	e7d9      	b.n	8005db6 <_printf_float+0x152>
 8005e02:	b913      	cbnz	r3, 8005e0a <_printf_float+0x1a6>
 8005e04:	6822      	ldr	r2, [r4, #0]
 8005e06:	07d0      	lsls	r0, r2, #31
 8005e08:	d501      	bpl.n	8005e0e <_printf_float+0x1aa>
 8005e0a:	3302      	adds	r3, #2
 8005e0c:	e7f3      	b.n	8005df6 <_printf_float+0x192>
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e7f1      	b.n	8005df6 <_printf_float+0x192>
 8005e12:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8005e16:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	db05      	blt.n	8005e2a <_printf_float+0x1c6>
 8005e1e:	6822      	ldr	r2, [r4, #0]
 8005e20:	6123      	str	r3, [r4, #16]
 8005e22:	07d1      	lsls	r1, r2, #31
 8005e24:	d5e8      	bpl.n	8005df8 <_printf_float+0x194>
 8005e26:	3301      	adds	r3, #1
 8005e28:	e7e5      	b.n	8005df6 <_printf_float+0x192>
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	bfd4      	ite	le
 8005e2e:	f1c3 0302 	rsble	r3, r3, #2
 8005e32:	2301      	movgt	r3, #1
 8005e34:	4413      	add	r3, r2
 8005e36:	e7de      	b.n	8005df6 <_printf_float+0x192>
 8005e38:	6823      	ldr	r3, [r4, #0]
 8005e3a:	055a      	lsls	r2, r3, #21
 8005e3c:	d407      	bmi.n	8005e4e <_printf_float+0x1ea>
 8005e3e:	6923      	ldr	r3, [r4, #16]
 8005e40:	4642      	mov	r2, r8
 8005e42:	4631      	mov	r1, r6
 8005e44:	4628      	mov	r0, r5
 8005e46:	47b8      	blx	r7
 8005e48:	3001      	adds	r0, #1
 8005e4a:	d12b      	bne.n	8005ea4 <_printf_float+0x240>
 8005e4c:	e767      	b.n	8005d1e <_printf_float+0xba>
 8005e4e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005e52:	f240 80dc 	bls.w	800600e <_printf_float+0x3aa>
 8005e56:	2200      	movs	r2, #0
 8005e58:	2300      	movs	r3, #0
 8005e5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005e5e:	f7fa fe4b 	bl	8000af8 <__aeabi_dcmpeq>
 8005e62:	2800      	cmp	r0, #0
 8005e64:	d033      	beq.n	8005ece <_printf_float+0x26a>
 8005e66:	2301      	movs	r3, #1
 8005e68:	4a41      	ldr	r2, [pc, #260]	; (8005f70 <_printf_float+0x30c>)
 8005e6a:	4631      	mov	r1, r6
 8005e6c:	4628      	mov	r0, r5
 8005e6e:	47b8      	blx	r7
 8005e70:	3001      	adds	r0, #1
 8005e72:	f43f af54 	beq.w	8005d1e <_printf_float+0xba>
 8005e76:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	db02      	blt.n	8005e84 <_printf_float+0x220>
 8005e7e:	6823      	ldr	r3, [r4, #0]
 8005e80:	07d8      	lsls	r0, r3, #31
 8005e82:	d50f      	bpl.n	8005ea4 <_printf_float+0x240>
 8005e84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e88:	4631      	mov	r1, r6
 8005e8a:	4628      	mov	r0, r5
 8005e8c:	47b8      	blx	r7
 8005e8e:	3001      	adds	r0, #1
 8005e90:	f43f af45 	beq.w	8005d1e <_printf_float+0xba>
 8005e94:	f04f 0800 	mov.w	r8, #0
 8005e98:	f104 091a 	add.w	r9, r4, #26
 8005e9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e9e:	3b01      	subs	r3, #1
 8005ea0:	4543      	cmp	r3, r8
 8005ea2:	dc09      	bgt.n	8005eb8 <_printf_float+0x254>
 8005ea4:	6823      	ldr	r3, [r4, #0]
 8005ea6:	079b      	lsls	r3, r3, #30
 8005ea8:	f100 8103 	bmi.w	80060b2 <_printf_float+0x44e>
 8005eac:	68e0      	ldr	r0, [r4, #12]
 8005eae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005eb0:	4298      	cmp	r0, r3
 8005eb2:	bfb8      	it	lt
 8005eb4:	4618      	movlt	r0, r3
 8005eb6:	e734      	b.n	8005d22 <_printf_float+0xbe>
 8005eb8:	2301      	movs	r3, #1
 8005eba:	464a      	mov	r2, r9
 8005ebc:	4631      	mov	r1, r6
 8005ebe:	4628      	mov	r0, r5
 8005ec0:	47b8      	blx	r7
 8005ec2:	3001      	adds	r0, #1
 8005ec4:	f43f af2b 	beq.w	8005d1e <_printf_float+0xba>
 8005ec8:	f108 0801 	add.w	r8, r8, #1
 8005ecc:	e7e6      	b.n	8005e9c <_printf_float+0x238>
 8005ece:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	dc2b      	bgt.n	8005f2c <_printf_float+0x2c8>
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	4a26      	ldr	r2, [pc, #152]	; (8005f70 <_printf_float+0x30c>)
 8005ed8:	4631      	mov	r1, r6
 8005eda:	4628      	mov	r0, r5
 8005edc:	47b8      	blx	r7
 8005ede:	3001      	adds	r0, #1
 8005ee0:	f43f af1d 	beq.w	8005d1e <_printf_float+0xba>
 8005ee4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ee6:	b923      	cbnz	r3, 8005ef2 <_printf_float+0x28e>
 8005ee8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eea:	b913      	cbnz	r3, 8005ef2 <_printf_float+0x28e>
 8005eec:	6823      	ldr	r3, [r4, #0]
 8005eee:	07d9      	lsls	r1, r3, #31
 8005ef0:	d5d8      	bpl.n	8005ea4 <_printf_float+0x240>
 8005ef2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ef6:	4631      	mov	r1, r6
 8005ef8:	4628      	mov	r0, r5
 8005efa:	47b8      	blx	r7
 8005efc:	3001      	adds	r0, #1
 8005efe:	f43f af0e 	beq.w	8005d1e <_printf_float+0xba>
 8005f02:	f04f 0900 	mov.w	r9, #0
 8005f06:	f104 0a1a 	add.w	sl, r4, #26
 8005f0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f0c:	425b      	negs	r3, r3
 8005f0e:	454b      	cmp	r3, r9
 8005f10:	dc01      	bgt.n	8005f16 <_printf_float+0x2b2>
 8005f12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f14:	e794      	b.n	8005e40 <_printf_float+0x1dc>
 8005f16:	2301      	movs	r3, #1
 8005f18:	4652      	mov	r2, sl
 8005f1a:	4631      	mov	r1, r6
 8005f1c:	4628      	mov	r0, r5
 8005f1e:	47b8      	blx	r7
 8005f20:	3001      	adds	r0, #1
 8005f22:	f43f aefc 	beq.w	8005d1e <_printf_float+0xba>
 8005f26:	f109 0901 	add.w	r9, r9, #1
 8005f2a:	e7ee      	b.n	8005f0a <_printf_float+0x2a6>
 8005f2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005f30:	429a      	cmp	r2, r3
 8005f32:	bfa8      	it	ge
 8005f34:	461a      	movge	r2, r3
 8005f36:	2a00      	cmp	r2, #0
 8005f38:	4691      	mov	r9, r2
 8005f3a:	dd07      	ble.n	8005f4c <_printf_float+0x2e8>
 8005f3c:	4613      	mov	r3, r2
 8005f3e:	4631      	mov	r1, r6
 8005f40:	4642      	mov	r2, r8
 8005f42:	4628      	mov	r0, r5
 8005f44:	47b8      	blx	r7
 8005f46:	3001      	adds	r0, #1
 8005f48:	f43f aee9 	beq.w	8005d1e <_printf_float+0xba>
 8005f4c:	f104 031a 	add.w	r3, r4, #26
 8005f50:	f04f 0b00 	mov.w	fp, #0
 8005f54:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f58:	9306      	str	r3, [sp, #24]
 8005f5a:	e015      	b.n	8005f88 <_printf_float+0x324>
 8005f5c:	7fefffff 	.word	0x7fefffff
 8005f60:	0800a379 	.word	0x0800a379
 8005f64:	0800a375 	.word	0x0800a375
 8005f68:	0800a381 	.word	0x0800a381
 8005f6c:	0800a37d 	.word	0x0800a37d
 8005f70:	0800a385 	.word	0x0800a385
 8005f74:	2301      	movs	r3, #1
 8005f76:	9a06      	ldr	r2, [sp, #24]
 8005f78:	4631      	mov	r1, r6
 8005f7a:	4628      	mov	r0, r5
 8005f7c:	47b8      	blx	r7
 8005f7e:	3001      	adds	r0, #1
 8005f80:	f43f aecd 	beq.w	8005d1e <_printf_float+0xba>
 8005f84:	f10b 0b01 	add.w	fp, fp, #1
 8005f88:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005f8c:	ebaa 0309 	sub.w	r3, sl, r9
 8005f90:	455b      	cmp	r3, fp
 8005f92:	dcef      	bgt.n	8005f74 <_printf_float+0x310>
 8005f94:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	44d0      	add	r8, sl
 8005f9c:	db15      	blt.n	8005fca <_printf_float+0x366>
 8005f9e:	6823      	ldr	r3, [r4, #0]
 8005fa0:	07da      	lsls	r2, r3, #31
 8005fa2:	d412      	bmi.n	8005fca <_printf_float+0x366>
 8005fa4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fa6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005fa8:	eba3 020a 	sub.w	r2, r3, sl
 8005fac:	eba3 0a01 	sub.w	sl, r3, r1
 8005fb0:	4592      	cmp	sl, r2
 8005fb2:	bfa8      	it	ge
 8005fb4:	4692      	movge	sl, r2
 8005fb6:	f1ba 0f00 	cmp.w	sl, #0
 8005fba:	dc0e      	bgt.n	8005fda <_printf_float+0x376>
 8005fbc:	f04f 0800 	mov.w	r8, #0
 8005fc0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005fc4:	f104 091a 	add.w	r9, r4, #26
 8005fc8:	e019      	b.n	8005ffe <_printf_float+0x39a>
 8005fca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fce:	4631      	mov	r1, r6
 8005fd0:	4628      	mov	r0, r5
 8005fd2:	47b8      	blx	r7
 8005fd4:	3001      	adds	r0, #1
 8005fd6:	d1e5      	bne.n	8005fa4 <_printf_float+0x340>
 8005fd8:	e6a1      	b.n	8005d1e <_printf_float+0xba>
 8005fda:	4653      	mov	r3, sl
 8005fdc:	4642      	mov	r2, r8
 8005fde:	4631      	mov	r1, r6
 8005fe0:	4628      	mov	r0, r5
 8005fe2:	47b8      	blx	r7
 8005fe4:	3001      	adds	r0, #1
 8005fe6:	d1e9      	bne.n	8005fbc <_printf_float+0x358>
 8005fe8:	e699      	b.n	8005d1e <_printf_float+0xba>
 8005fea:	2301      	movs	r3, #1
 8005fec:	464a      	mov	r2, r9
 8005fee:	4631      	mov	r1, r6
 8005ff0:	4628      	mov	r0, r5
 8005ff2:	47b8      	blx	r7
 8005ff4:	3001      	adds	r0, #1
 8005ff6:	f43f ae92 	beq.w	8005d1e <_printf_float+0xba>
 8005ffa:	f108 0801 	add.w	r8, r8, #1
 8005ffe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006002:	1a9b      	subs	r3, r3, r2
 8006004:	eba3 030a 	sub.w	r3, r3, sl
 8006008:	4543      	cmp	r3, r8
 800600a:	dcee      	bgt.n	8005fea <_printf_float+0x386>
 800600c:	e74a      	b.n	8005ea4 <_printf_float+0x240>
 800600e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006010:	2a01      	cmp	r2, #1
 8006012:	dc01      	bgt.n	8006018 <_printf_float+0x3b4>
 8006014:	07db      	lsls	r3, r3, #31
 8006016:	d53a      	bpl.n	800608e <_printf_float+0x42a>
 8006018:	2301      	movs	r3, #1
 800601a:	4642      	mov	r2, r8
 800601c:	4631      	mov	r1, r6
 800601e:	4628      	mov	r0, r5
 8006020:	47b8      	blx	r7
 8006022:	3001      	adds	r0, #1
 8006024:	f43f ae7b 	beq.w	8005d1e <_printf_float+0xba>
 8006028:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800602c:	4631      	mov	r1, r6
 800602e:	4628      	mov	r0, r5
 8006030:	47b8      	blx	r7
 8006032:	3001      	adds	r0, #1
 8006034:	f108 0801 	add.w	r8, r8, #1
 8006038:	f43f ae71 	beq.w	8005d1e <_printf_float+0xba>
 800603c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800603e:	2200      	movs	r2, #0
 8006040:	f103 3aff 	add.w	sl, r3, #4294967295
 8006044:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006048:	2300      	movs	r3, #0
 800604a:	f7fa fd55 	bl	8000af8 <__aeabi_dcmpeq>
 800604e:	b9c8      	cbnz	r0, 8006084 <_printf_float+0x420>
 8006050:	4653      	mov	r3, sl
 8006052:	4642      	mov	r2, r8
 8006054:	4631      	mov	r1, r6
 8006056:	4628      	mov	r0, r5
 8006058:	47b8      	blx	r7
 800605a:	3001      	adds	r0, #1
 800605c:	d10e      	bne.n	800607c <_printf_float+0x418>
 800605e:	e65e      	b.n	8005d1e <_printf_float+0xba>
 8006060:	2301      	movs	r3, #1
 8006062:	4652      	mov	r2, sl
 8006064:	4631      	mov	r1, r6
 8006066:	4628      	mov	r0, r5
 8006068:	47b8      	blx	r7
 800606a:	3001      	adds	r0, #1
 800606c:	f43f ae57 	beq.w	8005d1e <_printf_float+0xba>
 8006070:	f108 0801 	add.w	r8, r8, #1
 8006074:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006076:	3b01      	subs	r3, #1
 8006078:	4543      	cmp	r3, r8
 800607a:	dcf1      	bgt.n	8006060 <_printf_float+0x3fc>
 800607c:	464b      	mov	r3, r9
 800607e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006082:	e6de      	b.n	8005e42 <_printf_float+0x1de>
 8006084:	f04f 0800 	mov.w	r8, #0
 8006088:	f104 0a1a 	add.w	sl, r4, #26
 800608c:	e7f2      	b.n	8006074 <_printf_float+0x410>
 800608e:	2301      	movs	r3, #1
 8006090:	e7df      	b.n	8006052 <_printf_float+0x3ee>
 8006092:	2301      	movs	r3, #1
 8006094:	464a      	mov	r2, r9
 8006096:	4631      	mov	r1, r6
 8006098:	4628      	mov	r0, r5
 800609a:	47b8      	blx	r7
 800609c:	3001      	adds	r0, #1
 800609e:	f43f ae3e 	beq.w	8005d1e <_printf_float+0xba>
 80060a2:	f108 0801 	add.w	r8, r8, #1
 80060a6:	68e3      	ldr	r3, [r4, #12]
 80060a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80060aa:	1a9b      	subs	r3, r3, r2
 80060ac:	4543      	cmp	r3, r8
 80060ae:	dcf0      	bgt.n	8006092 <_printf_float+0x42e>
 80060b0:	e6fc      	b.n	8005eac <_printf_float+0x248>
 80060b2:	f04f 0800 	mov.w	r8, #0
 80060b6:	f104 0919 	add.w	r9, r4, #25
 80060ba:	e7f4      	b.n	80060a6 <_printf_float+0x442>
 80060bc:	2900      	cmp	r1, #0
 80060be:	f43f ae8b 	beq.w	8005dd8 <_printf_float+0x174>
 80060c2:	2300      	movs	r3, #0
 80060c4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80060c8:	ab09      	add	r3, sp, #36	; 0x24
 80060ca:	9300      	str	r3, [sp, #0]
 80060cc:	ec49 8b10 	vmov	d0, r8, r9
 80060d0:	6022      	str	r2, [r4, #0]
 80060d2:	f8cd a004 	str.w	sl, [sp, #4]
 80060d6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80060da:	4628      	mov	r0, r5
 80060dc:	f7ff fd2e 	bl	8005b3c <__cvt>
 80060e0:	4680      	mov	r8, r0
 80060e2:	e648      	b.n	8005d76 <_printf_float+0x112>

080060e4 <_printf_common>:
 80060e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060e8:	4691      	mov	r9, r2
 80060ea:	461f      	mov	r7, r3
 80060ec:	688a      	ldr	r2, [r1, #8]
 80060ee:	690b      	ldr	r3, [r1, #16]
 80060f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80060f4:	4293      	cmp	r3, r2
 80060f6:	bfb8      	it	lt
 80060f8:	4613      	movlt	r3, r2
 80060fa:	f8c9 3000 	str.w	r3, [r9]
 80060fe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006102:	4606      	mov	r6, r0
 8006104:	460c      	mov	r4, r1
 8006106:	b112      	cbz	r2, 800610e <_printf_common+0x2a>
 8006108:	3301      	adds	r3, #1
 800610a:	f8c9 3000 	str.w	r3, [r9]
 800610e:	6823      	ldr	r3, [r4, #0]
 8006110:	0699      	lsls	r1, r3, #26
 8006112:	bf42      	ittt	mi
 8006114:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006118:	3302      	addmi	r3, #2
 800611a:	f8c9 3000 	strmi.w	r3, [r9]
 800611e:	6825      	ldr	r5, [r4, #0]
 8006120:	f015 0506 	ands.w	r5, r5, #6
 8006124:	d107      	bne.n	8006136 <_printf_common+0x52>
 8006126:	f104 0a19 	add.w	sl, r4, #25
 800612a:	68e3      	ldr	r3, [r4, #12]
 800612c:	f8d9 2000 	ldr.w	r2, [r9]
 8006130:	1a9b      	subs	r3, r3, r2
 8006132:	42ab      	cmp	r3, r5
 8006134:	dc28      	bgt.n	8006188 <_printf_common+0xa4>
 8006136:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800613a:	6822      	ldr	r2, [r4, #0]
 800613c:	3300      	adds	r3, #0
 800613e:	bf18      	it	ne
 8006140:	2301      	movne	r3, #1
 8006142:	0692      	lsls	r2, r2, #26
 8006144:	d42d      	bmi.n	80061a2 <_printf_common+0xbe>
 8006146:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800614a:	4639      	mov	r1, r7
 800614c:	4630      	mov	r0, r6
 800614e:	47c0      	blx	r8
 8006150:	3001      	adds	r0, #1
 8006152:	d020      	beq.n	8006196 <_printf_common+0xb2>
 8006154:	6823      	ldr	r3, [r4, #0]
 8006156:	68e5      	ldr	r5, [r4, #12]
 8006158:	f8d9 2000 	ldr.w	r2, [r9]
 800615c:	f003 0306 	and.w	r3, r3, #6
 8006160:	2b04      	cmp	r3, #4
 8006162:	bf08      	it	eq
 8006164:	1aad      	subeq	r5, r5, r2
 8006166:	68a3      	ldr	r3, [r4, #8]
 8006168:	6922      	ldr	r2, [r4, #16]
 800616a:	bf0c      	ite	eq
 800616c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006170:	2500      	movne	r5, #0
 8006172:	4293      	cmp	r3, r2
 8006174:	bfc4      	itt	gt
 8006176:	1a9b      	subgt	r3, r3, r2
 8006178:	18ed      	addgt	r5, r5, r3
 800617a:	f04f 0900 	mov.w	r9, #0
 800617e:	341a      	adds	r4, #26
 8006180:	454d      	cmp	r5, r9
 8006182:	d11a      	bne.n	80061ba <_printf_common+0xd6>
 8006184:	2000      	movs	r0, #0
 8006186:	e008      	b.n	800619a <_printf_common+0xb6>
 8006188:	2301      	movs	r3, #1
 800618a:	4652      	mov	r2, sl
 800618c:	4639      	mov	r1, r7
 800618e:	4630      	mov	r0, r6
 8006190:	47c0      	blx	r8
 8006192:	3001      	adds	r0, #1
 8006194:	d103      	bne.n	800619e <_printf_common+0xba>
 8006196:	f04f 30ff 	mov.w	r0, #4294967295
 800619a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800619e:	3501      	adds	r5, #1
 80061a0:	e7c3      	b.n	800612a <_printf_common+0x46>
 80061a2:	18e1      	adds	r1, r4, r3
 80061a4:	1c5a      	adds	r2, r3, #1
 80061a6:	2030      	movs	r0, #48	; 0x30
 80061a8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80061ac:	4422      	add	r2, r4
 80061ae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80061b2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80061b6:	3302      	adds	r3, #2
 80061b8:	e7c5      	b.n	8006146 <_printf_common+0x62>
 80061ba:	2301      	movs	r3, #1
 80061bc:	4622      	mov	r2, r4
 80061be:	4639      	mov	r1, r7
 80061c0:	4630      	mov	r0, r6
 80061c2:	47c0      	blx	r8
 80061c4:	3001      	adds	r0, #1
 80061c6:	d0e6      	beq.n	8006196 <_printf_common+0xb2>
 80061c8:	f109 0901 	add.w	r9, r9, #1
 80061cc:	e7d8      	b.n	8006180 <_printf_common+0x9c>
	...

080061d0 <_printf_i>:
 80061d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80061d4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80061d8:	460c      	mov	r4, r1
 80061da:	7e09      	ldrb	r1, [r1, #24]
 80061dc:	b085      	sub	sp, #20
 80061de:	296e      	cmp	r1, #110	; 0x6e
 80061e0:	4617      	mov	r7, r2
 80061e2:	4606      	mov	r6, r0
 80061e4:	4698      	mov	r8, r3
 80061e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80061e8:	f000 80b3 	beq.w	8006352 <_printf_i+0x182>
 80061ec:	d822      	bhi.n	8006234 <_printf_i+0x64>
 80061ee:	2963      	cmp	r1, #99	; 0x63
 80061f0:	d036      	beq.n	8006260 <_printf_i+0x90>
 80061f2:	d80a      	bhi.n	800620a <_printf_i+0x3a>
 80061f4:	2900      	cmp	r1, #0
 80061f6:	f000 80b9 	beq.w	800636c <_printf_i+0x19c>
 80061fa:	2958      	cmp	r1, #88	; 0x58
 80061fc:	f000 8083 	beq.w	8006306 <_printf_i+0x136>
 8006200:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006204:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006208:	e032      	b.n	8006270 <_printf_i+0xa0>
 800620a:	2964      	cmp	r1, #100	; 0x64
 800620c:	d001      	beq.n	8006212 <_printf_i+0x42>
 800620e:	2969      	cmp	r1, #105	; 0x69
 8006210:	d1f6      	bne.n	8006200 <_printf_i+0x30>
 8006212:	6820      	ldr	r0, [r4, #0]
 8006214:	6813      	ldr	r3, [r2, #0]
 8006216:	0605      	lsls	r5, r0, #24
 8006218:	f103 0104 	add.w	r1, r3, #4
 800621c:	d52a      	bpl.n	8006274 <_printf_i+0xa4>
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	6011      	str	r1, [r2, #0]
 8006222:	2b00      	cmp	r3, #0
 8006224:	da03      	bge.n	800622e <_printf_i+0x5e>
 8006226:	222d      	movs	r2, #45	; 0x2d
 8006228:	425b      	negs	r3, r3
 800622a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800622e:	486f      	ldr	r0, [pc, #444]	; (80063ec <_printf_i+0x21c>)
 8006230:	220a      	movs	r2, #10
 8006232:	e039      	b.n	80062a8 <_printf_i+0xd8>
 8006234:	2973      	cmp	r1, #115	; 0x73
 8006236:	f000 809d 	beq.w	8006374 <_printf_i+0x1a4>
 800623a:	d808      	bhi.n	800624e <_printf_i+0x7e>
 800623c:	296f      	cmp	r1, #111	; 0x6f
 800623e:	d020      	beq.n	8006282 <_printf_i+0xb2>
 8006240:	2970      	cmp	r1, #112	; 0x70
 8006242:	d1dd      	bne.n	8006200 <_printf_i+0x30>
 8006244:	6823      	ldr	r3, [r4, #0]
 8006246:	f043 0320 	orr.w	r3, r3, #32
 800624a:	6023      	str	r3, [r4, #0]
 800624c:	e003      	b.n	8006256 <_printf_i+0x86>
 800624e:	2975      	cmp	r1, #117	; 0x75
 8006250:	d017      	beq.n	8006282 <_printf_i+0xb2>
 8006252:	2978      	cmp	r1, #120	; 0x78
 8006254:	d1d4      	bne.n	8006200 <_printf_i+0x30>
 8006256:	2378      	movs	r3, #120	; 0x78
 8006258:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800625c:	4864      	ldr	r0, [pc, #400]	; (80063f0 <_printf_i+0x220>)
 800625e:	e055      	b.n	800630c <_printf_i+0x13c>
 8006260:	6813      	ldr	r3, [r2, #0]
 8006262:	1d19      	adds	r1, r3, #4
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	6011      	str	r1, [r2, #0]
 8006268:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800626c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006270:	2301      	movs	r3, #1
 8006272:	e08c      	b.n	800638e <_printf_i+0x1be>
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	6011      	str	r1, [r2, #0]
 8006278:	f010 0f40 	tst.w	r0, #64	; 0x40
 800627c:	bf18      	it	ne
 800627e:	b21b      	sxthne	r3, r3
 8006280:	e7cf      	b.n	8006222 <_printf_i+0x52>
 8006282:	6813      	ldr	r3, [r2, #0]
 8006284:	6825      	ldr	r5, [r4, #0]
 8006286:	1d18      	adds	r0, r3, #4
 8006288:	6010      	str	r0, [r2, #0]
 800628a:	0628      	lsls	r0, r5, #24
 800628c:	d501      	bpl.n	8006292 <_printf_i+0xc2>
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	e002      	b.n	8006298 <_printf_i+0xc8>
 8006292:	0668      	lsls	r0, r5, #25
 8006294:	d5fb      	bpl.n	800628e <_printf_i+0xbe>
 8006296:	881b      	ldrh	r3, [r3, #0]
 8006298:	4854      	ldr	r0, [pc, #336]	; (80063ec <_printf_i+0x21c>)
 800629a:	296f      	cmp	r1, #111	; 0x6f
 800629c:	bf14      	ite	ne
 800629e:	220a      	movne	r2, #10
 80062a0:	2208      	moveq	r2, #8
 80062a2:	2100      	movs	r1, #0
 80062a4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80062a8:	6865      	ldr	r5, [r4, #4]
 80062aa:	60a5      	str	r5, [r4, #8]
 80062ac:	2d00      	cmp	r5, #0
 80062ae:	f2c0 8095 	blt.w	80063dc <_printf_i+0x20c>
 80062b2:	6821      	ldr	r1, [r4, #0]
 80062b4:	f021 0104 	bic.w	r1, r1, #4
 80062b8:	6021      	str	r1, [r4, #0]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d13d      	bne.n	800633a <_printf_i+0x16a>
 80062be:	2d00      	cmp	r5, #0
 80062c0:	f040 808e 	bne.w	80063e0 <_printf_i+0x210>
 80062c4:	4665      	mov	r5, ip
 80062c6:	2a08      	cmp	r2, #8
 80062c8:	d10b      	bne.n	80062e2 <_printf_i+0x112>
 80062ca:	6823      	ldr	r3, [r4, #0]
 80062cc:	07db      	lsls	r3, r3, #31
 80062ce:	d508      	bpl.n	80062e2 <_printf_i+0x112>
 80062d0:	6923      	ldr	r3, [r4, #16]
 80062d2:	6862      	ldr	r2, [r4, #4]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	bfde      	ittt	le
 80062d8:	2330      	movle	r3, #48	; 0x30
 80062da:	f805 3c01 	strble.w	r3, [r5, #-1]
 80062de:	f105 35ff 	addle.w	r5, r5, #4294967295
 80062e2:	ebac 0305 	sub.w	r3, ip, r5
 80062e6:	6123      	str	r3, [r4, #16]
 80062e8:	f8cd 8000 	str.w	r8, [sp]
 80062ec:	463b      	mov	r3, r7
 80062ee:	aa03      	add	r2, sp, #12
 80062f0:	4621      	mov	r1, r4
 80062f2:	4630      	mov	r0, r6
 80062f4:	f7ff fef6 	bl	80060e4 <_printf_common>
 80062f8:	3001      	adds	r0, #1
 80062fa:	d14d      	bne.n	8006398 <_printf_i+0x1c8>
 80062fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006300:	b005      	add	sp, #20
 8006302:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006306:	4839      	ldr	r0, [pc, #228]	; (80063ec <_printf_i+0x21c>)
 8006308:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800630c:	6813      	ldr	r3, [r2, #0]
 800630e:	6821      	ldr	r1, [r4, #0]
 8006310:	1d1d      	adds	r5, r3, #4
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	6015      	str	r5, [r2, #0]
 8006316:	060a      	lsls	r2, r1, #24
 8006318:	d50b      	bpl.n	8006332 <_printf_i+0x162>
 800631a:	07ca      	lsls	r2, r1, #31
 800631c:	bf44      	itt	mi
 800631e:	f041 0120 	orrmi.w	r1, r1, #32
 8006322:	6021      	strmi	r1, [r4, #0]
 8006324:	b91b      	cbnz	r3, 800632e <_printf_i+0x15e>
 8006326:	6822      	ldr	r2, [r4, #0]
 8006328:	f022 0220 	bic.w	r2, r2, #32
 800632c:	6022      	str	r2, [r4, #0]
 800632e:	2210      	movs	r2, #16
 8006330:	e7b7      	b.n	80062a2 <_printf_i+0xd2>
 8006332:	064d      	lsls	r5, r1, #25
 8006334:	bf48      	it	mi
 8006336:	b29b      	uxthmi	r3, r3
 8006338:	e7ef      	b.n	800631a <_printf_i+0x14a>
 800633a:	4665      	mov	r5, ip
 800633c:	fbb3 f1f2 	udiv	r1, r3, r2
 8006340:	fb02 3311 	mls	r3, r2, r1, r3
 8006344:	5cc3      	ldrb	r3, [r0, r3]
 8006346:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800634a:	460b      	mov	r3, r1
 800634c:	2900      	cmp	r1, #0
 800634e:	d1f5      	bne.n	800633c <_printf_i+0x16c>
 8006350:	e7b9      	b.n	80062c6 <_printf_i+0xf6>
 8006352:	6813      	ldr	r3, [r2, #0]
 8006354:	6825      	ldr	r5, [r4, #0]
 8006356:	6961      	ldr	r1, [r4, #20]
 8006358:	1d18      	adds	r0, r3, #4
 800635a:	6010      	str	r0, [r2, #0]
 800635c:	0628      	lsls	r0, r5, #24
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	d501      	bpl.n	8006366 <_printf_i+0x196>
 8006362:	6019      	str	r1, [r3, #0]
 8006364:	e002      	b.n	800636c <_printf_i+0x19c>
 8006366:	066a      	lsls	r2, r5, #25
 8006368:	d5fb      	bpl.n	8006362 <_printf_i+0x192>
 800636a:	8019      	strh	r1, [r3, #0]
 800636c:	2300      	movs	r3, #0
 800636e:	6123      	str	r3, [r4, #16]
 8006370:	4665      	mov	r5, ip
 8006372:	e7b9      	b.n	80062e8 <_printf_i+0x118>
 8006374:	6813      	ldr	r3, [r2, #0]
 8006376:	1d19      	adds	r1, r3, #4
 8006378:	6011      	str	r1, [r2, #0]
 800637a:	681d      	ldr	r5, [r3, #0]
 800637c:	6862      	ldr	r2, [r4, #4]
 800637e:	2100      	movs	r1, #0
 8006380:	4628      	mov	r0, r5
 8006382:	f7f9 ff45 	bl	8000210 <memchr>
 8006386:	b108      	cbz	r0, 800638c <_printf_i+0x1bc>
 8006388:	1b40      	subs	r0, r0, r5
 800638a:	6060      	str	r0, [r4, #4]
 800638c:	6863      	ldr	r3, [r4, #4]
 800638e:	6123      	str	r3, [r4, #16]
 8006390:	2300      	movs	r3, #0
 8006392:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006396:	e7a7      	b.n	80062e8 <_printf_i+0x118>
 8006398:	6923      	ldr	r3, [r4, #16]
 800639a:	462a      	mov	r2, r5
 800639c:	4639      	mov	r1, r7
 800639e:	4630      	mov	r0, r6
 80063a0:	47c0      	blx	r8
 80063a2:	3001      	adds	r0, #1
 80063a4:	d0aa      	beq.n	80062fc <_printf_i+0x12c>
 80063a6:	6823      	ldr	r3, [r4, #0]
 80063a8:	079b      	lsls	r3, r3, #30
 80063aa:	d413      	bmi.n	80063d4 <_printf_i+0x204>
 80063ac:	68e0      	ldr	r0, [r4, #12]
 80063ae:	9b03      	ldr	r3, [sp, #12]
 80063b0:	4298      	cmp	r0, r3
 80063b2:	bfb8      	it	lt
 80063b4:	4618      	movlt	r0, r3
 80063b6:	e7a3      	b.n	8006300 <_printf_i+0x130>
 80063b8:	2301      	movs	r3, #1
 80063ba:	464a      	mov	r2, r9
 80063bc:	4639      	mov	r1, r7
 80063be:	4630      	mov	r0, r6
 80063c0:	47c0      	blx	r8
 80063c2:	3001      	adds	r0, #1
 80063c4:	d09a      	beq.n	80062fc <_printf_i+0x12c>
 80063c6:	3501      	adds	r5, #1
 80063c8:	68e3      	ldr	r3, [r4, #12]
 80063ca:	9a03      	ldr	r2, [sp, #12]
 80063cc:	1a9b      	subs	r3, r3, r2
 80063ce:	42ab      	cmp	r3, r5
 80063d0:	dcf2      	bgt.n	80063b8 <_printf_i+0x1e8>
 80063d2:	e7eb      	b.n	80063ac <_printf_i+0x1dc>
 80063d4:	2500      	movs	r5, #0
 80063d6:	f104 0919 	add.w	r9, r4, #25
 80063da:	e7f5      	b.n	80063c8 <_printf_i+0x1f8>
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d1ac      	bne.n	800633a <_printf_i+0x16a>
 80063e0:	7803      	ldrb	r3, [r0, #0]
 80063e2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80063e6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063ea:	e76c      	b.n	80062c6 <_printf_i+0xf6>
 80063ec:	0800a387 	.word	0x0800a387
 80063f0:	0800a398 	.word	0x0800a398

080063f4 <_scanf_float>:
 80063f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063f8:	469a      	mov	sl, r3
 80063fa:	688b      	ldr	r3, [r1, #8]
 80063fc:	4616      	mov	r6, r2
 80063fe:	1e5a      	subs	r2, r3, #1
 8006400:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006404:	b087      	sub	sp, #28
 8006406:	bf83      	ittte	hi
 8006408:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800640c:	189b      	addhi	r3, r3, r2
 800640e:	9301      	strhi	r3, [sp, #4]
 8006410:	2300      	movls	r3, #0
 8006412:	bf86      	itte	hi
 8006414:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006418:	608b      	strhi	r3, [r1, #8]
 800641a:	9301      	strls	r3, [sp, #4]
 800641c:	680b      	ldr	r3, [r1, #0]
 800641e:	4688      	mov	r8, r1
 8006420:	f04f 0b00 	mov.w	fp, #0
 8006424:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006428:	f848 3b1c 	str.w	r3, [r8], #28
 800642c:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8006430:	4607      	mov	r7, r0
 8006432:	460c      	mov	r4, r1
 8006434:	4645      	mov	r5, r8
 8006436:	465a      	mov	r2, fp
 8006438:	46d9      	mov	r9, fp
 800643a:	f8cd b008 	str.w	fp, [sp, #8]
 800643e:	68a1      	ldr	r1, [r4, #8]
 8006440:	b181      	cbz	r1, 8006464 <_scanf_float+0x70>
 8006442:	6833      	ldr	r3, [r6, #0]
 8006444:	781b      	ldrb	r3, [r3, #0]
 8006446:	2b49      	cmp	r3, #73	; 0x49
 8006448:	d071      	beq.n	800652e <_scanf_float+0x13a>
 800644a:	d84d      	bhi.n	80064e8 <_scanf_float+0xf4>
 800644c:	2b39      	cmp	r3, #57	; 0x39
 800644e:	d840      	bhi.n	80064d2 <_scanf_float+0xde>
 8006450:	2b31      	cmp	r3, #49	; 0x31
 8006452:	f080 8088 	bcs.w	8006566 <_scanf_float+0x172>
 8006456:	2b2d      	cmp	r3, #45	; 0x2d
 8006458:	f000 8090 	beq.w	800657c <_scanf_float+0x188>
 800645c:	d815      	bhi.n	800648a <_scanf_float+0x96>
 800645e:	2b2b      	cmp	r3, #43	; 0x2b
 8006460:	f000 808c 	beq.w	800657c <_scanf_float+0x188>
 8006464:	f1b9 0f00 	cmp.w	r9, #0
 8006468:	d003      	beq.n	8006472 <_scanf_float+0x7e>
 800646a:	6823      	ldr	r3, [r4, #0]
 800646c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006470:	6023      	str	r3, [r4, #0]
 8006472:	3a01      	subs	r2, #1
 8006474:	2a01      	cmp	r2, #1
 8006476:	f200 80ea 	bhi.w	800664e <_scanf_float+0x25a>
 800647a:	4545      	cmp	r5, r8
 800647c:	f200 80dc 	bhi.w	8006638 <_scanf_float+0x244>
 8006480:	2601      	movs	r6, #1
 8006482:	4630      	mov	r0, r6
 8006484:	b007      	add	sp, #28
 8006486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800648a:	2b2e      	cmp	r3, #46	; 0x2e
 800648c:	f000 809f 	beq.w	80065ce <_scanf_float+0x1da>
 8006490:	2b30      	cmp	r3, #48	; 0x30
 8006492:	d1e7      	bne.n	8006464 <_scanf_float+0x70>
 8006494:	6820      	ldr	r0, [r4, #0]
 8006496:	f410 7f80 	tst.w	r0, #256	; 0x100
 800649a:	d064      	beq.n	8006566 <_scanf_float+0x172>
 800649c:	9b01      	ldr	r3, [sp, #4]
 800649e:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80064a2:	6020      	str	r0, [r4, #0]
 80064a4:	f109 0901 	add.w	r9, r9, #1
 80064a8:	b11b      	cbz	r3, 80064b2 <_scanf_float+0xbe>
 80064aa:	3b01      	subs	r3, #1
 80064ac:	3101      	adds	r1, #1
 80064ae:	9301      	str	r3, [sp, #4]
 80064b0:	60a1      	str	r1, [r4, #8]
 80064b2:	68a3      	ldr	r3, [r4, #8]
 80064b4:	3b01      	subs	r3, #1
 80064b6:	60a3      	str	r3, [r4, #8]
 80064b8:	6923      	ldr	r3, [r4, #16]
 80064ba:	3301      	adds	r3, #1
 80064bc:	6123      	str	r3, [r4, #16]
 80064be:	6873      	ldr	r3, [r6, #4]
 80064c0:	3b01      	subs	r3, #1
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	6073      	str	r3, [r6, #4]
 80064c6:	f340 80ac 	ble.w	8006622 <_scanf_float+0x22e>
 80064ca:	6833      	ldr	r3, [r6, #0]
 80064cc:	3301      	adds	r3, #1
 80064ce:	6033      	str	r3, [r6, #0]
 80064d0:	e7b5      	b.n	800643e <_scanf_float+0x4a>
 80064d2:	2b45      	cmp	r3, #69	; 0x45
 80064d4:	f000 8085 	beq.w	80065e2 <_scanf_float+0x1ee>
 80064d8:	2b46      	cmp	r3, #70	; 0x46
 80064da:	d06a      	beq.n	80065b2 <_scanf_float+0x1be>
 80064dc:	2b41      	cmp	r3, #65	; 0x41
 80064de:	d1c1      	bne.n	8006464 <_scanf_float+0x70>
 80064e0:	2a01      	cmp	r2, #1
 80064e2:	d1bf      	bne.n	8006464 <_scanf_float+0x70>
 80064e4:	2202      	movs	r2, #2
 80064e6:	e046      	b.n	8006576 <_scanf_float+0x182>
 80064e8:	2b65      	cmp	r3, #101	; 0x65
 80064ea:	d07a      	beq.n	80065e2 <_scanf_float+0x1ee>
 80064ec:	d818      	bhi.n	8006520 <_scanf_float+0x12c>
 80064ee:	2b54      	cmp	r3, #84	; 0x54
 80064f0:	d066      	beq.n	80065c0 <_scanf_float+0x1cc>
 80064f2:	d811      	bhi.n	8006518 <_scanf_float+0x124>
 80064f4:	2b4e      	cmp	r3, #78	; 0x4e
 80064f6:	d1b5      	bne.n	8006464 <_scanf_float+0x70>
 80064f8:	2a00      	cmp	r2, #0
 80064fa:	d146      	bne.n	800658a <_scanf_float+0x196>
 80064fc:	f1b9 0f00 	cmp.w	r9, #0
 8006500:	d145      	bne.n	800658e <_scanf_float+0x19a>
 8006502:	6821      	ldr	r1, [r4, #0]
 8006504:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006508:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800650c:	d13f      	bne.n	800658e <_scanf_float+0x19a>
 800650e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006512:	6021      	str	r1, [r4, #0]
 8006514:	2201      	movs	r2, #1
 8006516:	e02e      	b.n	8006576 <_scanf_float+0x182>
 8006518:	2b59      	cmp	r3, #89	; 0x59
 800651a:	d01e      	beq.n	800655a <_scanf_float+0x166>
 800651c:	2b61      	cmp	r3, #97	; 0x61
 800651e:	e7de      	b.n	80064de <_scanf_float+0xea>
 8006520:	2b6e      	cmp	r3, #110	; 0x6e
 8006522:	d0e9      	beq.n	80064f8 <_scanf_float+0x104>
 8006524:	d815      	bhi.n	8006552 <_scanf_float+0x15e>
 8006526:	2b66      	cmp	r3, #102	; 0x66
 8006528:	d043      	beq.n	80065b2 <_scanf_float+0x1be>
 800652a:	2b69      	cmp	r3, #105	; 0x69
 800652c:	d19a      	bne.n	8006464 <_scanf_float+0x70>
 800652e:	f1bb 0f00 	cmp.w	fp, #0
 8006532:	d138      	bne.n	80065a6 <_scanf_float+0x1b2>
 8006534:	f1b9 0f00 	cmp.w	r9, #0
 8006538:	d197      	bne.n	800646a <_scanf_float+0x76>
 800653a:	6821      	ldr	r1, [r4, #0]
 800653c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006540:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006544:	d195      	bne.n	8006472 <_scanf_float+0x7e>
 8006546:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800654a:	6021      	str	r1, [r4, #0]
 800654c:	f04f 0b01 	mov.w	fp, #1
 8006550:	e011      	b.n	8006576 <_scanf_float+0x182>
 8006552:	2b74      	cmp	r3, #116	; 0x74
 8006554:	d034      	beq.n	80065c0 <_scanf_float+0x1cc>
 8006556:	2b79      	cmp	r3, #121	; 0x79
 8006558:	d184      	bne.n	8006464 <_scanf_float+0x70>
 800655a:	f1bb 0f07 	cmp.w	fp, #7
 800655e:	d181      	bne.n	8006464 <_scanf_float+0x70>
 8006560:	f04f 0b08 	mov.w	fp, #8
 8006564:	e007      	b.n	8006576 <_scanf_float+0x182>
 8006566:	eb12 0f0b 	cmn.w	r2, fp
 800656a:	f47f af7b 	bne.w	8006464 <_scanf_float+0x70>
 800656e:	6821      	ldr	r1, [r4, #0]
 8006570:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8006574:	6021      	str	r1, [r4, #0]
 8006576:	702b      	strb	r3, [r5, #0]
 8006578:	3501      	adds	r5, #1
 800657a:	e79a      	b.n	80064b2 <_scanf_float+0xbe>
 800657c:	6821      	ldr	r1, [r4, #0]
 800657e:	0608      	lsls	r0, r1, #24
 8006580:	f57f af70 	bpl.w	8006464 <_scanf_float+0x70>
 8006584:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006588:	e7f4      	b.n	8006574 <_scanf_float+0x180>
 800658a:	2a02      	cmp	r2, #2
 800658c:	d047      	beq.n	800661e <_scanf_float+0x22a>
 800658e:	f1bb 0f01 	cmp.w	fp, #1
 8006592:	d003      	beq.n	800659c <_scanf_float+0x1a8>
 8006594:	f1bb 0f04 	cmp.w	fp, #4
 8006598:	f47f af64 	bne.w	8006464 <_scanf_float+0x70>
 800659c:	f10b 0b01 	add.w	fp, fp, #1
 80065a0:	fa5f fb8b 	uxtb.w	fp, fp
 80065a4:	e7e7      	b.n	8006576 <_scanf_float+0x182>
 80065a6:	f1bb 0f03 	cmp.w	fp, #3
 80065aa:	d0f7      	beq.n	800659c <_scanf_float+0x1a8>
 80065ac:	f1bb 0f05 	cmp.w	fp, #5
 80065b0:	e7f2      	b.n	8006598 <_scanf_float+0x1a4>
 80065b2:	f1bb 0f02 	cmp.w	fp, #2
 80065b6:	f47f af55 	bne.w	8006464 <_scanf_float+0x70>
 80065ba:	f04f 0b03 	mov.w	fp, #3
 80065be:	e7da      	b.n	8006576 <_scanf_float+0x182>
 80065c0:	f1bb 0f06 	cmp.w	fp, #6
 80065c4:	f47f af4e 	bne.w	8006464 <_scanf_float+0x70>
 80065c8:	f04f 0b07 	mov.w	fp, #7
 80065cc:	e7d3      	b.n	8006576 <_scanf_float+0x182>
 80065ce:	6821      	ldr	r1, [r4, #0]
 80065d0:	0588      	lsls	r0, r1, #22
 80065d2:	f57f af47 	bpl.w	8006464 <_scanf_float+0x70>
 80065d6:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80065da:	6021      	str	r1, [r4, #0]
 80065dc:	f8cd 9008 	str.w	r9, [sp, #8]
 80065e0:	e7c9      	b.n	8006576 <_scanf_float+0x182>
 80065e2:	6821      	ldr	r1, [r4, #0]
 80065e4:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80065e8:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80065ec:	d006      	beq.n	80065fc <_scanf_float+0x208>
 80065ee:	0548      	lsls	r0, r1, #21
 80065f0:	f57f af38 	bpl.w	8006464 <_scanf_float+0x70>
 80065f4:	f1b9 0f00 	cmp.w	r9, #0
 80065f8:	f43f af3b 	beq.w	8006472 <_scanf_float+0x7e>
 80065fc:	0588      	lsls	r0, r1, #22
 80065fe:	bf58      	it	pl
 8006600:	9802      	ldrpl	r0, [sp, #8]
 8006602:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006606:	bf58      	it	pl
 8006608:	eba9 0000 	subpl.w	r0, r9, r0
 800660c:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8006610:	bf58      	it	pl
 8006612:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8006616:	6021      	str	r1, [r4, #0]
 8006618:	f04f 0900 	mov.w	r9, #0
 800661c:	e7ab      	b.n	8006576 <_scanf_float+0x182>
 800661e:	2203      	movs	r2, #3
 8006620:	e7a9      	b.n	8006576 <_scanf_float+0x182>
 8006622:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006626:	9205      	str	r2, [sp, #20]
 8006628:	4631      	mov	r1, r6
 800662a:	4638      	mov	r0, r7
 800662c:	4798      	blx	r3
 800662e:	9a05      	ldr	r2, [sp, #20]
 8006630:	2800      	cmp	r0, #0
 8006632:	f43f af04 	beq.w	800643e <_scanf_float+0x4a>
 8006636:	e715      	b.n	8006464 <_scanf_float+0x70>
 8006638:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800663c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006640:	4632      	mov	r2, r6
 8006642:	4638      	mov	r0, r7
 8006644:	4798      	blx	r3
 8006646:	6923      	ldr	r3, [r4, #16]
 8006648:	3b01      	subs	r3, #1
 800664a:	6123      	str	r3, [r4, #16]
 800664c:	e715      	b.n	800647a <_scanf_float+0x86>
 800664e:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006652:	2b06      	cmp	r3, #6
 8006654:	d80a      	bhi.n	800666c <_scanf_float+0x278>
 8006656:	f1bb 0f02 	cmp.w	fp, #2
 800665a:	d968      	bls.n	800672e <_scanf_float+0x33a>
 800665c:	f1ab 0b03 	sub.w	fp, fp, #3
 8006660:	fa5f fb8b 	uxtb.w	fp, fp
 8006664:	eba5 0b0b 	sub.w	fp, r5, fp
 8006668:	455d      	cmp	r5, fp
 800666a:	d14b      	bne.n	8006704 <_scanf_float+0x310>
 800666c:	6823      	ldr	r3, [r4, #0]
 800666e:	05da      	lsls	r2, r3, #23
 8006670:	d51f      	bpl.n	80066b2 <_scanf_float+0x2be>
 8006672:	055b      	lsls	r3, r3, #21
 8006674:	d468      	bmi.n	8006748 <_scanf_float+0x354>
 8006676:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800667a:	6923      	ldr	r3, [r4, #16]
 800667c:	2965      	cmp	r1, #101	; 0x65
 800667e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006682:	f105 3bff 	add.w	fp, r5, #4294967295
 8006686:	6123      	str	r3, [r4, #16]
 8006688:	d00d      	beq.n	80066a6 <_scanf_float+0x2b2>
 800668a:	2945      	cmp	r1, #69	; 0x45
 800668c:	d00b      	beq.n	80066a6 <_scanf_float+0x2b2>
 800668e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006692:	4632      	mov	r2, r6
 8006694:	4638      	mov	r0, r7
 8006696:	4798      	blx	r3
 8006698:	6923      	ldr	r3, [r4, #16]
 800669a:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800669e:	3b01      	subs	r3, #1
 80066a0:	f1a5 0b02 	sub.w	fp, r5, #2
 80066a4:	6123      	str	r3, [r4, #16]
 80066a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80066aa:	4632      	mov	r2, r6
 80066ac:	4638      	mov	r0, r7
 80066ae:	4798      	blx	r3
 80066b0:	465d      	mov	r5, fp
 80066b2:	6826      	ldr	r6, [r4, #0]
 80066b4:	f016 0610 	ands.w	r6, r6, #16
 80066b8:	d17a      	bne.n	80067b0 <_scanf_float+0x3bc>
 80066ba:	702e      	strb	r6, [r5, #0]
 80066bc:	6823      	ldr	r3, [r4, #0]
 80066be:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80066c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066c6:	d142      	bne.n	800674e <_scanf_float+0x35a>
 80066c8:	9b02      	ldr	r3, [sp, #8]
 80066ca:	eba9 0303 	sub.w	r3, r9, r3
 80066ce:	425a      	negs	r2, r3
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d149      	bne.n	8006768 <_scanf_float+0x374>
 80066d4:	2200      	movs	r2, #0
 80066d6:	4641      	mov	r1, r8
 80066d8:	4638      	mov	r0, r7
 80066da:	f000 ff31 	bl	8007540 <_strtod_r>
 80066de:	6825      	ldr	r5, [r4, #0]
 80066e0:	f8da 3000 	ldr.w	r3, [sl]
 80066e4:	f015 0f02 	tst.w	r5, #2
 80066e8:	f103 0204 	add.w	r2, r3, #4
 80066ec:	ec59 8b10 	vmov	r8, r9, d0
 80066f0:	f8ca 2000 	str.w	r2, [sl]
 80066f4:	d043      	beq.n	800677e <_scanf_float+0x38a>
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	e9c3 8900 	strd	r8, r9, [r3]
 80066fc:	68e3      	ldr	r3, [r4, #12]
 80066fe:	3301      	adds	r3, #1
 8006700:	60e3      	str	r3, [r4, #12]
 8006702:	e6be      	b.n	8006482 <_scanf_float+0x8e>
 8006704:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006708:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800670c:	4632      	mov	r2, r6
 800670e:	4638      	mov	r0, r7
 8006710:	4798      	blx	r3
 8006712:	6923      	ldr	r3, [r4, #16]
 8006714:	3b01      	subs	r3, #1
 8006716:	6123      	str	r3, [r4, #16]
 8006718:	e7a6      	b.n	8006668 <_scanf_float+0x274>
 800671a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800671e:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006722:	4632      	mov	r2, r6
 8006724:	4638      	mov	r0, r7
 8006726:	4798      	blx	r3
 8006728:	6923      	ldr	r3, [r4, #16]
 800672a:	3b01      	subs	r3, #1
 800672c:	6123      	str	r3, [r4, #16]
 800672e:	4545      	cmp	r5, r8
 8006730:	d8f3      	bhi.n	800671a <_scanf_float+0x326>
 8006732:	e6a5      	b.n	8006480 <_scanf_float+0x8c>
 8006734:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006738:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800673c:	4632      	mov	r2, r6
 800673e:	4638      	mov	r0, r7
 8006740:	4798      	blx	r3
 8006742:	6923      	ldr	r3, [r4, #16]
 8006744:	3b01      	subs	r3, #1
 8006746:	6123      	str	r3, [r4, #16]
 8006748:	4545      	cmp	r5, r8
 800674a:	d8f3      	bhi.n	8006734 <_scanf_float+0x340>
 800674c:	e698      	b.n	8006480 <_scanf_float+0x8c>
 800674e:	9b03      	ldr	r3, [sp, #12]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d0bf      	beq.n	80066d4 <_scanf_float+0x2e0>
 8006754:	9904      	ldr	r1, [sp, #16]
 8006756:	230a      	movs	r3, #10
 8006758:	4632      	mov	r2, r6
 800675a:	3101      	adds	r1, #1
 800675c:	4638      	mov	r0, r7
 800675e:	f000 ff7b 	bl	8007658 <_strtol_r>
 8006762:	9b03      	ldr	r3, [sp, #12]
 8006764:	9d04      	ldr	r5, [sp, #16]
 8006766:	1ac2      	subs	r2, r0, r3
 8006768:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800676c:	429d      	cmp	r5, r3
 800676e:	bf28      	it	cs
 8006770:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8006774:	490f      	ldr	r1, [pc, #60]	; (80067b4 <_scanf_float+0x3c0>)
 8006776:	4628      	mov	r0, r5
 8006778:	f000 f8b0 	bl	80068dc <siprintf>
 800677c:	e7aa      	b.n	80066d4 <_scanf_float+0x2e0>
 800677e:	f015 0504 	ands.w	r5, r5, #4
 8006782:	d1b8      	bne.n	80066f6 <_scanf_float+0x302>
 8006784:	681f      	ldr	r7, [r3, #0]
 8006786:	ee10 2a10 	vmov	r2, s0
 800678a:	464b      	mov	r3, r9
 800678c:	ee10 0a10 	vmov	r0, s0
 8006790:	4649      	mov	r1, r9
 8006792:	f7fa f9e3 	bl	8000b5c <__aeabi_dcmpun>
 8006796:	b128      	cbz	r0, 80067a4 <_scanf_float+0x3b0>
 8006798:	4628      	mov	r0, r5
 800679a:	f000 f899 	bl	80068d0 <nanf>
 800679e:	ed87 0a00 	vstr	s0, [r7]
 80067a2:	e7ab      	b.n	80066fc <_scanf_float+0x308>
 80067a4:	4640      	mov	r0, r8
 80067a6:	4649      	mov	r1, r9
 80067a8:	f7fa fa36 	bl	8000c18 <__aeabi_d2f>
 80067ac:	6038      	str	r0, [r7, #0]
 80067ae:	e7a5      	b.n	80066fc <_scanf_float+0x308>
 80067b0:	2600      	movs	r6, #0
 80067b2:	e666      	b.n	8006482 <_scanf_float+0x8e>
 80067b4:	0800a3a9 	.word	0x0800a3a9

080067b8 <iprintf>:
 80067b8:	b40f      	push	{r0, r1, r2, r3}
 80067ba:	4b0a      	ldr	r3, [pc, #40]	; (80067e4 <iprintf+0x2c>)
 80067bc:	b513      	push	{r0, r1, r4, lr}
 80067be:	681c      	ldr	r4, [r3, #0]
 80067c0:	b124      	cbz	r4, 80067cc <iprintf+0x14>
 80067c2:	69a3      	ldr	r3, [r4, #24]
 80067c4:	b913      	cbnz	r3, 80067cc <iprintf+0x14>
 80067c6:	4620      	mov	r0, r4
 80067c8:	f001 ff56 	bl	8008678 <__sinit>
 80067cc:	ab05      	add	r3, sp, #20
 80067ce:	9a04      	ldr	r2, [sp, #16]
 80067d0:	68a1      	ldr	r1, [r4, #8]
 80067d2:	9301      	str	r3, [sp, #4]
 80067d4:	4620      	mov	r0, r4
 80067d6:	f7ff f89b 	bl	8005910 <_vfiprintf_r>
 80067da:	b002      	add	sp, #8
 80067dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067e0:	b004      	add	sp, #16
 80067e2:	4770      	bx	lr
 80067e4:	2000000c 	.word	0x2000000c

080067e8 <_puts_r>:
 80067e8:	b570      	push	{r4, r5, r6, lr}
 80067ea:	460e      	mov	r6, r1
 80067ec:	4605      	mov	r5, r0
 80067ee:	b118      	cbz	r0, 80067f8 <_puts_r+0x10>
 80067f0:	6983      	ldr	r3, [r0, #24]
 80067f2:	b90b      	cbnz	r3, 80067f8 <_puts_r+0x10>
 80067f4:	f001 ff40 	bl	8008678 <__sinit>
 80067f8:	69ab      	ldr	r3, [r5, #24]
 80067fa:	68ac      	ldr	r4, [r5, #8]
 80067fc:	b913      	cbnz	r3, 8006804 <_puts_r+0x1c>
 80067fe:	4628      	mov	r0, r5
 8006800:	f001 ff3a 	bl	8008678 <__sinit>
 8006804:	4b23      	ldr	r3, [pc, #140]	; (8006894 <_puts_r+0xac>)
 8006806:	429c      	cmp	r4, r3
 8006808:	d117      	bne.n	800683a <_puts_r+0x52>
 800680a:	686c      	ldr	r4, [r5, #4]
 800680c:	89a3      	ldrh	r3, [r4, #12]
 800680e:	071b      	lsls	r3, r3, #28
 8006810:	d51d      	bpl.n	800684e <_puts_r+0x66>
 8006812:	6923      	ldr	r3, [r4, #16]
 8006814:	b1db      	cbz	r3, 800684e <_puts_r+0x66>
 8006816:	3e01      	subs	r6, #1
 8006818:	68a3      	ldr	r3, [r4, #8]
 800681a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800681e:	3b01      	subs	r3, #1
 8006820:	60a3      	str	r3, [r4, #8]
 8006822:	b9e9      	cbnz	r1, 8006860 <_puts_r+0x78>
 8006824:	2b00      	cmp	r3, #0
 8006826:	da2e      	bge.n	8006886 <_puts_r+0x9e>
 8006828:	4622      	mov	r2, r4
 800682a:	210a      	movs	r1, #10
 800682c:	4628      	mov	r0, r5
 800682e:	f000 ff25 	bl	800767c <__swbuf_r>
 8006832:	3001      	adds	r0, #1
 8006834:	d011      	beq.n	800685a <_puts_r+0x72>
 8006836:	200a      	movs	r0, #10
 8006838:	e011      	b.n	800685e <_puts_r+0x76>
 800683a:	4b17      	ldr	r3, [pc, #92]	; (8006898 <_puts_r+0xb0>)
 800683c:	429c      	cmp	r4, r3
 800683e:	d101      	bne.n	8006844 <_puts_r+0x5c>
 8006840:	68ac      	ldr	r4, [r5, #8]
 8006842:	e7e3      	b.n	800680c <_puts_r+0x24>
 8006844:	4b15      	ldr	r3, [pc, #84]	; (800689c <_puts_r+0xb4>)
 8006846:	429c      	cmp	r4, r3
 8006848:	bf08      	it	eq
 800684a:	68ec      	ldreq	r4, [r5, #12]
 800684c:	e7de      	b.n	800680c <_puts_r+0x24>
 800684e:	4621      	mov	r1, r4
 8006850:	4628      	mov	r0, r5
 8006852:	f000 ff65 	bl	8007720 <__swsetup_r>
 8006856:	2800      	cmp	r0, #0
 8006858:	d0dd      	beq.n	8006816 <_puts_r+0x2e>
 800685a:	f04f 30ff 	mov.w	r0, #4294967295
 800685e:	bd70      	pop	{r4, r5, r6, pc}
 8006860:	2b00      	cmp	r3, #0
 8006862:	da04      	bge.n	800686e <_puts_r+0x86>
 8006864:	69a2      	ldr	r2, [r4, #24]
 8006866:	429a      	cmp	r2, r3
 8006868:	dc06      	bgt.n	8006878 <_puts_r+0x90>
 800686a:	290a      	cmp	r1, #10
 800686c:	d004      	beq.n	8006878 <_puts_r+0x90>
 800686e:	6823      	ldr	r3, [r4, #0]
 8006870:	1c5a      	adds	r2, r3, #1
 8006872:	6022      	str	r2, [r4, #0]
 8006874:	7019      	strb	r1, [r3, #0]
 8006876:	e7cf      	b.n	8006818 <_puts_r+0x30>
 8006878:	4622      	mov	r2, r4
 800687a:	4628      	mov	r0, r5
 800687c:	f000 fefe 	bl	800767c <__swbuf_r>
 8006880:	3001      	adds	r0, #1
 8006882:	d1c9      	bne.n	8006818 <_puts_r+0x30>
 8006884:	e7e9      	b.n	800685a <_puts_r+0x72>
 8006886:	6823      	ldr	r3, [r4, #0]
 8006888:	200a      	movs	r0, #10
 800688a:	1c5a      	adds	r2, r3, #1
 800688c:	6022      	str	r2, [r4, #0]
 800688e:	7018      	strb	r0, [r3, #0]
 8006890:	e7e5      	b.n	800685e <_puts_r+0x76>
 8006892:	bf00      	nop
 8006894:	0800a430 	.word	0x0800a430
 8006898:	0800a450 	.word	0x0800a450
 800689c:	0800a410 	.word	0x0800a410

080068a0 <puts>:
 80068a0:	4b02      	ldr	r3, [pc, #8]	; (80068ac <puts+0xc>)
 80068a2:	4601      	mov	r1, r0
 80068a4:	6818      	ldr	r0, [r3, #0]
 80068a6:	f7ff bf9f 	b.w	80067e8 <_puts_r>
 80068aa:	bf00      	nop
 80068ac:	2000000c 	.word	0x2000000c

080068b0 <_sbrk_r>:
 80068b0:	b538      	push	{r3, r4, r5, lr}
 80068b2:	4c06      	ldr	r4, [pc, #24]	; (80068cc <_sbrk_r+0x1c>)
 80068b4:	2300      	movs	r3, #0
 80068b6:	4605      	mov	r5, r0
 80068b8:	4608      	mov	r0, r1
 80068ba:	6023      	str	r3, [r4, #0]
 80068bc:	f7fb fa7a 	bl	8001db4 <_sbrk>
 80068c0:	1c43      	adds	r3, r0, #1
 80068c2:	d102      	bne.n	80068ca <_sbrk_r+0x1a>
 80068c4:	6823      	ldr	r3, [r4, #0]
 80068c6:	b103      	cbz	r3, 80068ca <_sbrk_r+0x1a>
 80068c8:	602b      	str	r3, [r5, #0]
 80068ca:	bd38      	pop	{r3, r4, r5, pc}
 80068cc:	200002e0 	.word	0x200002e0

080068d0 <nanf>:
 80068d0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80068d8 <nanf+0x8>
 80068d4:	4770      	bx	lr
 80068d6:	bf00      	nop
 80068d8:	7fc00000 	.word	0x7fc00000

080068dc <siprintf>:
 80068dc:	b40e      	push	{r1, r2, r3}
 80068de:	b500      	push	{lr}
 80068e0:	b09c      	sub	sp, #112	; 0x70
 80068e2:	ab1d      	add	r3, sp, #116	; 0x74
 80068e4:	9002      	str	r0, [sp, #8]
 80068e6:	9006      	str	r0, [sp, #24]
 80068e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80068ec:	4809      	ldr	r0, [pc, #36]	; (8006914 <siprintf+0x38>)
 80068ee:	9107      	str	r1, [sp, #28]
 80068f0:	9104      	str	r1, [sp, #16]
 80068f2:	4909      	ldr	r1, [pc, #36]	; (8006918 <siprintf+0x3c>)
 80068f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80068f8:	9105      	str	r1, [sp, #20]
 80068fa:	6800      	ldr	r0, [r0, #0]
 80068fc:	9301      	str	r3, [sp, #4]
 80068fe:	a902      	add	r1, sp, #8
 8006900:	f002 ffa8 	bl	8009854 <_svfiprintf_r>
 8006904:	9b02      	ldr	r3, [sp, #8]
 8006906:	2200      	movs	r2, #0
 8006908:	701a      	strb	r2, [r3, #0]
 800690a:	b01c      	add	sp, #112	; 0x70
 800690c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006910:	b003      	add	sp, #12
 8006912:	4770      	bx	lr
 8006914:	2000000c 	.word	0x2000000c
 8006918:	ffff0208 	.word	0xffff0208

0800691c <sulp>:
 800691c:	b570      	push	{r4, r5, r6, lr}
 800691e:	4604      	mov	r4, r0
 8006920:	460d      	mov	r5, r1
 8006922:	ec45 4b10 	vmov	d0, r4, r5
 8006926:	4616      	mov	r6, r2
 8006928:	f002 fdd2 	bl	80094d0 <__ulp>
 800692c:	ec51 0b10 	vmov	r0, r1, d0
 8006930:	b17e      	cbz	r6, 8006952 <sulp+0x36>
 8006932:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006936:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800693a:	2b00      	cmp	r3, #0
 800693c:	dd09      	ble.n	8006952 <sulp+0x36>
 800693e:	051b      	lsls	r3, r3, #20
 8006940:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006944:	2400      	movs	r4, #0
 8006946:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800694a:	4622      	mov	r2, r4
 800694c:	462b      	mov	r3, r5
 800694e:	f7f9 fe6b 	bl	8000628 <__aeabi_dmul>
 8006952:	bd70      	pop	{r4, r5, r6, pc}
 8006954:	0000      	movs	r0, r0
	...

08006958 <_strtod_l>:
 8006958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800695c:	461f      	mov	r7, r3
 800695e:	b0a1      	sub	sp, #132	; 0x84
 8006960:	2300      	movs	r3, #0
 8006962:	4681      	mov	r9, r0
 8006964:	4638      	mov	r0, r7
 8006966:	460e      	mov	r6, r1
 8006968:	9217      	str	r2, [sp, #92]	; 0x5c
 800696a:	931c      	str	r3, [sp, #112]	; 0x70
 800696c:	f002 fa37 	bl	8008dde <__localeconv_l>
 8006970:	4680      	mov	r8, r0
 8006972:	6800      	ldr	r0, [r0, #0]
 8006974:	f7f9 fc44 	bl	8000200 <strlen>
 8006978:	f04f 0a00 	mov.w	sl, #0
 800697c:	4604      	mov	r4, r0
 800697e:	f04f 0b00 	mov.w	fp, #0
 8006982:	961b      	str	r6, [sp, #108]	; 0x6c
 8006984:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006986:	781a      	ldrb	r2, [r3, #0]
 8006988:	2a0d      	cmp	r2, #13
 800698a:	d832      	bhi.n	80069f2 <_strtod_l+0x9a>
 800698c:	2a09      	cmp	r2, #9
 800698e:	d236      	bcs.n	80069fe <_strtod_l+0xa6>
 8006990:	2a00      	cmp	r2, #0
 8006992:	d03e      	beq.n	8006a12 <_strtod_l+0xba>
 8006994:	2300      	movs	r3, #0
 8006996:	930d      	str	r3, [sp, #52]	; 0x34
 8006998:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800699a:	782b      	ldrb	r3, [r5, #0]
 800699c:	2b30      	cmp	r3, #48	; 0x30
 800699e:	f040 80ac 	bne.w	8006afa <_strtod_l+0x1a2>
 80069a2:	786b      	ldrb	r3, [r5, #1]
 80069a4:	2b58      	cmp	r3, #88	; 0x58
 80069a6:	d001      	beq.n	80069ac <_strtod_l+0x54>
 80069a8:	2b78      	cmp	r3, #120	; 0x78
 80069aa:	d167      	bne.n	8006a7c <_strtod_l+0x124>
 80069ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069ae:	9301      	str	r3, [sp, #4]
 80069b0:	ab1c      	add	r3, sp, #112	; 0x70
 80069b2:	9300      	str	r3, [sp, #0]
 80069b4:	9702      	str	r7, [sp, #8]
 80069b6:	ab1d      	add	r3, sp, #116	; 0x74
 80069b8:	4a88      	ldr	r2, [pc, #544]	; (8006bdc <_strtod_l+0x284>)
 80069ba:	a91b      	add	r1, sp, #108	; 0x6c
 80069bc:	4648      	mov	r0, r9
 80069be:	f001 ff34 	bl	800882a <__gethex>
 80069c2:	f010 0407 	ands.w	r4, r0, #7
 80069c6:	4606      	mov	r6, r0
 80069c8:	d005      	beq.n	80069d6 <_strtod_l+0x7e>
 80069ca:	2c06      	cmp	r4, #6
 80069cc:	d12b      	bne.n	8006a26 <_strtod_l+0xce>
 80069ce:	3501      	adds	r5, #1
 80069d0:	2300      	movs	r3, #0
 80069d2:	951b      	str	r5, [sp, #108]	; 0x6c
 80069d4:	930d      	str	r3, [sp, #52]	; 0x34
 80069d6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80069d8:	2b00      	cmp	r3, #0
 80069da:	f040 859a 	bne.w	8007512 <_strtod_l+0xbba>
 80069de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069e0:	b1e3      	cbz	r3, 8006a1c <_strtod_l+0xc4>
 80069e2:	4652      	mov	r2, sl
 80069e4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80069e8:	ec43 2b10 	vmov	d0, r2, r3
 80069ec:	b021      	add	sp, #132	; 0x84
 80069ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069f2:	2a2b      	cmp	r2, #43	; 0x2b
 80069f4:	d015      	beq.n	8006a22 <_strtod_l+0xca>
 80069f6:	2a2d      	cmp	r2, #45	; 0x2d
 80069f8:	d004      	beq.n	8006a04 <_strtod_l+0xac>
 80069fa:	2a20      	cmp	r2, #32
 80069fc:	d1ca      	bne.n	8006994 <_strtod_l+0x3c>
 80069fe:	3301      	adds	r3, #1
 8006a00:	931b      	str	r3, [sp, #108]	; 0x6c
 8006a02:	e7bf      	b.n	8006984 <_strtod_l+0x2c>
 8006a04:	2201      	movs	r2, #1
 8006a06:	920d      	str	r2, [sp, #52]	; 0x34
 8006a08:	1c5a      	adds	r2, r3, #1
 8006a0a:	921b      	str	r2, [sp, #108]	; 0x6c
 8006a0c:	785b      	ldrb	r3, [r3, #1]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d1c2      	bne.n	8006998 <_strtod_l+0x40>
 8006a12:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006a14:	961b      	str	r6, [sp, #108]	; 0x6c
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	f040 8579 	bne.w	800750e <_strtod_l+0xbb6>
 8006a1c:	4652      	mov	r2, sl
 8006a1e:	465b      	mov	r3, fp
 8006a20:	e7e2      	b.n	80069e8 <_strtod_l+0x90>
 8006a22:	2200      	movs	r2, #0
 8006a24:	e7ef      	b.n	8006a06 <_strtod_l+0xae>
 8006a26:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006a28:	b13a      	cbz	r2, 8006a3a <_strtod_l+0xe2>
 8006a2a:	2135      	movs	r1, #53	; 0x35
 8006a2c:	a81e      	add	r0, sp, #120	; 0x78
 8006a2e:	f002 fe47 	bl	80096c0 <__copybits>
 8006a32:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006a34:	4648      	mov	r0, r9
 8006a36:	f002 fab3 	bl	8008fa0 <_Bfree>
 8006a3a:	3c01      	subs	r4, #1
 8006a3c:	2c04      	cmp	r4, #4
 8006a3e:	d806      	bhi.n	8006a4e <_strtod_l+0xf6>
 8006a40:	e8df f004 	tbb	[pc, r4]
 8006a44:	1714030a 	.word	0x1714030a
 8006a48:	0a          	.byte	0x0a
 8006a49:	00          	.byte	0x00
 8006a4a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8006a4e:	0730      	lsls	r0, r6, #28
 8006a50:	d5c1      	bpl.n	80069d6 <_strtod_l+0x7e>
 8006a52:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006a56:	e7be      	b.n	80069d6 <_strtod_l+0x7e>
 8006a58:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8006a5c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006a5e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006a62:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006a66:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006a6a:	e7f0      	b.n	8006a4e <_strtod_l+0xf6>
 8006a6c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8006be0 <_strtod_l+0x288>
 8006a70:	e7ed      	b.n	8006a4e <_strtod_l+0xf6>
 8006a72:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006a76:	f04f 3aff 	mov.w	sl, #4294967295
 8006a7a:	e7e8      	b.n	8006a4e <_strtod_l+0xf6>
 8006a7c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006a7e:	1c5a      	adds	r2, r3, #1
 8006a80:	921b      	str	r2, [sp, #108]	; 0x6c
 8006a82:	785b      	ldrb	r3, [r3, #1]
 8006a84:	2b30      	cmp	r3, #48	; 0x30
 8006a86:	d0f9      	beq.n	8006a7c <_strtod_l+0x124>
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d0a4      	beq.n	80069d6 <_strtod_l+0x7e>
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	2500      	movs	r5, #0
 8006a90:	9306      	str	r3, [sp, #24]
 8006a92:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006a94:	9308      	str	r3, [sp, #32]
 8006a96:	9507      	str	r5, [sp, #28]
 8006a98:	9505      	str	r5, [sp, #20]
 8006a9a:	220a      	movs	r2, #10
 8006a9c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8006a9e:	7807      	ldrb	r7, [r0, #0]
 8006aa0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8006aa4:	b2d9      	uxtb	r1, r3
 8006aa6:	2909      	cmp	r1, #9
 8006aa8:	d929      	bls.n	8006afe <_strtod_l+0x1a6>
 8006aaa:	4622      	mov	r2, r4
 8006aac:	f8d8 1000 	ldr.w	r1, [r8]
 8006ab0:	f003 f84f 	bl	8009b52 <strncmp>
 8006ab4:	2800      	cmp	r0, #0
 8006ab6:	d031      	beq.n	8006b1c <_strtod_l+0x1c4>
 8006ab8:	2000      	movs	r0, #0
 8006aba:	9c05      	ldr	r4, [sp, #20]
 8006abc:	9004      	str	r0, [sp, #16]
 8006abe:	463b      	mov	r3, r7
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	2b65      	cmp	r3, #101	; 0x65
 8006ac4:	d001      	beq.n	8006aca <_strtod_l+0x172>
 8006ac6:	2b45      	cmp	r3, #69	; 0x45
 8006ac8:	d114      	bne.n	8006af4 <_strtod_l+0x19c>
 8006aca:	b924      	cbnz	r4, 8006ad6 <_strtod_l+0x17e>
 8006acc:	b910      	cbnz	r0, 8006ad4 <_strtod_l+0x17c>
 8006ace:	9b06      	ldr	r3, [sp, #24]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d09e      	beq.n	8006a12 <_strtod_l+0xba>
 8006ad4:	2400      	movs	r4, #0
 8006ad6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8006ad8:	1c73      	adds	r3, r6, #1
 8006ada:	931b      	str	r3, [sp, #108]	; 0x6c
 8006adc:	7873      	ldrb	r3, [r6, #1]
 8006ade:	2b2b      	cmp	r3, #43	; 0x2b
 8006ae0:	d078      	beq.n	8006bd4 <_strtod_l+0x27c>
 8006ae2:	2b2d      	cmp	r3, #45	; 0x2d
 8006ae4:	d070      	beq.n	8006bc8 <_strtod_l+0x270>
 8006ae6:	f04f 0c00 	mov.w	ip, #0
 8006aea:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8006aee:	2f09      	cmp	r7, #9
 8006af0:	d97c      	bls.n	8006bec <_strtod_l+0x294>
 8006af2:	961b      	str	r6, [sp, #108]	; 0x6c
 8006af4:	f04f 0e00 	mov.w	lr, #0
 8006af8:	e09a      	b.n	8006c30 <_strtod_l+0x2d8>
 8006afa:	2300      	movs	r3, #0
 8006afc:	e7c7      	b.n	8006a8e <_strtod_l+0x136>
 8006afe:	9905      	ldr	r1, [sp, #20]
 8006b00:	2908      	cmp	r1, #8
 8006b02:	bfdd      	ittte	le
 8006b04:	9907      	ldrle	r1, [sp, #28]
 8006b06:	fb02 3301 	mlale	r3, r2, r1, r3
 8006b0a:	9307      	strle	r3, [sp, #28]
 8006b0c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8006b10:	9b05      	ldr	r3, [sp, #20]
 8006b12:	3001      	adds	r0, #1
 8006b14:	3301      	adds	r3, #1
 8006b16:	9305      	str	r3, [sp, #20]
 8006b18:	901b      	str	r0, [sp, #108]	; 0x6c
 8006b1a:	e7bf      	b.n	8006a9c <_strtod_l+0x144>
 8006b1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006b1e:	191a      	adds	r2, r3, r4
 8006b20:	921b      	str	r2, [sp, #108]	; 0x6c
 8006b22:	9a05      	ldr	r2, [sp, #20]
 8006b24:	5d1b      	ldrb	r3, [r3, r4]
 8006b26:	2a00      	cmp	r2, #0
 8006b28:	d037      	beq.n	8006b9a <_strtod_l+0x242>
 8006b2a:	9c05      	ldr	r4, [sp, #20]
 8006b2c:	4602      	mov	r2, r0
 8006b2e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006b32:	2909      	cmp	r1, #9
 8006b34:	d913      	bls.n	8006b5e <_strtod_l+0x206>
 8006b36:	2101      	movs	r1, #1
 8006b38:	9104      	str	r1, [sp, #16]
 8006b3a:	e7c2      	b.n	8006ac2 <_strtod_l+0x16a>
 8006b3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006b3e:	1c5a      	adds	r2, r3, #1
 8006b40:	921b      	str	r2, [sp, #108]	; 0x6c
 8006b42:	785b      	ldrb	r3, [r3, #1]
 8006b44:	3001      	adds	r0, #1
 8006b46:	2b30      	cmp	r3, #48	; 0x30
 8006b48:	d0f8      	beq.n	8006b3c <_strtod_l+0x1e4>
 8006b4a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006b4e:	2a08      	cmp	r2, #8
 8006b50:	f200 84e4 	bhi.w	800751c <_strtod_l+0xbc4>
 8006b54:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006b56:	9208      	str	r2, [sp, #32]
 8006b58:	4602      	mov	r2, r0
 8006b5a:	2000      	movs	r0, #0
 8006b5c:	4604      	mov	r4, r0
 8006b5e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8006b62:	f100 0101 	add.w	r1, r0, #1
 8006b66:	d012      	beq.n	8006b8e <_strtod_l+0x236>
 8006b68:	440a      	add	r2, r1
 8006b6a:	eb00 0c04 	add.w	ip, r0, r4
 8006b6e:	4621      	mov	r1, r4
 8006b70:	270a      	movs	r7, #10
 8006b72:	458c      	cmp	ip, r1
 8006b74:	d113      	bne.n	8006b9e <_strtod_l+0x246>
 8006b76:	1821      	adds	r1, r4, r0
 8006b78:	2908      	cmp	r1, #8
 8006b7a:	f104 0401 	add.w	r4, r4, #1
 8006b7e:	4404      	add	r4, r0
 8006b80:	dc19      	bgt.n	8006bb6 <_strtod_l+0x25e>
 8006b82:	9b07      	ldr	r3, [sp, #28]
 8006b84:	210a      	movs	r1, #10
 8006b86:	fb01 e303 	mla	r3, r1, r3, lr
 8006b8a:	9307      	str	r3, [sp, #28]
 8006b8c:	2100      	movs	r1, #0
 8006b8e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006b90:	1c58      	adds	r0, r3, #1
 8006b92:	901b      	str	r0, [sp, #108]	; 0x6c
 8006b94:	785b      	ldrb	r3, [r3, #1]
 8006b96:	4608      	mov	r0, r1
 8006b98:	e7c9      	b.n	8006b2e <_strtod_l+0x1d6>
 8006b9a:	9805      	ldr	r0, [sp, #20]
 8006b9c:	e7d3      	b.n	8006b46 <_strtod_l+0x1ee>
 8006b9e:	2908      	cmp	r1, #8
 8006ba0:	f101 0101 	add.w	r1, r1, #1
 8006ba4:	dc03      	bgt.n	8006bae <_strtod_l+0x256>
 8006ba6:	9b07      	ldr	r3, [sp, #28]
 8006ba8:	437b      	muls	r3, r7
 8006baa:	9307      	str	r3, [sp, #28]
 8006bac:	e7e1      	b.n	8006b72 <_strtod_l+0x21a>
 8006bae:	2910      	cmp	r1, #16
 8006bb0:	bfd8      	it	le
 8006bb2:	437d      	mulle	r5, r7
 8006bb4:	e7dd      	b.n	8006b72 <_strtod_l+0x21a>
 8006bb6:	2c10      	cmp	r4, #16
 8006bb8:	bfdc      	itt	le
 8006bba:	210a      	movle	r1, #10
 8006bbc:	fb01 e505 	mlale	r5, r1, r5, lr
 8006bc0:	e7e4      	b.n	8006b8c <_strtod_l+0x234>
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	9304      	str	r3, [sp, #16]
 8006bc6:	e781      	b.n	8006acc <_strtod_l+0x174>
 8006bc8:	f04f 0c01 	mov.w	ip, #1
 8006bcc:	1cb3      	adds	r3, r6, #2
 8006bce:	931b      	str	r3, [sp, #108]	; 0x6c
 8006bd0:	78b3      	ldrb	r3, [r6, #2]
 8006bd2:	e78a      	b.n	8006aea <_strtod_l+0x192>
 8006bd4:	f04f 0c00 	mov.w	ip, #0
 8006bd8:	e7f8      	b.n	8006bcc <_strtod_l+0x274>
 8006bda:	bf00      	nop
 8006bdc:	0800a3b0 	.word	0x0800a3b0
 8006be0:	7ff00000 	.word	0x7ff00000
 8006be4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006be6:	1c5f      	adds	r7, r3, #1
 8006be8:	971b      	str	r7, [sp, #108]	; 0x6c
 8006bea:	785b      	ldrb	r3, [r3, #1]
 8006bec:	2b30      	cmp	r3, #48	; 0x30
 8006bee:	d0f9      	beq.n	8006be4 <_strtod_l+0x28c>
 8006bf0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8006bf4:	2f08      	cmp	r7, #8
 8006bf6:	f63f af7d 	bhi.w	8006af4 <_strtod_l+0x19c>
 8006bfa:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006bfe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006c00:	930a      	str	r3, [sp, #40]	; 0x28
 8006c02:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006c04:	1c5f      	adds	r7, r3, #1
 8006c06:	971b      	str	r7, [sp, #108]	; 0x6c
 8006c08:	785b      	ldrb	r3, [r3, #1]
 8006c0a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8006c0e:	f1b8 0f09 	cmp.w	r8, #9
 8006c12:	d937      	bls.n	8006c84 <_strtod_l+0x32c>
 8006c14:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006c16:	1a7f      	subs	r7, r7, r1
 8006c18:	2f08      	cmp	r7, #8
 8006c1a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8006c1e:	dc37      	bgt.n	8006c90 <_strtod_l+0x338>
 8006c20:	45be      	cmp	lr, r7
 8006c22:	bfa8      	it	ge
 8006c24:	46be      	movge	lr, r7
 8006c26:	f1bc 0f00 	cmp.w	ip, #0
 8006c2a:	d001      	beq.n	8006c30 <_strtod_l+0x2d8>
 8006c2c:	f1ce 0e00 	rsb	lr, lr, #0
 8006c30:	2c00      	cmp	r4, #0
 8006c32:	d151      	bne.n	8006cd8 <_strtod_l+0x380>
 8006c34:	2800      	cmp	r0, #0
 8006c36:	f47f aece 	bne.w	80069d6 <_strtod_l+0x7e>
 8006c3a:	9a06      	ldr	r2, [sp, #24]
 8006c3c:	2a00      	cmp	r2, #0
 8006c3e:	f47f aeca 	bne.w	80069d6 <_strtod_l+0x7e>
 8006c42:	9a04      	ldr	r2, [sp, #16]
 8006c44:	2a00      	cmp	r2, #0
 8006c46:	f47f aee4 	bne.w	8006a12 <_strtod_l+0xba>
 8006c4a:	2b4e      	cmp	r3, #78	; 0x4e
 8006c4c:	d027      	beq.n	8006c9e <_strtod_l+0x346>
 8006c4e:	dc21      	bgt.n	8006c94 <_strtod_l+0x33c>
 8006c50:	2b49      	cmp	r3, #73	; 0x49
 8006c52:	f47f aede 	bne.w	8006a12 <_strtod_l+0xba>
 8006c56:	49a0      	ldr	r1, [pc, #640]	; (8006ed8 <_strtod_l+0x580>)
 8006c58:	a81b      	add	r0, sp, #108	; 0x6c
 8006c5a:	f002 f819 	bl	8008c90 <__match>
 8006c5e:	2800      	cmp	r0, #0
 8006c60:	f43f aed7 	beq.w	8006a12 <_strtod_l+0xba>
 8006c64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006c66:	499d      	ldr	r1, [pc, #628]	; (8006edc <_strtod_l+0x584>)
 8006c68:	3b01      	subs	r3, #1
 8006c6a:	a81b      	add	r0, sp, #108	; 0x6c
 8006c6c:	931b      	str	r3, [sp, #108]	; 0x6c
 8006c6e:	f002 f80f 	bl	8008c90 <__match>
 8006c72:	b910      	cbnz	r0, 8006c7a <_strtod_l+0x322>
 8006c74:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006c76:	3301      	adds	r3, #1
 8006c78:	931b      	str	r3, [sp, #108]	; 0x6c
 8006c7a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8006ef0 <_strtod_l+0x598>
 8006c7e:	f04f 0a00 	mov.w	sl, #0
 8006c82:	e6a8      	b.n	80069d6 <_strtod_l+0x7e>
 8006c84:	210a      	movs	r1, #10
 8006c86:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006c8a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006c8e:	e7b8      	b.n	8006c02 <_strtod_l+0x2aa>
 8006c90:	46be      	mov	lr, r7
 8006c92:	e7c8      	b.n	8006c26 <_strtod_l+0x2ce>
 8006c94:	2b69      	cmp	r3, #105	; 0x69
 8006c96:	d0de      	beq.n	8006c56 <_strtod_l+0x2fe>
 8006c98:	2b6e      	cmp	r3, #110	; 0x6e
 8006c9a:	f47f aeba 	bne.w	8006a12 <_strtod_l+0xba>
 8006c9e:	4990      	ldr	r1, [pc, #576]	; (8006ee0 <_strtod_l+0x588>)
 8006ca0:	a81b      	add	r0, sp, #108	; 0x6c
 8006ca2:	f001 fff5 	bl	8008c90 <__match>
 8006ca6:	2800      	cmp	r0, #0
 8006ca8:	f43f aeb3 	beq.w	8006a12 <_strtod_l+0xba>
 8006cac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006cae:	781b      	ldrb	r3, [r3, #0]
 8006cb0:	2b28      	cmp	r3, #40	; 0x28
 8006cb2:	d10e      	bne.n	8006cd2 <_strtod_l+0x37a>
 8006cb4:	aa1e      	add	r2, sp, #120	; 0x78
 8006cb6:	498b      	ldr	r1, [pc, #556]	; (8006ee4 <_strtod_l+0x58c>)
 8006cb8:	a81b      	add	r0, sp, #108	; 0x6c
 8006cba:	f001 fffd 	bl	8008cb8 <__hexnan>
 8006cbe:	2805      	cmp	r0, #5
 8006cc0:	d107      	bne.n	8006cd2 <_strtod_l+0x37a>
 8006cc2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006cc4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8006cc8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006ccc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006cd0:	e681      	b.n	80069d6 <_strtod_l+0x7e>
 8006cd2:	f8df b224 	ldr.w	fp, [pc, #548]	; 8006ef8 <_strtod_l+0x5a0>
 8006cd6:	e7d2      	b.n	8006c7e <_strtod_l+0x326>
 8006cd8:	ebae 0302 	sub.w	r3, lr, r2
 8006cdc:	9306      	str	r3, [sp, #24]
 8006cde:	9b05      	ldr	r3, [sp, #20]
 8006ce0:	9807      	ldr	r0, [sp, #28]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	bf08      	it	eq
 8006ce6:	4623      	moveq	r3, r4
 8006ce8:	2c10      	cmp	r4, #16
 8006cea:	9305      	str	r3, [sp, #20]
 8006cec:	46a0      	mov	r8, r4
 8006cee:	bfa8      	it	ge
 8006cf0:	f04f 0810 	movge.w	r8, #16
 8006cf4:	f7f9 fc1e 	bl	8000534 <__aeabi_ui2d>
 8006cf8:	2c09      	cmp	r4, #9
 8006cfa:	4682      	mov	sl, r0
 8006cfc:	468b      	mov	fp, r1
 8006cfe:	dc13      	bgt.n	8006d28 <_strtod_l+0x3d0>
 8006d00:	9b06      	ldr	r3, [sp, #24]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	f43f ae67 	beq.w	80069d6 <_strtod_l+0x7e>
 8006d08:	9b06      	ldr	r3, [sp, #24]
 8006d0a:	dd7a      	ble.n	8006e02 <_strtod_l+0x4aa>
 8006d0c:	2b16      	cmp	r3, #22
 8006d0e:	dc61      	bgt.n	8006dd4 <_strtod_l+0x47c>
 8006d10:	4a75      	ldr	r2, [pc, #468]	; (8006ee8 <_strtod_l+0x590>)
 8006d12:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8006d16:	e9de 0100 	ldrd	r0, r1, [lr]
 8006d1a:	4652      	mov	r2, sl
 8006d1c:	465b      	mov	r3, fp
 8006d1e:	f7f9 fc83 	bl	8000628 <__aeabi_dmul>
 8006d22:	4682      	mov	sl, r0
 8006d24:	468b      	mov	fp, r1
 8006d26:	e656      	b.n	80069d6 <_strtod_l+0x7e>
 8006d28:	4b6f      	ldr	r3, [pc, #444]	; (8006ee8 <_strtod_l+0x590>)
 8006d2a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006d2e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006d32:	f7f9 fc79 	bl	8000628 <__aeabi_dmul>
 8006d36:	4606      	mov	r6, r0
 8006d38:	4628      	mov	r0, r5
 8006d3a:	460f      	mov	r7, r1
 8006d3c:	f7f9 fbfa 	bl	8000534 <__aeabi_ui2d>
 8006d40:	4602      	mov	r2, r0
 8006d42:	460b      	mov	r3, r1
 8006d44:	4630      	mov	r0, r6
 8006d46:	4639      	mov	r1, r7
 8006d48:	f7f9 fab8 	bl	80002bc <__adddf3>
 8006d4c:	2c0f      	cmp	r4, #15
 8006d4e:	4682      	mov	sl, r0
 8006d50:	468b      	mov	fp, r1
 8006d52:	ddd5      	ble.n	8006d00 <_strtod_l+0x3a8>
 8006d54:	9b06      	ldr	r3, [sp, #24]
 8006d56:	eba4 0808 	sub.w	r8, r4, r8
 8006d5a:	4498      	add	r8, r3
 8006d5c:	f1b8 0f00 	cmp.w	r8, #0
 8006d60:	f340 8096 	ble.w	8006e90 <_strtod_l+0x538>
 8006d64:	f018 030f 	ands.w	r3, r8, #15
 8006d68:	d00a      	beq.n	8006d80 <_strtod_l+0x428>
 8006d6a:	495f      	ldr	r1, [pc, #380]	; (8006ee8 <_strtod_l+0x590>)
 8006d6c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006d70:	4652      	mov	r2, sl
 8006d72:	465b      	mov	r3, fp
 8006d74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d78:	f7f9 fc56 	bl	8000628 <__aeabi_dmul>
 8006d7c:	4682      	mov	sl, r0
 8006d7e:	468b      	mov	fp, r1
 8006d80:	f038 080f 	bics.w	r8, r8, #15
 8006d84:	d073      	beq.n	8006e6e <_strtod_l+0x516>
 8006d86:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006d8a:	dd47      	ble.n	8006e1c <_strtod_l+0x4c4>
 8006d8c:	2400      	movs	r4, #0
 8006d8e:	46a0      	mov	r8, r4
 8006d90:	9407      	str	r4, [sp, #28]
 8006d92:	9405      	str	r4, [sp, #20]
 8006d94:	2322      	movs	r3, #34	; 0x22
 8006d96:	f8df b158 	ldr.w	fp, [pc, #344]	; 8006ef0 <_strtod_l+0x598>
 8006d9a:	f8c9 3000 	str.w	r3, [r9]
 8006d9e:	f04f 0a00 	mov.w	sl, #0
 8006da2:	9b07      	ldr	r3, [sp, #28]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	f43f ae16 	beq.w	80069d6 <_strtod_l+0x7e>
 8006daa:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006dac:	4648      	mov	r0, r9
 8006dae:	f002 f8f7 	bl	8008fa0 <_Bfree>
 8006db2:	9905      	ldr	r1, [sp, #20]
 8006db4:	4648      	mov	r0, r9
 8006db6:	f002 f8f3 	bl	8008fa0 <_Bfree>
 8006dba:	4641      	mov	r1, r8
 8006dbc:	4648      	mov	r0, r9
 8006dbe:	f002 f8ef 	bl	8008fa0 <_Bfree>
 8006dc2:	9907      	ldr	r1, [sp, #28]
 8006dc4:	4648      	mov	r0, r9
 8006dc6:	f002 f8eb 	bl	8008fa0 <_Bfree>
 8006dca:	4621      	mov	r1, r4
 8006dcc:	4648      	mov	r0, r9
 8006dce:	f002 f8e7 	bl	8008fa0 <_Bfree>
 8006dd2:	e600      	b.n	80069d6 <_strtod_l+0x7e>
 8006dd4:	9a06      	ldr	r2, [sp, #24]
 8006dd6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	dbba      	blt.n	8006d54 <_strtod_l+0x3fc>
 8006dde:	4d42      	ldr	r5, [pc, #264]	; (8006ee8 <_strtod_l+0x590>)
 8006de0:	f1c4 040f 	rsb	r4, r4, #15
 8006de4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8006de8:	4652      	mov	r2, sl
 8006dea:	465b      	mov	r3, fp
 8006dec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006df0:	f7f9 fc1a 	bl	8000628 <__aeabi_dmul>
 8006df4:	9b06      	ldr	r3, [sp, #24]
 8006df6:	1b1c      	subs	r4, r3, r4
 8006df8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8006dfc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e00:	e78d      	b.n	8006d1e <_strtod_l+0x3c6>
 8006e02:	f113 0f16 	cmn.w	r3, #22
 8006e06:	dba5      	blt.n	8006d54 <_strtod_l+0x3fc>
 8006e08:	4a37      	ldr	r2, [pc, #220]	; (8006ee8 <_strtod_l+0x590>)
 8006e0a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8006e0e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8006e12:	4650      	mov	r0, sl
 8006e14:	4659      	mov	r1, fp
 8006e16:	f7f9 fd31 	bl	800087c <__aeabi_ddiv>
 8006e1a:	e782      	b.n	8006d22 <_strtod_l+0x3ca>
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	4e33      	ldr	r6, [pc, #204]	; (8006eec <_strtod_l+0x594>)
 8006e20:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006e24:	4650      	mov	r0, sl
 8006e26:	4659      	mov	r1, fp
 8006e28:	461d      	mov	r5, r3
 8006e2a:	f1b8 0f01 	cmp.w	r8, #1
 8006e2e:	dc21      	bgt.n	8006e74 <_strtod_l+0x51c>
 8006e30:	b10b      	cbz	r3, 8006e36 <_strtod_l+0x4de>
 8006e32:	4682      	mov	sl, r0
 8006e34:	468b      	mov	fp, r1
 8006e36:	4b2d      	ldr	r3, [pc, #180]	; (8006eec <_strtod_l+0x594>)
 8006e38:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006e3c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006e40:	4652      	mov	r2, sl
 8006e42:	465b      	mov	r3, fp
 8006e44:	e9d5 0100 	ldrd	r0, r1, [r5]
 8006e48:	f7f9 fbee 	bl	8000628 <__aeabi_dmul>
 8006e4c:	4b28      	ldr	r3, [pc, #160]	; (8006ef0 <_strtod_l+0x598>)
 8006e4e:	460a      	mov	r2, r1
 8006e50:	400b      	ands	r3, r1
 8006e52:	4928      	ldr	r1, [pc, #160]	; (8006ef4 <_strtod_l+0x59c>)
 8006e54:	428b      	cmp	r3, r1
 8006e56:	4682      	mov	sl, r0
 8006e58:	d898      	bhi.n	8006d8c <_strtod_l+0x434>
 8006e5a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006e5e:	428b      	cmp	r3, r1
 8006e60:	bf86      	itte	hi
 8006e62:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8006efc <_strtod_l+0x5a4>
 8006e66:	f04f 3aff 	movhi.w	sl, #4294967295
 8006e6a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006e6e:	2300      	movs	r3, #0
 8006e70:	9304      	str	r3, [sp, #16]
 8006e72:	e077      	b.n	8006f64 <_strtod_l+0x60c>
 8006e74:	f018 0f01 	tst.w	r8, #1
 8006e78:	d006      	beq.n	8006e88 <_strtod_l+0x530>
 8006e7a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8006e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e82:	f7f9 fbd1 	bl	8000628 <__aeabi_dmul>
 8006e86:	2301      	movs	r3, #1
 8006e88:	3501      	adds	r5, #1
 8006e8a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006e8e:	e7cc      	b.n	8006e2a <_strtod_l+0x4d2>
 8006e90:	d0ed      	beq.n	8006e6e <_strtod_l+0x516>
 8006e92:	f1c8 0800 	rsb	r8, r8, #0
 8006e96:	f018 020f 	ands.w	r2, r8, #15
 8006e9a:	d00a      	beq.n	8006eb2 <_strtod_l+0x55a>
 8006e9c:	4b12      	ldr	r3, [pc, #72]	; (8006ee8 <_strtod_l+0x590>)
 8006e9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ea2:	4650      	mov	r0, sl
 8006ea4:	4659      	mov	r1, fp
 8006ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eaa:	f7f9 fce7 	bl	800087c <__aeabi_ddiv>
 8006eae:	4682      	mov	sl, r0
 8006eb0:	468b      	mov	fp, r1
 8006eb2:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006eb6:	d0da      	beq.n	8006e6e <_strtod_l+0x516>
 8006eb8:	f1b8 0f1f 	cmp.w	r8, #31
 8006ebc:	dd20      	ble.n	8006f00 <_strtod_l+0x5a8>
 8006ebe:	2400      	movs	r4, #0
 8006ec0:	46a0      	mov	r8, r4
 8006ec2:	9407      	str	r4, [sp, #28]
 8006ec4:	9405      	str	r4, [sp, #20]
 8006ec6:	2322      	movs	r3, #34	; 0x22
 8006ec8:	f04f 0a00 	mov.w	sl, #0
 8006ecc:	f04f 0b00 	mov.w	fp, #0
 8006ed0:	f8c9 3000 	str.w	r3, [r9]
 8006ed4:	e765      	b.n	8006da2 <_strtod_l+0x44a>
 8006ed6:	bf00      	nop
 8006ed8:	0800a37a 	.word	0x0800a37a
 8006edc:	0800a403 	.word	0x0800a403
 8006ee0:	0800a382 	.word	0x0800a382
 8006ee4:	0800a3c4 	.word	0x0800a3c4
 8006ee8:	0800a4a8 	.word	0x0800a4a8
 8006eec:	0800a480 	.word	0x0800a480
 8006ef0:	7ff00000 	.word	0x7ff00000
 8006ef4:	7ca00000 	.word	0x7ca00000
 8006ef8:	fff80000 	.word	0xfff80000
 8006efc:	7fefffff 	.word	0x7fefffff
 8006f00:	f018 0310 	ands.w	r3, r8, #16
 8006f04:	bf18      	it	ne
 8006f06:	236a      	movne	r3, #106	; 0x6a
 8006f08:	4da0      	ldr	r5, [pc, #640]	; (800718c <_strtod_l+0x834>)
 8006f0a:	9304      	str	r3, [sp, #16]
 8006f0c:	4650      	mov	r0, sl
 8006f0e:	4659      	mov	r1, fp
 8006f10:	2300      	movs	r3, #0
 8006f12:	f1b8 0f00 	cmp.w	r8, #0
 8006f16:	f300 810a 	bgt.w	800712e <_strtod_l+0x7d6>
 8006f1a:	b10b      	cbz	r3, 8006f20 <_strtod_l+0x5c8>
 8006f1c:	4682      	mov	sl, r0
 8006f1e:	468b      	mov	fp, r1
 8006f20:	9b04      	ldr	r3, [sp, #16]
 8006f22:	b1bb      	cbz	r3, 8006f54 <_strtod_l+0x5fc>
 8006f24:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8006f28:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	4659      	mov	r1, fp
 8006f30:	dd10      	ble.n	8006f54 <_strtod_l+0x5fc>
 8006f32:	2b1f      	cmp	r3, #31
 8006f34:	f340 8107 	ble.w	8007146 <_strtod_l+0x7ee>
 8006f38:	2b34      	cmp	r3, #52	; 0x34
 8006f3a:	bfde      	ittt	le
 8006f3c:	3b20      	suble	r3, #32
 8006f3e:	f04f 32ff 	movle.w	r2, #4294967295
 8006f42:	fa02 f303 	lslle.w	r3, r2, r3
 8006f46:	f04f 0a00 	mov.w	sl, #0
 8006f4a:	bfcc      	ite	gt
 8006f4c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8006f50:	ea03 0b01 	andle.w	fp, r3, r1
 8006f54:	2200      	movs	r2, #0
 8006f56:	2300      	movs	r3, #0
 8006f58:	4650      	mov	r0, sl
 8006f5a:	4659      	mov	r1, fp
 8006f5c:	f7f9 fdcc 	bl	8000af8 <__aeabi_dcmpeq>
 8006f60:	2800      	cmp	r0, #0
 8006f62:	d1ac      	bne.n	8006ebe <_strtod_l+0x566>
 8006f64:	9b07      	ldr	r3, [sp, #28]
 8006f66:	9300      	str	r3, [sp, #0]
 8006f68:	9a05      	ldr	r2, [sp, #20]
 8006f6a:	9908      	ldr	r1, [sp, #32]
 8006f6c:	4623      	mov	r3, r4
 8006f6e:	4648      	mov	r0, r9
 8006f70:	f002 f868 	bl	8009044 <__s2b>
 8006f74:	9007      	str	r0, [sp, #28]
 8006f76:	2800      	cmp	r0, #0
 8006f78:	f43f af08 	beq.w	8006d8c <_strtod_l+0x434>
 8006f7c:	9a06      	ldr	r2, [sp, #24]
 8006f7e:	9b06      	ldr	r3, [sp, #24]
 8006f80:	2a00      	cmp	r2, #0
 8006f82:	f1c3 0300 	rsb	r3, r3, #0
 8006f86:	bfa8      	it	ge
 8006f88:	2300      	movge	r3, #0
 8006f8a:	930e      	str	r3, [sp, #56]	; 0x38
 8006f8c:	2400      	movs	r4, #0
 8006f8e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006f92:	9316      	str	r3, [sp, #88]	; 0x58
 8006f94:	46a0      	mov	r8, r4
 8006f96:	9b07      	ldr	r3, [sp, #28]
 8006f98:	4648      	mov	r0, r9
 8006f9a:	6859      	ldr	r1, [r3, #4]
 8006f9c:	f001 ffcc 	bl	8008f38 <_Balloc>
 8006fa0:	9005      	str	r0, [sp, #20]
 8006fa2:	2800      	cmp	r0, #0
 8006fa4:	f43f aef6 	beq.w	8006d94 <_strtod_l+0x43c>
 8006fa8:	9b07      	ldr	r3, [sp, #28]
 8006faa:	691a      	ldr	r2, [r3, #16]
 8006fac:	3202      	adds	r2, #2
 8006fae:	f103 010c 	add.w	r1, r3, #12
 8006fb2:	0092      	lsls	r2, r2, #2
 8006fb4:	300c      	adds	r0, #12
 8006fb6:	f001 ff99 	bl	8008eec <memcpy>
 8006fba:	aa1e      	add	r2, sp, #120	; 0x78
 8006fbc:	a91d      	add	r1, sp, #116	; 0x74
 8006fbe:	ec4b ab10 	vmov	d0, sl, fp
 8006fc2:	4648      	mov	r0, r9
 8006fc4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8006fc8:	f002 faf8 	bl	80095bc <__d2b>
 8006fcc:	901c      	str	r0, [sp, #112]	; 0x70
 8006fce:	2800      	cmp	r0, #0
 8006fd0:	f43f aee0 	beq.w	8006d94 <_strtod_l+0x43c>
 8006fd4:	2101      	movs	r1, #1
 8006fd6:	4648      	mov	r0, r9
 8006fd8:	f002 f8c0 	bl	800915c <__i2b>
 8006fdc:	4680      	mov	r8, r0
 8006fde:	2800      	cmp	r0, #0
 8006fe0:	f43f aed8 	beq.w	8006d94 <_strtod_l+0x43c>
 8006fe4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006fe6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006fe8:	2e00      	cmp	r6, #0
 8006fea:	bfab      	itete	ge
 8006fec:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8006fee:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8006ff0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8006ff2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8006ff4:	bfac      	ite	ge
 8006ff6:	18f7      	addge	r7, r6, r3
 8006ff8:	1b9d      	sublt	r5, r3, r6
 8006ffa:	9b04      	ldr	r3, [sp, #16]
 8006ffc:	1af6      	subs	r6, r6, r3
 8006ffe:	4416      	add	r6, r2
 8007000:	4b63      	ldr	r3, [pc, #396]	; (8007190 <_strtod_l+0x838>)
 8007002:	3e01      	subs	r6, #1
 8007004:	429e      	cmp	r6, r3
 8007006:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800700a:	f280 80af 	bge.w	800716c <_strtod_l+0x814>
 800700e:	1b9b      	subs	r3, r3, r6
 8007010:	2b1f      	cmp	r3, #31
 8007012:	eba2 0203 	sub.w	r2, r2, r3
 8007016:	f04f 0101 	mov.w	r1, #1
 800701a:	f300 809b 	bgt.w	8007154 <_strtod_l+0x7fc>
 800701e:	fa01 f303 	lsl.w	r3, r1, r3
 8007022:	930f      	str	r3, [sp, #60]	; 0x3c
 8007024:	2300      	movs	r3, #0
 8007026:	930a      	str	r3, [sp, #40]	; 0x28
 8007028:	18be      	adds	r6, r7, r2
 800702a:	9b04      	ldr	r3, [sp, #16]
 800702c:	42b7      	cmp	r7, r6
 800702e:	4415      	add	r5, r2
 8007030:	441d      	add	r5, r3
 8007032:	463b      	mov	r3, r7
 8007034:	bfa8      	it	ge
 8007036:	4633      	movge	r3, r6
 8007038:	42ab      	cmp	r3, r5
 800703a:	bfa8      	it	ge
 800703c:	462b      	movge	r3, r5
 800703e:	2b00      	cmp	r3, #0
 8007040:	bfc2      	ittt	gt
 8007042:	1af6      	subgt	r6, r6, r3
 8007044:	1aed      	subgt	r5, r5, r3
 8007046:	1aff      	subgt	r7, r7, r3
 8007048:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800704a:	b1bb      	cbz	r3, 800707c <_strtod_l+0x724>
 800704c:	4641      	mov	r1, r8
 800704e:	461a      	mov	r2, r3
 8007050:	4648      	mov	r0, r9
 8007052:	f002 f923 	bl	800929c <__pow5mult>
 8007056:	4680      	mov	r8, r0
 8007058:	2800      	cmp	r0, #0
 800705a:	f43f ae9b 	beq.w	8006d94 <_strtod_l+0x43c>
 800705e:	4601      	mov	r1, r0
 8007060:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007062:	4648      	mov	r0, r9
 8007064:	f002 f883 	bl	800916e <__multiply>
 8007068:	900c      	str	r0, [sp, #48]	; 0x30
 800706a:	2800      	cmp	r0, #0
 800706c:	f43f ae92 	beq.w	8006d94 <_strtod_l+0x43c>
 8007070:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007072:	4648      	mov	r0, r9
 8007074:	f001 ff94 	bl	8008fa0 <_Bfree>
 8007078:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800707a:	931c      	str	r3, [sp, #112]	; 0x70
 800707c:	2e00      	cmp	r6, #0
 800707e:	dc7a      	bgt.n	8007176 <_strtod_l+0x81e>
 8007080:	9b06      	ldr	r3, [sp, #24]
 8007082:	2b00      	cmp	r3, #0
 8007084:	dd08      	ble.n	8007098 <_strtod_l+0x740>
 8007086:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007088:	9905      	ldr	r1, [sp, #20]
 800708a:	4648      	mov	r0, r9
 800708c:	f002 f906 	bl	800929c <__pow5mult>
 8007090:	9005      	str	r0, [sp, #20]
 8007092:	2800      	cmp	r0, #0
 8007094:	f43f ae7e 	beq.w	8006d94 <_strtod_l+0x43c>
 8007098:	2d00      	cmp	r5, #0
 800709a:	dd08      	ble.n	80070ae <_strtod_l+0x756>
 800709c:	462a      	mov	r2, r5
 800709e:	9905      	ldr	r1, [sp, #20]
 80070a0:	4648      	mov	r0, r9
 80070a2:	f002 f949 	bl	8009338 <__lshift>
 80070a6:	9005      	str	r0, [sp, #20]
 80070a8:	2800      	cmp	r0, #0
 80070aa:	f43f ae73 	beq.w	8006d94 <_strtod_l+0x43c>
 80070ae:	2f00      	cmp	r7, #0
 80070b0:	dd08      	ble.n	80070c4 <_strtod_l+0x76c>
 80070b2:	4641      	mov	r1, r8
 80070b4:	463a      	mov	r2, r7
 80070b6:	4648      	mov	r0, r9
 80070b8:	f002 f93e 	bl	8009338 <__lshift>
 80070bc:	4680      	mov	r8, r0
 80070be:	2800      	cmp	r0, #0
 80070c0:	f43f ae68 	beq.w	8006d94 <_strtod_l+0x43c>
 80070c4:	9a05      	ldr	r2, [sp, #20]
 80070c6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80070c8:	4648      	mov	r0, r9
 80070ca:	f002 f9a3 	bl	8009414 <__mdiff>
 80070ce:	4604      	mov	r4, r0
 80070d0:	2800      	cmp	r0, #0
 80070d2:	f43f ae5f 	beq.w	8006d94 <_strtod_l+0x43c>
 80070d6:	68c3      	ldr	r3, [r0, #12]
 80070d8:	930c      	str	r3, [sp, #48]	; 0x30
 80070da:	2300      	movs	r3, #0
 80070dc:	60c3      	str	r3, [r0, #12]
 80070de:	4641      	mov	r1, r8
 80070e0:	f002 f97e 	bl	80093e0 <__mcmp>
 80070e4:	2800      	cmp	r0, #0
 80070e6:	da55      	bge.n	8007194 <_strtod_l+0x83c>
 80070e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80070ea:	b9e3      	cbnz	r3, 8007126 <_strtod_l+0x7ce>
 80070ec:	f1ba 0f00 	cmp.w	sl, #0
 80070f0:	d119      	bne.n	8007126 <_strtod_l+0x7ce>
 80070f2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80070f6:	b9b3      	cbnz	r3, 8007126 <_strtod_l+0x7ce>
 80070f8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80070fc:	0d1b      	lsrs	r3, r3, #20
 80070fe:	051b      	lsls	r3, r3, #20
 8007100:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007104:	d90f      	bls.n	8007126 <_strtod_l+0x7ce>
 8007106:	6963      	ldr	r3, [r4, #20]
 8007108:	b913      	cbnz	r3, 8007110 <_strtod_l+0x7b8>
 800710a:	6923      	ldr	r3, [r4, #16]
 800710c:	2b01      	cmp	r3, #1
 800710e:	dd0a      	ble.n	8007126 <_strtod_l+0x7ce>
 8007110:	4621      	mov	r1, r4
 8007112:	2201      	movs	r2, #1
 8007114:	4648      	mov	r0, r9
 8007116:	f002 f90f 	bl	8009338 <__lshift>
 800711a:	4641      	mov	r1, r8
 800711c:	4604      	mov	r4, r0
 800711e:	f002 f95f 	bl	80093e0 <__mcmp>
 8007122:	2800      	cmp	r0, #0
 8007124:	dc67      	bgt.n	80071f6 <_strtod_l+0x89e>
 8007126:	9b04      	ldr	r3, [sp, #16]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d171      	bne.n	8007210 <_strtod_l+0x8b8>
 800712c:	e63d      	b.n	8006daa <_strtod_l+0x452>
 800712e:	f018 0f01 	tst.w	r8, #1
 8007132:	d004      	beq.n	800713e <_strtod_l+0x7e6>
 8007134:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007138:	f7f9 fa76 	bl	8000628 <__aeabi_dmul>
 800713c:	2301      	movs	r3, #1
 800713e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007142:	3508      	adds	r5, #8
 8007144:	e6e5      	b.n	8006f12 <_strtod_l+0x5ba>
 8007146:	f04f 32ff 	mov.w	r2, #4294967295
 800714a:	fa02 f303 	lsl.w	r3, r2, r3
 800714e:	ea03 0a0a 	and.w	sl, r3, sl
 8007152:	e6ff      	b.n	8006f54 <_strtod_l+0x5fc>
 8007154:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007158:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800715c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007160:	36e2      	adds	r6, #226	; 0xe2
 8007162:	fa01 f306 	lsl.w	r3, r1, r6
 8007166:	930a      	str	r3, [sp, #40]	; 0x28
 8007168:	910f      	str	r1, [sp, #60]	; 0x3c
 800716a:	e75d      	b.n	8007028 <_strtod_l+0x6d0>
 800716c:	2300      	movs	r3, #0
 800716e:	930a      	str	r3, [sp, #40]	; 0x28
 8007170:	2301      	movs	r3, #1
 8007172:	930f      	str	r3, [sp, #60]	; 0x3c
 8007174:	e758      	b.n	8007028 <_strtod_l+0x6d0>
 8007176:	4632      	mov	r2, r6
 8007178:	991c      	ldr	r1, [sp, #112]	; 0x70
 800717a:	4648      	mov	r0, r9
 800717c:	f002 f8dc 	bl	8009338 <__lshift>
 8007180:	901c      	str	r0, [sp, #112]	; 0x70
 8007182:	2800      	cmp	r0, #0
 8007184:	f47f af7c 	bne.w	8007080 <_strtod_l+0x728>
 8007188:	e604      	b.n	8006d94 <_strtod_l+0x43c>
 800718a:	bf00      	nop
 800718c:	0800a3d8 	.word	0x0800a3d8
 8007190:	fffffc02 	.word	0xfffffc02
 8007194:	465d      	mov	r5, fp
 8007196:	f040 8086 	bne.w	80072a6 <_strtod_l+0x94e>
 800719a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800719c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80071a0:	b32a      	cbz	r2, 80071ee <_strtod_l+0x896>
 80071a2:	4aaf      	ldr	r2, [pc, #700]	; (8007460 <_strtod_l+0xb08>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d153      	bne.n	8007250 <_strtod_l+0x8f8>
 80071a8:	9b04      	ldr	r3, [sp, #16]
 80071aa:	4650      	mov	r0, sl
 80071ac:	b1d3      	cbz	r3, 80071e4 <_strtod_l+0x88c>
 80071ae:	4aad      	ldr	r2, [pc, #692]	; (8007464 <_strtod_l+0xb0c>)
 80071b0:	402a      	ands	r2, r5
 80071b2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80071b6:	f04f 31ff 	mov.w	r1, #4294967295
 80071ba:	d816      	bhi.n	80071ea <_strtod_l+0x892>
 80071bc:	0d12      	lsrs	r2, r2, #20
 80071be:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80071c2:	fa01 f303 	lsl.w	r3, r1, r3
 80071c6:	4298      	cmp	r0, r3
 80071c8:	d142      	bne.n	8007250 <_strtod_l+0x8f8>
 80071ca:	4ba7      	ldr	r3, [pc, #668]	; (8007468 <_strtod_l+0xb10>)
 80071cc:	429d      	cmp	r5, r3
 80071ce:	d102      	bne.n	80071d6 <_strtod_l+0x87e>
 80071d0:	3001      	adds	r0, #1
 80071d2:	f43f addf 	beq.w	8006d94 <_strtod_l+0x43c>
 80071d6:	4ba3      	ldr	r3, [pc, #652]	; (8007464 <_strtod_l+0xb0c>)
 80071d8:	402b      	ands	r3, r5
 80071da:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80071de:	f04f 0a00 	mov.w	sl, #0
 80071e2:	e7a0      	b.n	8007126 <_strtod_l+0x7ce>
 80071e4:	f04f 33ff 	mov.w	r3, #4294967295
 80071e8:	e7ed      	b.n	80071c6 <_strtod_l+0x86e>
 80071ea:	460b      	mov	r3, r1
 80071ec:	e7eb      	b.n	80071c6 <_strtod_l+0x86e>
 80071ee:	bb7b      	cbnz	r3, 8007250 <_strtod_l+0x8f8>
 80071f0:	f1ba 0f00 	cmp.w	sl, #0
 80071f4:	d12c      	bne.n	8007250 <_strtod_l+0x8f8>
 80071f6:	9904      	ldr	r1, [sp, #16]
 80071f8:	4a9a      	ldr	r2, [pc, #616]	; (8007464 <_strtod_l+0xb0c>)
 80071fa:	465b      	mov	r3, fp
 80071fc:	b1f1      	cbz	r1, 800723c <_strtod_l+0x8e4>
 80071fe:	ea02 010b 	and.w	r1, r2, fp
 8007202:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007206:	dc19      	bgt.n	800723c <_strtod_l+0x8e4>
 8007208:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800720c:	f77f ae5b 	ble.w	8006ec6 <_strtod_l+0x56e>
 8007210:	4a96      	ldr	r2, [pc, #600]	; (800746c <_strtod_l+0xb14>)
 8007212:	2300      	movs	r3, #0
 8007214:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8007218:	4650      	mov	r0, sl
 800721a:	4659      	mov	r1, fp
 800721c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007220:	f7f9 fa02 	bl	8000628 <__aeabi_dmul>
 8007224:	4682      	mov	sl, r0
 8007226:	468b      	mov	fp, r1
 8007228:	2900      	cmp	r1, #0
 800722a:	f47f adbe 	bne.w	8006daa <_strtod_l+0x452>
 800722e:	2800      	cmp	r0, #0
 8007230:	f47f adbb 	bne.w	8006daa <_strtod_l+0x452>
 8007234:	2322      	movs	r3, #34	; 0x22
 8007236:	f8c9 3000 	str.w	r3, [r9]
 800723a:	e5b6      	b.n	8006daa <_strtod_l+0x452>
 800723c:	4013      	ands	r3, r2
 800723e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007242:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007246:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800724a:	f04f 3aff 	mov.w	sl, #4294967295
 800724e:	e76a      	b.n	8007126 <_strtod_l+0x7ce>
 8007250:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007252:	b193      	cbz	r3, 800727a <_strtod_l+0x922>
 8007254:	422b      	tst	r3, r5
 8007256:	f43f af66 	beq.w	8007126 <_strtod_l+0x7ce>
 800725a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800725c:	9a04      	ldr	r2, [sp, #16]
 800725e:	4650      	mov	r0, sl
 8007260:	4659      	mov	r1, fp
 8007262:	b173      	cbz	r3, 8007282 <_strtod_l+0x92a>
 8007264:	f7ff fb5a 	bl	800691c <sulp>
 8007268:	4602      	mov	r2, r0
 800726a:	460b      	mov	r3, r1
 800726c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007270:	f7f9 f824 	bl	80002bc <__adddf3>
 8007274:	4682      	mov	sl, r0
 8007276:	468b      	mov	fp, r1
 8007278:	e755      	b.n	8007126 <_strtod_l+0x7ce>
 800727a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800727c:	ea13 0f0a 	tst.w	r3, sl
 8007280:	e7e9      	b.n	8007256 <_strtod_l+0x8fe>
 8007282:	f7ff fb4b 	bl	800691c <sulp>
 8007286:	4602      	mov	r2, r0
 8007288:	460b      	mov	r3, r1
 800728a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800728e:	f7f9 f813 	bl	80002b8 <__aeabi_dsub>
 8007292:	2200      	movs	r2, #0
 8007294:	2300      	movs	r3, #0
 8007296:	4682      	mov	sl, r0
 8007298:	468b      	mov	fp, r1
 800729a:	f7f9 fc2d 	bl	8000af8 <__aeabi_dcmpeq>
 800729e:	2800      	cmp	r0, #0
 80072a0:	f47f ae11 	bne.w	8006ec6 <_strtod_l+0x56e>
 80072a4:	e73f      	b.n	8007126 <_strtod_l+0x7ce>
 80072a6:	4641      	mov	r1, r8
 80072a8:	4620      	mov	r0, r4
 80072aa:	f002 f9d6 	bl	800965a <__ratio>
 80072ae:	ec57 6b10 	vmov	r6, r7, d0
 80072b2:	2200      	movs	r2, #0
 80072b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80072b8:	ee10 0a10 	vmov	r0, s0
 80072bc:	4639      	mov	r1, r7
 80072be:	f7f9 fc2f 	bl	8000b20 <__aeabi_dcmple>
 80072c2:	2800      	cmp	r0, #0
 80072c4:	d077      	beq.n	80073b6 <_strtod_l+0xa5e>
 80072c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d04a      	beq.n	8007362 <_strtod_l+0xa0a>
 80072cc:	4b68      	ldr	r3, [pc, #416]	; (8007470 <_strtod_l+0xb18>)
 80072ce:	2200      	movs	r2, #0
 80072d0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80072d4:	4f66      	ldr	r7, [pc, #408]	; (8007470 <_strtod_l+0xb18>)
 80072d6:	2600      	movs	r6, #0
 80072d8:	4b62      	ldr	r3, [pc, #392]	; (8007464 <_strtod_l+0xb0c>)
 80072da:	402b      	ands	r3, r5
 80072dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80072de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80072e0:	4b64      	ldr	r3, [pc, #400]	; (8007474 <_strtod_l+0xb1c>)
 80072e2:	429a      	cmp	r2, r3
 80072e4:	f040 80ce 	bne.w	8007484 <_strtod_l+0xb2c>
 80072e8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80072ec:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80072f0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80072f4:	ec4b ab10 	vmov	d0, sl, fp
 80072f8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80072fc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007300:	f002 f8e6 	bl	80094d0 <__ulp>
 8007304:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007308:	ec53 2b10 	vmov	r2, r3, d0
 800730c:	f7f9 f98c 	bl	8000628 <__aeabi_dmul>
 8007310:	4652      	mov	r2, sl
 8007312:	465b      	mov	r3, fp
 8007314:	f7f8 ffd2 	bl	80002bc <__adddf3>
 8007318:	460b      	mov	r3, r1
 800731a:	4952      	ldr	r1, [pc, #328]	; (8007464 <_strtod_l+0xb0c>)
 800731c:	4a56      	ldr	r2, [pc, #344]	; (8007478 <_strtod_l+0xb20>)
 800731e:	4019      	ands	r1, r3
 8007320:	4291      	cmp	r1, r2
 8007322:	4682      	mov	sl, r0
 8007324:	d95b      	bls.n	80073de <_strtod_l+0xa86>
 8007326:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007328:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800732c:	4293      	cmp	r3, r2
 800732e:	d103      	bne.n	8007338 <_strtod_l+0x9e0>
 8007330:	9b08      	ldr	r3, [sp, #32]
 8007332:	3301      	adds	r3, #1
 8007334:	f43f ad2e 	beq.w	8006d94 <_strtod_l+0x43c>
 8007338:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8007468 <_strtod_l+0xb10>
 800733c:	f04f 3aff 	mov.w	sl, #4294967295
 8007340:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007342:	4648      	mov	r0, r9
 8007344:	f001 fe2c 	bl	8008fa0 <_Bfree>
 8007348:	9905      	ldr	r1, [sp, #20]
 800734a:	4648      	mov	r0, r9
 800734c:	f001 fe28 	bl	8008fa0 <_Bfree>
 8007350:	4641      	mov	r1, r8
 8007352:	4648      	mov	r0, r9
 8007354:	f001 fe24 	bl	8008fa0 <_Bfree>
 8007358:	4621      	mov	r1, r4
 800735a:	4648      	mov	r0, r9
 800735c:	f001 fe20 	bl	8008fa0 <_Bfree>
 8007360:	e619      	b.n	8006f96 <_strtod_l+0x63e>
 8007362:	f1ba 0f00 	cmp.w	sl, #0
 8007366:	d11a      	bne.n	800739e <_strtod_l+0xa46>
 8007368:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800736c:	b9eb      	cbnz	r3, 80073aa <_strtod_l+0xa52>
 800736e:	2200      	movs	r2, #0
 8007370:	4b3f      	ldr	r3, [pc, #252]	; (8007470 <_strtod_l+0xb18>)
 8007372:	4630      	mov	r0, r6
 8007374:	4639      	mov	r1, r7
 8007376:	f7f9 fbc9 	bl	8000b0c <__aeabi_dcmplt>
 800737a:	b9c8      	cbnz	r0, 80073b0 <_strtod_l+0xa58>
 800737c:	4630      	mov	r0, r6
 800737e:	4639      	mov	r1, r7
 8007380:	2200      	movs	r2, #0
 8007382:	4b3e      	ldr	r3, [pc, #248]	; (800747c <_strtod_l+0xb24>)
 8007384:	f7f9 f950 	bl	8000628 <__aeabi_dmul>
 8007388:	4606      	mov	r6, r0
 800738a:	460f      	mov	r7, r1
 800738c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007390:	9618      	str	r6, [sp, #96]	; 0x60
 8007392:	9319      	str	r3, [sp, #100]	; 0x64
 8007394:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8007398:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800739c:	e79c      	b.n	80072d8 <_strtod_l+0x980>
 800739e:	f1ba 0f01 	cmp.w	sl, #1
 80073a2:	d102      	bne.n	80073aa <_strtod_l+0xa52>
 80073a4:	2d00      	cmp	r5, #0
 80073a6:	f43f ad8e 	beq.w	8006ec6 <_strtod_l+0x56e>
 80073aa:	2200      	movs	r2, #0
 80073ac:	4b34      	ldr	r3, [pc, #208]	; (8007480 <_strtod_l+0xb28>)
 80073ae:	e78f      	b.n	80072d0 <_strtod_l+0x978>
 80073b0:	2600      	movs	r6, #0
 80073b2:	4f32      	ldr	r7, [pc, #200]	; (800747c <_strtod_l+0xb24>)
 80073b4:	e7ea      	b.n	800738c <_strtod_l+0xa34>
 80073b6:	4b31      	ldr	r3, [pc, #196]	; (800747c <_strtod_l+0xb24>)
 80073b8:	4630      	mov	r0, r6
 80073ba:	4639      	mov	r1, r7
 80073bc:	2200      	movs	r2, #0
 80073be:	f7f9 f933 	bl	8000628 <__aeabi_dmul>
 80073c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80073c4:	4606      	mov	r6, r0
 80073c6:	460f      	mov	r7, r1
 80073c8:	b933      	cbnz	r3, 80073d8 <_strtod_l+0xa80>
 80073ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80073ce:	9010      	str	r0, [sp, #64]	; 0x40
 80073d0:	9311      	str	r3, [sp, #68]	; 0x44
 80073d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80073d6:	e7df      	b.n	8007398 <_strtod_l+0xa40>
 80073d8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80073dc:	e7f9      	b.n	80073d2 <_strtod_l+0xa7a>
 80073de:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80073e2:	9b04      	ldr	r3, [sp, #16]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d1ab      	bne.n	8007340 <_strtod_l+0x9e8>
 80073e8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80073ec:	0d1b      	lsrs	r3, r3, #20
 80073ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80073f0:	051b      	lsls	r3, r3, #20
 80073f2:	429a      	cmp	r2, r3
 80073f4:	465d      	mov	r5, fp
 80073f6:	d1a3      	bne.n	8007340 <_strtod_l+0x9e8>
 80073f8:	4639      	mov	r1, r7
 80073fa:	4630      	mov	r0, r6
 80073fc:	f7f9 fbc4 	bl	8000b88 <__aeabi_d2iz>
 8007400:	f7f9 f8a8 	bl	8000554 <__aeabi_i2d>
 8007404:	460b      	mov	r3, r1
 8007406:	4602      	mov	r2, r0
 8007408:	4639      	mov	r1, r7
 800740a:	4630      	mov	r0, r6
 800740c:	f7f8 ff54 	bl	80002b8 <__aeabi_dsub>
 8007410:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007412:	4606      	mov	r6, r0
 8007414:	460f      	mov	r7, r1
 8007416:	b933      	cbnz	r3, 8007426 <_strtod_l+0xace>
 8007418:	f1ba 0f00 	cmp.w	sl, #0
 800741c:	d103      	bne.n	8007426 <_strtod_l+0xace>
 800741e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8007422:	2d00      	cmp	r5, #0
 8007424:	d06d      	beq.n	8007502 <_strtod_l+0xbaa>
 8007426:	a30a      	add	r3, pc, #40	; (adr r3, 8007450 <_strtod_l+0xaf8>)
 8007428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800742c:	4630      	mov	r0, r6
 800742e:	4639      	mov	r1, r7
 8007430:	f7f9 fb6c 	bl	8000b0c <__aeabi_dcmplt>
 8007434:	2800      	cmp	r0, #0
 8007436:	f47f acb8 	bne.w	8006daa <_strtod_l+0x452>
 800743a:	a307      	add	r3, pc, #28	; (adr r3, 8007458 <_strtod_l+0xb00>)
 800743c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007440:	4630      	mov	r0, r6
 8007442:	4639      	mov	r1, r7
 8007444:	f7f9 fb80 	bl	8000b48 <__aeabi_dcmpgt>
 8007448:	2800      	cmp	r0, #0
 800744a:	f43f af79 	beq.w	8007340 <_strtod_l+0x9e8>
 800744e:	e4ac      	b.n	8006daa <_strtod_l+0x452>
 8007450:	94a03595 	.word	0x94a03595
 8007454:	3fdfffff 	.word	0x3fdfffff
 8007458:	35afe535 	.word	0x35afe535
 800745c:	3fe00000 	.word	0x3fe00000
 8007460:	000fffff 	.word	0x000fffff
 8007464:	7ff00000 	.word	0x7ff00000
 8007468:	7fefffff 	.word	0x7fefffff
 800746c:	39500000 	.word	0x39500000
 8007470:	3ff00000 	.word	0x3ff00000
 8007474:	7fe00000 	.word	0x7fe00000
 8007478:	7c9fffff 	.word	0x7c9fffff
 800747c:	3fe00000 	.word	0x3fe00000
 8007480:	bff00000 	.word	0xbff00000
 8007484:	9b04      	ldr	r3, [sp, #16]
 8007486:	b333      	cbz	r3, 80074d6 <_strtod_l+0xb7e>
 8007488:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800748a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800748e:	d822      	bhi.n	80074d6 <_strtod_l+0xb7e>
 8007490:	a327      	add	r3, pc, #156	; (adr r3, 8007530 <_strtod_l+0xbd8>)
 8007492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007496:	4630      	mov	r0, r6
 8007498:	4639      	mov	r1, r7
 800749a:	f7f9 fb41 	bl	8000b20 <__aeabi_dcmple>
 800749e:	b1a0      	cbz	r0, 80074ca <_strtod_l+0xb72>
 80074a0:	4639      	mov	r1, r7
 80074a2:	4630      	mov	r0, r6
 80074a4:	f7f9 fb98 	bl	8000bd8 <__aeabi_d2uiz>
 80074a8:	2800      	cmp	r0, #0
 80074aa:	bf08      	it	eq
 80074ac:	2001      	moveq	r0, #1
 80074ae:	f7f9 f841 	bl	8000534 <__aeabi_ui2d>
 80074b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074b4:	4606      	mov	r6, r0
 80074b6:	460f      	mov	r7, r1
 80074b8:	bb03      	cbnz	r3, 80074fc <_strtod_l+0xba4>
 80074ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80074be:	9012      	str	r0, [sp, #72]	; 0x48
 80074c0:	9313      	str	r3, [sp, #76]	; 0x4c
 80074c2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80074c6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80074ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80074ce:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80074d2:	1a9b      	subs	r3, r3, r2
 80074d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80074d6:	ed9d 0b08 	vldr	d0, [sp, #32]
 80074da:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80074de:	f001 fff7 	bl	80094d0 <__ulp>
 80074e2:	4650      	mov	r0, sl
 80074e4:	ec53 2b10 	vmov	r2, r3, d0
 80074e8:	4659      	mov	r1, fp
 80074ea:	f7f9 f89d 	bl	8000628 <__aeabi_dmul>
 80074ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80074f2:	f7f8 fee3 	bl	80002bc <__adddf3>
 80074f6:	4682      	mov	sl, r0
 80074f8:	468b      	mov	fp, r1
 80074fa:	e772      	b.n	80073e2 <_strtod_l+0xa8a>
 80074fc:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8007500:	e7df      	b.n	80074c2 <_strtod_l+0xb6a>
 8007502:	a30d      	add	r3, pc, #52	; (adr r3, 8007538 <_strtod_l+0xbe0>)
 8007504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007508:	f7f9 fb00 	bl	8000b0c <__aeabi_dcmplt>
 800750c:	e79c      	b.n	8007448 <_strtod_l+0xaf0>
 800750e:	2300      	movs	r3, #0
 8007510:	930d      	str	r3, [sp, #52]	; 0x34
 8007512:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007514:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007516:	6013      	str	r3, [r2, #0]
 8007518:	f7ff ba61 	b.w	80069de <_strtod_l+0x86>
 800751c:	2b65      	cmp	r3, #101	; 0x65
 800751e:	f04f 0200 	mov.w	r2, #0
 8007522:	f43f ab4e 	beq.w	8006bc2 <_strtod_l+0x26a>
 8007526:	2101      	movs	r1, #1
 8007528:	4614      	mov	r4, r2
 800752a:	9104      	str	r1, [sp, #16]
 800752c:	f7ff bacb 	b.w	8006ac6 <_strtod_l+0x16e>
 8007530:	ffc00000 	.word	0xffc00000
 8007534:	41dfffff 	.word	0x41dfffff
 8007538:	94a03595 	.word	0x94a03595
 800753c:	3fcfffff 	.word	0x3fcfffff

08007540 <_strtod_r>:
 8007540:	4b05      	ldr	r3, [pc, #20]	; (8007558 <_strtod_r+0x18>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	b410      	push	{r4}
 8007546:	6a1b      	ldr	r3, [r3, #32]
 8007548:	4c04      	ldr	r4, [pc, #16]	; (800755c <_strtod_r+0x1c>)
 800754a:	2b00      	cmp	r3, #0
 800754c:	bf08      	it	eq
 800754e:	4623      	moveq	r3, r4
 8007550:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007554:	f7ff ba00 	b.w	8006958 <_strtod_l>
 8007558:	2000000c 	.word	0x2000000c
 800755c:	20000070 	.word	0x20000070

08007560 <_strtol_l.isra.0>:
 8007560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007564:	4680      	mov	r8, r0
 8007566:	4689      	mov	r9, r1
 8007568:	4692      	mov	sl, r2
 800756a:	461e      	mov	r6, r3
 800756c:	460f      	mov	r7, r1
 800756e:	463d      	mov	r5, r7
 8007570:	9808      	ldr	r0, [sp, #32]
 8007572:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007576:	f001 fc2f 	bl	8008dd8 <__locale_ctype_ptr_l>
 800757a:	4420      	add	r0, r4
 800757c:	7843      	ldrb	r3, [r0, #1]
 800757e:	f013 0308 	ands.w	r3, r3, #8
 8007582:	d132      	bne.n	80075ea <_strtol_l.isra.0+0x8a>
 8007584:	2c2d      	cmp	r4, #45	; 0x2d
 8007586:	d132      	bne.n	80075ee <_strtol_l.isra.0+0x8e>
 8007588:	787c      	ldrb	r4, [r7, #1]
 800758a:	1cbd      	adds	r5, r7, #2
 800758c:	2201      	movs	r2, #1
 800758e:	2e00      	cmp	r6, #0
 8007590:	d05d      	beq.n	800764e <_strtol_l.isra.0+0xee>
 8007592:	2e10      	cmp	r6, #16
 8007594:	d109      	bne.n	80075aa <_strtol_l.isra.0+0x4a>
 8007596:	2c30      	cmp	r4, #48	; 0x30
 8007598:	d107      	bne.n	80075aa <_strtol_l.isra.0+0x4a>
 800759a:	782b      	ldrb	r3, [r5, #0]
 800759c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80075a0:	2b58      	cmp	r3, #88	; 0x58
 80075a2:	d14f      	bne.n	8007644 <_strtol_l.isra.0+0xe4>
 80075a4:	786c      	ldrb	r4, [r5, #1]
 80075a6:	2610      	movs	r6, #16
 80075a8:	3502      	adds	r5, #2
 80075aa:	2a00      	cmp	r2, #0
 80075ac:	bf14      	ite	ne
 80075ae:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80075b2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80075b6:	2700      	movs	r7, #0
 80075b8:	fbb1 fcf6 	udiv	ip, r1, r6
 80075bc:	4638      	mov	r0, r7
 80075be:	fb06 1e1c 	mls	lr, r6, ip, r1
 80075c2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80075c6:	2b09      	cmp	r3, #9
 80075c8:	d817      	bhi.n	80075fa <_strtol_l.isra.0+0x9a>
 80075ca:	461c      	mov	r4, r3
 80075cc:	42a6      	cmp	r6, r4
 80075ce:	dd23      	ble.n	8007618 <_strtol_l.isra.0+0xb8>
 80075d0:	1c7b      	adds	r3, r7, #1
 80075d2:	d007      	beq.n	80075e4 <_strtol_l.isra.0+0x84>
 80075d4:	4584      	cmp	ip, r0
 80075d6:	d31c      	bcc.n	8007612 <_strtol_l.isra.0+0xb2>
 80075d8:	d101      	bne.n	80075de <_strtol_l.isra.0+0x7e>
 80075da:	45a6      	cmp	lr, r4
 80075dc:	db19      	blt.n	8007612 <_strtol_l.isra.0+0xb2>
 80075de:	fb00 4006 	mla	r0, r0, r6, r4
 80075e2:	2701      	movs	r7, #1
 80075e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80075e8:	e7eb      	b.n	80075c2 <_strtol_l.isra.0+0x62>
 80075ea:	462f      	mov	r7, r5
 80075ec:	e7bf      	b.n	800756e <_strtol_l.isra.0+0xe>
 80075ee:	2c2b      	cmp	r4, #43	; 0x2b
 80075f0:	bf04      	itt	eq
 80075f2:	1cbd      	addeq	r5, r7, #2
 80075f4:	787c      	ldrbeq	r4, [r7, #1]
 80075f6:	461a      	mov	r2, r3
 80075f8:	e7c9      	b.n	800758e <_strtol_l.isra.0+0x2e>
 80075fa:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80075fe:	2b19      	cmp	r3, #25
 8007600:	d801      	bhi.n	8007606 <_strtol_l.isra.0+0xa6>
 8007602:	3c37      	subs	r4, #55	; 0x37
 8007604:	e7e2      	b.n	80075cc <_strtol_l.isra.0+0x6c>
 8007606:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800760a:	2b19      	cmp	r3, #25
 800760c:	d804      	bhi.n	8007618 <_strtol_l.isra.0+0xb8>
 800760e:	3c57      	subs	r4, #87	; 0x57
 8007610:	e7dc      	b.n	80075cc <_strtol_l.isra.0+0x6c>
 8007612:	f04f 37ff 	mov.w	r7, #4294967295
 8007616:	e7e5      	b.n	80075e4 <_strtol_l.isra.0+0x84>
 8007618:	1c7b      	adds	r3, r7, #1
 800761a:	d108      	bne.n	800762e <_strtol_l.isra.0+0xce>
 800761c:	2322      	movs	r3, #34	; 0x22
 800761e:	f8c8 3000 	str.w	r3, [r8]
 8007622:	4608      	mov	r0, r1
 8007624:	f1ba 0f00 	cmp.w	sl, #0
 8007628:	d107      	bne.n	800763a <_strtol_l.isra.0+0xda>
 800762a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800762e:	b102      	cbz	r2, 8007632 <_strtol_l.isra.0+0xd2>
 8007630:	4240      	negs	r0, r0
 8007632:	f1ba 0f00 	cmp.w	sl, #0
 8007636:	d0f8      	beq.n	800762a <_strtol_l.isra.0+0xca>
 8007638:	b10f      	cbz	r7, 800763e <_strtol_l.isra.0+0xde>
 800763a:	f105 39ff 	add.w	r9, r5, #4294967295
 800763e:	f8ca 9000 	str.w	r9, [sl]
 8007642:	e7f2      	b.n	800762a <_strtol_l.isra.0+0xca>
 8007644:	2430      	movs	r4, #48	; 0x30
 8007646:	2e00      	cmp	r6, #0
 8007648:	d1af      	bne.n	80075aa <_strtol_l.isra.0+0x4a>
 800764a:	2608      	movs	r6, #8
 800764c:	e7ad      	b.n	80075aa <_strtol_l.isra.0+0x4a>
 800764e:	2c30      	cmp	r4, #48	; 0x30
 8007650:	d0a3      	beq.n	800759a <_strtol_l.isra.0+0x3a>
 8007652:	260a      	movs	r6, #10
 8007654:	e7a9      	b.n	80075aa <_strtol_l.isra.0+0x4a>
	...

08007658 <_strtol_r>:
 8007658:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800765a:	4c06      	ldr	r4, [pc, #24]	; (8007674 <_strtol_r+0x1c>)
 800765c:	4d06      	ldr	r5, [pc, #24]	; (8007678 <_strtol_r+0x20>)
 800765e:	6824      	ldr	r4, [r4, #0]
 8007660:	6a24      	ldr	r4, [r4, #32]
 8007662:	2c00      	cmp	r4, #0
 8007664:	bf08      	it	eq
 8007666:	462c      	moveq	r4, r5
 8007668:	9400      	str	r4, [sp, #0]
 800766a:	f7ff ff79 	bl	8007560 <_strtol_l.isra.0>
 800766e:	b003      	add	sp, #12
 8007670:	bd30      	pop	{r4, r5, pc}
 8007672:	bf00      	nop
 8007674:	2000000c 	.word	0x2000000c
 8007678:	20000070 	.word	0x20000070

0800767c <__swbuf_r>:
 800767c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800767e:	460e      	mov	r6, r1
 8007680:	4614      	mov	r4, r2
 8007682:	4605      	mov	r5, r0
 8007684:	b118      	cbz	r0, 800768e <__swbuf_r+0x12>
 8007686:	6983      	ldr	r3, [r0, #24]
 8007688:	b90b      	cbnz	r3, 800768e <__swbuf_r+0x12>
 800768a:	f000 fff5 	bl	8008678 <__sinit>
 800768e:	4b21      	ldr	r3, [pc, #132]	; (8007714 <__swbuf_r+0x98>)
 8007690:	429c      	cmp	r4, r3
 8007692:	d12a      	bne.n	80076ea <__swbuf_r+0x6e>
 8007694:	686c      	ldr	r4, [r5, #4]
 8007696:	69a3      	ldr	r3, [r4, #24]
 8007698:	60a3      	str	r3, [r4, #8]
 800769a:	89a3      	ldrh	r3, [r4, #12]
 800769c:	071a      	lsls	r2, r3, #28
 800769e:	d52e      	bpl.n	80076fe <__swbuf_r+0x82>
 80076a0:	6923      	ldr	r3, [r4, #16]
 80076a2:	b363      	cbz	r3, 80076fe <__swbuf_r+0x82>
 80076a4:	6923      	ldr	r3, [r4, #16]
 80076a6:	6820      	ldr	r0, [r4, #0]
 80076a8:	1ac0      	subs	r0, r0, r3
 80076aa:	6963      	ldr	r3, [r4, #20]
 80076ac:	b2f6      	uxtb	r6, r6
 80076ae:	4283      	cmp	r3, r0
 80076b0:	4637      	mov	r7, r6
 80076b2:	dc04      	bgt.n	80076be <__swbuf_r+0x42>
 80076b4:	4621      	mov	r1, r4
 80076b6:	4628      	mov	r0, r5
 80076b8:	f000 ff74 	bl	80085a4 <_fflush_r>
 80076bc:	bb28      	cbnz	r0, 800770a <__swbuf_r+0x8e>
 80076be:	68a3      	ldr	r3, [r4, #8]
 80076c0:	3b01      	subs	r3, #1
 80076c2:	60a3      	str	r3, [r4, #8]
 80076c4:	6823      	ldr	r3, [r4, #0]
 80076c6:	1c5a      	adds	r2, r3, #1
 80076c8:	6022      	str	r2, [r4, #0]
 80076ca:	701e      	strb	r6, [r3, #0]
 80076cc:	6963      	ldr	r3, [r4, #20]
 80076ce:	3001      	adds	r0, #1
 80076d0:	4283      	cmp	r3, r0
 80076d2:	d004      	beq.n	80076de <__swbuf_r+0x62>
 80076d4:	89a3      	ldrh	r3, [r4, #12]
 80076d6:	07db      	lsls	r3, r3, #31
 80076d8:	d519      	bpl.n	800770e <__swbuf_r+0x92>
 80076da:	2e0a      	cmp	r6, #10
 80076dc:	d117      	bne.n	800770e <__swbuf_r+0x92>
 80076de:	4621      	mov	r1, r4
 80076e0:	4628      	mov	r0, r5
 80076e2:	f000 ff5f 	bl	80085a4 <_fflush_r>
 80076e6:	b190      	cbz	r0, 800770e <__swbuf_r+0x92>
 80076e8:	e00f      	b.n	800770a <__swbuf_r+0x8e>
 80076ea:	4b0b      	ldr	r3, [pc, #44]	; (8007718 <__swbuf_r+0x9c>)
 80076ec:	429c      	cmp	r4, r3
 80076ee:	d101      	bne.n	80076f4 <__swbuf_r+0x78>
 80076f0:	68ac      	ldr	r4, [r5, #8]
 80076f2:	e7d0      	b.n	8007696 <__swbuf_r+0x1a>
 80076f4:	4b09      	ldr	r3, [pc, #36]	; (800771c <__swbuf_r+0xa0>)
 80076f6:	429c      	cmp	r4, r3
 80076f8:	bf08      	it	eq
 80076fa:	68ec      	ldreq	r4, [r5, #12]
 80076fc:	e7cb      	b.n	8007696 <__swbuf_r+0x1a>
 80076fe:	4621      	mov	r1, r4
 8007700:	4628      	mov	r0, r5
 8007702:	f000 f80d 	bl	8007720 <__swsetup_r>
 8007706:	2800      	cmp	r0, #0
 8007708:	d0cc      	beq.n	80076a4 <__swbuf_r+0x28>
 800770a:	f04f 37ff 	mov.w	r7, #4294967295
 800770e:	4638      	mov	r0, r7
 8007710:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007712:	bf00      	nop
 8007714:	0800a430 	.word	0x0800a430
 8007718:	0800a450 	.word	0x0800a450
 800771c:	0800a410 	.word	0x0800a410

08007720 <__swsetup_r>:
 8007720:	4b32      	ldr	r3, [pc, #200]	; (80077ec <__swsetup_r+0xcc>)
 8007722:	b570      	push	{r4, r5, r6, lr}
 8007724:	681d      	ldr	r5, [r3, #0]
 8007726:	4606      	mov	r6, r0
 8007728:	460c      	mov	r4, r1
 800772a:	b125      	cbz	r5, 8007736 <__swsetup_r+0x16>
 800772c:	69ab      	ldr	r3, [r5, #24]
 800772e:	b913      	cbnz	r3, 8007736 <__swsetup_r+0x16>
 8007730:	4628      	mov	r0, r5
 8007732:	f000 ffa1 	bl	8008678 <__sinit>
 8007736:	4b2e      	ldr	r3, [pc, #184]	; (80077f0 <__swsetup_r+0xd0>)
 8007738:	429c      	cmp	r4, r3
 800773a:	d10f      	bne.n	800775c <__swsetup_r+0x3c>
 800773c:	686c      	ldr	r4, [r5, #4]
 800773e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007742:	b29a      	uxth	r2, r3
 8007744:	0715      	lsls	r5, r2, #28
 8007746:	d42c      	bmi.n	80077a2 <__swsetup_r+0x82>
 8007748:	06d0      	lsls	r0, r2, #27
 800774a:	d411      	bmi.n	8007770 <__swsetup_r+0x50>
 800774c:	2209      	movs	r2, #9
 800774e:	6032      	str	r2, [r6, #0]
 8007750:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007754:	81a3      	strh	r3, [r4, #12]
 8007756:	f04f 30ff 	mov.w	r0, #4294967295
 800775a:	e03e      	b.n	80077da <__swsetup_r+0xba>
 800775c:	4b25      	ldr	r3, [pc, #148]	; (80077f4 <__swsetup_r+0xd4>)
 800775e:	429c      	cmp	r4, r3
 8007760:	d101      	bne.n	8007766 <__swsetup_r+0x46>
 8007762:	68ac      	ldr	r4, [r5, #8]
 8007764:	e7eb      	b.n	800773e <__swsetup_r+0x1e>
 8007766:	4b24      	ldr	r3, [pc, #144]	; (80077f8 <__swsetup_r+0xd8>)
 8007768:	429c      	cmp	r4, r3
 800776a:	bf08      	it	eq
 800776c:	68ec      	ldreq	r4, [r5, #12]
 800776e:	e7e6      	b.n	800773e <__swsetup_r+0x1e>
 8007770:	0751      	lsls	r1, r2, #29
 8007772:	d512      	bpl.n	800779a <__swsetup_r+0x7a>
 8007774:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007776:	b141      	cbz	r1, 800778a <__swsetup_r+0x6a>
 8007778:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800777c:	4299      	cmp	r1, r3
 800777e:	d002      	beq.n	8007786 <__swsetup_r+0x66>
 8007780:	4630      	mov	r0, r6
 8007782:	f7fd fff3 	bl	800576c <_free_r>
 8007786:	2300      	movs	r3, #0
 8007788:	6363      	str	r3, [r4, #52]	; 0x34
 800778a:	89a3      	ldrh	r3, [r4, #12]
 800778c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007790:	81a3      	strh	r3, [r4, #12]
 8007792:	2300      	movs	r3, #0
 8007794:	6063      	str	r3, [r4, #4]
 8007796:	6923      	ldr	r3, [r4, #16]
 8007798:	6023      	str	r3, [r4, #0]
 800779a:	89a3      	ldrh	r3, [r4, #12]
 800779c:	f043 0308 	orr.w	r3, r3, #8
 80077a0:	81a3      	strh	r3, [r4, #12]
 80077a2:	6923      	ldr	r3, [r4, #16]
 80077a4:	b94b      	cbnz	r3, 80077ba <__swsetup_r+0x9a>
 80077a6:	89a3      	ldrh	r3, [r4, #12]
 80077a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80077ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80077b0:	d003      	beq.n	80077ba <__swsetup_r+0x9a>
 80077b2:	4621      	mov	r1, r4
 80077b4:	4630      	mov	r0, r6
 80077b6:	f001 fb47 	bl	8008e48 <__smakebuf_r>
 80077ba:	89a2      	ldrh	r2, [r4, #12]
 80077bc:	f012 0301 	ands.w	r3, r2, #1
 80077c0:	d00c      	beq.n	80077dc <__swsetup_r+0xbc>
 80077c2:	2300      	movs	r3, #0
 80077c4:	60a3      	str	r3, [r4, #8]
 80077c6:	6963      	ldr	r3, [r4, #20]
 80077c8:	425b      	negs	r3, r3
 80077ca:	61a3      	str	r3, [r4, #24]
 80077cc:	6923      	ldr	r3, [r4, #16]
 80077ce:	b953      	cbnz	r3, 80077e6 <__swsetup_r+0xc6>
 80077d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077d4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80077d8:	d1ba      	bne.n	8007750 <__swsetup_r+0x30>
 80077da:	bd70      	pop	{r4, r5, r6, pc}
 80077dc:	0792      	lsls	r2, r2, #30
 80077de:	bf58      	it	pl
 80077e0:	6963      	ldrpl	r3, [r4, #20]
 80077e2:	60a3      	str	r3, [r4, #8]
 80077e4:	e7f2      	b.n	80077cc <__swsetup_r+0xac>
 80077e6:	2000      	movs	r0, #0
 80077e8:	e7f7      	b.n	80077da <__swsetup_r+0xba>
 80077ea:	bf00      	nop
 80077ec:	2000000c 	.word	0x2000000c
 80077f0:	0800a430 	.word	0x0800a430
 80077f4:	0800a450 	.word	0x0800a450
 80077f8:	0800a410 	.word	0x0800a410

080077fc <abort>:
 80077fc:	b508      	push	{r3, lr}
 80077fe:	2006      	movs	r0, #6
 8007800:	f002 f948 	bl	8009a94 <raise>
 8007804:	2001      	movs	r0, #1
 8007806:	f7fa fa5d 	bl	8001cc4 <_exit>

0800780a <quorem>:
 800780a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800780e:	6903      	ldr	r3, [r0, #16]
 8007810:	690c      	ldr	r4, [r1, #16]
 8007812:	42a3      	cmp	r3, r4
 8007814:	4680      	mov	r8, r0
 8007816:	f2c0 8082 	blt.w	800791e <quorem+0x114>
 800781a:	3c01      	subs	r4, #1
 800781c:	f101 0714 	add.w	r7, r1, #20
 8007820:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007824:	f100 0614 	add.w	r6, r0, #20
 8007828:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800782c:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007830:	eb06 030c 	add.w	r3, r6, ip
 8007834:	3501      	adds	r5, #1
 8007836:	eb07 090c 	add.w	r9, r7, ip
 800783a:	9301      	str	r3, [sp, #4]
 800783c:	fbb0 f5f5 	udiv	r5, r0, r5
 8007840:	b395      	cbz	r5, 80078a8 <quorem+0x9e>
 8007842:	f04f 0a00 	mov.w	sl, #0
 8007846:	4638      	mov	r0, r7
 8007848:	46b6      	mov	lr, r6
 800784a:	46d3      	mov	fp, sl
 800784c:	f850 2b04 	ldr.w	r2, [r0], #4
 8007850:	b293      	uxth	r3, r2
 8007852:	fb05 a303 	mla	r3, r5, r3, sl
 8007856:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800785a:	b29b      	uxth	r3, r3
 800785c:	ebab 0303 	sub.w	r3, fp, r3
 8007860:	0c12      	lsrs	r2, r2, #16
 8007862:	f8de b000 	ldr.w	fp, [lr]
 8007866:	fb05 a202 	mla	r2, r5, r2, sl
 800786a:	fa13 f38b 	uxtah	r3, r3, fp
 800786e:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007872:	fa1f fb82 	uxth.w	fp, r2
 8007876:	f8de 2000 	ldr.w	r2, [lr]
 800787a:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800787e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007882:	b29b      	uxth	r3, r3
 8007884:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007888:	4581      	cmp	r9, r0
 800788a:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800788e:	f84e 3b04 	str.w	r3, [lr], #4
 8007892:	d2db      	bcs.n	800784c <quorem+0x42>
 8007894:	f856 300c 	ldr.w	r3, [r6, ip]
 8007898:	b933      	cbnz	r3, 80078a8 <quorem+0x9e>
 800789a:	9b01      	ldr	r3, [sp, #4]
 800789c:	3b04      	subs	r3, #4
 800789e:	429e      	cmp	r6, r3
 80078a0:	461a      	mov	r2, r3
 80078a2:	d330      	bcc.n	8007906 <quorem+0xfc>
 80078a4:	f8c8 4010 	str.w	r4, [r8, #16]
 80078a8:	4640      	mov	r0, r8
 80078aa:	f001 fd99 	bl	80093e0 <__mcmp>
 80078ae:	2800      	cmp	r0, #0
 80078b0:	db25      	blt.n	80078fe <quorem+0xf4>
 80078b2:	3501      	adds	r5, #1
 80078b4:	4630      	mov	r0, r6
 80078b6:	f04f 0c00 	mov.w	ip, #0
 80078ba:	f857 2b04 	ldr.w	r2, [r7], #4
 80078be:	f8d0 e000 	ldr.w	lr, [r0]
 80078c2:	b293      	uxth	r3, r2
 80078c4:	ebac 0303 	sub.w	r3, ip, r3
 80078c8:	0c12      	lsrs	r2, r2, #16
 80078ca:	fa13 f38e 	uxtah	r3, r3, lr
 80078ce:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80078d2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078dc:	45b9      	cmp	r9, r7
 80078de:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80078e2:	f840 3b04 	str.w	r3, [r0], #4
 80078e6:	d2e8      	bcs.n	80078ba <quorem+0xb0>
 80078e8:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80078ec:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80078f0:	b92a      	cbnz	r2, 80078fe <quorem+0xf4>
 80078f2:	3b04      	subs	r3, #4
 80078f4:	429e      	cmp	r6, r3
 80078f6:	461a      	mov	r2, r3
 80078f8:	d30b      	bcc.n	8007912 <quorem+0x108>
 80078fa:	f8c8 4010 	str.w	r4, [r8, #16]
 80078fe:	4628      	mov	r0, r5
 8007900:	b003      	add	sp, #12
 8007902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007906:	6812      	ldr	r2, [r2, #0]
 8007908:	3b04      	subs	r3, #4
 800790a:	2a00      	cmp	r2, #0
 800790c:	d1ca      	bne.n	80078a4 <quorem+0x9a>
 800790e:	3c01      	subs	r4, #1
 8007910:	e7c5      	b.n	800789e <quorem+0x94>
 8007912:	6812      	ldr	r2, [r2, #0]
 8007914:	3b04      	subs	r3, #4
 8007916:	2a00      	cmp	r2, #0
 8007918:	d1ef      	bne.n	80078fa <quorem+0xf0>
 800791a:	3c01      	subs	r4, #1
 800791c:	e7ea      	b.n	80078f4 <quorem+0xea>
 800791e:	2000      	movs	r0, #0
 8007920:	e7ee      	b.n	8007900 <quorem+0xf6>
 8007922:	0000      	movs	r0, r0
 8007924:	0000      	movs	r0, r0
	...

08007928 <_dtoa_r>:
 8007928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800792c:	ec57 6b10 	vmov	r6, r7, d0
 8007930:	b097      	sub	sp, #92	; 0x5c
 8007932:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007934:	9106      	str	r1, [sp, #24]
 8007936:	4604      	mov	r4, r0
 8007938:	920b      	str	r2, [sp, #44]	; 0x2c
 800793a:	9312      	str	r3, [sp, #72]	; 0x48
 800793c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007940:	e9cd 6700 	strd	r6, r7, [sp]
 8007944:	b93d      	cbnz	r5, 8007956 <_dtoa_r+0x2e>
 8007946:	2010      	movs	r0, #16
 8007948:	f7fd ff00 	bl	800574c <malloc>
 800794c:	6260      	str	r0, [r4, #36]	; 0x24
 800794e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007952:	6005      	str	r5, [r0, #0]
 8007954:	60c5      	str	r5, [r0, #12]
 8007956:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007958:	6819      	ldr	r1, [r3, #0]
 800795a:	b151      	cbz	r1, 8007972 <_dtoa_r+0x4a>
 800795c:	685a      	ldr	r2, [r3, #4]
 800795e:	604a      	str	r2, [r1, #4]
 8007960:	2301      	movs	r3, #1
 8007962:	4093      	lsls	r3, r2
 8007964:	608b      	str	r3, [r1, #8]
 8007966:	4620      	mov	r0, r4
 8007968:	f001 fb1a 	bl	8008fa0 <_Bfree>
 800796c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800796e:	2200      	movs	r2, #0
 8007970:	601a      	str	r2, [r3, #0]
 8007972:	1e3b      	subs	r3, r7, #0
 8007974:	bfbb      	ittet	lt
 8007976:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800797a:	9301      	strlt	r3, [sp, #4]
 800797c:	2300      	movge	r3, #0
 800797e:	2201      	movlt	r2, #1
 8007980:	bfac      	ite	ge
 8007982:	f8c8 3000 	strge.w	r3, [r8]
 8007986:	f8c8 2000 	strlt.w	r2, [r8]
 800798a:	4baf      	ldr	r3, [pc, #700]	; (8007c48 <_dtoa_r+0x320>)
 800798c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007990:	ea33 0308 	bics.w	r3, r3, r8
 8007994:	d114      	bne.n	80079c0 <_dtoa_r+0x98>
 8007996:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007998:	f242 730f 	movw	r3, #9999	; 0x270f
 800799c:	6013      	str	r3, [r2, #0]
 800799e:	9b00      	ldr	r3, [sp, #0]
 80079a0:	b923      	cbnz	r3, 80079ac <_dtoa_r+0x84>
 80079a2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80079a6:	2800      	cmp	r0, #0
 80079a8:	f000 8542 	beq.w	8008430 <_dtoa_r+0xb08>
 80079ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80079ae:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8007c5c <_dtoa_r+0x334>
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	f000 8544 	beq.w	8008440 <_dtoa_r+0xb18>
 80079b8:	f10b 0303 	add.w	r3, fp, #3
 80079bc:	f000 bd3e 	b.w	800843c <_dtoa_r+0xb14>
 80079c0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80079c4:	2200      	movs	r2, #0
 80079c6:	2300      	movs	r3, #0
 80079c8:	4630      	mov	r0, r6
 80079ca:	4639      	mov	r1, r7
 80079cc:	f7f9 f894 	bl	8000af8 <__aeabi_dcmpeq>
 80079d0:	4681      	mov	r9, r0
 80079d2:	b168      	cbz	r0, 80079f0 <_dtoa_r+0xc8>
 80079d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80079d6:	2301      	movs	r3, #1
 80079d8:	6013      	str	r3, [r2, #0]
 80079da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80079dc:	2b00      	cmp	r3, #0
 80079de:	f000 8524 	beq.w	800842a <_dtoa_r+0xb02>
 80079e2:	4b9a      	ldr	r3, [pc, #616]	; (8007c4c <_dtoa_r+0x324>)
 80079e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80079e6:	f103 3bff 	add.w	fp, r3, #4294967295
 80079ea:	6013      	str	r3, [r2, #0]
 80079ec:	f000 bd28 	b.w	8008440 <_dtoa_r+0xb18>
 80079f0:	aa14      	add	r2, sp, #80	; 0x50
 80079f2:	a915      	add	r1, sp, #84	; 0x54
 80079f4:	ec47 6b10 	vmov	d0, r6, r7
 80079f8:	4620      	mov	r0, r4
 80079fa:	f001 fddf 	bl	80095bc <__d2b>
 80079fe:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007a02:	9004      	str	r0, [sp, #16]
 8007a04:	2d00      	cmp	r5, #0
 8007a06:	d07c      	beq.n	8007b02 <_dtoa_r+0x1da>
 8007a08:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007a0c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8007a10:	46b2      	mov	sl, r6
 8007a12:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8007a16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007a1a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8007a1e:	2200      	movs	r2, #0
 8007a20:	4b8b      	ldr	r3, [pc, #556]	; (8007c50 <_dtoa_r+0x328>)
 8007a22:	4650      	mov	r0, sl
 8007a24:	4659      	mov	r1, fp
 8007a26:	f7f8 fc47 	bl	80002b8 <__aeabi_dsub>
 8007a2a:	a381      	add	r3, pc, #516	; (adr r3, 8007c30 <_dtoa_r+0x308>)
 8007a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a30:	f7f8 fdfa 	bl	8000628 <__aeabi_dmul>
 8007a34:	a380      	add	r3, pc, #512	; (adr r3, 8007c38 <_dtoa_r+0x310>)
 8007a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a3a:	f7f8 fc3f 	bl	80002bc <__adddf3>
 8007a3e:	4606      	mov	r6, r0
 8007a40:	4628      	mov	r0, r5
 8007a42:	460f      	mov	r7, r1
 8007a44:	f7f8 fd86 	bl	8000554 <__aeabi_i2d>
 8007a48:	a37d      	add	r3, pc, #500	; (adr r3, 8007c40 <_dtoa_r+0x318>)
 8007a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a4e:	f7f8 fdeb 	bl	8000628 <__aeabi_dmul>
 8007a52:	4602      	mov	r2, r0
 8007a54:	460b      	mov	r3, r1
 8007a56:	4630      	mov	r0, r6
 8007a58:	4639      	mov	r1, r7
 8007a5a:	f7f8 fc2f 	bl	80002bc <__adddf3>
 8007a5e:	4606      	mov	r6, r0
 8007a60:	460f      	mov	r7, r1
 8007a62:	f7f9 f891 	bl	8000b88 <__aeabi_d2iz>
 8007a66:	2200      	movs	r2, #0
 8007a68:	4682      	mov	sl, r0
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	4630      	mov	r0, r6
 8007a6e:	4639      	mov	r1, r7
 8007a70:	f7f9 f84c 	bl	8000b0c <__aeabi_dcmplt>
 8007a74:	b148      	cbz	r0, 8007a8a <_dtoa_r+0x162>
 8007a76:	4650      	mov	r0, sl
 8007a78:	f7f8 fd6c 	bl	8000554 <__aeabi_i2d>
 8007a7c:	4632      	mov	r2, r6
 8007a7e:	463b      	mov	r3, r7
 8007a80:	f7f9 f83a 	bl	8000af8 <__aeabi_dcmpeq>
 8007a84:	b908      	cbnz	r0, 8007a8a <_dtoa_r+0x162>
 8007a86:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a8a:	f1ba 0f16 	cmp.w	sl, #22
 8007a8e:	d859      	bhi.n	8007b44 <_dtoa_r+0x21c>
 8007a90:	4970      	ldr	r1, [pc, #448]	; (8007c54 <_dtoa_r+0x32c>)
 8007a92:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007a96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a9a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a9e:	f7f9 f853 	bl	8000b48 <__aeabi_dcmpgt>
 8007aa2:	2800      	cmp	r0, #0
 8007aa4:	d050      	beq.n	8007b48 <_dtoa_r+0x220>
 8007aa6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007aaa:	2300      	movs	r3, #0
 8007aac:	930f      	str	r3, [sp, #60]	; 0x3c
 8007aae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007ab0:	1b5d      	subs	r5, r3, r5
 8007ab2:	f1b5 0801 	subs.w	r8, r5, #1
 8007ab6:	bf49      	itett	mi
 8007ab8:	f1c5 0301 	rsbmi	r3, r5, #1
 8007abc:	2300      	movpl	r3, #0
 8007abe:	9305      	strmi	r3, [sp, #20]
 8007ac0:	f04f 0800 	movmi.w	r8, #0
 8007ac4:	bf58      	it	pl
 8007ac6:	9305      	strpl	r3, [sp, #20]
 8007ac8:	f1ba 0f00 	cmp.w	sl, #0
 8007acc:	db3e      	blt.n	8007b4c <_dtoa_r+0x224>
 8007ace:	2300      	movs	r3, #0
 8007ad0:	44d0      	add	r8, sl
 8007ad2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007ad6:	9307      	str	r3, [sp, #28]
 8007ad8:	9b06      	ldr	r3, [sp, #24]
 8007ada:	2b09      	cmp	r3, #9
 8007adc:	f200 8090 	bhi.w	8007c00 <_dtoa_r+0x2d8>
 8007ae0:	2b05      	cmp	r3, #5
 8007ae2:	bfc4      	itt	gt
 8007ae4:	3b04      	subgt	r3, #4
 8007ae6:	9306      	strgt	r3, [sp, #24]
 8007ae8:	9b06      	ldr	r3, [sp, #24]
 8007aea:	f1a3 0302 	sub.w	r3, r3, #2
 8007aee:	bfcc      	ite	gt
 8007af0:	2500      	movgt	r5, #0
 8007af2:	2501      	movle	r5, #1
 8007af4:	2b03      	cmp	r3, #3
 8007af6:	f200 808f 	bhi.w	8007c18 <_dtoa_r+0x2f0>
 8007afa:	e8df f003 	tbb	[pc, r3]
 8007afe:	7f7d      	.short	0x7f7d
 8007b00:	7131      	.short	0x7131
 8007b02:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8007b06:	441d      	add	r5, r3
 8007b08:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007b0c:	2820      	cmp	r0, #32
 8007b0e:	dd13      	ble.n	8007b38 <_dtoa_r+0x210>
 8007b10:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007b14:	9b00      	ldr	r3, [sp, #0]
 8007b16:	fa08 f800 	lsl.w	r8, r8, r0
 8007b1a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007b1e:	fa23 f000 	lsr.w	r0, r3, r0
 8007b22:	ea48 0000 	orr.w	r0, r8, r0
 8007b26:	f7f8 fd05 	bl	8000534 <__aeabi_ui2d>
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	4682      	mov	sl, r0
 8007b2e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8007b32:	3d01      	subs	r5, #1
 8007b34:	9313      	str	r3, [sp, #76]	; 0x4c
 8007b36:	e772      	b.n	8007a1e <_dtoa_r+0xf6>
 8007b38:	9b00      	ldr	r3, [sp, #0]
 8007b3a:	f1c0 0020 	rsb	r0, r0, #32
 8007b3e:	fa03 f000 	lsl.w	r0, r3, r0
 8007b42:	e7f0      	b.n	8007b26 <_dtoa_r+0x1fe>
 8007b44:	2301      	movs	r3, #1
 8007b46:	e7b1      	b.n	8007aac <_dtoa_r+0x184>
 8007b48:	900f      	str	r0, [sp, #60]	; 0x3c
 8007b4a:	e7b0      	b.n	8007aae <_dtoa_r+0x186>
 8007b4c:	9b05      	ldr	r3, [sp, #20]
 8007b4e:	eba3 030a 	sub.w	r3, r3, sl
 8007b52:	9305      	str	r3, [sp, #20]
 8007b54:	f1ca 0300 	rsb	r3, sl, #0
 8007b58:	9307      	str	r3, [sp, #28]
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	930e      	str	r3, [sp, #56]	; 0x38
 8007b5e:	e7bb      	b.n	8007ad8 <_dtoa_r+0x1b0>
 8007b60:	2301      	movs	r3, #1
 8007b62:	930a      	str	r3, [sp, #40]	; 0x28
 8007b64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	dd59      	ble.n	8007c1e <_dtoa_r+0x2f6>
 8007b6a:	9302      	str	r3, [sp, #8]
 8007b6c:	4699      	mov	r9, r3
 8007b6e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007b70:	2200      	movs	r2, #0
 8007b72:	6072      	str	r2, [r6, #4]
 8007b74:	2204      	movs	r2, #4
 8007b76:	f102 0014 	add.w	r0, r2, #20
 8007b7a:	4298      	cmp	r0, r3
 8007b7c:	6871      	ldr	r1, [r6, #4]
 8007b7e:	d953      	bls.n	8007c28 <_dtoa_r+0x300>
 8007b80:	4620      	mov	r0, r4
 8007b82:	f001 f9d9 	bl	8008f38 <_Balloc>
 8007b86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b88:	6030      	str	r0, [r6, #0]
 8007b8a:	f1b9 0f0e 	cmp.w	r9, #14
 8007b8e:	f8d3 b000 	ldr.w	fp, [r3]
 8007b92:	f200 80e6 	bhi.w	8007d62 <_dtoa_r+0x43a>
 8007b96:	2d00      	cmp	r5, #0
 8007b98:	f000 80e3 	beq.w	8007d62 <_dtoa_r+0x43a>
 8007b9c:	ed9d 7b00 	vldr	d7, [sp]
 8007ba0:	f1ba 0f00 	cmp.w	sl, #0
 8007ba4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007ba8:	dd74      	ble.n	8007c94 <_dtoa_r+0x36c>
 8007baa:	4a2a      	ldr	r2, [pc, #168]	; (8007c54 <_dtoa_r+0x32c>)
 8007bac:	f00a 030f 	and.w	r3, sl, #15
 8007bb0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007bb4:	ed93 7b00 	vldr	d7, [r3]
 8007bb8:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007bbc:	06f0      	lsls	r0, r6, #27
 8007bbe:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007bc2:	d565      	bpl.n	8007c90 <_dtoa_r+0x368>
 8007bc4:	4b24      	ldr	r3, [pc, #144]	; (8007c58 <_dtoa_r+0x330>)
 8007bc6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007bca:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007bce:	f7f8 fe55 	bl	800087c <__aeabi_ddiv>
 8007bd2:	e9cd 0100 	strd	r0, r1, [sp]
 8007bd6:	f006 060f 	and.w	r6, r6, #15
 8007bda:	2503      	movs	r5, #3
 8007bdc:	4f1e      	ldr	r7, [pc, #120]	; (8007c58 <_dtoa_r+0x330>)
 8007bde:	e04c      	b.n	8007c7a <_dtoa_r+0x352>
 8007be0:	2301      	movs	r3, #1
 8007be2:	930a      	str	r3, [sp, #40]	; 0x28
 8007be4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007be6:	4453      	add	r3, sl
 8007be8:	f103 0901 	add.w	r9, r3, #1
 8007bec:	9302      	str	r3, [sp, #8]
 8007bee:	464b      	mov	r3, r9
 8007bf0:	2b01      	cmp	r3, #1
 8007bf2:	bfb8      	it	lt
 8007bf4:	2301      	movlt	r3, #1
 8007bf6:	e7ba      	b.n	8007b6e <_dtoa_r+0x246>
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	e7b2      	b.n	8007b62 <_dtoa_r+0x23a>
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	e7f0      	b.n	8007be2 <_dtoa_r+0x2ba>
 8007c00:	2501      	movs	r5, #1
 8007c02:	2300      	movs	r3, #0
 8007c04:	9306      	str	r3, [sp, #24]
 8007c06:	950a      	str	r5, [sp, #40]	; 0x28
 8007c08:	f04f 33ff 	mov.w	r3, #4294967295
 8007c0c:	9302      	str	r3, [sp, #8]
 8007c0e:	4699      	mov	r9, r3
 8007c10:	2200      	movs	r2, #0
 8007c12:	2312      	movs	r3, #18
 8007c14:	920b      	str	r2, [sp, #44]	; 0x2c
 8007c16:	e7aa      	b.n	8007b6e <_dtoa_r+0x246>
 8007c18:	2301      	movs	r3, #1
 8007c1a:	930a      	str	r3, [sp, #40]	; 0x28
 8007c1c:	e7f4      	b.n	8007c08 <_dtoa_r+0x2e0>
 8007c1e:	2301      	movs	r3, #1
 8007c20:	9302      	str	r3, [sp, #8]
 8007c22:	4699      	mov	r9, r3
 8007c24:	461a      	mov	r2, r3
 8007c26:	e7f5      	b.n	8007c14 <_dtoa_r+0x2ec>
 8007c28:	3101      	adds	r1, #1
 8007c2a:	6071      	str	r1, [r6, #4]
 8007c2c:	0052      	lsls	r2, r2, #1
 8007c2e:	e7a2      	b.n	8007b76 <_dtoa_r+0x24e>
 8007c30:	636f4361 	.word	0x636f4361
 8007c34:	3fd287a7 	.word	0x3fd287a7
 8007c38:	8b60c8b3 	.word	0x8b60c8b3
 8007c3c:	3fc68a28 	.word	0x3fc68a28
 8007c40:	509f79fb 	.word	0x509f79fb
 8007c44:	3fd34413 	.word	0x3fd34413
 8007c48:	7ff00000 	.word	0x7ff00000
 8007c4c:	0800a386 	.word	0x0800a386
 8007c50:	3ff80000 	.word	0x3ff80000
 8007c54:	0800a4a8 	.word	0x0800a4a8
 8007c58:	0800a480 	.word	0x0800a480
 8007c5c:	0800a409 	.word	0x0800a409
 8007c60:	07f1      	lsls	r1, r6, #31
 8007c62:	d508      	bpl.n	8007c76 <_dtoa_r+0x34e>
 8007c64:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007c68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c6c:	f7f8 fcdc 	bl	8000628 <__aeabi_dmul>
 8007c70:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007c74:	3501      	adds	r5, #1
 8007c76:	1076      	asrs	r6, r6, #1
 8007c78:	3708      	adds	r7, #8
 8007c7a:	2e00      	cmp	r6, #0
 8007c7c:	d1f0      	bne.n	8007c60 <_dtoa_r+0x338>
 8007c7e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007c82:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c86:	f7f8 fdf9 	bl	800087c <__aeabi_ddiv>
 8007c8a:	e9cd 0100 	strd	r0, r1, [sp]
 8007c8e:	e01a      	b.n	8007cc6 <_dtoa_r+0x39e>
 8007c90:	2502      	movs	r5, #2
 8007c92:	e7a3      	b.n	8007bdc <_dtoa_r+0x2b4>
 8007c94:	f000 80a0 	beq.w	8007dd8 <_dtoa_r+0x4b0>
 8007c98:	f1ca 0600 	rsb	r6, sl, #0
 8007c9c:	4b9f      	ldr	r3, [pc, #636]	; (8007f1c <_dtoa_r+0x5f4>)
 8007c9e:	4fa0      	ldr	r7, [pc, #640]	; (8007f20 <_dtoa_r+0x5f8>)
 8007ca0:	f006 020f 	and.w	r2, r6, #15
 8007ca4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007cb0:	f7f8 fcba 	bl	8000628 <__aeabi_dmul>
 8007cb4:	e9cd 0100 	strd	r0, r1, [sp]
 8007cb8:	1136      	asrs	r6, r6, #4
 8007cba:	2300      	movs	r3, #0
 8007cbc:	2502      	movs	r5, #2
 8007cbe:	2e00      	cmp	r6, #0
 8007cc0:	d17f      	bne.n	8007dc2 <_dtoa_r+0x49a>
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d1e1      	bne.n	8007c8a <_dtoa_r+0x362>
 8007cc6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	f000 8087 	beq.w	8007ddc <_dtoa_r+0x4b4>
 8007cce:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	4b93      	ldr	r3, [pc, #588]	; (8007f24 <_dtoa_r+0x5fc>)
 8007cd6:	4630      	mov	r0, r6
 8007cd8:	4639      	mov	r1, r7
 8007cda:	f7f8 ff17 	bl	8000b0c <__aeabi_dcmplt>
 8007cde:	2800      	cmp	r0, #0
 8007ce0:	d07c      	beq.n	8007ddc <_dtoa_r+0x4b4>
 8007ce2:	f1b9 0f00 	cmp.w	r9, #0
 8007ce6:	d079      	beq.n	8007ddc <_dtoa_r+0x4b4>
 8007ce8:	9b02      	ldr	r3, [sp, #8]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	dd35      	ble.n	8007d5a <_dtoa_r+0x432>
 8007cee:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007cf2:	9308      	str	r3, [sp, #32]
 8007cf4:	4639      	mov	r1, r7
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	4b8b      	ldr	r3, [pc, #556]	; (8007f28 <_dtoa_r+0x600>)
 8007cfa:	4630      	mov	r0, r6
 8007cfc:	f7f8 fc94 	bl	8000628 <__aeabi_dmul>
 8007d00:	e9cd 0100 	strd	r0, r1, [sp]
 8007d04:	9f02      	ldr	r7, [sp, #8]
 8007d06:	3501      	adds	r5, #1
 8007d08:	4628      	mov	r0, r5
 8007d0a:	f7f8 fc23 	bl	8000554 <__aeabi_i2d>
 8007d0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d12:	f7f8 fc89 	bl	8000628 <__aeabi_dmul>
 8007d16:	2200      	movs	r2, #0
 8007d18:	4b84      	ldr	r3, [pc, #528]	; (8007f2c <_dtoa_r+0x604>)
 8007d1a:	f7f8 facf 	bl	80002bc <__adddf3>
 8007d1e:	4605      	mov	r5, r0
 8007d20:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007d24:	2f00      	cmp	r7, #0
 8007d26:	d15d      	bne.n	8007de4 <_dtoa_r+0x4bc>
 8007d28:	2200      	movs	r2, #0
 8007d2a:	4b81      	ldr	r3, [pc, #516]	; (8007f30 <_dtoa_r+0x608>)
 8007d2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d30:	f7f8 fac2 	bl	80002b8 <__aeabi_dsub>
 8007d34:	462a      	mov	r2, r5
 8007d36:	4633      	mov	r3, r6
 8007d38:	e9cd 0100 	strd	r0, r1, [sp]
 8007d3c:	f7f8 ff04 	bl	8000b48 <__aeabi_dcmpgt>
 8007d40:	2800      	cmp	r0, #0
 8007d42:	f040 8288 	bne.w	8008256 <_dtoa_r+0x92e>
 8007d46:	462a      	mov	r2, r5
 8007d48:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007d4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d50:	f7f8 fedc 	bl	8000b0c <__aeabi_dcmplt>
 8007d54:	2800      	cmp	r0, #0
 8007d56:	f040 827c 	bne.w	8008252 <_dtoa_r+0x92a>
 8007d5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007d5e:	e9cd 2300 	strd	r2, r3, [sp]
 8007d62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	f2c0 8150 	blt.w	800800a <_dtoa_r+0x6e2>
 8007d6a:	f1ba 0f0e 	cmp.w	sl, #14
 8007d6e:	f300 814c 	bgt.w	800800a <_dtoa_r+0x6e2>
 8007d72:	4b6a      	ldr	r3, [pc, #424]	; (8007f1c <_dtoa_r+0x5f4>)
 8007d74:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007d78:	ed93 7b00 	vldr	d7, [r3]
 8007d7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007d84:	f280 80d8 	bge.w	8007f38 <_dtoa_r+0x610>
 8007d88:	f1b9 0f00 	cmp.w	r9, #0
 8007d8c:	f300 80d4 	bgt.w	8007f38 <_dtoa_r+0x610>
 8007d90:	f040 825e 	bne.w	8008250 <_dtoa_r+0x928>
 8007d94:	2200      	movs	r2, #0
 8007d96:	4b66      	ldr	r3, [pc, #408]	; (8007f30 <_dtoa_r+0x608>)
 8007d98:	ec51 0b17 	vmov	r0, r1, d7
 8007d9c:	f7f8 fc44 	bl	8000628 <__aeabi_dmul>
 8007da0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007da4:	f7f8 fec6 	bl	8000b34 <__aeabi_dcmpge>
 8007da8:	464f      	mov	r7, r9
 8007daa:	464e      	mov	r6, r9
 8007dac:	2800      	cmp	r0, #0
 8007dae:	f040 8234 	bne.w	800821a <_dtoa_r+0x8f2>
 8007db2:	2331      	movs	r3, #49	; 0x31
 8007db4:	f10b 0501 	add.w	r5, fp, #1
 8007db8:	f88b 3000 	strb.w	r3, [fp]
 8007dbc:	f10a 0a01 	add.w	sl, sl, #1
 8007dc0:	e22f      	b.n	8008222 <_dtoa_r+0x8fa>
 8007dc2:	07f2      	lsls	r2, r6, #31
 8007dc4:	d505      	bpl.n	8007dd2 <_dtoa_r+0x4aa>
 8007dc6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007dca:	f7f8 fc2d 	bl	8000628 <__aeabi_dmul>
 8007dce:	3501      	adds	r5, #1
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	1076      	asrs	r6, r6, #1
 8007dd4:	3708      	adds	r7, #8
 8007dd6:	e772      	b.n	8007cbe <_dtoa_r+0x396>
 8007dd8:	2502      	movs	r5, #2
 8007dda:	e774      	b.n	8007cc6 <_dtoa_r+0x39e>
 8007ddc:	f8cd a020 	str.w	sl, [sp, #32]
 8007de0:	464f      	mov	r7, r9
 8007de2:	e791      	b.n	8007d08 <_dtoa_r+0x3e0>
 8007de4:	4b4d      	ldr	r3, [pc, #308]	; (8007f1c <_dtoa_r+0x5f4>)
 8007de6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007dea:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8007dee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d047      	beq.n	8007e84 <_dtoa_r+0x55c>
 8007df4:	4602      	mov	r2, r0
 8007df6:	460b      	mov	r3, r1
 8007df8:	2000      	movs	r0, #0
 8007dfa:	494e      	ldr	r1, [pc, #312]	; (8007f34 <_dtoa_r+0x60c>)
 8007dfc:	f7f8 fd3e 	bl	800087c <__aeabi_ddiv>
 8007e00:	462a      	mov	r2, r5
 8007e02:	4633      	mov	r3, r6
 8007e04:	f7f8 fa58 	bl	80002b8 <__aeabi_dsub>
 8007e08:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007e0c:	465d      	mov	r5, fp
 8007e0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e12:	f7f8 feb9 	bl	8000b88 <__aeabi_d2iz>
 8007e16:	4606      	mov	r6, r0
 8007e18:	f7f8 fb9c 	bl	8000554 <__aeabi_i2d>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	460b      	mov	r3, r1
 8007e20:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e24:	f7f8 fa48 	bl	80002b8 <__aeabi_dsub>
 8007e28:	3630      	adds	r6, #48	; 0x30
 8007e2a:	f805 6b01 	strb.w	r6, [r5], #1
 8007e2e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007e32:	e9cd 0100 	strd	r0, r1, [sp]
 8007e36:	f7f8 fe69 	bl	8000b0c <__aeabi_dcmplt>
 8007e3a:	2800      	cmp	r0, #0
 8007e3c:	d163      	bne.n	8007f06 <_dtoa_r+0x5de>
 8007e3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e42:	2000      	movs	r0, #0
 8007e44:	4937      	ldr	r1, [pc, #220]	; (8007f24 <_dtoa_r+0x5fc>)
 8007e46:	f7f8 fa37 	bl	80002b8 <__aeabi_dsub>
 8007e4a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007e4e:	f7f8 fe5d 	bl	8000b0c <__aeabi_dcmplt>
 8007e52:	2800      	cmp	r0, #0
 8007e54:	f040 80b7 	bne.w	8007fc6 <_dtoa_r+0x69e>
 8007e58:	eba5 030b 	sub.w	r3, r5, fp
 8007e5c:	429f      	cmp	r7, r3
 8007e5e:	f77f af7c 	ble.w	8007d5a <_dtoa_r+0x432>
 8007e62:	2200      	movs	r2, #0
 8007e64:	4b30      	ldr	r3, [pc, #192]	; (8007f28 <_dtoa_r+0x600>)
 8007e66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007e6a:	f7f8 fbdd 	bl	8000628 <__aeabi_dmul>
 8007e6e:	2200      	movs	r2, #0
 8007e70:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007e74:	4b2c      	ldr	r3, [pc, #176]	; (8007f28 <_dtoa_r+0x600>)
 8007e76:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e7a:	f7f8 fbd5 	bl	8000628 <__aeabi_dmul>
 8007e7e:	e9cd 0100 	strd	r0, r1, [sp]
 8007e82:	e7c4      	b.n	8007e0e <_dtoa_r+0x4e6>
 8007e84:	462a      	mov	r2, r5
 8007e86:	4633      	mov	r3, r6
 8007e88:	f7f8 fbce 	bl	8000628 <__aeabi_dmul>
 8007e8c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007e90:	eb0b 0507 	add.w	r5, fp, r7
 8007e94:	465e      	mov	r6, fp
 8007e96:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e9a:	f7f8 fe75 	bl	8000b88 <__aeabi_d2iz>
 8007e9e:	4607      	mov	r7, r0
 8007ea0:	f7f8 fb58 	bl	8000554 <__aeabi_i2d>
 8007ea4:	3730      	adds	r7, #48	; 0x30
 8007ea6:	4602      	mov	r2, r0
 8007ea8:	460b      	mov	r3, r1
 8007eaa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007eae:	f7f8 fa03 	bl	80002b8 <__aeabi_dsub>
 8007eb2:	f806 7b01 	strb.w	r7, [r6], #1
 8007eb6:	42ae      	cmp	r6, r5
 8007eb8:	e9cd 0100 	strd	r0, r1, [sp]
 8007ebc:	f04f 0200 	mov.w	r2, #0
 8007ec0:	d126      	bne.n	8007f10 <_dtoa_r+0x5e8>
 8007ec2:	4b1c      	ldr	r3, [pc, #112]	; (8007f34 <_dtoa_r+0x60c>)
 8007ec4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007ec8:	f7f8 f9f8 	bl	80002bc <__adddf3>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	460b      	mov	r3, r1
 8007ed0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ed4:	f7f8 fe38 	bl	8000b48 <__aeabi_dcmpgt>
 8007ed8:	2800      	cmp	r0, #0
 8007eda:	d174      	bne.n	8007fc6 <_dtoa_r+0x69e>
 8007edc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007ee0:	2000      	movs	r0, #0
 8007ee2:	4914      	ldr	r1, [pc, #80]	; (8007f34 <_dtoa_r+0x60c>)
 8007ee4:	f7f8 f9e8 	bl	80002b8 <__aeabi_dsub>
 8007ee8:	4602      	mov	r2, r0
 8007eea:	460b      	mov	r3, r1
 8007eec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ef0:	f7f8 fe0c 	bl	8000b0c <__aeabi_dcmplt>
 8007ef4:	2800      	cmp	r0, #0
 8007ef6:	f43f af30 	beq.w	8007d5a <_dtoa_r+0x432>
 8007efa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007efe:	2b30      	cmp	r3, #48	; 0x30
 8007f00:	f105 32ff 	add.w	r2, r5, #4294967295
 8007f04:	d002      	beq.n	8007f0c <_dtoa_r+0x5e4>
 8007f06:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007f0a:	e04a      	b.n	8007fa2 <_dtoa_r+0x67a>
 8007f0c:	4615      	mov	r5, r2
 8007f0e:	e7f4      	b.n	8007efa <_dtoa_r+0x5d2>
 8007f10:	4b05      	ldr	r3, [pc, #20]	; (8007f28 <_dtoa_r+0x600>)
 8007f12:	f7f8 fb89 	bl	8000628 <__aeabi_dmul>
 8007f16:	e9cd 0100 	strd	r0, r1, [sp]
 8007f1a:	e7bc      	b.n	8007e96 <_dtoa_r+0x56e>
 8007f1c:	0800a4a8 	.word	0x0800a4a8
 8007f20:	0800a480 	.word	0x0800a480
 8007f24:	3ff00000 	.word	0x3ff00000
 8007f28:	40240000 	.word	0x40240000
 8007f2c:	401c0000 	.word	0x401c0000
 8007f30:	40140000 	.word	0x40140000
 8007f34:	3fe00000 	.word	0x3fe00000
 8007f38:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007f3c:	465d      	mov	r5, fp
 8007f3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f42:	4630      	mov	r0, r6
 8007f44:	4639      	mov	r1, r7
 8007f46:	f7f8 fc99 	bl	800087c <__aeabi_ddiv>
 8007f4a:	f7f8 fe1d 	bl	8000b88 <__aeabi_d2iz>
 8007f4e:	4680      	mov	r8, r0
 8007f50:	f7f8 fb00 	bl	8000554 <__aeabi_i2d>
 8007f54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f58:	f7f8 fb66 	bl	8000628 <__aeabi_dmul>
 8007f5c:	4602      	mov	r2, r0
 8007f5e:	460b      	mov	r3, r1
 8007f60:	4630      	mov	r0, r6
 8007f62:	4639      	mov	r1, r7
 8007f64:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007f68:	f7f8 f9a6 	bl	80002b8 <__aeabi_dsub>
 8007f6c:	f805 6b01 	strb.w	r6, [r5], #1
 8007f70:	eba5 060b 	sub.w	r6, r5, fp
 8007f74:	45b1      	cmp	r9, r6
 8007f76:	4602      	mov	r2, r0
 8007f78:	460b      	mov	r3, r1
 8007f7a:	d139      	bne.n	8007ff0 <_dtoa_r+0x6c8>
 8007f7c:	f7f8 f99e 	bl	80002bc <__adddf3>
 8007f80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f84:	4606      	mov	r6, r0
 8007f86:	460f      	mov	r7, r1
 8007f88:	f7f8 fdde 	bl	8000b48 <__aeabi_dcmpgt>
 8007f8c:	b9c8      	cbnz	r0, 8007fc2 <_dtoa_r+0x69a>
 8007f8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f92:	4630      	mov	r0, r6
 8007f94:	4639      	mov	r1, r7
 8007f96:	f7f8 fdaf 	bl	8000af8 <__aeabi_dcmpeq>
 8007f9a:	b110      	cbz	r0, 8007fa2 <_dtoa_r+0x67a>
 8007f9c:	f018 0f01 	tst.w	r8, #1
 8007fa0:	d10f      	bne.n	8007fc2 <_dtoa_r+0x69a>
 8007fa2:	9904      	ldr	r1, [sp, #16]
 8007fa4:	4620      	mov	r0, r4
 8007fa6:	f000 fffb 	bl	8008fa0 <_Bfree>
 8007faa:	2300      	movs	r3, #0
 8007fac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007fae:	702b      	strb	r3, [r5, #0]
 8007fb0:	f10a 0301 	add.w	r3, sl, #1
 8007fb4:	6013      	str	r3, [r2, #0]
 8007fb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	f000 8241 	beq.w	8008440 <_dtoa_r+0xb18>
 8007fbe:	601d      	str	r5, [r3, #0]
 8007fc0:	e23e      	b.n	8008440 <_dtoa_r+0xb18>
 8007fc2:	f8cd a020 	str.w	sl, [sp, #32]
 8007fc6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007fca:	2a39      	cmp	r2, #57	; 0x39
 8007fcc:	f105 33ff 	add.w	r3, r5, #4294967295
 8007fd0:	d108      	bne.n	8007fe4 <_dtoa_r+0x6bc>
 8007fd2:	459b      	cmp	fp, r3
 8007fd4:	d10a      	bne.n	8007fec <_dtoa_r+0x6c4>
 8007fd6:	9b08      	ldr	r3, [sp, #32]
 8007fd8:	3301      	adds	r3, #1
 8007fda:	9308      	str	r3, [sp, #32]
 8007fdc:	2330      	movs	r3, #48	; 0x30
 8007fde:	f88b 3000 	strb.w	r3, [fp]
 8007fe2:	465b      	mov	r3, fp
 8007fe4:	781a      	ldrb	r2, [r3, #0]
 8007fe6:	3201      	adds	r2, #1
 8007fe8:	701a      	strb	r2, [r3, #0]
 8007fea:	e78c      	b.n	8007f06 <_dtoa_r+0x5de>
 8007fec:	461d      	mov	r5, r3
 8007fee:	e7ea      	b.n	8007fc6 <_dtoa_r+0x69e>
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	4b9b      	ldr	r3, [pc, #620]	; (8008260 <_dtoa_r+0x938>)
 8007ff4:	f7f8 fb18 	bl	8000628 <__aeabi_dmul>
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	4606      	mov	r6, r0
 8007ffe:	460f      	mov	r7, r1
 8008000:	f7f8 fd7a 	bl	8000af8 <__aeabi_dcmpeq>
 8008004:	2800      	cmp	r0, #0
 8008006:	d09a      	beq.n	8007f3e <_dtoa_r+0x616>
 8008008:	e7cb      	b.n	8007fa2 <_dtoa_r+0x67a>
 800800a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800800c:	2a00      	cmp	r2, #0
 800800e:	f000 808b 	beq.w	8008128 <_dtoa_r+0x800>
 8008012:	9a06      	ldr	r2, [sp, #24]
 8008014:	2a01      	cmp	r2, #1
 8008016:	dc6e      	bgt.n	80080f6 <_dtoa_r+0x7ce>
 8008018:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800801a:	2a00      	cmp	r2, #0
 800801c:	d067      	beq.n	80080ee <_dtoa_r+0x7c6>
 800801e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008022:	9f07      	ldr	r7, [sp, #28]
 8008024:	9d05      	ldr	r5, [sp, #20]
 8008026:	9a05      	ldr	r2, [sp, #20]
 8008028:	2101      	movs	r1, #1
 800802a:	441a      	add	r2, r3
 800802c:	4620      	mov	r0, r4
 800802e:	9205      	str	r2, [sp, #20]
 8008030:	4498      	add	r8, r3
 8008032:	f001 f893 	bl	800915c <__i2b>
 8008036:	4606      	mov	r6, r0
 8008038:	2d00      	cmp	r5, #0
 800803a:	dd0c      	ble.n	8008056 <_dtoa_r+0x72e>
 800803c:	f1b8 0f00 	cmp.w	r8, #0
 8008040:	dd09      	ble.n	8008056 <_dtoa_r+0x72e>
 8008042:	4545      	cmp	r5, r8
 8008044:	9a05      	ldr	r2, [sp, #20]
 8008046:	462b      	mov	r3, r5
 8008048:	bfa8      	it	ge
 800804a:	4643      	movge	r3, r8
 800804c:	1ad2      	subs	r2, r2, r3
 800804e:	9205      	str	r2, [sp, #20]
 8008050:	1aed      	subs	r5, r5, r3
 8008052:	eba8 0803 	sub.w	r8, r8, r3
 8008056:	9b07      	ldr	r3, [sp, #28]
 8008058:	b1eb      	cbz	r3, 8008096 <_dtoa_r+0x76e>
 800805a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800805c:	2b00      	cmp	r3, #0
 800805e:	d067      	beq.n	8008130 <_dtoa_r+0x808>
 8008060:	b18f      	cbz	r7, 8008086 <_dtoa_r+0x75e>
 8008062:	4631      	mov	r1, r6
 8008064:	463a      	mov	r2, r7
 8008066:	4620      	mov	r0, r4
 8008068:	f001 f918 	bl	800929c <__pow5mult>
 800806c:	9a04      	ldr	r2, [sp, #16]
 800806e:	4601      	mov	r1, r0
 8008070:	4606      	mov	r6, r0
 8008072:	4620      	mov	r0, r4
 8008074:	f001 f87b 	bl	800916e <__multiply>
 8008078:	9904      	ldr	r1, [sp, #16]
 800807a:	9008      	str	r0, [sp, #32]
 800807c:	4620      	mov	r0, r4
 800807e:	f000 ff8f 	bl	8008fa0 <_Bfree>
 8008082:	9b08      	ldr	r3, [sp, #32]
 8008084:	9304      	str	r3, [sp, #16]
 8008086:	9b07      	ldr	r3, [sp, #28]
 8008088:	1bda      	subs	r2, r3, r7
 800808a:	d004      	beq.n	8008096 <_dtoa_r+0x76e>
 800808c:	9904      	ldr	r1, [sp, #16]
 800808e:	4620      	mov	r0, r4
 8008090:	f001 f904 	bl	800929c <__pow5mult>
 8008094:	9004      	str	r0, [sp, #16]
 8008096:	2101      	movs	r1, #1
 8008098:	4620      	mov	r0, r4
 800809a:	f001 f85f 	bl	800915c <__i2b>
 800809e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080a0:	4607      	mov	r7, r0
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	f000 81d0 	beq.w	8008448 <_dtoa_r+0xb20>
 80080a8:	461a      	mov	r2, r3
 80080aa:	4601      	mov	r1, r0
 80080ac:	4620      	mov	r0, r4
 80080ae:	f001 f8f5 	bl	800929c <__pow5mult>
 80080b2:	9b06      	ldr	r3, [sp, #24]
 80080b4:	2b01      	cmp	r3, #1
 80080b6:	4607      	mov	r7, r0
 80080b8:	dc40      	bgt.n	800813c <_dtoa_r+0x814>
 80080ba:	9b00      	ldr	r3, [sp, #0]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d139      	bne.n	8008134 <_dtoa_r+0x80c>
 80080c0:	9b01      	ldr	r3, [sp, #4]
 80080c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d136      	bne.n	8008138 <_dtoa_r+0x810>
 80080ca:	9b01      	ldr	r3, [sp, #4]
 80080cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80080d0:	0d1b      	lsrs	r3, r3, #20
 80080d2:	051b      	lsls	r3, r3, #20
 80080d4:	b12b      	cbz	r3, 80080e2 <_dtoa_r+0x7ba>
 80080d6:	9b05      	ldr	r3, [sp, #20]
 80080d8:	3301      	adds	r3, #1
 80080da:	9305      	str	r3, [sp, #20]
 80080dc:	f108 0801 	add.w	r8, r8, #1
 80080e0:	2301      	movs	r3, #1
 80080e2:	9307      	str	r3, [sp, #28]
 80080e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d12a      	bne.n	8008140 <_dtoa_r+0x818>
 80080ea:	2001      	movs	r0, #1
 80080ec:	e030      	b.n	8008150 <_dtoa_r+0x828>
 80080ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80080f0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80080f4:	e795      	b.n	8008022 <_dtoa_r+0x6fa>
 80080f6:	9b07      	ldr	r3, [sp, #28]
 80080f8:	f109 37ff 	add.w	r7, r9, #4294967295
 80080fc:	42bb      	cmp	r3, r7
 80080fe:	bfbf      	itttt	lt
 8008100:	9b07      	ldrlt	r3, [sp, #28]
 8008102:	9707      	strlt	r7, [sp, #28]
 8008104:	1afa      	sublt	r2, r7, r3
 8008106:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008108:	bfbb      	ittet	lt
 800810a:	189b      	addlt	r3, r3, r2
 800810c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800810e:	1bdf      	subge	r7, r3, r7
 8008110:	2700      	movlt	r7, #0
 8008112:	f1b9 0f00 	cmp.w	r9, #0
 8008116:	bfb5      	itete	lt
 8008118:	9b05      	ldrlt	r3, [sp, #20]
 800811a:	9d05      	ldrge	r5, [sp, #20]
 800811c:	eba3 0509 	sublt.w	r5, r3, r9
 8008120:	464b      	movge	r3, r9
 8008122:	bfb8      	it	lt
 8008124:	2300      	movlt	r3, #0
 8008126:	e77e      	b.n	8008026 <_dtoa_r+0x6fe>
 8008128:	9f07      	ldr	r7, [sp, #28]
 800812a:	9d05      	ldr	r5, [sp, #20]
 800812c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800812e:	e783      	b.n	8008038 <_dtoa_r+0x710>
 8008130:	9a07      	ldr	r2, [sp, #28]
 8008132:	e7ab      	b.n	800808c <_dtoa_r+0x764>
 8008134:	2300      	movs	r3, #0
 8008136:	e7d4      	b.n	80080e2 <_dtoa_r+0x7ba>
 8008138:	9b00      	ldr	r3, [sp, #0]
 800813a:	e7d2      	b.n	80080e2 <_dtoa_r+0x7ba>
 800813c:	2300      	movs	r3, #0
 800813e:	9307      	str	r3, [sp, #28]
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008146:	6918      	ldr	r0, [r3, #16]
 8008148:	f000 ffba 	bl	80090c0 <__hi0bits>
 800814c:	f1c0 0020 	rsb	r0, r0, #32
 8008150:	4440      	add	r0, r8
 8008152:	f010 001f 	ands.w	r0, r0, #31
 8008156:	d047      	beq.n	80081e8 <_dtoa_r+0x8c0>
 8008158:	f1c0 0320 	rsb	r3, r0, #32
 800815c:	2b04      	cmp	r3, #4
 800815e:	dd3b      	ble.n	80081d8 <_dtoa_r+0x8b0>
 8008160:	9b05      	ldr	r3, [sp, #20]
 8008162:	f1c0 001c 	rsb	r0, r0, #28
 8008166:	4403      	add	r3, r0
 8008168:	9305      	str	r3, [sp, #20]
 800816a:	4405      	add	r5, r0
 800816c:	4480      	add	r8, r0
 800816e:	9b05      	ldr	r3, [sp, #20]
 8008170:	2b00      	cmp	r3, #0
 8008172:	dd05      	ble.n	8008180 <_dtoa_r+0x858>
 8008174:	461a      	mov	r2, r3
 8008176:	9904      	ldr	r1, [sp, #16]
 8008178:	4620      	mov	r0, r4
 800817a:	f001 f8dd 	bl	8009338 <__lshift>
 800817e:	9004      	str	r0, [sp, #16]
 8008180:	f1b8 0f00 	cmp.w	r8, #0
 8008184:	dd05      	ble.n	8008192 <_dtoa_r+0x86a>
 8008186:	4639      	mov	r1, r7
 8008188:	4642      	mov	r2, r8
 800818a:	4620      	mov	r0, r4
 800818c:	f001 f8d4 	bl	8009338 <__lshift>
 8008190:	4607      	mov	r7, r0
 8008192:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008194:	b353      	cbz	r3, 80081ec <_dtoa_r+0x8c4>
 8008196:	4639      	mov	r1, r7
 8008198:	9804      	ldr	r0, [sp, #16]
 800819a:	f001 f921 	bl	80093e0 <__mcmp>
 800819e:	2800      	cmp	r0, #0
 80081a0:	da24      	bge.n	80081ec <_dtoa_r+0x8c4>
 80081a2:	2300      	movs	r3, #0
 80081a4:	220a      	movs	r2, #10
 80081a6:	9904      	ldr	r1, [sp, #16]
 80081a8:	4620      	mov	r0, r4
 80081aa:	f000 ff10 	bl	8008fce <__multadd>
 80081ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081b0:	9004      	str	r0, [sp, #16]
 80081b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	f000 814d 	beq.w	8008456 <_dtoa_r+0xb2e>
 80081bc:	2300      	movs	r3, #0
 80081be:	4631      	mov	r1, r6
 80081c0:	220a      	movs	r2, #10
 80081c2:	4620      	mov	r0, r4
 80081c4:	f000 ff03 	bl	8008fce <__multadd>
 80081c8:	9b02      	ldr	r3, [sp, #8]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	4606      	mov	r6, r0
 80081ce:	dc4f      	bgt.n	8008270 <_dtoa_r+0x948>
 80081d0:	9b06      	ldr	r3, [sp, #24]
 80081d2:	2b02      	cmp	r3, #2
 80081d4:	dd4c      	ble.n	8008270 <_dtoa_r+0x948>
 80081d6:	e011      	b.n	80081fc <_dtoa_r+0x8d4>
 80081d8:	d0c9      	beq.n	800816e <_dtoa_r+0x846>
 80081da:	9a05      	ldr	r2, [sp, #20]
 80081dc:	331c      	adds	r3, #28
 80081de:	441a      	add	r2, r3
 80081e0:	9205      	str	r2, [sp, #20]
 80081e2:	441d      	add	r5, r3
 80081e4:	4498      	add	r8, r3
 80081e6:	e7c2      	b.n	800816e <_dtoa_r+0x846>
 80081e8:	4603      	mov	r3, r0
 80081ea:	e7f6      	b.n	80081da <_dtoa_r+0x8b2>
 80081ec:	f1b9 0f00 	cmp.w	r9, #0
 80081f0:	dc38      	bgt.n	8008264 <_dtoa_r+0x93c>
 80081f2:	9b06      	ldr	r3, [sp, #24]
 80081f4:	2b02      	cmp	r3, #2
 80081f6:	dd35      	ble.n	8008264 <_dtoa_r+0x93c>
 80081f8:	f8cd 9008 	str.w	r9, [sp, #8]
 80081fc:	9b02      	ldr	r3, [sp, #8]
 80081fe:	b963      	cbnz	r3, 800821a <_dtoa_r+0x8f2>
 8008200:	4639      	mov	r1, r7
 8008202:	2205      	movs	r2, #5
 8008204:	4620      	mov	r0, r4
 8008206:	f000 fee2 	bl	8008fce <__multadd>
 800820a:	4601      	mov	r1, r0
 800820c:	4607      	mov	r7, r0
 800820e:	9804      	ldr	r0, [sp, #16]
 8008210:	f001 f8e6 	bl	80093e0 <__mcmp>
 8008214:	2800      	cmp	r0, #0
 8008216:	f73f adcc 	bgt.w	8007db2 <_dtoa_r+0x48a>
 800821a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800821c:	465d      	mov	r5, fp
 800821e:	ea6f 0a03 	mvn.w	sl, r3
 8008222:	f04f 0900 	mov.w	r9, #0
 8008226:	4639      	mov	r1, r7
 8008228:	4620      	mov	r0, r4
 800822a:	f000 feb9 	bl	8008fa0 <_Bfree>
 800822e:	2e00      	cmp	r6, #0
 8008230:	f43f aeb7 	beq.w	8007fa2 <_dtoa_r+0x67a>
 8008234:	f1b9 0f00 	cmp.w	r9, #0
 8008238:	d005      	beq.n	8008246 <_dtoa_r+0x91e>
 800823a:	45b1      	cmp	r9, r6
 800823c:	d003      	beq.n	8008246 <_dtoa_r+0x91e>
 800823e:	4649      	mov	r1, r9
 8008240:	4620      	mov	r0, r4
 8008242:	f000 fead 	bl	8008fa0 <_Bfree>
 8008246:	4631      	mov	r1, r6
 8008248:	4620      	mov	r0, r4
 800824a:	f000 fea9 	bl	8008fa0 <_Bfree>
 800824e:	e6a8      	b.n	8007fa2 <_dtoa_r+0x67a>
 8008250:	2700      	movs	r7, #0
 8008252:	463e      	mov	r6, r7
 8008254:	e7e1      	b.n	800821a <_dtoa_r+0x8f2>
 8008256:	f8dd a020 	ldr.w	sl, [sp, #32]
 800825a:	463e      	mov	r6, r7
 800825c:	e5a9      	b.n	8007db2 <_dtoa_r+0x48a>
 800825e:	bf00      	nop
 8008260:	40240000 	.word	0x40240000
 8008264:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008266:	f8cd 9008 	str.w	r9, [sp, #8]
 800826a:	2b00      	cmp	r3, #0
 800826c:	f000 80fa 	beq.w	8008464 <_dtoa_r+0xb3c>
 8008270:	2d00      	cmp	r5, #0
 8008272:	dd05      	ble.n	8008280 <_dtoa_r+0x958>
 8008274:	4631      	mov	r1, r6
 8008276:	462a      	mov	r2, r5
 8008278:	4620      	mov	r0, r4
 800827a:	f001 f85d 	bl	8009338 <__lshift>
 800827e:	4606      	mov	r6, r0
 8008280:	9b07      	ldr	r3, [sp, #28]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d04c      	beq.n	8008320 <_dtoa_r+0x9f8>
 8008286:	6871      	ldr	r1, [r6, #4]
 8008288:	4620      	mov	r0, r4
 800828a:	f000 fe55 	bl	8008f38 <_Balloc>
 800828e:	6932      	ldr	r2, [r6, #16]
 8008290:	3202      	adds	r2, #2
 8008292:	4605      	mov	r5, r0
 8008294:	0092      	lsls	r2, r2, #2
 8008296:	f106 010c 	add.w	r1, r6, #12
 800829a:	300c      	adds	r0, #12
 800829c:	f000 fe26 	bl	8008eec <memcpy>
 80082a0:	2201      	movs	r2, #1
 80082a2:	4629      	mov	r1, r5
 80082a4:	4620      	mov	r0, r4
 80082a6:	f001 f847 	bl	8009338 <__lshift>
 80082aa:	9b00      	ldr	r3, [sp, #0]
 80082ac:	f8cd b014 	str.w	fp, [sp, #20]
 80082b0:	f003 0301 	and.w	r3, r3, #1
 80082b4:	46b1      	mov	r9, r6
 80082b6:	9307      	str	r3, [sp, #28]
 80082b8:	4606      	mov	r6, r0
 80082ba:	4639      	mov	r1, r7
 80082bc:	9804      	ldr	r0, [sp, #16]
 80082be:	f7ff faa4 	bl	800780a <quorem>
 80082c2:	4649      	mov	r1, r9
 80082c4:	4605      	mov	r5, r0
 80082c6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80082ca:	9804      	ldr	r0, [sp, #16]
 80082cc:	f001 f888 	bl	80093e0 <__mcmp>
 80082d0:	4632      	mov	r2, r6
 80082d2:	9000      	str	r0, [sp, #0]
 80082d4:	4639      	mov	r1, r7
 80082d6:	4620      	mov	r0, r4
 80082d8:	f001 f89c 	bl	8009414 <__mdiff>
 80082dc:	68c3      	ldr	r3, [r0, #12]
 80082de:	4602      	mov	r2, r0
 80082e0:	bb03      	cbnz	r3, 8008324 <_dtoa_r+0x9fc>
 80082e2:	4601      	mov	r1, r0
 80082e4:	9008      	str	r0, [sp, #32]
 80082e6:	9804      	ldr	r0, [sp, #16]
 80082e8:	f001 f87a 	bl	80093e0 <__mcmp>
 80082ec:	9a08      	ldr	r2, [sp, #32]
 80082ee:	4603      	mov	r3, r0
 80082f0:	4611      	mov	r1, r2
 80082f2:	4620      	mov	r0, r4
 80082f4:	9308      	str	r3, [sp, #32]
 80082f6:	f000 fe53 	bl	8008fa0 <_Bfree>
 80082fa:	9b08      	ldr	r3, [sp, #32]
 80082fc:	b9a3      	cbnz	r3, 8008328 <_dtoa_r+0xa00>
 80082fe:	9a06      	ldr	r2, [sp, #24]
 8008300:	b992      	cbnz	r2, 8008328 <_dtoa_r+0xa00>
 8008302:	9a07      	ldr	r2, [sp, #28]
 8008304:	b982      	cbnz	r2, 8008328 <_dtoa_r+0xa00>
 8008306:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800830a:	d029      	beq.n	8008360 <_dtoa_r+0xa38>
 800830c:	9b00      	ldr	r3, [sp, #0]
 800830e:	2b00      	cmp	r3, #0
 8008310:	dd01      	ble.n	8008316 <_dtoa_r+0x9ee>
 8008312:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8008316:	9b05      	ldr	r3, [sp, #20]
 8008318:	1c5d      	adds	r5, r3, #1
 800831a:	f883 8000 	strb.w	r8, [r3]
 800831e:	e782      	b.n	8008226 <_dtoa_r+0x8fe>
 8008320:	4630      	mov	r0, r6
 8008322:	e7c2      	b.n	80082aa <_dtoa_r+0x982>
 8008324:	2301      	movs	r3, #1
 8008326:	e7e3      	b.n	80082f0 <_dtoa_r+0x9c8>
 8008328:	9a00      	ldr	r2, [sp, #0]
 800832a:	2a00      	cmp	r2, #0
 800832c:	db04      	blt.n	8008338 <_dtoa_r+0xa10>
 800832e:	d125      	bne.n	800837c <_dtoa_r+0xa54>
 8008330:	9a06      	ldr	r2, [sp, #24]
 8008332:	bb1a      	cbnz	r2, 800837c <_dtoa_r+0xa54>
 8008334:	9a07      	ldr	r2, [sp, #28]
 8008336:	bb0a      	cbnz	r2, 800837c <_dtoa_r+0xa54>
 8008338:	2b00      	cmp	r3, #0
 800833a:	ddec      	ble.n	8008316 <_dtoa_r+0x9ee>
 800833c:	2201      	movs	r2, #1
 800833e:	9904      	ldr	r1, [sp, #16]
 8008340:	4620      	mov	r0, r4
 8008342:	f000 fff9 	bl	8009338 <__lshift>
 8008346:	4639      	mov	r1, r7
 8008348:	9004      	str	r0, [sp, #16]
 800834a:	f001 f849 	bl	80093e0 <__mcmp>
 800834e:	2800      	cmp	r0, #0
 8008350:	dc03      	bgt.n	800835a <_dtoa_r+0xa32>
 8008352:	d1e0      	bne.n	8008316 <_dtoa_r+0x9ee>
 8008354:	f018 0f01 	tst.w	r8, #1
 8008358:	d0dd      	beq.n	8008316 <_dtoa_r+0x9ee>
 800835a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800835e:	d1d8      	bne.n	8008312 <_dtoa_r+0x9ea>
 8008360:	9b05      	ldr	r3, [sp, #20]
 8008362:	9a05      	ldr	r2, [sp, #20]
 8008364:	1c5d      	adds	r5, r3, #1
 8008366:	2339      	movs	r3, #57	; 0x39
 8008368:	7013      	strb	r3, [r2, #0]
 800836a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800836e:	2b39      	cmp	r3, #57	; 0x39
 8008370:	f105 32ff 	add.w	r2, r5, #4294967295
 8008374:	d04f      	beq.n	8008416 <_dtoa_r+0xaee>
 8008376:	3301      	adds	r3, #1
 8008378:	7013      	strb	r3, [r2, #0]
 800837a:	e754      	b.n	8008226 <_dtoa_r+0x8fe>
 800837c:	9a05      	ldr	r2, [sp, #20]
 800837e:	2b00      	cmp	r3, #0
 8008380:	f102 0501 	add.w	r5, r2, #1
 8008384:	dd06      	ble.n	8008394 <_dtoa_r+0xa6c>
 8008386:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800838a:	d0e9      	beq.n	8008360 <_dtoa_r+0xa38>
 800838c:	f108 0801 	add.w	r8, r8, #1
 8008390:	9b05      	ldr	r3, [sp, #20]
 8008392:	e7c2      	b.n	800831a <_dtoa_r+0x9f2>
 8008394:	9a02      	ldr	r2, [sp, #8]
 8008396:	f805 8c01 	strb.w	r8, [r5, #-1]
 800839a:	eba5 030b 	sub.w	r3, r5, fp
 800839e:	4293      	cmp	r3, r2
 80083a0:	d021      	beq.n	80083e6 <_dtoa_r+0xabe>
 80083a2:	2300      	movs	r3, #0
 80083a4:	220a      	movs	r2, #10
 80083a6:	9904      	ldr	r1, [sp, #16]
 80083a8:	4620      	mov	r0, r4
 80083aa:	f000 fe10 	bl	8008fce <__multadd>
 80083ae:	45b1      	cmp	r9, r6
 80083b0:	9004      	str	r0, [sp, #16]
 80083b2:	f04f 0300 	mov.w	r3, #0
 80083b6:	f04f 020a 	mov.w	r2, #10
 80083ba:	4649      	mov	r1, r9
 80083bc:	4620      	mov	r0, r4
 80083be:	d105      	bne.n	80083cc <_dtoa_r+0xaa4>
 80083c0:	f000 fe05 	bl	8008fce <__multadd>
 80083c4:	4681      	mov	r9, r0
 80083c6:	4606      	mov	r6, r0
 80083c8:	9505      	str	r5, [sp, #20]
 80083ca:	e776      	b.n	80082ba <_dtoa_r+0x992>
 80083cc:	f000 fdff 	bl	8008fce <__multadd>
 80083d0:	4631      	mov	r1, r6
 80083d2:	4681      	mov	r9, r0
 80083d4:	2300      	movs	r3, #0
 80083d6:	220a      	movs	r2, #10
 80083d8:	4620      	mov	r0, r4
 80083da:	f000 fdf8 	bl	8008fce <__multadd>
 80083de:	4606      	mov	r6, r0
 80083e0:	e7f2      	b.n	80083c8 <_dtoa_r+0xaa0>
 80083e2:	f04f 0900 	mov.w	r9, #0
 80083e6:	2201      	movs	r2, #1
 80083e8:	9904      	ldr	r1, [sp, #16]
 80083ea:	4620      	mov	r0, r4
 80083ec:	f000 ffa4 	bl	8009338 <__lshift>
 80083f0:	4639      	mov	r1, r7
 80083f2:	9004      	str	r0, [sp, #16]
 80083f4:	f000 fff4 	bl	80093e0 <__mcmp>
 80083f8:	2800      	cmp	r0, #0
 80083fa:	dcb6      	bgt.n	800836a <_dtoa_r+0xa42>
 80083fc:	d102      	bne.n	8008404 <_dtoa_r+0xadc>
 80083fe:	f018 0f01 	tst.w	r8, #1
 8008402:	d1b2      	bne.n	800836a <_dtoa_r+0xa42>
 8008404:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008408:	2b30      	cmp	r3, #48	; 0x30
 800840a:	f105 32ff 	add.w	r2, r5, #4294967295
 800840e:	f47f af0a 	bne.w	8008226 <_dtoa_r+0x8fe>
 8008412:	4615      	mov	r5, r2
 8008414:	e7f6      	b.n	8008404 <_dtoa_r+0xadc>
 8008416:	4593      	cmp	fp, r2
 8008418:	d105      	bne.n	8008426 <_dtoa_r+0xafe>
 800841a:	2331      	movs	r3, #49	; 0x31
 800841c:	f10a 0a01 	add.w	sl, sl, #1
 8008420:	f88b 3000 	strb.w	r3, [fp]
 8008424:	e6ff      	b.n	8008226 <_dtoa_r+0x8fe>
 8008426:	4615      	mov	r5, r2
 8008428:	e79f      	b.n	800836a <_dtoa_r+0xa42>
 800842a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008490 <_dtoa_r+0xb68>
 800842e:	e007      	b.n	8008440 <_dtoa_r+0xb18>
 8008430:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008432:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008494 <_dtoa_r+0xb6c>
 8008436:	b11b      	cbz	r3, 8008440 <_dtoa_r+0xb18>
 8008438:	f10b 0308 	add.w	r3, fp, #8
 800843c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800843e:	6013      	str	r3, [r2, #0]
 8008440:	4658      	mov	r0, fp
 8008442:	b017      	add	sp, #92	; 0x5c
 8008444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008448:	9b06      	ldr	r3, [sp, #24]
 800844a:	2b01      	cmp	r3, #1
 800844c:	f77f ae35 	ble.w	80080ba <_dtoa_r+0x792>
 8008450:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008452:	9307      	str	r3, [sp, #28]
 8008454:	e649      	b.n	80080ea <_dtoa_r+0x7c2>
 8008456:	9b02      	ldr	r3, [sp, #8]
 8008458:	2b00      	cmp	r3, #0
 800845a:	dc03      	bgt.n	8008464 <_dtoa_r+0xb3c>
 800845c:	9b06      	ldr	r3, [sp, #24]
 800845e:	2b02      	cmp	r3, #2
 8008460:	f73f aecc 	bgt.w	80081fc <_dtoa_r+0x8d4>
 8008464:	465d      	mov	r5, fp
 8008466:	4639      	mov	r1, r7
 8008468:	9804      	ldr	r0, [sp, #16]
 800846a:	f7ff f9ce 	bl	800780a <quorem>
 800846e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008472:	f805 8b01 	strb.w	r8, [r5], #1
 8008476:	9a02      	ldr	r2, [sp, #8]
 8008478:	eba5 030b 	sub.w	r3, r5, fp
 800847c:	429a      	cmp	r2, r3
 800847e:	ddb0      	ble.n	80083e2 <_dtoa_r+0xaba>
 8008480:	2300      	movs	r3, #0
 8008482:	220a      	movs	r2, #10
 8008484:	9904      	ldr	r1, [sp, #16]
 8008486:	4620      	mov	r0, r4
 8008488:	f000 fda1 	bl	8008fce <__multadd>
 800848c:	9004      	str	r0, [sp, #16]
 800848e:	e7ea      	b.n	8008466 <_dtoa_r+0xb3e>
 8008490:	0800a385 	.word	0x0800a385
 8008494:	0800a400 	.word	0x0800a400

08008498 <__sflush_r>:
 8008498:	898a      	ldrh	r2, [r1, #12]
 800849a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800849e:	4605      	mov	r5, r0
 80084a0:	0710      	lsls	r0, r2, #28
 80084a2:	460c      	mov	r4, r1
 80084a4:	d458      	bmi.n	8008558 <__sflush_r+0xc0>
 80084a6:	684b      	ldr	r3, [r1, #4]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	dc05      	bgt.n	80084b8 <__sflush_r+0x20>
 80084ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	dc02      	bgt.n	80084b8 <__sflush_r+0x20>
 80084b2:	2000      	movs	r0, #0
 80084b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80084ba:	2e00      	cmp	r6, #0
 80084bc:	d0f9      	beq.n	80084b2 <__sflush_r+0x1a>
 80084be:	2300      	movs	r3, #0
 80084c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80084c4:	682f      	ldr	r7, [r5, #0]
 80084c6:	6a21      	ldr	r1, [r4, #32]
 80084c8:	602b      	str	r3, [r5, #0]
 80084ca:	d032      	beq.n	8008532 <__sflush_r+0x9a>
 80084cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80084ce:	89a3      	ldrh	r3, [r4, #12]
 80084d0:	075a      	lsls	r2, r3, #29
 80084d2:	d505      	bpl.n	80084e0 <__sflush_r+0x48>
 80084d4:	6863      	ldr	r3, [r4, #4]
 80084d6:	1ac0      	subs	r0, r0, r3
 80084d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80084da:	b10b      	cbz	r3, 80084e0 <__sflush_r+0x48>
 80084dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80084de:	1ac0      	subs	r0, r0, r3
 80084e0:	2300      	movs	r3, #0
 80084e2:	4602      	mov	r2, r0
 80084e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80084e6:	6a21      	ldr	r1, [r4, #32]
 80084e8:	4628      	mov	r0, r5
 80084ea:	47b0      	blx	r6
 80084ec:	1c43      	adds	r3, r0, #1
 80084ee:	89a3      	ldrh	r3, [r4, #12]
 80084f0:	d106      	bne.n	8008500 <__sflush_r+0x68>
 80084f2:	6829      	ldr	r1, [r5, #0]
 80084f4:	291d      	cmp	r1, #29
 80084f6:	d848      	bhi.n	800858a <__sflush_r+0xf2>
 80084f8:	4a29      	ldr	r2, [pc, #164]	; (80085a0 <__sflush_r+0x108>)
 80084fa:	40ca      	lsrs	r2, r1
 80084fc:	07d6      	lsls	r6, r2, #31
 80084fe:	d544      	bpl.n	800858a <__sflush_r+0xf2>
 8008500:	2200      	movs	r2, #0
 8008502:	6062      	str	r2, [r4, #4]
 8008504:	04d9      	lsls	r1, r3, #19
 8008506:	6922      	ldr	r2, [r4, #16]
 8008508:	6022      	str	r2, [r4, #0]
 800850a:	d504      	bpl.n	8008516 <__sflush_r+0x7e>
 800850c:	1c42      	adds	r2, r0, #1
 800850e:	d101      	bne.n	8008514 <__sflush_r+0x7c>
 8008510:	682b      	ldr	r3, [r5, #0]
 8008512:	b903      	cbnz	r3, 8008516 <__sflush_r+0x7e>
 8008514:	6560      	str	r0, [r4, #84]	; 0x54
 8008516:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008518:	602f      	str	r7, [r5, #0]
 800851a:	2900      	cmp	r1, #0
 800851c:	d0c9      	beq.n	80084b2 <__sflush_r+0x1a>
 800851e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008522:	4299      	cmp	r1, r3
 8008524:	d002      	beq.n	800852c <__sflush_r+0x94>
 8008526:	4628      	mov	r0, r5
 8008528:	f7fd f920 	bl	800576c <_free_r>
 800852c:	2000      	movs	r0, #0
 800852e:	6360      	str	r0, [r4, #52]	; 0x34
 8008530:	e7c0      	b.n	80084b4 <__sflush_r+0x1c>
 8008532:	2301      	movs	r3, #1
 8008534:	4628      	mov	r0, r5
 8008536:	47b0      	blx	r6
 8008538:	1c41      	adds	r1, r0, #1
 800853a:	d1c8      	bne.n	80084ce <__sflush_r+0x36>
 800853c:	682b      	ldr	r3, [r5, #0]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d0c5      	beq.n	80084ce <__sflush_r+0x36>
 8008542:	2b1d      	cmp	r3, #29
 8008544:	d001      	beq.n	800854a <__sflush_r+0xb2>
 8008546:	2b16      	cmp	r3, #22
 8008548:	d101      	bne.n	800854e <__sflush_r+0xb6>
 800854a:	602f      	str	r7, [r5, #0]
 800854c:	e7b1      	b.n	80084b2 <__sflush_r+0x1a>
 800854e:	89a3      	ldrh	r3, [r4, #12]
 8008550:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008554:	81a3      	strh	r3, [r4, #12]
 8008556:	e7ad      	b.n	80084b4 <__sflush_r+0x1c>
 8008558:	690f      	ldr	r7, [r1, #16]
 800855a:	2f00      	cmp	r7, #0
 800855c:	d0a9      	beq.n	80084b2 <__sflush_r+0x1a>
 800855e:	0793      	lsls	r3, r2, #30
 8008560:	680e      	ldr	r6, [r1, #0]
 8008562:	bf08      	it	eq
 8008564:	694b      	ldreq	r3, [r1, #20]
 8008566:	600f      	str	r7, [r1, #0]
 8008568:	bf18      	it	ne
 800856a:	2300      	movne	r3, #0
 800856c:	eba6 0807 	sub.w	r8, r6, r7
 8008570:	608b      	str	r3, [r1, #8]
 8008572:	f1b8 0f00 	cmp.w	r8, #0
 8008576:	dd9c      	ble.n	80084b2 <__sflush_r+0x1a>
 8008578:	4643      	mov	r3, r8
 800857a:	463a      	mov	r2, r7
 800857c:	6a21      	ldr	r1, [r4, #32]
 800857e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008580:	4628      	mov	r0, r5
 8008582:	47b0      	blx	r6
 8008584:	2800      	cmp	r0, #0
 8008586:	dc06      	bgt.n	8008596 <__sflush_r+0xfe>
 8008588:	89a3      	ldrh	r3, [r4, #12]
 800858a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800858e:	81a3      	strh	r3, [r4, #12]
 8008590:	f04f 30ff 	mov.w	r0, #4294967295
 8008594:	e78e      	b.n	80084b4 <__sflush_r+0x1c>
 8008596:	4407      	add	r7, r0
 8008598:	eba8 0800 	sub.w	r8, r8, r0
 800859c:	e7e9      	b.n	8008572 <__sflush_r+0xda>
 800859e:	bf00      	nop
 80085a0:	20400001 	.word	0x20400001

080085a4 <_fflush_r>:
 80085a4:	b538      	push	{r3, r4, r5, lr}
 80085a6:	690b      	ldr	r3, [r1, #16]
 80085a8:	4605      	mov	r5, r0
 80085aa:	460c      	mov	r4, r1
 80085ac:	b1db      	cbz	r3, 80085e6 <_fflush_r+0x42>
 80085ae:	b118      	cbz	r0, 80085b8 <_fflush_r+0x14>
 80085b0:	6983      	ldr	r3, [r0, #24]
 80085b2:	b90b      	cbnz	r3, 80085b8 <_fflush_r+0x14>
 80085b4:	f000 f860 	bl	8008678 <__sinit>
 80085b8:	4b0c      	ldr	r3, [pc, #48]	; (80085ec <_fflush_r+0x48>)
 80085ba:	429c      	cmp	r4, r3
 80085bc:	d109      	bne.n	80085d2 <_fflush_r+0x2e>
 80085be:	686c      	ldr	r4, [r5, #4]
 80085c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085c4:	b17b      	cbz	r3, 80085e6 <_fflush_r+0x42>
 80085c6:	4621      	mov	r1, r4
 80085c8:	4628      	mov	r0, r5
 80085ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085ce:	f7ff bf63 	b.w	8008498 <__sflush_r>
 80085d2:	4b07      	ldr	r3, [pc, #28]	; (80085f0 <_fflush_r+0x4c>)
 80085d4:	429c      	cmp	r4, r3
 80085d6:	d101      	bne.n	80085dc <_fflush_r+0x38>
 80085d8:	68ac      	ldr	r4, [r5, #8]
 80085da:	e7f1      	b.n	80085c0 <_fflush_r+0x1c>
 80085dc:	4b05      	ldr	r3, [pc, #20]	; (80085f4 <_fflush_r+0x50>)
 80085de:	429c      	cmp	r4, r3
 80085e0:	bf08      	it	eq
 80085e2:	68ec      	ldreq	r4, [r5, #12]
 80085e4:	e7ec      	b.n	80085c0 <_fflush_r+0x1c>
 80085e6:	2000      	movs	r0, #0
 80085e8:	bd38      	pop	{r3, r4, r5, pc}
 80085ea:	bf00      	nop
 80085ec:	0800a430 	.word	0x0800a430
 80085f0:	0800a450 	.word	0x0800a450
 80085f4:	0800a410 	.word	0x0800a410

080085f8 <std>:
 80085f8:	2300      	movs	r3, #0
 80085fa:	b510      	push	{r4, lr}
 80085fc:	4604      	mov	r4, r0
 80085fe:	e9c0 3300 	strd	r3, r3, [r0]
 8008602:	6083      	str	r3, [r0, #8]
 8008604:	8181      	strh	r1, [r0, #12]
 8008606:	6643      	str	r3, [r0, #100]	; 0x64
 8008608:	81c2      	strh	r2, [r0, #14]
 800860a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800860e:	6183      	str	r3, [r0, #24]
 8008610:	4619      	mov	r1, r3
 8008612:	2208      	movs	r2, #8
 8008614:	305c      	adds	r0, #92	; 0x5c
 8008616:	f7fd f8a1 	bl	800575c <memset>
 800861a:	4b05      	ldr	r3, [pc, #20]	; (8008630 <std+0x38>)
 800861c:	6263      	str	r3, [r4, #36]	; 0x24
 800861e:	4b05      	ldr	r3, [pc, #20]	; (8008634 <std+0x3c>)
 8008620:	62a3      	str	r3, [r4, #40]	; 0x28
 8008622:	4b05      	ldr	r3, [pc, #20]	; (8008638 <std+0x40>)
 8008624:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008626:	4b05      	ldr	r3, [pc, #20]	; (800863c <std+0x44>)
 8008628:	6224      	str	r4, [r4, #32]
 800862a:	6323      	str	r3, [r4, #48]	; 0x30
 800862c:	bd10      	pop	{r4, pc}
 800862e:	bf00      	nop
 8008630:	08009acd 	.word	0x08009acd
 8008634:	08009aef 	.word	0x08009aef
 8008638:	08009b27 	.word	0x08009b27
 800863c:	08009b4b 	.word	0x08009b4b

08008640 <_cleanup_r>:
 8008640:	4901      	ldr	r1, [pc, #4]	; (8008648 <_cleanup_r+0x8>)
 8008642:	f000 b885 	b.w	8008750 <_fwalk_reent>
 8008646:	bf00      	nop
 8008648:	080085a5 	.word	0x080085a5

0800864c <__sfmoreglue>:
 800864c:	b570      	push	{r4, r5, r6, lr}
 800864e:	1e4a      	subs	r2, r1, #1
 8008650:	2568      	movs	r5, #104	; 0x68
 8008652:	4355      	muls	r5, r2
 8008654:	460e      	mov	r6, r1
 8008656:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800865a:	f7fd f8d5 	bl	8005808 <_malloc_r>
 800865e:	4604      	mov	r4, r0
 8008660:	b140      	cbz	r0, 8008674 <__sfmoreglue+0x28>
 8008662:	2100      	movs	r1, #0
 8008664:	e9c0 1600 	strd	r1, r6, [r0]
 8008668:	300c      	adds	r0, #12
 800866a:	60a0      	str	r0, [r4, #8]
 800866c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008670:	f7fd f874 	bl	800575c <memset>
 8008674:	4620      	mov	r0, r4
 8008676:	bd70      	pop	{r4, r5, r6, pc}

08008678 <__sinit>:
 8008678:	6983      	ldr	r3, [r0, #24]
 800867a:	b510      	push	{r4, lr}
 800867c:	4604      	mov	r4, r0
 800867e:	bb33      	cbnz	r3, 80086ce <__sinit+0x56>
 8008680:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008684:	6503      	str	r3, [r0, #80]	; 0x50
 8008686:	4b12      	ldr	r3, [pc, #72]	; (80086d0 <__sinit+0x58>)
 8008688:	4a12      	ldr	r2, [pc, #72]	; (80086d4 <__sinit+0x5c>)
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	6282      	str	r2, [r0, #40]	; 0x28
 800868e:	4298      	cmp	r0, r3
 8008690:	bf04      	itt	eq
 8008692:	2301      	moveq	r3, #1
 8008694:	6183      	streq	r3, [r0, #24]
 8008696:	f000 f81f 	bl	80086d8 <__sfp>
 800869a:	6060      	str	r0, [r4, #4]
 800869c:	4620      	mov	r0, r4
 800869e:	f000 f81b 	bl	80086d8 <__sfp>
 80086a2:	60a0      	str	r0, [r4, #8]
 80086a4:	4620      	mov	r0, r4
 80086a6:	f000 f817 	bl	80086d8 <__sfp>
 80086aa:	2200      	movs	r2, #0
 80086ac:	60e0      	str	r0, [r4, #12]
 80086ae:	2104      	movs	r1, #4
 80086b0:	6860      	ldr	r0, [r4, #4]
 80086b2:	f7ff ffa1 	bl	80085f8 <std>
 80086b6:	2201      	movs	r2, #1
 80086b8:	2109      	movs	r1, #9
 80086ba:	68a0      	ldr	r0, [r4, #8]
 80086bc:	f7ff ff9c 	bl	80085f8 <std>
 80086c0:	2202      	movs	r2, #2
 80086c2:	2112      	movs	r1, #18
 80086c4:	68e0      	ldr	r0, [r4, #12]
 80086c6:	f7ff ff97 	bl	80085f8 <std>
 80086ca:	2301      	movs	r3, #1
 80086cc:	61a3      	str	r3, [r4, #24]
 80086ce:	bd10      	pop	{r4, pc}
 80086d0:	0800a360 	.word	0x0800a360
 80086d4:	08008641 	.word	0x08008641

080086d8 <__sfp>:
 80086d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086da:	4b1b      	ldr	r3, [pc, #108]	; (8008748 <__sfp+0x70>)
 80086dc:	681e      	ldr	r6, [r3, #0]
 80086de:	69b3      	ldr	r3, [r6, #24]
 80086e0:	4607      	mov	r7, r0
 80086e2:	b913      	cbnz	r3, 80086ea <__sfp+0x12>
 80086e4:	4630      	mov	r0, r6
 80086e6:	f7ff ffc7 	bl	8008678 <__sinit>
 80086ea:	3648      	adds	r6, #72	; 0x48
 80086ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80086f0:	3b01      	subs	r3, #1
 80086f2:	d503      	bpl.n	80086fc <__sfp+0x24>
 80086f4:	6833      	ldr	r3, [r6, #0]
 80086f6:	b133      	cbz	r3, 8008706 <__sfp+0x2e>
 80086f8:	6836      	ldr	r6, [r6, #0]
 80086fa:	e7f7      	b.n	80086ec <__sfp+0x14>
 80086fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008700:	b16d      	cbz	r5, 800871e <__sfp+0x46>
 8008702:	3468      	adds	r4, #104	; 0x68
 8008704:	e7f4      	b.n	80086f0 <__sfp+0x18>
 8008706:	2104      	movs	r1, #4
 8008708:	4638      	mov	r0, r7
 800870a:	f7ff ff9f 	bl	800864c <__sfmoreglue>
 800870e:	6030      	str	r0, [r6, #0]
 8008710:	2800      	cmp	r0, #0
 8008712:	d1f1      	bne.n	80086f8 <__sfp+0x20>
 8008714:	230c      	movs	r3, #12
 8008716:	603b      	str	r3, [r7, #0]
 8008718:	4604      	mov	r4, r0
 800871a:	4620      	mov	r0, r4
 800871c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800871e:	4b0b      	ldr	r3, [pc, #44]	; (800874c <__sfp+0x74>)
 8008720:	6665      	str	r5, [r4, #100]	; 0x64
 8008722:	e9c4 5500 	strd	r5, r5, [r4]
 8008726:	60a5      	str	r5, [r4, #8]
 8008728:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800872c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8008730:	2208      	movs	r2, #8
 8008732:	4629      	mov	r1, r5
 8008734:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008738:	f7fd f810 	bl	800575c <memset>
 800873c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008740:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008744:	e7e9      	b.n	800871a <__sfp+0x42>
 8008746:	bf00      	nop
 8008748:	0800a360 	.word	0x0800a360
 800874c:	ffff0001 	.word	0xffff0001

08008750 <_fwalk_reent>:
 8008750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008754:	4680      	mov	r8, r0
 8008756:	4689      	mov	r9, r1
 8008758:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800875c:	2600      	movs	r6, #0
 800875e:	b914      	cbnz	r4, 8008766 <_fwalk_reent+0x16>
 8008760:	4630      	mov	r0, r6
 8008762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008766:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800876a:	3f01      	subs	r7, #1
 800876c:	d501      	bpl.n	8008772 <_fwalk_reent+0x22>
 800876e:	6824      	ldr	r4, [r4, #0]
 8008770:	e7f5      	b.n	800875e <_fwalk_reent+0xe>
 8008772:	89ab      	ldrh	r3, [r5, #12]
 8008774:	2b01      	cmp	r3, #1
 8008776:	d907      	bls.n	8008788 <_fwalk_reent+0x38>
 8008778:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800877c:	3301      	adds	r3, #1
 800877e:	d003      	beq.n	8008788 <_fwalk_reent+0x38>
 8008780:	4629      	mov	r1, r5
 8008782:	4640      	mov	r0, r8
 8008784:	47c8      	blx	r9
 8008786:	4306      	orrs	r6, r0
 8008788:	3568      	adds	r5, #104	; 0x68
 800878a:	e7ee      	b.n	800876a <_fwalk_reent+0x1a>

0800878c <rshift>:
 800878c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800878e:	6906      	ldr	r6, [r0, #16]
 8008790:	114b      	asrs	r3, r1, #5
 8008792:	429e      	cmp	r6, r3
 8008794:	f100 0414 	add.w	r4, r0, #20
 8008798:	dd30      	ble.n	80087fc <rshift+0x70>
 800879a:	f011 011f 	ands.w	r1, r1, #31
 800879e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80087a2:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80087a6:	d108      	bne.n	80087ba <rshift+0x2e>
 80087a8:	4621      	mov	r1, r4
 80087aa:	42b2      	cmp	r2, r6
 80087ac:	460b      	mov	r3, r1
 80087ae:	d211      	bcs.n	80087d4 <rshift+0x48>
 80087b0:	f852 3b04 	ldr.w	r3, [r2], #4
 80087b4:	f841 3b04 	str.w	r3, [r1], #4
 80087b8:	e7f7      	b.n	80087aa <rshift+0x1e>
 80087ba:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80087be:	f1c1 0c20 	rsb	ip, r1, #32
 80087c2:	40cd      	lsrs	r5, r1
 80087c4:	3204      	adds	r2, #4
 80087c6:	4623      	mov	r3, r4
 80087c8:	42b2      	cmp	r2, r6
 80087ca:	4617      	mov	r7, r2
 80087cc:	d30c      	bcc.n	80087e8 <rshift+0x5c>
 80087ce:	601d      	str	r5, [r3, #0]
 80087d0:	b105      	cbz	r5, 80087d4 <rshift+0x48>
 80087d2:	3304      	adds	r3, #4
 80087d4:	1b1a      	subs	r2, r3, r4
 80087d6:	42a3      	cmp	r3, r4
 80087d8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80087dc:	bf08      	it	eq
 80087de:	2300      	moveq	r3, #0
 80087e0:	6102      	str	r2, [r0, #16]
 80087e2:	bf08      	it	eq
 80087e4:	6143      	streq	r3, [r0, #20]
 80087e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087e8:	683f      	ldr	r7, [r7, #0]
 80087ea:	fa07 f70c 	lsl.w	r7, r7, ip
 80087ee:	433d      	orrs	r5, r7
 80087f0:	f843 5b04 	str.w	r5, [r3], #4
 80087f4:	f852 5b04 	ldr.w	r5, [r2], #4
 80087f8:	40cd      	lsrs	r5, r1
 80087fa:	e7e5      	b.n	80087c8 <rshift+0x3c>
 80087fc:	4623      	mov	r3, r4
 80087fe:	e7e9      	b.n	80087d4 <rshift+0x48>

08008800 <__hexdig_fun>:
 8008800:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008804:	2b09      	cmp	r3, #9
 8008806:	d802      	bhi.n	800880e <__hexdig_fun+0xe>
 8008808:	3820      	subs	r0, #32
 800880a:	b2c0      	uxtb	r0, r0
 800880c:	4770      	bx	lr
 800880e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008812:	2b05      	cmp	r3, #5
 8008814:	d801      	bhi.n	800881a <__hexdig_fun+0x1a>
 8008816:	3847      	subs	r0, #71	; 0x47
 8008818:	e7f7      	b.n	800880a <__hexdig_fun+0xa>
 800881a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800881e:	2b05      	cmp	r3, #5
 8008820:	d801      	bhi.n	8008826 <__hexdig_fun+0x26>
 8008822:	3827      	subs	r0, #39	; 0x27
 8008824:	e7f1      	b.n	800880a <__hexdig_fun+0xa>
 8008826:	2000      	movs	r0, #0
 8008828:	4770      	bx	lr

0800882a <__gethex>:
 800882a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800882e:	b08b      	sub	sp, #44	; 0x2c
 8008830:	468a      	mov	sl, r1
 8008832:	9002      	str	r0, [sp, #8]
 8008834:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008836:	9306      	str	r3, [sp, #24]
 8008838:	4690      	mov	r8, r2
 800883a:	f000 fad0 	bl	8008dde <__localeconv_l>
 800883e:	6803      	ldr	r3, [r0, #0]
 8008840:	9303      	str	r3, [sp, #12]
 8008842:	4618      	mov	r0, r3
 8008844:	f7f7 fcdc 	bl	8000200 <strlen>
 8008848:	9b03      	ldr	r3, [sp, #12]
 800884a:	9001      	str	r0, [sp, #4]
 800884c:	4403      	add	r3, r0
 800884e:	f04f 0b00 	mov.w	fp, #0
 8008852:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008856:	9307      	str	r3, [sp, #28]
 8008858:	f8da 3000 	ldr.w	r3, [sl]
 800885c:	3302      	adds	r3, #2
 800885e:	461f      	mov	r7, r3
 8008860:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008864:	2830      	cmp	r0, #48	; 0x30
 8008866:	d06c      	beq.n	8008942 <__gethex+0x118>
 8008868:	f7ff ffca 	bl	8008800 <__hexdig_fun>
 800886c:	4604      	mov	r4, r0
 800886e:	2800      	cmp	r0, #0
 8008870:	d16a      	bne.n	8008948 <__gethex+0x11e>
 8008872:	9a01      	ldr	r2, [sp, #4]
 8008874:	9903      	ldr	r1, [sp, #12]
 8008876:	4638      	mov	r0, r7
 8008878:	f001 f96b 	bl	8009b52 <strncmp>
 800887c:	2800      	cmp	r0, #0
 800887e:	d166      	bne.n	800894e <__gethex+0x124>
 8008880:	9b01      	ldr	r3, [sp, #4]
 8008882:	5cf8      	ldrb	r0, [r7, r3]
 8008884:	18fe      	adds	r6, r7, r3
 8008886:	f7ff ffbb 	bl	8008800 <__hexdig_fun>
 800888a:	2800      	cmp	r0, #0
 800888c:	d062      	beq.n	8008954 <__gethex+0x12a>
 800888e:	4633      	mov	r3, r6
 8008890:	7818      	ldrb	r0, [r3, #0]
 8008892:	2830      	cmp	r0, #48	; 0x30
 8008894:	461f      	mov	r7, r3
 8008896:	f103 0301 	add.w	r3, r3, #1
 800889a:	d0f9      	beq.n	8008890 <__gethex+0x66>
 800889c:	f7ff ffb0 	bl	8008800 <__hexdig_fun>
 80088a0:	fab0 f580 	clz	r5, r0
 80088a4:	096d      	lsrs	r5, r5, #5
 80088a6:	4634      	mov	r4, r6
 80088a8:	f04f 0b01 	mov.w	fp, #1
 80088ac:	463a      	mov	r2, r7
 80088ae:	4616      	mov	r6, r2
 80088b0:	3201      	adds	r2, #1
 80088b2:	7830      	ldrb	r0, [r6, #0]
 80088b4:	f7ff ffa4 	bl	8008800 <__hexdig_fun>
 80088b8:	2800      	cmp	r0, #0
 80088ba:	d1f8      	bne.n	80088ae <__gethex+0x84>
 80088bc:	9a01      	ldr	r2, [sp, #4]
 80088be:	9903      	ldr	r1, [sp, #12]
 80088c0:	4630      	mov	r0, r6
 80088c2:	f001 f946 	bl	8009b52 <strncmp>
 80088c6:	b950      	cbnz	r0, 80088de <__gethex+0xb4>
 80088c8:	b954      	cbnz	r4, 80088e0 <__gethex+0xb6>
 80088ca:	9b01      	ldr	r3, [sp, #4]
 80088cc:	18f4      	adds	r4, r6, r3
 80088ce:	4622      	mov	r2, r4
 80088d0:	4616      	mov	r6, r2
 80088d2:	3201      	adds	r2, #1
 80088d4:	7830      	ldrb	r0, [r6, #0]
 80088d6:	f7ff ff93 	bl	8008800 <__hexdig_fun>
 80088da:	2800      	cmp	r0, #0
 80088dc:	d1f8      	bne.n	80088d0 <__gethex+0xa6>
 80088de:	b10c      	cbz	r4, 80088e4 <__gethex+0xba>
 80088e0:	1ba4      	subs	r4, r4, r6
 80088e2:	00a4      	lsls	r4, r4, #2
 80088e4:	7833      	ldrb	r3, [r6, #0]
 80088e6:	2b50      	cmp	r3, #80	; 0x50
 80088e8:	d001      	beq.n	80088ee <__gethex+0xc4>
 80088ea:	2b70      	cmp	r3, #112	; 0x70
 80088ec:	d140      	bne.n	8008970 <__gethex+0x146>
 80088ee:	7873      	ldrb	r3, [r6, #1]
 80088f0:	2b2b      	cmp	r3, #43	; 0x2b
 80088f2:	d031      	beq.n	8008958 <__gethex+0x12e>
 80088f4:	2b2d      	cmp	r3, #45	; 0x2d
 80088f6:	d033      	beq.n	8008960 <__gethex+0x136>
 80088f8:	1c71      	adds	r1, r6, #1
 80088fa:	f04f 0900 	mov.w	r9, #0
 80088fe:	7808      	ldrb	r0, [r1, #0]
 8008900:	f7ff ff7e 	bl	8008800 <__hexdig_fun>
 8008904:	1e43      	subs	r3, r0, #1
 8008906:	b2db      	uxtb	r3, r3
 8008908:	2b18      	cmp	r3, #24
 800890a:	d831      	bhi.n	8008970 <__gethex+0x146>
 800890c:	f1a0 0210 	sub.w	r2, r0, #16
 8008910:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008914:	f7ff ff74 	bl	8008800 <__hexdig_fun>
 8008918:	1e43      	subs	r3, r0, #1
 800891a:	b2db      	uxtb	r3, r3
 800891c:	2b18      	cmp	r3, #24
 800891e:	d922      	bls.n	8008966 <__gethex+0x13c>
 8008920:	f1b9 0f00 	cmp.w	r9, #0
 8008924:	d000      	beq.n	8008928 <__gethex+0xfe>
 8008926:	4252      	negs	r2, r2
 8008928:	4414      	add	r4, r2
 800892a:	f8ca 1000 	str.w	r1, [sl]
 800892e:	b30d      	cbz	r5, 8008974 <__gethex+0x14a>
 8008930:	f1bb 0f00 	cmp.w	fp, #0
 8008934:	bf0c      	ite	eq
 8008936:	2706      	moveq	r7, #6
 8008938:	2700      	movne	r7, #0
 800893a:	4638      	mov	r0, r7
 800893c:	b00b      	add	sp, #44	; 0x2c
 800893e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008942:	f10b 0b01 	add.w	fp, fp, #1
 8008946:	e78a      	b.n	800885e <__gethex+0x34>
 8008948:	2500      	movs	r5, #0
 800894a:	462c      	mov	r4, r5
 800894c:	e7ae      	b.n	80088ac <__gethex+0x82>
 800894e:	463e      	mov	r6, r7
 8008950:	2501      	movs	r5, #1
 8008952:	e7c7      	b.n	80088e4 <__gethex+0xba>
 8008954:	4604      	mov	r4, r0
 8008956:	e7fb      	b.n	8008950 <__gethex+0x126>
 8008958:	f04f 0900 	mov.w	r9, #0
 800895c:	1cb1      	adds	r1, r6, #2
 800895e:	e7ce      	b.n	80088fe <__gethex+0xd4>
 8008960:	f04f 0901 	mov.w	r9, #1
 8008964:	e7fa      	b.n	800895c <__gethex+0x132>
 8008966:	230a      	movs	r3, #10
 8008968:	fb03 0202 	mla	r2, r3, r2, r0
 800896c:	3a10      	subs	r2, #16
 800896e:	e7cf      	b.n	8008910 <__gethex+0xe6>
 8008970:	4631      	mov	r1, r6
 8008972:	e7da      	b.n	800892a <__gethex+0x100>
 8008974:	1bf3      	subs	r3, r6, r7
 8008976:	3b01      	subs	r3, #1
 8008978:	4629      	mov	r1, r5
 800897a:	2b07      	cmp	r3, #7
 800897c:	dc49      	bgt.n	8008a12 <__gethex+0x1e8>
 800897e:	9802      	ldr	r0, [sp, #8]
 8008980:	f000 fada 	bl	8008f38 <_Balloc>
 8008984:	9b01      	ldr	r3, [sp, #4]
 8008986:	f100 0914 	add.w	r9, r0, #20
 800898a:	f04f 0b00 	mov.w	fp, #0
 800898e:	f1c3 0301 	rsb	r3, r3, #1
 8008992:	4605      	mov	r5, r0
 8008994:	f8cd 9010 	str.w	r9, [sp, #16]
 8008998:	46da      	mov	sl, fp
 800899a:	9308      	str	r3, [sp, #32]
 800899c:	42b7      	cmp	r7, r6
 800899e:	d33b      	bcc.n	8008a18 <__gethex+0x1ee>
 80089a0:	9804      	ldr	r0, [sp, #16]
 80089a2:	f840 ab04 	str.w	sl, [r0], #4
 80089a6:	eba0 0009 	sub.w	r0, r0, r9
 80089aa:	1080      	asrs	r0, r0, #2
 80089ac:	6128      	str	r0, [r5, #16]
 80089ae:	0147      	lsls	r7, r0, #5
 80089b0:	4650      	mov	r0, sl
 80089b2:	f000 fb85 	bl	80090c0 <__hi0bits>
 80089b6:	f8d8 6000 	ldr.w	r6, [r8]
 80089ba:	1a3f      	subs	r7, r7, r0
 80089bc:	42b7      	cmp	r7, r6
 80089be:	dd64      	ble.n	8008a8a <__gethex+0x260>
 80089c0:	1bbf      	subs	r7, r7, r6
 80089c2:	4639      	mov	r1, r7
 80089c4:	4628      	mov	r0, r5
 80089c6:	f000 fe95 	bl	80096f4 <__any_on>
 80089ca:	4682      	mov	sl, r0
 80089cc:	b178      	cbz	r0, 80089ee <__gethex+0x1c4>
 80089ce:	1e7b      	subs	r3, r7, #1
 80089d0:	1159      	asrs	r1, r3, #5
 80089d2:	f003 021f 	and.w	r2, r3, #31
 80089d6:	f04f 0a01 	mov.w	sl, #1
 80089da:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80089de:	fa0a f202 	lsl.w	r2, sl, r2
 80089e2:	420a      	tst	r2, r1
 80089e4:	d003      	beq.n	80089ee <__gethex+0x1c4>
 80089e6:	4553      	cmp	r3, sl
 80089e8:	dc46      	bgt.n	8008a78 <__gethex+0x24e>
 80089ea:	f04f 0a02 	mov.w	sl, #2
 80089ee:	4639      	mov	r1, r7
 80089f0:	4628      	mov	r0, r5
 80089f2:	f7ff fecb 	bl	800878c <rshift>
 80089f6:	443c      	add	r4, r7
 80089f8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80089fc:	42a3      	cmp	r3, r4
 80089fe:	da52      	bge.n	8008aa6 <__gethex+0x27c>
 8008a00:	4629      	mov	r1, r5
 8008a02:	9802      	ldr	r0, [sp, #8]
 8008a04:	f000 facc 	bl	8008fa0 <_Bfree>
 8008a08:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	6013      	str	r3, [r2, #0]
 8008a0e:	27a3      	movs	r7, #163	; 0xa3
 8008a10:	e793      	b.n	800893a <__gethex+0x110>
 8008a12:	3101      	adds	r1, #1
 8008a14:	105b      	asrs	r3, r3, #1
 8008a16:	e7b0      	b.n	800897a <__gethex+0x150>
 8008a18:	1e73      	subs	r3, r6, #1
 8008a1a:	9305      	str	r3, [sp, #20]
 8008a1c:	9a07      	ldr	r2, [sp, #28]
 8008a1e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d018      	beq.n	8008a58 <__gethex+0x22e>
 8008a26:	f1bb 0f20 	cmp.w	fp, #32
 8008a2a:	d107      	bne.n	8008a3c <__gethex+0x212>
 8008a2c:	9b04      	ldr	r3, [sp, #16]
 8008a2e:	f8c3 a000 	str.w	sl, [r3]
 8008a32:	3304      	adds	r3, #4
 8008a34:	f04f 0a00 	mov.w	sl, #0
 8008a38:	9304      	str	r3, [sp, #16]
 8008a3a:	46d3      	mov	fp, sl
 8008a3c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008a40:	f7ff fede 	bl	8008800 <__hexdig_fun>
 8008a44:	f000 000f 	and.w	r0, r0, #15
 8008a48:	fa00 f00b 	lsl.w	r0, r0, fp
 8008a4c:	ea4a 0a00 	orr.w	sl, sl, r0
 8008a50:	f10b 0b04 	add.w	fp, fp, #4
 8008a54:	9b05      	ldr	r3, [sp, #20]
 8008a56:	e00d      	b.n	8008a74 <__gethex+0x24a>
 8008a58:	9b05      	ldr	r3, [sp, #20]
 8008a5a:	9a08      	ldr	r2, [sp, #32]
 8008a5c:	4413      	add	r3, r2
 8008a5e:	42bb      	cmp	r3, r7
 8008a60:	d3e1      	bcc.n	8008a26 <__gethex+0x1fc>
 8008a62:	4618      	mov	r0, r3
 8008a64:	9a01      	ldr	r2, [sp, #4]
 8008a66:	9903      	ldr	r1, [sp, #12]
 8008a68:	9309      	str	r3, [sp, #36]	; 0x24
 8008a6a:	f001 f872 	bl	8009b52 <strncmp>
 8008a6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a70:	2800      	cmp	r0, #0
 8008a72:	d1d8      	bne.n	8008a26 <__gethex+0x1fc>
 8008a74:	461e      	mov	r6, r3
 8008a76:	e791      	b.n	800899c <__gethex+0x172>
 8008a78:	1eb9      	subs	r1, r7, #2
 8008a7a:	4628      	mov	r0, r5
 8008a7c:	f000 fe3a 	bl	80096f4 <__any_on>
 8008a80:	2800      	cmp	r0, #0
 8008a82:	d0b2      	beq.n	80089ea <__gethex+0x1c0>
 8008a84:	f04f 0a03 	mov.w	sl, #3
 8008a88:	e7b1      	b.n	80089ee <__gethex+0x1c4>
 8008a8a:	da09      	bge.n	8008aa0 <__gethex+0x276>
 8008a8c:	1bf7      	subs	r7, r6, r7
 8008a8e:	4629      	mov	r1, r5
 8008a90:	463a      	mov	r2, r7
 8008a92:	9802      	ldr	r0, [sp, #8]
 8008a94:	f000 fc50 	bl	8009338 <__lshift>
 8008a98:	1be4      	subs	r4, r4, r7
 8008a9a:	4605      	mov	r5, r0
 8008a9c:	f100 0914 	add.w	r9, r0, #20
 8008aa0:	f04f 0a00 	mov.w	sl, #0
 8008aa4:	e7a8      	b.n	80089f8 <__gethex+0x1ce>
 8008aa6:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008aaa:	42a0      	cmp	r0, r4
 8008aac:	dd6a      	ble.n	8008b84 <__gethex+0x35a>
 8008aae:	1b04      	subs	r4, r0, r4
 8008ab0:	42a6      	cmp	r6, r4
 8008ab2:	dc2e      	bgt.n	8008b12 <__gethex+0x2e8>
 8008ab4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008ab8:	2b02      	cmp	r3, #2
 8008aba:	d022      	beq.n	8008b02 <__gethex+0x2d8>
 8008abc:	2b03      	cmp	r3, #3
 8008abe:	d024      	beq.n	8008b0a <__gethex+0x2e0>
 8008ac0:	2b01      	cmp	r3, #1
 8008ac2:	d115      	bne.n	8008af0 <__gethex+0x2c6>
 8008ac4:	42a6      	cmp	r6, r4
 8008ac6:	d113      	bne.n	8008af0 <__gethex+0x2c6>
 8008ac8:	2e01      	cmp	r6, #1
 8008aca:	dc0b      	bgt.n	8008ae4 <__gethex+0x2ba>
 8008acc:	9a06      	ldr	r2, [sp, #24]
 8008ace:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008ad2:	6013      	str	r3, [r2, #0]
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	612b      	str	r3, [r5, #16]
 8008ad8:	f8c9 3000 	str.w	r3, [r9]
 8008adc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008ade:	2762      	movs	r7, #98	; 0x62
 8008ae0:	601d      	str	r5, [r3, #0]
 8008ae2:	e72a      	b.n	800893a <__gethex+0x110>
 8008ae4:	1e71      	subs	r1, r6, #1
 8008ae6:	4628      	mov	r0, r5
 8008ae8:	f000 fe04 	bl	80096f4 <__any_on>
 8008aec:	2800      	cmp	r0, #0
 8008aee:	d1ed      	bne.n	8008acc <__gethex+0x2a2>
 8008af0:	4629      	mov	r1, r5
 8008af2:	9802      	ldr	r0, [sp, #8]
 8008af4:	f000 fa54 	bl	8008fa0 <_Bfree>
 8008af8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008afa:	2300      	movs	r3, #0
 8008afc:	6013      	str	r3, [r2, #0]
 8008afe:	2750      	movs	r7, #80	; 0x50
 8008b00:	e71b      	b.n	800893a <__gethex+0x110>
 8008b02:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d0e1      	beq.n	8008acc <__gethex+0x2a2>
 8008b08:	e7f2      	b.n	8008af0 <__gethex+0x2c6>
 8008b0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d1dd      	bne.n	8008acc <__gethex+0x2a2>
 8008b10:	e7ee      	b.n	8008af0 <__gethex+0x2c6>
 8008b12:	1e67      	subs	r7, r4, #1
 8008b14:	f1ba 0f00 	cmp.w	sl, #0
 8008b18:	d131      	bne.n	8008b7e <__gethex+0x354>
 8008b1a:	b127      	cbz	r7, 8008b26 <__gethex+0x2fc>
 8008b1c:	4639      	mov	r1, r7
 8008b1e:	4628      	mov	r0, r5
 8008b20:	f000 fde8 	bl	80096f4 <__any_on>
 8008b24:	4682      	mov	sl, r0
 8008b26:	117a      	asrs	r2, r7, #5
 8008b28:	2301      	movs	r3, #1
 8008b2a:	f007 071f 	and.w	r7, r7, #31
 8008b2e:	fa03 f707 	lsl.w	r7, r3, r7
 8008b32:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8008b36:	4621      	mov	r1, r4
 8008b38:	421f      	tst	r7, r3
 8008b3a:	4628      	mov	r0, r5
 8008b3c:	bf18      	it	ne
 8008b3e:	f04a 0a02 	orrne.w	sl, sl, #2
 8008b42:	1b36      	subs	r6, r6, r4
 8008b44:	f7ff fe22 	bl	800878c <rshift>
 8008b48:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8008b4c:	2702      	movs	r7, #2
 8008b4e:	f1ba 0f00 	cmp.w	sl, #0
 8008b52:	d048      	beq.n	8008be6 <__gethex+0x3bc>
 8008b54:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008b58:	2b02      	cmp	r3, #2
 8008b5a:	d015      	beq.n	8008b88 <__gethex+0x35e>
 8008b5c:	2b03      	cmp	r3, #3
 8008b5e:	d017      	beq.n	8008b90 <__gethex+0x366>
 8008b60:	2b01      	cmp	r3, #1
 8008b62:	d109      	bne.n	8008b78 <__gethex+0x34e>
 8008b64:	f01a 0f02 	tst.w	sl, #2
 8008b68:	d006      	beq.n	8008b78 <__gethex+0x34e>
 8008b6a:	f8d9 3000 	ldr.w	r3, [r9]
 8008b6e:	ea4a 0a03 	orr.w	sl, sl, r3
 8008b72:	f01a 0f01 	tst.w	sl, #1
 8008b76:	d10e      	bne.n	8008b96 <__gethex+0x36c>
 8008b78:	f047 0710 	orr.w	r7, r7, #16
 8008b7c:	e033      	b.n	8008be6 <__gethex+0x3bc>
 8008b7e:	f04f 0a01 	mov.w	sl, #1
 8008b82:	e7d0      	b.n	8008b26 <__gethex+0x2fc>
 8008b84:	2701      	movs	r7, #1
 8008b86:	e7e2      	b.n	8008b4e <__gethex+0x324>
 8008b88:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b8a:	f1c3 0301 	rsb	r3, r3, #1
 8008b8e:	9315      	str	r3, [sp, #84]	; 0x54
 8008b90:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d0f0      	beq.n	8008b78 <__gethex+0x34e>
 8008b96:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8008b9a:	f105 0314 	add.w	r3, r5, #20
 8008b9e:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8008ba2:	eb03 010a 	add.w	r1, r3, sl
 8008ba6:	f04f 0c00 	mov.w	ip, #0
 8008baa:	4618      	mov	r0, r3
 8008bac:	f853 2b04 	ldr.w	r2, [r3], #4
 8008bb0:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008bb4:	d01c      	beq.n	8008bf0 <__gethex+0x3c6>
 8008bb6:	3201      	adds	r2, #1
 8008bb8:	6002      	str	r2, [r0, #0]
 8008bba:	2f02      	cmp	r7, #2
 8008bbc:	f105 0314 	add.w	r3, r5, #20
 8008bc0:	d138      	bne.n	8008c34 <__gethex+0x40a>
 8008bc2:	f8d8 2000 	ldr.w	r2, [r8]
 8008bc6:	3a01      	subs	r2, #1
 8008bc8:	42b2      	cmp	r2, r6
 8008bca:	d10a      	bne.n	8008be2 <__gethex+0x3b8>
 8008bcc:	1171      	asrs	r1, r6, #5
 8008bce:	2201      	movs	r2, #1
 8008bd0:	f006 061f 	and.w	r6, r6, #31
 8008bd4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008bd8:	fa02 f606 	lsl.w	r6, r2, r6
 8008bdc:	421e      	tst	r6, r3
 8008bde:	bf18      	it	ne
 8008be0:	4617      	movne	r7, r2
 8008be2:	f047 0720 	orr.w	r7, r7, #32
 8008be6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008be8:	601d      	str	r5, [r3, #0]
 8008bea:	9b06      	ldr	r3, [sp, #24]
 8008bec:	601c      	str	r4, [r3, #0]
 8008bee:	e6a4      	b.n	800893a <__gethex+0x110>
 8008bf0:	4299      	cmp	r1, r3
 8008bf2:	f843 cc04 	str.w	ip, [r3, #-4]
 8008bf6:	d8d8      	bhi.n	8008baa <__gethex+0x380>
 8008bf8:	68ab      	ldr	r3, [r5, #8]
 8008bfa:	4599      	cmp	r9, r3
 8008bfc:	db12      	blt.n	8008c24 <__gethex+0x3fa>
 8008bfe:	6869      	ldr	r1, [r5, #4]
 8008c00:	9802      	ldr	r0, [sp, #8]
 8008c02:	3101      	adds	r1, #1
 8008c04:	f000 f998 	bl	8008f38 <_Balloc>
 8008c08:	692a      	ldr	r2, [r5, #16]
 8008c0a:	3202      	adds	r2, #2
 8008c0c:	f105 010c 	add.w	r1, r5, #12
 8008c10:	4683      	mov	fp, r0
 8008c12:	0092      	lsls	r2, r2, #2
 8008c14:	300c      	adds	r0, #12
 8008c16:	f000 f969 	bl	8008eec <memcpy>
 8008c1a:	4629      	mov	r1, r5
 8008c1c:	9802      	ldr	r0, [sp, #8]
 8008c1e:	f000 f9bf 	bl	8008fa0 <_Bfree>
 8008c22:	465d      	mov	r5, fp
 8008c24:	692b      	ldr	r3, [r5, #16]
 8008c26:	1c5a      	adds	r2, r3, #1
 8008c28:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008c2c:	612a      	str	r2, [r5, #16]
 8008c2e:	2201      	movs	r2, #1
 8008c30:	615a      	str	r2, [r3, #20]
 8008c32:	e7c2      	b.n	8008bba <__gethex+0x390>
 8008c34:	692a      	ldr	r2, [r5, #16]
 8008c36:	454a      	cmp	r2, r9
 8008c38:	dd0b      	ble.n	8008c52 <__gethex+0x428>
 8008c3a:	2101      	movs	r1, #1
 8008c3c:	4628      	mov	r0, r5
 8008c3e:	f7ff fda5 	bl	800878c <rshift>
 8008c42:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008c46:	3401      	adds	r4, #1
 8008c48:	42a3      	cmp	r3, r4
 8008c4a:	f6ff aed9 	blt.w	8008a00 <__gethex+0x1d6>
 8008c4e:	2701      	movs	r7, #1
 8008c50:	e7c7      	b.n	8008be2 <__gethex+0x3b8>
 8008c52:	f016 061f 	ands.w	r6, r6, #31
 8008c56:	d0fa      	beq.n	8008c4e <__gethex+0x424>
 8008c58:	449a      	add	sl, r3
 8008c5a:	f1c6 0620 	rsb	r6, r6, #32
 8008c5e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008c62:	f000 fa2d 	bl	80090c0 <__hi0bits>
 8008c66:	42b0      	cmp	r0, r6
 8008c68:	dbe7      	blt.n	8008c3a <__gethex+0x410>
 8008c6a:	e7f0      	b.n	8008c4e <__gethex+0x424>

08008c6c <L_shift>:
 8008c6c:	f1c2 0208 	rsb	r2, r2, #8
 8008c70:	0092      	lsls	r2, r2, #2
 8008c72:	b570      	push	{r4, r5, r6, lr}
 8008c74:	f1c2 0620 	rsb	r6, r2, #32
 8008c78:	6843      	ldr	r3, [r0, #4]
 8008c7a:	6804      	ldr	r4, [r0, #0]
 8008c7c:	fa03 f506 	lsl.w	r5, r3, r6
 8008c80:	432c      	orrs	r4, r5
 8008c82:	40d3      	lsrs	r3, r2
 8008c84:	6004      	str	r4, [r0, #0]
 8008c86:	f840 3f04 	str.w	r3, [r0, #4]!
 8008c8a:	4288      	cmp	r0, r1
 8008c8c:	d3f4      	bcc.n	8008c78 <L_shift+0xc>
 8008c8e:	bd70      	pop	{r4, r5, r6, pc}

08008c90 <__match>:
 8008c90:	b530      	push	{r4, r5, lr}
 8008c92:	6803      	ldr	r3, [r0, #0]
 8008c94:	3301      	adds	r3, #1
 8008c96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c9a:	b914      	cbnz	r4, 8008ca2 <__match+0x12>
 8008c9c:	6003      	str	r3, [r0, #0]
 8008c9e:	2001      	movs	r0, #1
 8008ca0:	bd30      	pop	{r4, r5, pc}
 8008ca2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ca6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008caa:	2d19      	cmp	r5, #25
 8008cac:	bf98      	it	ls
 8008cae:	3220      	addls	r2, #32
 8008cb0:	42a2      	cmp	r2, r4
 8008cb2:	d0f0      	beq.n	8008c96 <__match+0x6>
 8008cb4:	2000      	movs	r0, #0
 8008cb6:	e7f3      	b.n	8008ca0 <__match+0x10>

08008cb8 <__hexnan>:
 8008cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cbc:	680b      	ldr	r3, [r1, #0]
 8008cbe:	6801      	ldr	r1, [r0, #0]
 8008cc0:	115f      	asrs	r7, r3, #5
 8008cc2:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8008cc6:	f013 031f 	ands.w	r3, r3, #31
 8008cca:	b087      	sub	sp, #28
 8008ccc:	bf18      	it	ne
 8008cce:	3704      	addne	r7, #4
 8008cd0:	2500      	movs	r5, #0
 8008cd2:	1f3e      	subs	r6, r7, #4
 8008cd4:	4682      	mov	sl, r0
 8008cd6:	4690      	mov	r8, r2
 8008cd8:	9301      	str	r3, [sp, #4]
 8008cda:	f847 5c04 	str.w	r5, [r7, #-4]
 8008cde:	46b1      	mov	r9, r6
 8008ce0:	4634      	mov	r4, r6
 8008ce2:	9502      	str	r5, [sp, #8]
 8008ce4:	46ab      	mov	fp, r5
 8008ce6:	784a      	ldrb	r2, [r1, #1]
 8008ce8:	1c4b      	adds	r3, r1, #1
 8008cea:	9303      	str	r3, [sp, #12]
 8008cec:	b342      	cbz	r2, 8008d40 <__hexnan+0x88>
 8008cee:	4610      	mov	r0, r2
 8008cf0:	9105      	str	r1, [sp, #20]
 8008cf2:	9204      	str	r2, [sp, #16]
 8008cf4:	f7ff fd84 	bl	8008800 <__hexdig_fun>
 8008cf8:	2800      	cmp	r0, #0
 8008cfa:	d143      	bne.n	8008d84 <__hexnan+0xcc>
 8008cfc:	9a04      	ldr	r2, [sp, #16]
 8008cfe:	9905      	ldr	r1, [sp, #20]
 8008d00:	2a20      	cmp	r2, #32
 8008d02:	d818      	bhi.n	8008d36 <__hexnan+0x7e>
 8008d04:	9b02      	ldr	r3, [sp, #8]
 8008d06:	459b      	cmp	fp, r3
 8008d08:	dd13      	ble.n	8008d32 <__hexnan+0x7a>
 8008d0a:	454c      	cmp	r4, r9
 8008d0c:	d206      	bcs.n	8008d1c <__hexnan+0x64>
 8008d0e:	2d07      	cmp	r5, #7
 8008d10:	dc04      	bgt.n	8008d1c <__hexnan+0x64>
 8008d12:	462a      	mov	r2, r5
 8008d14:	4649      	mov	r1, r9
 8008d16:	4620      	mov	r0, r4
 8008d18:	f7ff ffa8 	bl	8008c6c <L_shift>
 8008d1c:	4544      	cmp	r4, r8
 8008d1e:	d944      	bls.n	8008daa <__hexnan+0xf2>
 8008d20:	2300      	movs	r3, #0
 8008d22:	f1a4 0904 	sub.w	r9, r4, #4
 8008d26:	f844 3c04 	str.w	r3, [r4, #-4]
 8008d2a:	f8cd b008 	str.w	fp, [sp, #8]
 8008d2e:	464c      	mov	r4, r9
 8008d30:	461d      	mov	r5, r3
 8008d32:	9903      	ldr	r1, [sp, #12]
 8008d34:	e7d7      	b.n	8008ce6 <__hexnan+0x2e>
 8008d36:	2a29      	cmp	r2, #41	; 0x29
 8008d38:	d14a      	bne.n	8008dd0 <__hexnan+0x118>
 8008d3a:	3102      	adds	r1, #2
 8008d3c:	f8ca 1000 	str.w	r1, [sl]
 8008d40:	f1bb 0f00 	cmp.w	fp, #0
 8008d44:	d044      	beq.n	8008dd0 <__hexnan+0x118>
 8008d46:	454c      	cmp	r4, r9
 8008d48:	d206      	bcs.n	8008d58 <__hexnan+0xa0>
 8008d4a:	2d07      	cmp	r5, #7
 8008d4c:	dc04      	bgt.n	8008d58 <__hexnan+0xa0>
 8008d4e:	462a      	mov	r2, r5
 8008d50:	4649      	mov	r1, r9
 8008d52:	4620      	mov	r0, r4
 8008d54:	f7ff ff8a 	bl	8008c6c <L_shift>
 8008d58:	4544      	cmp	r4, r8
 8008d5a:	d928      	bls.n	8008dae <__hexnan+0xf6>
 8008d5c:	4643      	mov	r3, r8
 8008d5e:	f854 2b04 	ldr.w	r2, [r4], #4
 8008d62:	f843 2b04 	str.w	r2, [r3], #4
 8008d66:	42a6      	cmp	r6, r4
 8008d68:	d2f9      	bcs.n	8008d5e <__hexnan+0xa6>
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	f843 2b04 	str.w	r2, [r3], #4
 8008d70:	429e      	cmp	r6, r3
 8008d72:	d2fb      	bcs.n	8008d6c <__hexnan+0xb4>
 8008d74:	6833      	ldr	r3, [r6, #0]
 8008d76:	b91b      	cbnz	r3, 8008d80 <__hexnan+0xc8>
 8008d78:	4546      	cmp	r6, r8
 8008d7a:	d127      	bne.n	8008dcc <__hexnan+0x114>
 8008d7c:	2301      	movs	r3, #1
 8008d7e:	6033      	str	r3, [r6, #0]
 8008d80:	2005      	movs	r0, #5
 8008d82:	e026      	b.n	8008dd2 <__hexnan+0x11a>
 8008d84:	3501      	adds	r5, #1
 8008d86:	2d08      	cmp	r5, #8
 8008d88:	f10b 0b01 	add.w	fp, fp, #1
 8008d8c:	dd06      	ble.n	8008d9c <__hexnan+0xe4>
 8008d8e:	4544      	cmp	r4, r8
 8008d90:	d9cf      	bls.n	8008d32 <__hexnan+0x7a>
 8008d92:	2300      	movs	r3, #0
 8008d94:	f844 3c04 	str.w	r3, [r4, #-4]
 8008d98:	2501      	movs	r5, #1
 8008d9a:	3c04      	subs	r4, #4
 8008d9c:	6822      	ldr	r2, [r4, #0]
 8008d9e:	f000 000f 	and.w	r0, r0, #15
 8008da2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008da6:	6020      	str	r0, [r4, #0]
 8008da8:	e7c3      	b.n	8008d32 <__hexnan+0x7a>
 8008daa:	2508      	movs	r5, #8
 8008dac:	e7c1      	b.n	8008d32 <__hexnan+0x7a>
 8008dae:	9b01      	ldr	r3, [sp, #4]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d0df      	beq.n	8008d74 <__hexnan+0xbc>
 8008db4:	f04f 32ff 	mov.w	r2, #4294967295
 8008db8:	f1c3 0320 	rsb	r3, r3, #32
 8008dbc:	fa22 f303 	lsr.w	r3, r2, r3
 8008dc0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008dc4:	401a      	ands	r2, r3
 8008dc6:	f847 2c04 	str.w	r2, [r7, #-4]
 8008dca:	e7d3      	b.n	8008d74 <__hexnan+0xbc>
 8008dcc:	3e04      	subs	r6, #4
 8008dce:	e7d1      	b.n	8008d74 <__hexnan+0xbc>
 8008dd0:	2004      	movs	r0, #4
 8008dd2:	b007      	add	sp, #28
 8008dd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008dd8 <__locale_ctype_ptr_l>:
 8008dd8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008ddc:	4770      	bx	lr

08008dde <__localeconv_l>:
 8008dde:	30f0      	adds	r0, #240	; 0xf0
 8008de0:	4770      	bx	lr
	...

08008de4 <_localeconv_r>:
 8008de4:	4b04      	ldr	r3, [pc, #16]	; (8008df8 <_localeconv_r+0x14>)
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	6a18      	ldr	r0, [r3, #32]
 8008dea:	4b04      	ldr	r3, [pc, #16]	; (8008dfc <_localeconv_r+0x18>)
 8008dec:	2800      	cmp	r0, #0
 8008dee:	bf08      	it	eq
 8008df0:	4618      	moveq	r0, r3
 8008df2:	30f0      	adds	r0, #240	; 0xf0
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop
 8008df8:	2000000c 	.word	0x2000000c
 8008dfc:	20000070 	.word	0x20000070

08008e00 <__swhatbuf_r>:
 8008e00:	b570      	push	{r4, r5, r6, lr}
 8008e02:	460e      	mov	r6, r1
 8008e04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e08:	2900      	cmp	r1, #0
 8008e0a:	b096      	sub	sp, #88	; 0x58
 8008e0c:	4614      	mov	r4, r2
 8008e0e:	461d      	mov	r5, r3
 8008e10:	da07      	bge.n	8008e22 <__swhatbuf_r+0x22>
 8008e12:	2300      	movs	r3, #0
 8008e14:	602b      	str	r3, [r5, #0]
 8008e16:	89b3      	ldrh	r3, [r6, #12]
 8008e18:	061a      	lsls	r2, r3, #24
 8008e1a:	d410      	bmi.n	8008e3e <__swhatbuf_r+0x3e>
 8008e1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e20:	e00e      	b.n	8008e40 <__swhatbuf_r+0x40>
 8008e22:	466a      	mov	r2, sp
 8008e24:	f000 fed6 	bl	8009bd4 <_fstat_r>
 8008e28:	2800      	cmp	r0, #0
 8008e2a:	dbf2      	blt.n	8008e12 <__swhatbuf_r+0x12>
 8008e2c:	9a01      	ldr	r2, [sp, #4]
 8008e2e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008e32:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008e36:	425a      	negs	r2, r3
 8008e38:	415a      	adcs	r2, r3
 8008e3a:	602a      	str	r2, [r5, #0]
 8008e3c:	e7ee      	b.n	8008e1c <__swhatbuf_r+0x1c>
 8008e3e:	2340      	movs	r3, #64	; 0x40
 8008e40:	2000      	movs	r0, #0
 8008e42:	6023      	str	r3, [r4, #0]
 8008e44:	b016      	add	sp, #88	; 0x58
 8008e46:	bd70      	pop	{r4, r5, r6, pc}

08008e48 <__smakebuf_r>:
 8008e48:	898b      	ldrh	r3, [r1, #12]
 8008e4a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008e4c:	079d      	lsls	r5, r3, #30
 8008e4e:	4606      	mov	r6, r0
 8008e50:	460c      	mov	r4, r1
 8008e52:	d507      	bpl.n	8008e64 <__smakebuf_r+0x1c>
 8008e54:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008e58:	6023      	str	r3, [r4, #0]
 8008e5a:	6123      	str	r3, [r4, #16]
 8008e5c:	2301      	movs	r3, #1
 8008e5e:	6163      	str	r3, [r4, #20]
 8008e60:	b002      	add	sp, #8
 8008e62:	bd70      	pop	{r4, r5, r6, pc}
 8008e64:	ab01      	add	r3, sp, #4
 8008e66:	466a      	mov	r2, sp
 8008e68:	f7ff ffca 	bl	8008e00 <__swhatbuf_r>
 8008e6c:	9900      	ldr	r1, [sp, #0]
 8008e6e:	4605      	mov	r5, r0
 8008e70:	4630      	mov	r0, r6
 8008e72:	f7fc fcc9 	bl	8005808 <_malloc_r>
 8008e76:	b948      	cbnz	r0, 8008e8c <__smakebuf_r+0x44>
 8008e78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e7c:	059a      	lsls	r2, r3, #22
 8008e7e:	d4ef      	bmi.n	8008e60 <__smakebuf_r+0x18>
 8008e80:	f023 0303 	bic.w	r3, r3, #3
 8008e84:	f043 0302 	orr.w	r3, r3, #2
 8008e88:	81a3      	strh	r3, [r4, #12]
 8008e8a:	e7e3      	b.n	8008e54 <__smakebuf_r+0xc>
 8008e8c:	4b0d      	ldr	r3, [pc, #52]	; (8008ec4 <__smakebuf_r+0x7c>)
 8008e8e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008e90:	89a3      	ldrh	r3, [r4, #12]
 8008e92:	6020      	str	r0, [r4, #0]
 8008e94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e98:	81a3      	strh	r3, [r4, #12]
 8008e9a:	9b00      	ldr	r3, [sp, #0]
 8008e9c:	6163      	str	r3, [r4, #20]
 8008e9e:	9b01      	ldr	r3, [sp, #4]
 8008ea0:	6120      	str	r0, [r4, #16]
 8008ea2:	b15b      	cbz	r3, 8008ebc <__smakebuf_r+0x74>
 8008ea4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ea8:	4630      	mov	r0, r6
 8008eaa:	f000 fea5 	bl	8009bf8 <_isatty_r>
 8008eae:	b128      	cbz	r0, 8008ebc <__smakebuf_r+0x74>
 8008eb0:	89a3      	ldrh	r3, [r4, #12]
 8008eb2:	f023 0303 	bic.w	r3, r3, #3
 8008eb6:	f043 0301 	orr.w	r3, r3, #1
 8008eba:	81a3      	strh	r3, [r4, #12]
 8008ebc:	89a3      	ldrh	r3, [r4, #12]
 8008ebe:	431d      	orrs	r5, r3
 8008ec0:	81a5      	strh	r5, [r4, #12]
 8008ec2:	e7cd      	b.n	8008e60 <__smakebuf_r+0x18>
 8008ec4:	08008641 	.word	0x08008641

08008ec8 <__ascii_mbtowc>:
 8008ec8:	b082      	sub	sp, #8
 8008eca:	b901      	cbnz	r1, 8008ece <__ascii_mbtowc+0x6>
 8008ecc:	a901      	add	r1, sp, #4
 8008ece:	b142      	cbz	r2, 8008ee2 <__ascii_mbtowc+0x1a>
 8008ed0:	b14b      	cbz	r3, 8008ee6 <__ascii_mbtowc+0x1e>
 8008ed2:	7813      	ldrb	r3, [r2, #0]
 8008ed4:	600b      	str	r3, [r1, #0]
 8008ed6:	7812      	ldrb	r2, [r2, #0]
 8008ed8:	1c10      	adds	r0, r2, #0
 8008eda:	bf18      	it	ne
 8008edc:	2001      	movne	r0, #1
 8008ede:	b002      	add	sp, #8
 8008ee0:	4770      	bx	lr
 8008ee2:	4610      	mov	r0, r2
 8008ee4:	e7fb      	b.n	8008ede <__ascii_mbtowc+0x16>
 8008ee6:	f06f 0001 	mvn.w	r0, #1
 8008eea:	e7f8      	b.n	8008ede <__ascii_mbtowc+0x16>

08008eec <memcpy>:
 8008eec:	b510      	push	{r4, lr}
 8008eee:	1e43      	subs	r3, r0, #1
 8008ef0:	440a      	add	r2, r1
 8008ef2:	4291      	cmp	r1, r2
 8008ef4:	d100      	bne.n	8008ef8 <memcpy+0xc>
 8008ef6:	bd10      	pop	{r4, pc}
 8008ef8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008efc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f00:	e7f7      	b.n	8008ef2 <memcpy+0x6>

08008f02 <memmove>:
 8008f02:	4288      	cmp	r0, r1
 8008f04:	b510      	push	{r4, lr}
 8008f06:	eb01 0302 	add.w	r3, r1, r2
 8008f0a:	d807      	bhi.n	8008f1c <memmove+0x1a>
 8008f0c:	1e42      	subs	r2, r0, #1
 8008f0e:	4299      	cmp	r1, r3
 8008f10:	d00a      	beq.n	8008f28 <memmove+0x26>
 8008f12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f16:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008f1a:	e7f8      	b.n	8008f0e <memmove+0xc>
 8008f1c:	4283      	cmp	r3, r0
 8008f1e:	d9f5      	bls.n	8008f0c <memmove+0xa>
 8008f20:	1881      	adds	r1, r0, r2
 8008f22:	1ad2      	subs	r2, r2, r3
 8008f24:	42d3      	cmn	r3, r2
 8008f26:	d100      	bne.n	8008f2a <memmove+0x28>
 8008f28:	bd10      	pop	{r4, pc}
 8008f2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008f2e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008f32:	e7f7      	b.n	8008f24 <memmove+0x22>

08008f34 <__malloc_lock>:
 8008f34:	4770      	bx	lr

08008f36 <__malloc_unlock>:
 8008f36:	4770      	bx	lr

08008f38 <_Balloc>:
 8008f38:	b570      	push	{r4, r5, r6, lr}
 8008f3a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008f3c:	4604      	mov	r4, r0
 8008f3e:	460e      	mov	r6, r1
 8008f40:	b93d      	cbnz	r5, 8008f52 <_Balloc+0x1a>
 8008f42:	2010      	movs	r0, #16
 8008f44:	f7fc fc02 	bl	800574c <malloc>
 8008f48:	6260      	str	r0, [r4, #36]	; 0x24
 8008f4a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008f4e:	6005      	str	r5, [r0, #0]
 8008f50:	60c5      	str	r5, [r0, #12]
 8008f52:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008f54:	68eb      	ldr	r3, [r5, #12]
 8008f56:	b183      	cbz	r3, 8008f7a <_Balloc+0x42>
 8008f58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f5a:	68db      	ldr	r3, [r3, #12]
 8008f5c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008f60:	b9b8      	cbnz	r0, 8008f92 <_Balloc+0x5a>
 8008f62:	2101      	movs	r1, #1
 8008f64:	fa01 f506 	lsl.w	r5, r1, r6
 8008f68:	1d6a      	adds	r2, r5, #5
 8008f6a:	0092      	lsls	r2, r2, #2
 8008f6c:	4620      	mov	r0, r4
 8008f6e:	f000 fbe2 	bl	8009736 <_calloc_r>
 8008f72:	b160      	cbz	r0, 8008f8e <_Balloc+0x56>
 8008f74:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008f78:	e00e      	b.n	8008f98 <_Balloc+0x60>
 8008f7a:	2221      	movs	r2, #33	; 0x21
 8008f7c:	2104      	movs	r1, #4
 8008f7e:	4620      	mov	r0, r4
 8008f80:	f000 fbd9 	bl	8009736 <_calloc_r>
 8008f84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f86:	60e8      	str	r0, [r5, #12]
 8008f88:	68db      	ldr	r3, [r3, #12]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d1e4      	bne.n	8008f58 <_Balloc+0x20>
 8008f8e:	2000      	movs	r0, #0
 8008f90:	bd70      	pop	{r4, r5, r6, pc}
 8008f92:	6802      	ldr	r2, [r0, #0]
 8008f94:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008f98:	2300      	movs	r3, #0
 8008f9a:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f9e:	e7f7      	b.n	8008f90 <_Balloc+0x58>

08008fa0 <_Bfree>:
 8008fa0:	b570      	push	{r4, r5, r6, lr}
 8008fa2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008fa4:	4606      	mov	r6, r0
 8008fa6:	460d      	mov	r5, r1
 8008fa8:	b93c      	cbnz	r4, 8008fba <_Bfree+0x1a>
 8008faa:	2010      	movs	r0, #16
 8008fac:	f7fc fbce 	bl	800574c <malloc>
 8008fb0:	6270      	str	r0, [r6, #36]	; 0x24
 8008fb2:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008fb6:	6004      	str	r4, [r0, #0]
 8008fb8:	60c4      	str	r4, [r0, #12]
 8008fba:	b13d      	cbz	r5, 8008fcc <_Bfree+0x2c>
 8008fbc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008fbe:	686a      	ldr	r2, [r5, #4]
 8008fc0:	68db      	ldr	r3, [r3, #12]
 8008fc2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008fc6:	6029      	str	r1, [r5, #0]
 8008fc8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008fcc:	bd70      	pop	{r4, r5, r6, pc}

08008fce <__multadd>:
 8008fce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fd2:	690d      	ldr	r5, [r1, #16]
 8008fd4:	461f      	mov	r7, r3
 8008fd6:	4606      	mov	r6, r0
 8008fd8:	460c      	mov	r4, r1
 8008fda:	f101 0c14 	add.w	ip, r1, #20
 8008fde:	2300      	movs	r3, #0
 8008fe0:	f8dc 0000 	ldr.w	r0, [ip]
 8008fe4:	b281      	uxth	r1, r0
 8008fe6:	fb02 7101 	mla	r1, r2, r1, r7
 8008fea:	0c0f      	lsrs	r7, r1, #16
 8008fec:	0c00      	lsrs	r0, r0, #16
 8008fee:	fb02 7000 	mla	r0, r2, r0, r7
 8008ff2:	b289      	uxth	r1, r1
 8008ff4:	3301      	adds	r3, #1
 8008ff6:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008ffa:	429d      	cmp	r5, r3
 8008ffc:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009000:	f84c 1b04 	str.w	r1, [ip], #4
 8009004:	dcec      	bgt.n	8008fe0 <__multadd+0x12>
 8009006:	b1d7      	cbz	r7, 800903e <__multadd+0x70>
 8009008:	68a3      	ldr	r3, [r4, #8]
 800900a:	42ab      	cmp	r3, r5
 800900c:	dc12      	bgt.n	8009034 <__multadd+0x66>
 800900e:	6861      	ldr	r1, [r4, #4]
 8009010:	4630      	mov	r0, r6
 8009012:	3101      	adds	r1, #1
 8009014:	f7ff ff90 	bl	8008f38 <_Balloc>
 8009018:	6922      	ldr	r2, [r4, #16]
 800901a:	3202      	adds	r2, #2
 800901c:	f104 010c 	add.w	r1, r4, #12
 8009020:	4680      	mov	r8, r0
 8009022:	0092      	lsls	r2, r2, #2
 8009024:	300c      	adds	r0, #12
 8009026:	f7ff ff61 	bl	8008eec <memcpy>
 800902a:	4621      	mov	r1, r4
 800902c:	4630      	mov	r0, r6
 800902e:	f7ff ffb7 	bl	8008fa0 <_Bfree>
 8009032:	4644      	mov	r4, r8
 8009034:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009038:	3501      	adds	r5, #1
 800903a:	615f      	str	r7, [r3, #20]
 800903c:	6125      	str	r5, [r4, #16]
 800903e:	4620      	mov	r0, r4
 8009040:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009044 <__s2b>:
 8009044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009048:	460c      	mov	r4, r1
 800904a:	4615      	mov	r5, r2
 800904c:	461f      	mov	r7, r3
 800904e:	2209      	movs	r2, #9
 8009050:	3308      	adds	r3, #8
 8009052:	4606      	mov	r6, r0
 8009054:	fb93 f3f2 	sdiv	r3, r3, r2
 8009058:	2100      	movs	r1, #0
 800905a:	2201      	movs	r2, #1
 800905c:	429a      	cmp	r2, r3
 800905e:	db20      	blt.n	80090a2 <__s2b+0x5e>
 8009060:	4630      	mov	r0, r6
 8009062:	f7ff ff69 	bl	8008f38 <_Balloc>
 8009066:	9b08      	ldr	r3, [sp, #32]
 8009068:	6143      	str	r3, [r0, #20]
 800906a:	2d09      	cmp	r5, #9
 800906c:	f04f 0301 	mov.w	r3, #1
 8009070:	6103      	str	r3, [r0, #16]
 8009072:	dd19      	ble.n	80090a8 <__s2b+0x64>
 8009074:	f104 0809 	add.w	r8, r4, #9
 8009078:	46c1      	mov	r9, r8
 800907a:	442c      	add	r4, r5
 800907c:	f819 3b01 	ldrb.w	r3, [r9], #1
 8009080:	4601      	mov	r1, r0
 8009082:	3b30      	subs	r3, #48	; 0x30
 8009084:	220a      	movs	r2, #10
 8009086:	4630      	mov	r0, r6
 8009088:	f7ff ffa1 	bl	8008fce <__multadd>
 800908c:	45a1      	cmp	r9, r4
 800908e:	d1f5      	bne.n	800907c <__s2b+0x38>
 8009090:	eb08 0405 	add.w	r4, r8, r5
 8009094:	3c08      	subs	r4, #8
 8009096:	1b2d      	subs	r5, r5, r4
 8009098:	1963      	adds	r3, r4, r5
 800909a:	42bb      	cmp	r3, r7
 800909c:	db07      	blt.n	80090ae <__s2b+0x6a>
 800909e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090a2:	0052      	lsls	r2, r2, #1
 80090a4:	3101      	adds	r1, #1
 80090a6:	e7d9      	b.n	800905c <__s2b+0x18>
 80090a8:	340a      	adds	r4, #10
 80090aa:	2509      	movs	r5, #9
 80090ac:	e7f3      	b.n	8009096 <__s2b+0x52>
 80090ae:	f814 3b01 	ldrb.w	r3, [r4], #1
 80090b2:	4601      	mov	r1, r0
 80090b4:	3b30      	subs	r3, #48	; 0x30
 80090b6:	220a      	movs	r2, #10
 80090b8:	4630      	mov	r0, r6
 80090ba:	f7ff ff88 	bl	8008fce <__multadd>
 80090be:	e7eb      	b.n	8009098 <__s2b+0x54>

080090c0 <__hi0bits>:
 80090c0:	0c02      	lsrs	r2, r0, #16
 80090c2:	0412      	lsls	r2, r2, #16
 80090c4:	4603      	mov	r3, r0
 80090c6:	b9b2      	cbnz	r2, 80090f6 <__hi0bits+0x36>
 80090c8:	0403      	lsls	r3, r0, #16
 80090ca:	2010      	movs	r0, #16
 80090cc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80090d0:	bf04      	itt	eq
 80090d2:	021b      	lsleq	r3, r3, #8
 80090d4:	3008      	addeq	r0, #8
 80090d6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80090da:	bf04      	itt	eq
 80090dc:	011b      	lsleq	r3, r3, #4
 80090de:	3004      	addeq	r0, #4
 80090e0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80090e4:	bf04      	itt	eq
 80090e6:	009b      	lsleq	r3, r3, #2
 80090e8:	3002      	addeq	r0, #2
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	db06      	blt.n	80090fc <__hi0bits+0x3c>
 80090ee:	005b      	lsls	r3, r3, #1
 80090f0:	d503      	bpl.n	80090fa <__hi0bits+0x3a>
 80090f2:	3001      	adds	r0, #1
 80090f4:	4770      	bx	lr
 80090f6:	2000      	movs	r0, #0
 80090f8:	e7e8      	b.n	80090cc <__hi0bits+0xc>
 80090fa:	2020      	movs	r0, #32
 80090fc:	4770      	bx	lr

080090fe <__lo0bits>:
 80090fe:	6803      	ldr	r3, [r0, #0]
 8009100:	f013 0207 	ands.w	r2, r3, #7
 8009104:	4601      	mov	r1, r0
 8009106:	d00b      	beq.n	8009120 <__lo0bits+0x22>
 8009108:	07da      	lsls	r2, r3, #31
 800910a:	d423      	bmi.n	8009154 <__lo0bits+0x56>
 800910c:	0798      	lsls	r0, r3, #30
 800910e:	bf49      	itett	mi
 8009110:	085b      	lsrmi	r3, r3, #1
 8009112:	089b      	lsrpl	r3, r3, #2
 8009114:	2001      	movmi	r0, #1
 8009116:	600b      	strmi	r3, [r1, #0]
 8009118:	bf5c      	itt	pl
 800911a:	600b      	strpl	r3, [r1, #0]
 800911c:	2002      	movpl	r0, #2
 800911e:	4770      	bx	lr
 8009120:	b298      	uxth	r0, r3
 8009122:	b9a8      	cbnz	r0, 8009150 <__lo0bits+0x52>
 8009124:	0c1b      	lsrs	r3, r3, #16
 8009126:	2010      	movs	r0, #16
 8009128:	f013 0fff 	tst.w	r3, #255	; 0xff
 800912c:	bf04      	itt	eq
 800912e:	0a1b      	lsreq	r3, r3, #8
 8009130:	3008      	addeq	r0, #8
 8009132:	071a      	lsls	r2, r3, #28
 8009134:	bf04      	itt	eq
 8009136:	091b      	lsreq	r3, r3, #4
 8009138:	3004      	addeq	r0, #4
 800913a:	079a      	lsls	r2, r3, #30
 800913c:	bf04      	itt	eq
 800913e:	089b      	lsreq	r3, r3, #2
 8009140:	3002      	addeq	r0, #2
 8009142:	07da      	lsls	r2, r3, #31
 8009144:	d402      	bmi.n	800914c <__lo0bits+0x4e>
 8009146:	085b      	lsrs	r3, r3, #1
 8009148:	d006      	beq.n	8009158 <__lo0bits+0x5a>
 800914a:	3001      	adds	r0, #1
 800914c:	600b      	str	r3, [r1, #0]
 800914e:	4770      	bx	lr
 8009150:	4610      	mov	r0, r2
 8009152:	e7e9      	b.n	8009128 <__lo0bits+0x2a>
 8009154:	2000      	movs	r0, #0
 8009156:	4770      	bx	lr
 8009158:	2020      	movs	r0, #32
 800915a:	4770      	bx	lr

0800915c <__i2b>:
 800915c:	b510      	push	{r4, lr}
 800915e:	460c      	mov	r4, r1
 8009160:	2101      	movs	r1, #1
 8009162:	f7ff fee9 	bl	8008f38 <_Balloc>
 8009166:	2201      	movs	r2, #1
 8009168:	6144      	str	r4, [r0, #20]
 800916a:	6102      	str	r2, [r0, #16]
 800916c:	bd10      	pop	{r4, pc}

0800916e <__multiply>:
 800916e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009172:	4614      	mov	r4, r2
 8009174:	690a      	ldr	r2, [r1, #16]
 8009176:	6923      	ldr	r3, [r4, #16]
 8009178:	429a      	cmp	r2, r3
 800917a:	bfb8      	it	lt
 800917c:	460b      	movlt	r3, r1
 800917e:	4688      	mov	r8, r1
 8009180:	bfbc      	itt	lt
 8009182:	46a0      	movlt	r8, r4
 8009184:	461c      	movlt	r4, r3
 8009186:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800918a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800918e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009192:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009196:	eb07 0609 	add.w	r6, r7, r9
 800919a:	42b3      	cmp	r3, r6
 800919c:	bfb8      	it	lt
 800919e:	3101      	addlt	r1, #1
 80091a0:	f7ff feca 	bl	8008f38 <_Balloc>
 80091a4:	f100 0514 	add.w	r5, r0, #20
 80091a8:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80091ac:	462b      	mov	r3, r5
 80091ae:	2200      	movs	r2, #0
 80091b0:	4573      	cmp	r3, lr
 80091b2:	d316      	bcc.n	80091e2 <__multiply+0x74>
 80091b4:	f104 0214 	add.w	r2, r4, #20
 80091b8:	f108 0114 	add.w	r1, r8, #20
 80091bc:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80091c0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80091c4:	9300      	str	r3, [sp, #0]
 80091c6:	9b00      	ldr	r3, [sp, #0]
 80091c8:	9201      	str	r2, [sp, #4]
 80091ca:	4293      	cmp	r3, r2
 80091cc:	d80c      	bhi.n	80091e8 <__multiply+0x7a>
 80091ce:	2e00      	cmp	r6, #0
 80091d0:	dd03      	ble.n	80091da <__multiply+0x6c>
 80091d2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d05d      	beq.n	8009296 <__multiply+0x128>
 80091da:	6106      	str	r6, [r0, #16]
 80091dc:	b003      	add	sp, #12
 80091de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091e2:	f843 2b04 	str.w	r2, [r3], #4
 80091e6:	e7e3      	b.n	80091b0 <__multiply+0x42>
 80091e8:	f8b2 b000 	ldrh.w	fp, [r2]
 80091ec:	f1bb 0f00 	cmp.w	fp, #0
 80091f0:	d023      	beq.n	800923a <__multiply+0xcc>
 80091f2:	4689      	mov	r9, r1
 80091f4:	46ac      	mov	ip, r5
 80091f6:	f04f 0800 	mov.w	r8, #0
 80091fa:	f859 4b04 	ldr.w	r4, [r9], #4
 80091fe:	f8dc a000 	ldr.w	sl, [ip]
 8009202:	b2a3      	uxth	r3, r4
 8009204:	fa1f fa8a 	uxth.w	sl, sl
 8009208:	fb0b a303 	mla	r3, fp, r3, sl
 800920c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009210:	f8dc 4000 	ldr.w	r4, [ip]
 8009214:	4443      	add	r3, r8
 8009216:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800921a:	fb0b 840a 	mla	r4, fp, sl, r8
 800921e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009222:	46e2      	mov	sl, ip
 8009224:	b29b      	uxth	r3, r3
 8009226:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800922a:	454f      	cmp	r7, r9
 800922c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009230:	f84a 3b04 	str.w	r3, [sl], #4
 8009234:	d82b      	bhi.n	800928e <__multiply+0x120>
 8009236:	f8cc 8004 	str.w	r8, [ip, #4]
 800923a:	9b01      	ldr	r3, [sp, #4]
 800923c:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8009240:	3204      	adds	r2, #4
 8009242:	f1ba 0f00 	cmp.w	sl, #0
 8009246:	d020      	beq.n	800928a <__multiply+0x11c>
 8009248:	682b      	ldr	r3, [r5, #0]
 800924a:	4689      	mov	r9, r1
 800924c:	46a8      	mov	r8, r5
 800924e:	f04f 0b00 	mov.w	fp, #0
 8009252:	f8b9 c000 	ldrh.w	ip, [r9]
 8009256:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800925a:	fb0a 440c 	mla	r4, sl, ip, r4
 800925e:	445c      	add	r4, fp
 8009260:	46c4      	mov	ip, r8
 8009262:	b29b      	uxth	r3, r3
 8009264:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009268:	f84c 3b04 	str.w	r3, [ip], #4
 800926c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009270:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8009274:	0c1b      	lsrs	r3, r3, #16
 8009276:	fb0a b303 	mla	r3, sl, r3, fp
 800927a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800927e:	454f      	cmp	r7, r9
 8009280:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8009284:	d805      	bhi.n	8009292 <__multiply+0x124>
 8009286:	f8c8 3004 	str.w	r3, [r8, #4]
 800928a:	3504      	adds	r5, #4
 800928c:	e79b      	b.n	80091c6 <__multiply+0x58>
 800928e:	46d4      	mov	ip, sl
 8009290:	e7b3      	b.n	80091fa <__multiply+0x8c>
 8009292:	46e0      	mov	r8, ip
 8009294:	e7dd      	b.n	8009252 <__multiply+0xe4>
 8009296:	3e01      	subs	r6, #1
 8009298:	e799      	b.n	80091ce <__multiply+0x60>
	...

0800929c <__pow5mult>:
 800929c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092a0:	4615      	mov	r5, r2
 80092a2:	f012 0203 	ands.w	r2, r2, #3
 80092a6:	4606      	mov	r6, r0
 80092a8:	460f      	mov	r7, r1
 80092aa:	d007      	beq.n	80092bc <__pow5mult+0x20>
 80092ac:	3a01      	subs	r2, #1
 80092ae:	4c21      	ldr	r4, [pc, #132]	; (8009334 <__pow5mult+0x98>)
 80092b0:	2300      	movs	r3, #0
 80092b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80092b6:	f7ff fe8a 	bl	8008fce <__multadd>
 80092ba:	4607      	mov	r7, r0
 80092bc:	10ad      	asrs	r5, r5, #2
 80092be:	d035      	beq.n	800932c <__pow5mult+0x90>
 80092c0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80092c2:	b93c      	cbnz	r4, 80092d4 <__pow5mult+0x38>
 80092c4:	2010      	movs	r0, #16
 80092c6:	f7fc fa41 	bl	800574c <malloc>
 80092ca:	6270      	str	r0, [r6, #36]	; 0x24
 80092cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80092d0:	6004      	str	r4, [r0, #0]
 80092d2:	60c4      	str	r4, [r0, #12]
 80092d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80092d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80092dc:	b94c      	cbnz	r4, 80092f2 <__pow5mult+0x56>
 80092de:	f240 2171 	movw	r1, #625	; 0x271
 80092e2:	4630      	mov	r0, r6
 80092e4:	f7ff ff3a 	bl	800915c <__i2b>
 80092e8:	2300      	movs	r3, #0
 80092ea:	f8c8 0008 	str.w	r0, [r8, #8]
 80092ee:	4604      	mov	r4, r0
 80092f0:	6003      	str	r3, [r0, #0]
 80092f2:	f04f 0800 	mov.w	r8, #0
 80092f6:	07eb      	lsls	r3, r5, #31
 80092f8:	d50a      	bpl.n	8009310 <__pow5mult+0x74>
 80092fa:	4639      	mov	r1, r7
 80092fc:	4622      	mov	r2, r4
 80092fe:	4630      	mov	r0, r6
 8009300:	f7ff ff35 	bl	800916e <__multiply>
 8009304:	4639      	mov	r1, r7
 8009306:	4681      	mov	r9, r0
 8009308:	4630      	mov	r0, r6
 800930a:	f7ff fe49 	bl	8008fa0 <_Bfree>
 800930e:	464f      	mov	r7, r9
 8009310:	106d      	asrs	r5, r5, #1
 8009312:	d00b      	beq.n	800932c <__pow5mult+0x90>
 8009314:	6820      	ldr	r0, [r4, #0]
 8009316:	b938      	cbnz	r0, 8009328 <__pow5mult+0x8c>
 8009318:	4622      	mov	r2, r4
 800931a:	4621      	mov	r1, r4
 800931c:	4630      	mov	r0, r6
 800931e:	f7ff ff26 	bl	800916e <__multiply>
 8009322:	6020      	str	r0, [r4, #0]
 8009324:	f8c0 8000 	str.w	r8, [r0]
 8009328:	4604      	mov	r4, r0
 800932a:	e7e4      	b.n	80092f6 <__pow5mult+0x5a>
 800932c:	4638      	mov	r0, r7
 800932e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009332:	bf00      	nop
 8009334:	0800a570 	.word	0x0800a570

08009338 <__lshift>:
 8009338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800933c:	460c      	mov	r4, r1
 800933e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009342:	6923      	ldr	r3, [r4, #16]
 8009344:	6849      	ldr	r1, [r1, #4]
 8009346:	eb0a 0903 	add.w	r9, sl, r3
 800934a:	68a3      	ldr	r3, [r4, #8]
 800934c:	4607      	mov	r7, r0
 800934e:	4616      	mov	r6, r2
 8009350:	f109 0501 	add.w	r5, r9, #1
 8009354:	42ab      	cmp	r3, r5
 8009356:	db32      	blt.n	80093be <__lshift+0x86>
 8009358:	4638      	mov	r0, r7
 800935a:	f7ff fded 	bl	8008f38 <_Balloc>
 800935e:	2300      	movs	r3, #0
 8009360:	4680      	mov	r8, r0
 8009362:	f100 0114 	add.w	r1, r0, #20
 8009366:	461a      	mov	r2, r3
 8009368:	4553      	cmp	r3, sl
 800936a:	db2b      	blt.n	80093c4 <__lshift+0x8c>
 800936c:	6920      	ldr	r0, [r4, #16]
 800936e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009372:	f104 0314 	add.w	r3, r4, #20
 8009376:	f016 021f 	ands.w	r2, r6, #31
 800937a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800937e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009382:	d025      	beq.n	80093d0 <__lshift+0x98>
 8009384:	f1c2 0e20 	rsb	lr, r2, #32
 8009388:	2000      	movs	r0, #0
 800938a:	681e      	ldr	r6, [r3, #0]
 800938c:	468a      	mov	sl, r1
 800938e:	4096      	lsls	r6, r2
 8009390:	4330      	orrs	r0, r6
 8009392:	f84a 0b04 	str.w	r0, [sl], #4
 8009396:	f853 0b04 	ldr.w	r0, [r3], #4
 800939a:	459c      	cmp	ip, r3
 800939c:	fa20 f00e 	lsr.w	r0, r0, lr
 80093a0:	d814      	bhi.n	80093cc <__lshift+0x94>
 80093a2:	6048      	str	r0, [r1, #4]
 80093a4:	b108      	cbz	r0, 80093aa <__lshift+0x72>
 80093a6:	f109 0502 	add.w	r5, r9, #2
 80093aa:	3d01      	subs	r5, #1
 80093ac:	4638      	mov	r0, r7
 80093ae:	f8c8 5010 	str.w	r5, [r8, #16]
 80093b2:	4621      	mov	r1, r4
 80093b4:	f7ff fdf4 	bl	8008fa0 <_Bfree>
 80093b8:	4640      	mov	r0, r8
 80093ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093be:	3101      	adds	r1, #1
 80093c0:	005b      	lsls	r3, r3, #1
 80093c2:	e7c7      	b.n	8009354 <__lshift+0x1c>
 80093c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80093c8:	3301      	adds	r3, #1
 80093ca:	e7cd      	b.n	8009368 <__lshift+0x30>
 80093cc:	4651      	mov	r1, sl
 80093ce:	e7dc      	b.n	800938a <__lshift+0x52>
 80093d0:	3904      	subs	r1, #4
 80093d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80093d6:	f841 2f04 	str.w	r2, [r1, #4]!
 80093da:	459c      	cmp	ip, r3
 80093dc:	d8f9      	bhi.n	80093d2 <__lshift+0x9a>
 80093de:	e7e4      	b.n	80093aa <__lshift+0x72>

080093e0 <__mcmp>:
 80093e0:	6903      	ldr	r3, [r0, #16]
 80093e2:	690a      	ldr	r2, [r1, #16]
 80093e4:	1a9b      	subs	r3, r3, r2
 80093e6:	b530      	push	{r4, r5, lr}
 80093e8:	d10c      	bne.n	8009404 <__mcmp+0x24>
 80093ea:	0092      	lsls	r2, r2, #2
 80093ec:	3014      	adds	r0, #20
 80093ee:	3114      	adds	r1, #20
 80093f0:	1884      	adds	r4, r0, r2
 80093f2:	4411      	add	r1, r2
 80093f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80093f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80093fc:	4295      	cmp	r5, r2
 80093fe:	d003      	beq.n	8009408 <__mcmp+0x28>
 8009400:	d305      	bcc.n	800940e <__mcmp+0x2e>
 8009402:	2301      	movs	r3, #1
 8009404:	4618      	mov	r0, r3
 8009406:	bd30      	pop	{r4, r5, pc}
 8009408:	42a0      	cmp	r0, r4
 800940a:	d3f3      	bcc.n	80093f4 <__mcmp+0x14>
 800940c:	e7fa      	b.n	8009404 <__mcmp+0x24>
 800940e:	f04f 33ff 	mov.w	r3, #4294967295
 8009412:	e7f7      	b.n	8009404 <__mcmp+0x24>

08009414 <__mdiff>:
 8009414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009418:	460d      	mov	r5, r1
 800941a:	4607      	mov	r7, r0
 800941c:	4611      	mov	r1, r2
 800941e:	4628      	mov	r0, r5
 8009420:	4614      	mov	r4, r2
 8009422:	f7ff ffdd 	bl	80093e0 <__mcmp>
 8009426:	1e06      	subs	r6, r0, #0
 8009428:	d108      	bne.n	800943c <__mdiff+0x28>
 800942a:	4631      	mov	r1, r6
 800942c:	4638      	mov	r0, r7
 800942e:	f7ff fd83 	bl	8008f38 <_Balloc>
 8009432:	2301      	movs	r3, #1
 8009434:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800943c:	bfa4      	itt	ge
 800943e:	4623      	movge	r3, r4
 8009440:	462c      	movge	r4, r5
 8009442:	4638      	mov	r0, r7
 8009444:	6861      	ldr	r1, [r4, #4]
 8009446:	bfa6      	itte	ge
 8009448:	461d      	movge	r5, r3
 800944a:	2600      	movge	r6, #0
 800944c:	2601      	movlt	r6, #1
 800944e:	f7ff fd73 	bl	8008f38 <_Balloc>
 8009452:	692b      	ldr	r3, [r5, #16]
 8009454:	60c6      	str	r6, [r0, #12]
 8009456:	6926      	ldr	r6, [r4, #16]
 8009458:	f105 0914 	add.w	r9, r5, #20
 800945c:	f104 0214 	add.w	r2, r4, #20
 8009460:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009464:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009468:	f100 0514 	add.w	r5, r0, #20
 800946c:	f04f 0e00 	mov.w	lr, #0
 8009470:	f852 ab04 	ldr.w	sl, [r2], #4
 8009474:	f859 4b04 	ldr.w	r4, [r9], #4
 8009478:	fa1e f18a 	uxtah	r1, lr, sl
 800947c:	b2a3      	uxth	r3, r4
 800947e:	1ac9      	subs	r1, r1, r3
 8009480:	0c23      	lsrs	r3, r4, #16
 8009482:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8009486:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800948a:	b289      	uxth	r1, r1
 800948c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009490:	45c8      	cmp	r8, r9
 8009492:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009496:	4694      	mov	ip, r2
 8009498:	f845 3b04 	str.w	r3, [r5], #4
 800949c:	d8e8      	bhi.n	8009470 <__mdiff+0x5c>
 800949e:	45bc      	cmp	ip, r7
 80094a0:	d304      	bcc.n	80094ac <__mdiff+0x98>
 80094a2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80094a6:	b183      	cbz	r3, 80094ca <__mdiff+0xb6>
 80094a8:	6106      	str	r6, [r0, #16]
 80094aa:	e7c5      	b.n	8009438 <__mdiff+0x24>
 80094ac:	f85c 1b04 	ldr.w	r1, [ip], #4
 80094b0:	fa1e f381 	uxtah	r3, lr, r1
 80094b4:	141a      	asrs	r2, r3, #16
 80094b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80094ba:	b29b      	uxth	r3, r3
 80094bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094c0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80094c4:	f845 3b04 	str.w	r3, [r5], #4
 80094c8:	e7e9      	b.n	800949e <__mdiff+0x8a>
 80094ca:	3e01      	subs	r6, #1
 80094cc:	e7e9      	b.n	80094a2 <__mdiff+0x8e>
	...

080094d0 <__ulp>:
 80094d0:	4b12      	ldr	r3, [pc, #72]	; (800951c <__ulp+0x4c>)
 80094d2:	ee10 2a90 	vmov	r2, s1
 80094d6:	401a      	ands	r2, r3
 80094d8:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80094dc:	2b00      	cmp	r3, #0
 80094de:	dd04      	ble.n	80094ea <__ulp+0x1a>
 80094e0:	2000      	movs	r0, #0
 80094e2:	4619      	mov	r1, r3
 80094e4:	ec41 0b10 	vmov	d0, r0, r1
 80094e8:	4770      	bx	lr
 80094ea:	425b      	negs	r3, r3
 80094ec:	151b      	asrs	r3, r3, #20
 80094ee:	2b13      	cmp	r3, #19
 80094f0:	f04f 0000 	mov.w	r0, #0
 80094f4:	f04f 0100 	mov.w	r1, #0
 80094f8:	dc04      	bgt.n	8009504 <__ulp+0x34>
 80094fa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80094fe:	fa42 f103 	asr.w	r1, r2, r3
 8009502:	e7ef      	b.n	80094e4 <__ulp+0x14>
 8009504:	3b14      	subs	r3, #20
 8009506:	2b1e      	cmp	r3, #30
 8009508:	f04f 0201 	mov.w	r2, #1
 800950c:	bfda      	itte	le
 800950e:	f1c3 031f 	rsble	r3, r3, #31
 8009512:	fa02 f303 	lslle.w	r3, r2, r3
 8009516:	4613      	movgt	r3, r2
 8009518:	4618      	mov	r0, r3
 800951a:	e7e3      	b.n	80094e4 <__ulp+0x14>
 800951c:	7ff00000 	.word	0x7ff00000

08009520 <__b2d>:
 8009520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009522:	6905      	ldr	r5, [r0, #16]
 8009524:	f100 0714 	add.w	r7, r0, #20
 8009528:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800952c:	1f2e      	subs	r6, r5, #4
 800952e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009532:	4620      	mov	r0, r4
 8009534:	f7ff fdc4 	bl	80090c0 <__hi0bits>
 8009538:	f1c0 0320 	rsb	r3, r0, #32
 800953c:	280a      	cmp	r0, #10
 800953e:	600b      	str	r3, [r1, #0]
 8009540:	f8df c074 	ldr.w	ip, [pc, #116]	; 80095b8 <__b2d+0x98>
 8009544:	dc14      	bgt.n	8009570 <__b2d+0x50>
 8009546:	f1c0 0e0b 	rsb	lr, r0, #11
 800954a:	fa24 f10e 	lsr.w	r1, r4, lr
 800954e:	42b7      	cmp	r7, r6
 8009550:	ea41 030c 	orr.w	r3, r1, ip
 8009554:	bf34      	ite	cc
 8009556:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800955a:	2100      	movcs	r1, #0
 800955c:	3015      	adds	r0, #21
 800955e:	fa04 f000 	lsl.w	r0, r4, r0
 8009562:	fa21 f10e 	lsr.w	r1, r1, lr
 8009566:	ea40 0201 	orr.w	r2, r0, r1
 800956a:	ec43 2b10 	vmov	d0, r2, r3
 800956e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009570:	42b7      	cmp	r7, r6
 8009572:	bf3a      	itte	cc
 8009574:	f1a5 0608 	subcc.w	r6, r5, #8
 8009578:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800957c:	2100      	movcs	r1, #0
 800957e:	380b      	subs	r0, #11
 8009580:	d015      	beq.n	80095ae <__b2d+0x8e>
 8009582:	4084      	lsls	r4, r0
 8009584:	f1c0 0520 	rsb	r5, r0, #32
 8009588:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800958c:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8009590:	42be      	cmp	r6, r7
 8009592:	fa21 fc05 	lsr.w	ip, r1, r5
 8009596:	ea44 030c 	orr.w	r3, r4, ip
 800959a:	bf8c      	ite	hi
 800959c:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80095a0:	2400      	movls	r4, #0
 80095a2:	fa01 f000 	lsl.w	r0, r1, r0
 80095a6:	40ec      	lsrs	r4, r5
 80095a8:	ea40 0204 	orr.w	r2, r0, r4
 80095ac:	e7dd      	b.n	800956a <__b2d+0x4a>
 80095ae:	ea44 030c 	orr.w	r3, r4, ip
 80095b2:	460a      	mov	r2, r1
 80095b4:	e7d9      	b.n	800956a <__b2d+0x4a>
 80095b6:	bf00      	nop
 80095b8:	3ff00000 	.word	0x3ff00000

080095bc <__d2b>:
 80095bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80095c0:	460e      	mov	r6, r1
 80095c2:	2101      	movs	r1, #1
 80095c4:	ec59 8b10 	vmov	r8, r9, d0
 80095c8:	4615      	mov	r5, r2
 80095ca:	f7ff fcb5 	bl	8008f38 <_Balloc>
 80095ce:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80095d2:	4607      	mov	r7, r0
 80095d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80095d8:	bb34      	cbnz	r4, 8009628 <__d2b+0x6c>
 80095da:	9301      	str	r3, [sp, #4]
 80095dc:	f1b8 0300 	subs.w	r3, r8, #0
 80095e0:	d027      	beq.n	8009632 <__d2b+0x76>
 80095e2:	a802      	add	r0, sp, #8
 80095e4:	f840 3d08 	str.w	r3, [r0, #-8]!
 80095e8:	f7ff fd89 	bl	80090fe <__lo0bits>
 80095ec:	9900      	ldr	r1, [sp, #0]
 80095ee:	b1f0      	cbz	r0, 800962e <__d2b+0x72>
 80095f0:	9a01      	ldr	r2, [sp, #4]
 80095f2:	f1c0 0320 	rsb	r3, r0, #32
 80095f6:	fa02 f303 	lsl.w	r3, r2, r3
 80095fa:	430b      	orrs	r3, r1
 80095fc:	40c2      	lsrs	r2, r0
 80095fe:	617b      	str	r3, [r7, #20]
 8009600:	9201      	str	r2, [sp, #4]
 8009602:	9b01      	ldr	r3, [sp, #4]
 8009604:	61bb      	str	r3, [r7, #24]
 8009606:	2b00      	cmp	r3, #0
 8009608:	bf14      	ite	ne
 800960a:	2102      	movne	r1, #2
 800960c:	2101      	moveq	r1, #1
 800960e:	6139      	str	r1, [r7, #16]
 8009610:	b1c4      	cbz	r4, 8009644 <__d2b+0x88>
 8009612:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009616:	4404      	add	r4, r0
 8009618:	6034      	str	r4, [r6, #0]
 800961a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800961e:	6028      	str	r0, [r5, #0]
 8009620:	4638      	mov	r0, r7
 8009622:	b003      	add	sp, #12
 8009624:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009628:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800962c:	e7d5      	b.n	80095da <__d2b+0x1e>
 800962e:	6179      	str	r1, [r7, #20]
 8009630:	e7e7      	b.n	8009602 <__d2b+0x46>
 8009632:	a801      	add	r0, sp, #4
 8009634:	f7ff fd63 	bl	80090fe <__lo0bits>
 8009638:	9b01      	ldr	r3, [sp, #4]
 800963a:	617b      	str	r3, [r7, #20]
 800963c:	2101      	movs	r1, #1
 800963e:	6139      	str	r1, [r7, #16]
 8009640:	3020      	adds	r0, #32
 8009642:	e7e5      	b.n	8009610 <__d2b+0x54>
 8009644:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009648:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800964c:	6030      	str	r0, [r6, #0]
 800964e:	6918      	ldr	r0, [r3, #16]
 8009650:	f7ff fd36 	bl	80090c0 <__hi0bits>
 8009654:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009658:	e7e1      	b.n	800961e <__d2b+0x62>

0800965a <__ratio>:
 800965a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800965e:	4688      	mov	r8, r1
 8009660:	4669      	mov	r1, sp
 8009662:	4681      	mov	r9, r0
 8009664:	f7ff ff5c 	bl	8009520 <__b2d>
 8009668:	a901      	add	r1, sp, #4
 800966a:	4640      	mov	r0, r8
 800966c:	ec57 6b10 	vmov	r6, r7, d0
 8009670:	f7ff ff56 	bl	8009520 <__b2d>
 8009674:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009678:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800967c:	eba3 0c02 	sub.w	ip, r3, r2
 8009680:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009684:	1a9b      	subs	r3, r3, r2
 8009686:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800968a:	ec5b ab10 	vmov	sl, fp, d0
 800968e:	2b00      	cmp	r3, #0
 8009690:	bfce      	itee	gt
 8009692:	463a      	movgt	r2, r7
 8009694:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009698:	465a      	movle	r2, fp
 800969a:	4659      	mov	r1, fp
 800969c:	463d      	mov	r5, r7
 800969e:	bfd4      	ite	le
 80096a0:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80096a4:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80096a8:	4630      	mov	r0, r6
 80096aa:	ee10 2a10 	vmov	r2, s0
 80096ae:	460b      	mov	r3, r1
 80096b0:	4629      	mov	r1, r5
 80096b2:	f7f7 f8e3 	bl	800087c <__aeabi_ddiv>
 80096b6:	ec41 0b10 	vmov	d0, r0, r1
 80096ba:	b003      	add	sp, #12
 80096bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080096c0 <__copybits>:
 80096c0:	3901      	subs	r1, #1
 80096c2:	b510      	push	{r4, lr}
 80096c4:	1149      	asrs	r1, r1, #5
 80096c6:	6914      	ldr	r4, [r2, #16]
 80096c8:	3101      	adds	r1, #1
 80096ca:	f102 0314 	add.w	r3, r2, #20
 80096ce:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80096d2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80096d6:	42a3      	cmp	r3, r4
 80096d8:	4602      	mov	r2, r0
 80096da:	d303      	bcc.n	80096e4 <__copybits+0x24>
 80096dc:	2300      	movs	r3, #0
 80096de:	428a      	cmp	r2, r1
 80096e0:	d305      	bcc.n	80096ee <__copybits+0x2e>
 80096e2:	bd10      	pop	{r4, pc}
 80096e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80096e8:	f840 2b04 	str.w	r2, [r0], #4
 80096ec:	e7f3      	b.n	80096d6 <__copybits+0x16>
 80096ee:	f842 3b04 	str.w	r3, [r2], #4
 80096f2:	e7f4      	b.n	80096de <__copybits+0x1e>

080096f4 <__any_on>:
 80096f4:	f100 0214 	add.w	r2, r0, #20
 80096f8:	6900      	ldr	r0, [r0, #16]
 80096fa:	114b      	asrs	r3, r1, #5
 80096fc:	4298      	cmp	r0, r3
 80096fe:	b510      	push	{r4, lr}
 8009700:	db11      	blt.n	8009726 <__any_on+0x32>
 8009702:	dd0a      	ble.n	800971a <__any_on+0x26>
 8009704:	f011 011f 	ands.w	r1, r1, #31
 8009708:	d007      	beq.n	800971a <__any_on+0x26>
 800970a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800970e:	fa24 f001 	lsr.w	r0, r4, r1
 8009712:	fa00 f101 	lsl.w	r1, r0, r1
 8009716:	428c      	cmp	r4, r1
 8009718:	d10b      	bne.n	8009732 <__any_on+0x3e>
 800971a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800971e:	4293      	cmp	r3, r2
 8009720:	d803      	bhi.n	800972a <__any_on+0x36>
 8009722:	2000      	movs	r0, #0
 8009724:	bd10      	pop	{r4, pc}
 8009726:	4603      	mov	r3, r0
 8009728:	e7f7      	b.n	800971a <__any_on+0x26>
 800972a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800972e:	2900      	cmp	r1, #0
 8009730:	d0f5      	beq.n	800971e <__any_on+0x2a>
 8009732:	2001      	movs	r0, #1
 8009734:	e7f6      	b.n	8009724 <__any_on+0x30>

08009736 <_calloc_r>:
 8009736:	b538      	push	{r3, r4, r5, lr}
 8009738:	fb02 f401 	mul.w	r4, r2, r1
 800973c:	4621      	mov	r1, r4
 800973e:	f7fc f863 	bl	8005808 <_malloc_r>
 8009742:	4605      	mov	r5, r0
 8009744:	b118      	cbz	r0, 800974e <_calloc_r+0x18>
 8009746:	4622      	mov	r2, r4
 8009748:	2100      	movs	r1, #0
 800974a:	f7fc f807 	bl	800575c <memset>
 800974e:	4628      	mov	r0, r5
 8009750:	bd38      	pop	{r3, r4, r5, pc}

08009752 <_realloc_r>:
 8009752:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009754:	4607      	mov	r7, r0
 8009756:	4614      	mov	r4, r2
 8009758:	460e      	mov	r6, r1
 800975a:	b921      	cbnz	r1, 8009766 <_realloc_r+0x14>
 800975c:	4611      	mov	r1, r2
 800975e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009762:	f7fc b851 	b.w	8005808 <_malloc_r>
 8009766:	b922      	cbnz	r2, 8009772 <_realloc_r+0x20>
 8009768:	f7fc f800 	bl	800576c <_free_r>
 800976c:	4625      	mov	r5, r4
 800976e:	4628      	mov	r0, r5
 8009770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009772:	f000 fa63 	bl	8009c3c <_malloc_usable_size_r>
 8009776:	42a0      	cmp	r0, r4
 8009778:	d20f      	bcs.n	800979a <_realloc_r+0x48>
 800977a:	4621      	mov	r1, r4
 800977c:	4638      	mov	r0, r7
 800977e:	f7fc f843 	bl	8005808 <_malloc_r>
 8009782:	4605      	mov	r5, r0
 8009784:	2800      	cmp	r0, #0
 8009786:	d0f2      	beq.n	800976e <_realloc_r+0x1c>
 8009788:	4631      	mov	r1, r6
 800978a:	4622      	mov	r2, r4
 800978c:	f7ff fbae 	bl	8008eec <memcpy>
 8009790:	4631      	mov	r1, r6
 8009792:	4638      	mov	r0, r7
 8009794:	f7fb ffea 	bl	800576c <_free_r>
 8009798:	e7e9      	b.n	800976e <_realloc_r+0x1c>
 800979a:	4635      	mov	r5, r6
 800979c:	e7e7      	b.n	800976e <_realloc_r+0x1c>

0800979e <__ssputs_r>:
 800979e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097a2:	688e      	ldr	r6, [r1, #8]
 80097a4:	429e      	cmp	r6, r3
 80097a6:	4682      	mov	sl, r0
 80097a8:	460c      	mov	r4, r1
 80097aa:	4690      	mov	r8, r2
 80097ac:	4699      	mov	r9, r3
 80097ae:	d837      	bhi.n	8009820 <__ssputs_r+0x82>
 80097b0:	898a      	ldrh	r2, [r1, #12]
 80097b2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80097b6:	d031      	beq.n	800981c <__ssputs_r+0x7e>
 80097b8:	6825      	ldr	r5, [r4, #0]
 80097ba:	6909      	ldr	r1, [r1, #16]
 80097bc:	1a6f      	subs	r7, r5, r1
 80097be:	6965      	ldr	r5, [r4, #20]
 80097c0:	2302      	movs	r3, #2
 80097c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80097c6:	fb95 f5f3 	sdiv	r5, r5, r3
 80097ca:	f109 0301 	add.w	r3, r9, #1
 80097ce:	443b      	add	r3, r7
 80097d0:	429d      	cmp	r5, r3
 80097d2:	bf38      	it	cc
 80097d4:	461d      	movcc	r5, r3
 80097d6:	0553      	lsls	r3, r2, #21
 80097d8:	d530      	bpl.n	800983c <__ssputs_r+0x9e>
 80097da:	4629      	mov	r1, r5
 80097dc:	f7fc f814 	bl	8005808 <_malloc_r>
 80097e0:	4606      	mov	r6, r0
 80097e2:	b950      	cbnz	r0, 80097fa <__ssputs_r+0x5c>
 80097e4:	230c      	movs	r3, #12
 80097e6:	f8ca 3000 	str.w	r3, [sl]
 80097ea:	89a3      	ldrh	r3, [r4, #12]
 80097ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097f0:	81a3      	strh	r3, [r4, #12]
 80097f2:	f04f 30ff 	mov.w	r0, #4294967295
 80097f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097fa:	463a      	mov	r2, r7
 80097fc:	6921      	ldr	r1, [r4, #16]
 80097fe:	f7ff fb75 	bl	8008eec <memcpy>
 8009802:	89a3      	ldrh	r3, [r4, #12]
 8009804:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009808:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800980c:	81a3      	strh	r3, [r4, #12]
 800980e:	6126      	str	r6, [r4, #16]
 8009810:	6165      	str	r5, [r4, #20]
 8009812:	443e      	add	r6, r7
 8009814:	1bed      	subs	r5, r5, r7
 8009816:	6026      	str	r6, [r4, #0]
 8009818:	60a5      	str	r5, [r4, #8]
 800981a:	464e      	mov	r6, r9
 800981c:	454e      	cmp	r6, r9
 800981e:	d900      	bls.n	8009822 <__ssputs_r+0x84>
 8009820:	464e      	mov	r6, r9
 8009822:	4632      	mov	r2, r6
 8009824:	4641      	mov	r1, r8
 8009826:	6820      	ldr	r0, [r4, #0]
 8009828:	f7ff fb6b 	bl	8008f02 <memmove>
 800982c:	68a3      	ldr	r3, [r4, #8]
 800982e:	1b9b      	subs	r3, r3, r6
 8009830:	60a3      	str	r3, [r4, #8]
 8009832:	6823      	ldr	r3, [r4, #0]
 8009834:	441e      	add	r6, r3
 8009836:	6026      	str	r6, [r4, #0]
 8009838:	2000      	movs	r0, #0
 800983a:	e7dc      	b.n	80097f6 <__ssputs_r+0x58>
 800983c:	462a      	mov	r2, r5
 800983e:	f7ff ff88 	bl	8009752 <_realloc_r>
 8009842:	4606      	mov	r6, r0
 8009844:	2800      	cmp	r0, #0
 8009846:	d1e2      	bne.n	800980e <__ssputs_r+0x70>
 8009848:	6921      	ldr	r1, [r4, #16]
 800984a:	4650      	mov	r0, sl
 800984c:	f7fb ff8e 	bl	800576c <_free_r>
 8009850:	e7c8      	b.n	80097e4 <__ssputs_r+0x46>
	...

08009854 <_svfiprintf_r>:
 8009854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009858:	461d      	mov	r5, r3
 800985a:	898b      	ldrh	r3, [r1, #12]
 800985c:	061f      	lsls	r7, r3, #24
 800985e:	b09d      	sub	sp, #116	; 0x74
 8009860:	4680      	mov	r8, r0
 8009862:	460c      	mov	r4, r1
 8009864:	4616      	mov	r6, r2
 8009866:	d50f      	bpl.n	8009888 <_svfiprintf_r+0x34>
 8009868:	690b      	ldr	r3, [r1, #16]
 800986a:	b96b      	cbnz	r3, 8009888 <_svfiprintf_r+0x34>
 800986c:	2140      	movs	r1, #64	; 0x40
 800986e:	f7fb ffcb 	bl	8005808 <_malloc_r>
 8009872:	6020      	str	r0, [r4, #0]
 8009874:	6120      	str	r0, [r4, #16]
 8009876:	b928      	cbnz	r0, 8009884 <_svfiprintf_r+0x30>
 8009878:	230c      	movs	r3, #12
 800987a:	f8c8 3000 	str.w	r3, [r8]
 800987e:	f04f 30ff 	mov.w	r0, #4294967295
 8009882:	e0c8      	b.n	8009a16 <_svfiprintf_r+0x1c2>
 8009884:	2340      	movs	r3, #64	; 0x40
 8009886:	6163      	str	r3, [r4, #20]
 8009888:	2300      	movs	r3, #0
 800988a:	9309      	str	r3, [sp, #36]	; 0x24
 800988c:	2320      	movs	r3, #32
 800988e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009892:	2330      	movs	r3, #48	; 0x30
 8009894:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009898:	9503      	str	r5, [sp, #12]
 800989a:	f04f 0b01 	mov.w	fp, #1
 800989e:	4637      	mov	r7, r6
 80098a0:	463d      	mov	r5, r7
 80098a2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80098a6:	b10b      	cbz	r3, 80098ac <_svfiprintf_r+0x58>
 80098a8:	2b25      	cmp	r3, #37	; 0x25
 80098aa:	d13e      	bne.n	800992a <_svfiprintf_r+0xd6>
 80098ac:	ebb7 0a06 	subs.w	sl, r7, r6
 80098b0:	d00b      	beq.n	80098ca <_svfiprintf_r+0x76>
 80098b2:	4653      	mov	r3, sl
 80098b4:	4632      	mov	r2, r6
 80098b6:	4621      	mov	r1, r4
 80098b8:	4640      	mov	r0, r8
 80098ba:	f7ff ff70 	bl	800979e <__ssputs_r>
 80098be:	3001      	adds	r0, #1
 80098c0:	f000 80a4 	beq.w	8009a0c <_svfiprintf_r+0x1b8>
 80098c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098c6:	4453      	add	r3, sl
 80098c8:	9309      	str	r3, [sp, #36]	; 0x24
 80098ca:	783b      	ldrb	r3, [r7, #0]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	f000 809d 	beq.w	8009a0c <_svfiprintf_r+0x1b8>
 80098d2:	2300      	movs	r3, #0
 80098d4:	f04f 32ff 	mov.w	r2, #4294967295
 80098d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098dc:	9304      	str	r3, [sp, #16]
 80098de:	9307      	str	r3, [sp, #28]
 80098e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80098e4:	931a      	str	r3, [sp, #104]	; 0x68
 80098e6:	462f      	mov	r7, r5
 80098e8:	2205      	movs	r2, #5
 80098ea:	f817 1b01 	ldrb.w	r1, [r7], #1
 80098ee:	4850      	ldr	r0, [pc, #320]	; (8009a30 <_svfiprintf_r+0x1dc>)
 80098f0:	f7f6 fc8e 	bl	8000210 <memchr>
 80098f4:	9b04      	ldr	r3, [sp, #16]
 80098f6:	b9d0      	cbnz	r0, 800992e <_svfiprintf_r+0xda>
 80098f8:	06d9      	lsls	r1, r3, #27
 80098fa:	bf44      	itt	mi
 80098fc:	2220      	movmi	r2, #32
 80098fe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009902:	071a      	lsls	r2, r3, #28
 8009904:	bf44      	itt	mi
 8009906:	222b      	movmi	r2, #43	; 0x2b
 8009908:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800990c:	782a      	ldrb	r2, [r5, #0]
 800990e:	2a2a      	cmp	r2, #42	; 0x2a
 8009910:	d015      	beq.n	800993e <_svfiprintf_r+0xea>
 8009912:	9a07      	ldr	r2, [sp, #28]
 8009914:	462f      	mov	r7, r5
 8009916:	2000      	movs	r0, #0
 8009918:	250a      	movs	r5, #10
 800991a:	4639      	mov	r1, r7
 800991c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009920:	3b30      	subs	r3, #48	; 0x30
 8009922:	2b09      	cmp	r3, #9
 8009924:	d94d      	bls.n	80099c2 <_svfiprintf_r+0x16e>
 8009926:	b1b8      	cbz	r0, 8009958 <_svfiprintf_r+0x104>
 8009928:	e00f      	b.n	800994a <_svfiprintf_r+0xf6>
 800992a:	462f      	mov	r7, r5
 800992c:	e7b8      	b.n	80098a0 <_svfiprintf_r+0x4c>
 800992e:	4a40      	ldr	r2, [pc, #256]	; (8009a30 <_svfiprintf_r+0x1dc>)
 8009930:	1a80      	subs	r0, r0, r2
 8009932:	fa0b f000 	lsl.w	r0, fp, r0
 8009936:	4318      	orrs	r0, r3
 8009938:	9004      	str	r0, [sp, #16]
 800993a:	463d      	mov	r5, r7
 800993c:	e7d3      	b.n	80098e6 <_svfiprintf_r+0x92>
 800993e:	9a03      	ldr	r2, [sp, #12]
 8009940:	1d11      	adds	r1, r2, #4
 8009942:	6812      	ldr	r2, [r2, #0]
 8009944:	9103      	str	r1, [sp, #12]
 8009946:	2a00      	cmp	r2, #0
 8009948:	db01      	blt.n	800994e <_svfiprintf_r+0xfa>
 800994a:	9207      	str	r2, [sp, #28]
 800994c:	e004      	b.n	8009958 <_svfiprintf_r+0x104>
 800994e:	4252      	negs	r2, r2
 8009950:	f043 0302 	orr.w	r3, r3, #2
 8009954:	9207      	str	r2, [sp, #28]
 8009956:	9304      	str	r3, [sp, #16]
 8009958:	783b      	ldrb	r3, [r7, #0]
 800995a:	2b2e      	cmp	r3, #46	; 0x2e
 800995c:	d10c      	bne.n	8009978 <_svfiprintf_r+0x124>
 800995e:	787b      	ldrb	r3, [r7, #1]
 8009960:	2b2a      	cmp	r3, #42	; 0x2a
 8009962:	d133      	bne.n	80099cc <_svfiprintf_r+0x178>
 8009964:	9b03      	ldr	r3, [sp, #12]
 8009966:	1d1a      	adds	r2, r3, #4
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	9203      	str	r2, [sp, #12]
 800996c:	2b00      	cmp	r3, #0
 800996e:	bfb8      	it	lt
 8009970:	f04f 33ff 	movlt.w	r3, #4294967295
 8009974:	3702      	adds	r7, #2
 8009976:	9305      	str	r3, [sp, #20]
 8009978:	4d2e      	ldr	r5, [pc, #184]	; (8009a34 <_svfiprintf_r+0x1e0>)
 800997a:	7839      	ldrb	r1, [r7, #0]
 800997c:	2203      	movs	r2, #3
 800997e:	4628      	mov	r0, r5
 8009980:	f7f6 fc46 	bl	8000210 <memchr>
 8009984:	b138      	cbz	r0, 8009996 <_svfiprintf_r+0x142>
 8009986:	2340      	movs	r3, #64	; 0x40
 8009988:	1b40      	subs	r0, r0, r5
 800998a:	fa03 f000 	lsl.w	r0, r3, r0
 800998e:	9b04      	ldr	r3, [sp, #16]
 8009990:	4303      	orrs	r3, r0
 8009992:	3701      	adds	r7, #1
 8009994:	9304      	str	r3, [sp, #16]
 8009996:	7839      	ldrb	r1, [r7, #0]
 8009998:	4827      	ldr	r0, [pc, #156]	; (8009a38 <_svfiprintf_r+0x1e4>)
 800999a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800999e:	2206      	movs	r2, #6
 80099a0:	1c7e      	adds	r6, r7, #1
 80099a2:	f7f6 fc35 	bl	8000210 <memchr>
 80099a6:	2800      	cmp	r0, #0
 80099a8:	d038      	beq.n	8009a1c <_svfiprintf_r+0x1c8>
 80099aa:	4b24      	ldr	r3, [pc, #144]	; (8009a3c <_svfiprintf_r+0x1e8>)
 80099ac:	bb13      	cbnz	r3, 80099f4 <_svfiprintf_r+0x1a0>
 80099ae:	9b03      	ldr	r3, [sp, #12]
 80099b0:	3307      	adds	r3, #7
 80099b2:	f023 0307 	bic.w	r3, r3, #7
 80099b6:	3308      	adds	r3, #8
 80099b8:	9303      	str	r3, [sp, #12]
 80099ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099bc:	444b      	add	r3, r9
 80099be:	9309      	str	r3, [sp, #36]	; 0x24
 80099c0:	e76d      	b.n	800989e <_svfiprintf_r+0x4a>
 80099c2:	fb05 3202 	mla	r2, r5, r2, r3
 80099c6:	2001      	movs	r0, #1
 80099c8:	460f      	mov	r7, r1
 80099ca:	e7a6      	b.n	800991a <_svfiprintf_r+0xc6>
 80099cc:	2300      	movs	r3, #0
 80099ce:	3701      	adds	r7, #1
 80099d0:	9305      	str	r3, [sp, #20]
 80099d2:	4619      	mov	r1, r3
 80099d4:	250a      	movs	r5, #10
 80099d6:	4638      	mov	r0, r7
 80099d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099dc:	3a30      	subs	r2, #48	; 0x30
 80099de:	2a09      	cmp	r2, #9
 80099e0:	d903      	bls.n	80099ea <_svfiprintf_r+0x196>
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d0c8      	beq.n	8009978 <_svfiprintf_r+0x124>
 80099e6:	9105      	str	r1, [sp, #20]
 80099e8:	e7c6      	b.n	8009978 <_svfiprintf_r+0x124>
 80099ea:	fb05 2101 	mla	r1, r5, r1, r2
 80099ee:	2301      	movs	r3, #1
 80099f0:	4607      	mov	r7, r0
 80099f2:	e7f0      	b.n	80099d6 <_svfiprintf_r+0x182>
 80099f4:	ab03      	add	r3, sp, #12
 80099f6:	9300      	str	r3, [sp, #0]
 80099f8:	4622      	mov	r2, r4
 80099fa:	4b11      	ldr	r3, [pc, #68]	; (8009a40 <_svfiprintf_r+0x1ec>)
 80099fc:	a904      	add	r1, sp, #16
 80099fe:	4640      	mov	r0, r8
 8009a00:	f7fc f930 	bl	8005c64 <_printf_float>
 8009a04:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009a08:	4681      	mov	r9, r0
 8009a0a:	d1d6      	bne.n	80099ba <_svfiprintf_r+0x166>
 8009a0c:	89a3      	ldrh	r3, [r4, #12]
 8009a0e:	065b      	lsls	r3, r3, #25
 8009a10:	f53f af35 	bmi.w	800987e <_svfiprintf_r+0x2a>
 8009a14:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009a16:	b01d      	add	sp, #116	; 0x74
 8009a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a1c:	ab03      	add	r3, sp, #12
 8009a1e:	9300      	str	r3, [sp, #0]
 8009a20:	4622      	mov	r2, r4
 8009a22:	4b07      	ldr	r3, [pc, #28]	; (8009a40 <_svfiprintf_r+0x1ec>)
 8009a24:	a904      	add	r1, sp, #16
 8009a26:	4640      	mov	r0, r8
 8009a28:	f7fc fbd2 	bl	80061d0 <_printf_i>
 8009a2c:	e7ea      	b.n	8009a04 <_svfiprintf_r+0x1b0>
 8009a2e:	bf00      	nop
 8009a30:	0800a364 	.word	0x0800a364
 8009a34:	0800a36a 	.word	0x0800a36a
 8009a38:	0800a36e 	.word	0x0800a36e
 8009a3c:	08005c65 	.word	0x08005c65
 8009a40:	0800979f 	.word	0x0800979f

08009a44 <_raise_r>:
 8009a44:	291f      	cmp	r1, #31
 8009a46:	b538      	push	{r3, r4, r5, lr}
 8009a48:	4604      	mov	r4, r0
 8009a4a:	460d      	mov	r5, r1
 8009a4c:	d904      	bls.n	8009a58 <_raise_r+0x14>
 8009a4e:	2316      	movs	r3, #22
 8009a50:	6003      	str	r3, [r0, #0]
 8009a52:	f04f 30ff 	mov.w	r0, #4294967295
 8009a56:	bd38      	pop	{r3, r4, r5, pc}
 8009a58:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009a5a:	b112      	cbz	r2, 8009a62 <_raise_r+0x1e>
 8009a5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a60:	b94b      	cbnz	r3, 8009a76 <_raise_r+0x32>
 8009a62:	4620      	mov	r0, r4
 8009a64:	f000 f830 	bl	8009ac8 <_getpid_r>
 8009a68:	462a      	mov	r2, r5
 8009a6a:	4601      	mov	r1, r0
 8009a6c:	4620      	mov	r0, r4
 8009a6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a72:	f000 b817 	b.w	8009aa4 <_kill_r>
 8009a76:	2b01      	cmp	r3, #1
 8009a78:	d00a      	beq.n	8009a90 <_raise_r+0x4c>
 8009a7a:	1c59      	adds	r1, r3, #1
 8009a7c:	d103      	bne.n	8009a86 <_raise_r+0x42>
 8009a7e:	2316      	movs	r3, #22
 8009a80:	6003      	str	r3, [r0, #0]
 8009a82:	2001      	movs	r0, #1
 8009a84:	e7e7      	b.n	8009a56 <_raise_r+0x12>
 8009a86:	2400      	movs	r4, #0
 8009a88:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009a8c:	4628      	mov	r0, r5
 8009a8e:	4798      	blx	r3
 8009a90:	2000      	movs	r0, #0
 8009a92:	e7e0      	b.n	8009a56 <_raise_r+0x12>

08009a94 <raise>:
 8009a94:	4b02      	ldr	r3, [pc, #8]	; (8009aa0 <raise+0xc>)
 8009a96:	4601      	mov	r1, r0
 8009a98:	6818      	ldr	r0, [r3, #0]
 8009a9a:	f7ff bfd3 	b.w	8009a44 <_raise_r>
 8009a9e:	bf00      	nop
 8009aa0:	2000000c 	.word	0x2000000c

08009aa4 <_kill_r>:
 8009aa4:	b538      	push	{r3, r4, r5, lr}
 8009aa6:	4c07      	ldr	r4, [pc, #28]	; (8009ac4 <_kill_r+0x20>)
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	4605      	mov	r5, r0
 8009aac:	4608      	mov	r0, r1
 8009aae:	4611      	mov	r1, r2
 8009ab0:	6023      	str	r3, [r4, #0]
 8009ab2:	f7f8 f8f7 	bl	8001ca4 <_kill>
 8009ab6:	1c43      	adds	r3, r0, #1
 8009ab8:	d102      	bne.n	8009ac0 <_kill_r+0x1c>
 8009aba:	6823      	ldr	r3, [r4, #0]
 8009abc:	b103      	cbz	r3, 8009ac0 <_kill_r+0x1c>
 8009abe:	602b      	str	r3, [r5, #0]
 8009ac0:	bd38      	pop	{r3, r4, r5, pc}
 8009ac2:	bf00      	nop
 8009ac4:	200002e0 	.word	0x200002e0

08009ac8 <_getpid_r>:
 8009ac8:	f7f8 b8e4 	b.w	8001c94 <_getpid>

08009acc <__sread>:
 8009acc:	b510      	push	{r4, lr}
 8009ace:	460c      	mov	r4, r1
 8009ad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ad4:	f000 f8ba 	bl	8009c4c <_read_r>
 8009ad8:	2800      	cmp	r0, #0
 8009ada:	bfab      	itete	ge
 8009adc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009ade:	89a3      	ldrhlt	r3, [r4, #12]
 8009ae0:	181b      	addge	r3, r3, r0
 8009ae2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009ae6:	bfac      	ite	ge
 8009ae8:	6563      	strge	r3, [r4, #84]	; 0x54
 8009aea:	81a3      	strhlt	r3, [r4, #12]
 8009aec:	bd10      	pop	{r4, pc}

08009aee <__swrite>:
 8009aee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009af2:	461f      	mov	r7, r3
 8009af4:	898b      	ldrh	r3, [r1, #12]
 8009af6:	05db      	lsls	r3, r3, #23
 8009af8:	4605      	mov	r5, r0
 8009afa:	460c      	mov	r4, r1
 8009afc:	4616      	mov	r6, r2
 8009afe:	d505      	bpl.n	8009b0c <__swrite+0x1e>
 8009b00:	2302      	movs	r3, #2
 8009b02:	2200      	movs	r2, #0
 8009b04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b08:	f000 f886 	bl	8009c18 <_lseek_r>
 8009b0c:	89a3      	ldrh	r3, [r4, #12]
 8009b0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009b16:	81a3      	strh	r3, [r4, #12]
 8009b18:	4632      	mov	r2, r6
 8009b1a:	463b      	mov	r3, r7
 8009b1c:	4628      	mov	r0, r5
 8009b1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b22:	f000 b835 	b.w	8009b90 <_write_r>

08009b26 <__sseek>:
 8009b26:	b510      	push	{r4, lr}
 8009b28:	460c      	mov	r4, r1
 8009b2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b2e:	f000 f873 	bl	8009c18 <_lseek_r>
 8009b32:	1c43      	adds	r3, r0, #1
 8009b34:	89a3      	ldrh	r3, [r4, #12]
 8009b36:	bf15      	itete	ne
 8009b38:	6560      	strne	r0, [r4, #84]	; 0x54
 8009b3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009b3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009b42:	81a3      	strheq	r3, [r4, #12]
 8009b44:	bf18      	it	ne
 8009b46:	81a3      	strhne	r3, [r4, #12]
 8009b48:	bd10      	pop	{r4, pc}

08009b4a <__sclose>:
 8009b4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b4e:	f000 b831 	b.w	8009bb4 <_close_r>

08009b52 <strncmp>:
 8009b52:	b510      	push	{r4, lr}
 8009b54:	b16a      	cbz	r2, 8009b72 <strncmp+0x20>
 8009b56:	3901      	subs	r1, #1
 8009b58:	1884      	adds	r4, r0, r2
 8009b5a:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009b5e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009b62:	4293      	cmp	r3, r2
 8009b64:	d103      	bne.n	8009b6e <strncmp+0x1c>
 8009b66:	42a0      	cmp	r0, r4
 8009b68:	d001      	beq.n	8009b6e <strncmp+0x1c>
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d1f5      	bne.n	8009b5a <strncmp+0x8>
 8009b6e:	1a98      	subs	r0, r3, r2
 8009b70:	bd10      	pop	{r4, pc}
 8009b72:	4610      	mov	r0, r2
 8009b74:	e7fc      	b.n	8009b70 <strncmp+0x1e>

08009b76 <__ascii_wctomb>:
 8009b76:	b149      	cbz	r1, 8009b8c <__ascii_wctomb+0x16>
 8009b78:	2aff      	cmp	r2, #255	; 0xff
 8009b7a:	bf85      	ittet	hi
 8009b7c:	238a      	movhi	r3, #138	; 0x8a
 8009b7e:	6003      	strhi	r3, [r0, #0]
 8009b80:	700a      	strbls	r2, [r1, #0]
 8009b82:	f04f 30ff 	movhi.w	r0, #4294967295
 8009b86:	bf98      	it	ls
 8009b88:	2001      	movls	r0, #1
 8009b8a:	4770      	bx	lr
 8009b8c:	4608      	mov	r0, r1
 8009b8e:	4770      	bx	lr

08009b90 <_write_r>:
 8009b90:	b538      	push	{r3, r4, r5, lr}
 8009b92:	4c07      	ldr	r4, [pc, #28]	; (8009bb0 <_write_r+0x20>)
 8009b94:	4605      	mov	r5, r0
 8009b96:	4608      	mov	r0, r1
 8009b98:	4611      	mov	r1, r2
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	6022      	str	r2, [r4, #0]
 8009b9e:	461a      	mov	r2, r3
 8009ba0:	f7f8 f8b7 	bl	8001d12 <_write>
 8009ba4:	1c43      	adds	r3, r0, #1
 8009ba6:	d102      	bne.n	8009bae <_write_r+0x1e>
 8009ba8:	6823      	ldr	r3, [r4, #0]
 8009baa:	b103      	cbz	r3, 8009bae <_write_r+0x1e>
 8009bac:	602b      	str	r3, [r5, #0]
 8009bae:	bd38      	pop	{r3, r4, r5, pc}
 8009bb0:	200002e0 	.word	0x200002e0

08009bb4 <_close_r>:
 8009bb4:	b538      	push	{r3, r4, r5, lr}
 8009bb6:	4c06      	ldr	r4, [pc, #24]	; (8009bd0 <_close_r+0x1c>)
 8009bb8:	2300      	movs	r3, #0
 8009bba:	4605      	mov	r5, r0
 8009bbc:	4608      	mov	r0, r1
 8009bbe:	6023      	str	r3, [r4, #0]
 8009bc0:	f7f8 f8c3 	bl	8001d4a <_close>
 8009bc4:	1c43      	adds	r3, r0, #1
 8009bc6:	d102      	bne.n	8009bce <_close_r+0x1a>
 8009bc8:	6823      	ldr	r3, [r4, #0]
 8009bca:	b103      	cbz	r3, 8009bce <_close_r+0x1a>
 8009bcc:	602b      	str	r3, [r5, #0]
 8009bce:	bd38      	pop	{r3, r4, r5, pc}
 8009bd0:	200002e0 	.word	0x200002e0

08009bd4 <_fstat_r>:
 8009bd4:	b538      	push	{r3, r4, r5, lr}
 8009bd6:	4c07      	ldr	r4, [pc, #28]	; (8009bf4 <_fstat_r+0x20>)
 8009bd8:	2300      	movs	r3, #0
 8009bda:	4605      	mov	r5, r0
 8009bdc:	4608      	mov	r0, r1
 8009bde:	4611      	mov	r1, r2
 8009be0:	6023      	str	r3, [r4, #0]
 8009be2:	f7f8 f8be 	bl	8001d62 <_fstat>
 8009be6:	1c43      	adds	r3, r0, #1
 8009be8:	d102      	bne.n	8009bf0 <_fstat_r+0x1c>
 8009bea:	6823      	ldr	r3, [r4, #0]
 8009bec:	b103      	cbz	r3, 8009bf0 <_fstat_r+0x1c>
 8009bee:	602b      	str	r3, [r5, #0]
 8009bf0:	bd38      	pop	{r3, r4, r5, pc}
 8009bf2:	bf00      	nop
 8009bf4:	200002e0 	.word	0x200002e0

08009bf8 <_isatty_r>:
 8009bf8:	b538      	push	{r3, r4, r5, lr}
 8009bfa:	4c06      	ldr	r4, [pc, #24]	; (8009c14 <_isatty_r+0x1c>)
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	4605      	mov	r5, r0
 8009c00:	4608      	mov	r0, r1
 8009c02:	6023      	str	r3, [r4, #0]
 8009c04:	f7f8 f8bd 	bl	8001d82 <_isatty>
 8009c08:	1c43      	adds	r3, r0, #1
 8009c0a:	d102      	bne.n	8009c12 <_isatty_r+0x1a>
 8009c0c:	6823      	ldr	r3, [r4, #0]
 8009c0e:	b103      	cbz	r3, 8009c12 <_isatty_r+0x1a>
 8009c10:	602b      	str	r3, [r5, #0]
 8009c12:	bd38      	pop	{r3, r4, r5, pc}
 8009c14:	200002e0 	.word	0x200002e0

08009c18 <_lseek_r>:
 8009c18:	b538      	push	{r3, r4, r5, lr}
 8009c1a:	4c07      	ldr	r4, [pc, #28]	; (8009c38 <_lseek_r+0x20>)
 8009c1c:	4605      	mov	r5, r0
 8009c1e:	4608      	mov	r0, r1
 8009c20:	4611      	mov	r1, r2
 8009c22:	2200      	movs	r2, #0
 8009c24:	6022      	str	r2, [r4, #0]
 8009c26:	461a      	mov	r2, r3
 8009c28:	f7f8 f8b6 	bl	8001d98 <_lseek>
 8009c2c:	1c43      	adds	r3, r0, #1
 8009c2e:	d102      	bne.n	8009c36 <_lseek_r+0x1e>
 8009c30:	6823      	ldr	r3, [r4, #0]
 8009c32:	b103      	cbz	r3, 8009c36 <_lseek_r+0x1e>
 8009c34:	602b      	str	r3, [r5, #0]
 8009c36:	bd38      	pop	{r3, r4, r5, pc}
 8009c38:	200002e0 	.word	0x200002e0

08009c3c <_malloc_usable_size_r>:
 8009c3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c40:	1f18      	subs	r0, r3, #4
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	bfbc      	itt	lt
 8009c46:	580b      	ldrlt	r3, [r1, r0]
 8009c48:	18c0      	addlt	r0, r0, r3
 8009c4a:	4770      	bx	lr

08009c4c <_read_r>:
 8009c4c:	b538      	push	{r3, r4, r5, lr}
 8009c4e:	4c07      	ldr	r4, [pc, #28]	; (8009c6c <_read_r+0x20>)
 8009c50:	4605      	mov	r5, r0
 8009c52:	4608      	mov	r0, r1
 8009c54:	4611      	mov	r1, r2
 8009c56:	2200      	movs	r2, #0
 8009c58:	6022      	str	r2, [r4, #0]
 8009c5a:	461a      	mov	r2, r3
 8009c5c:	f7f8 f83c 	bl	8001cd8 <_read>
 8009c60:	1c43      	adds	r3, r0, #1
 8009c62:	d102      	bne.n	8009c6a <_read_r+0x1e>
 8009c64:	6823      	ldr	r3, [r4, #0]
 8009c66:	b103      	cbz	r3, 8009c6a <_read_r+0x1e>
 8009c68:	602b      	str	r3, [r5, #0]
 8009c6a:	bd38      	pop	{r3, r4, r5, pc}
 8009c6c:	200002e0 	.word	0x200002e0

08009c70 <_init>:
 8009c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c72:	bf00      	nop
 8009c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c76:	bc08      	pop	{r3}
 8009c78:	469e      	mov	lr, r3
 8009c7a:	4770      	bx	lr

08009c7c <_fini>:
 8009c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c7e:	bf00      	nop
 8009c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c82:	bc08      	pop	{r3}
 8009c84:	469e      	mov	lr, r3
 8009c86:	4770      	bx	lr
