============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  08:56:15 am
  Module:                 FME_INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                        Type          Fanout  Load Slew Delay Arrival   
                                                            (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clock_name)              launch                                            0 R 
U_crtl
  estado_atual_reg[0]/CP                                            0             0 R 
  estado_atual_reg[0]/QN        HS65_LS_DFPRQNX18        1  13.0   36  +171     171 F 
  fopt305/A                                                              +0     171   
  fopt305/Z                     HS65_LS_CNIVX34          3  24.1   26   +30     201 R 
  g201/A                                                                 +0     201   
  g201/Z                        HS65_LS_NAND2X43         1  33.7   35   +38     240 F 
  fopt203/A                                                              +0     240   
  fopt203/Z                     HS65_LS_CNIVX103        14  97.6   31   +34     274 R 
U_crtl/inp_source 
g2473/A                                                                  +0     274   
g2473/Z                         HS65_LS_IVX62            7  67.1   30   +35     310 F 
g2470/A                                                                  +0     310   
g2470/Z                         HS65_LS_IVX71           13 115.9   54   +47     356 R 
g2468/A                                                                  +0     357   
g2468/Z                         HS65_LS_BFX142          16 134.9   35   +69     426 R 
g2135/B                                                                  +0     426   
g2135/Z                         HS65_LS_NAND2AX21        1  17.6   38   +41     467 F 
g1947/B                                                                  +0     468   
g1947/Z                         HS65_LS_NAND2X43         6  62.6   49   +44     512 R 
U_inter/linha[0][5] 
  addinc_PUs[16].U_F2_U_1_U_S0_add_18_16/A[7] 
    g361/A                                                               +0     512   
    g361/Z                      HS65_LS_NAND2X43         5  31.1   34   +47     559 F 
    g347/A                                                               +0     559   
    g347/Z                      HS65_LS_IVX27            1  21.9   34   +35     594 R 
    g320/B                                                               +0     595   
    g320/Z                      HS65_LS_OAI12X49         3  26.9   34   +35     630 F 
    g319/A                                                               +0     630   
    g319/Z                      HS65_LS_IVX18            1  11.8   30   +32     662 R 
    g294/C                                                               +0     662   
    g294/Z                      HS65_LS_OAI12X24         1  11.6   32   +40     702 F 
    g289/B                                                               +0     702   
    g289/Z                      HS65_LS_XOR2X35          3  25.9   34   +82     785 F 
  addinc_PUs[16].U_F2_U_1_U_S0_add_18_16/Z[6] 
  g754/A                                                                 +0     785   
  g754/Z                        HS65_LS_CNIVX27          2  21.3   28   +30     815 R 
  addinc_PUs[16].U_F2_U_1_U_S1_add_18_16/B[6] 
    g423/A                                                               +0     816   
    g423/Z                      HS65_LS_IVX44            1  12.4   14   +20     836 F 
    g405/B                                                               +0     836   
    g405/Z                      HS65_LS_NAND2X29         4  25.3   31   +24     860 R 
    g381/B                                                               +0     860   
    g381/Z                      HS65_LS_NAND2X21         2  12.8   31   +35     895 F 
    g372/A                                                               +0     895   
    g372/Z                      HS65_LS_NAND2AX29        1  22.6   40   +82     976 F 
    g349/B                                                               +0     977   
    g349/Z                      HS65_LS_NAND2X57         5  48.3   32   +36    1013 R 
    g348/A                                                               +0    1013   
    g348/Z                      HS65_LS_IVX53            2  22.9   17   +25    1038 F 
    g339/B                                                               +0    1038   
    g339/Z                      HS65_LS_OAI12X24         1  10.0   37   +29    1068 R 
    g336/B                                                               +0    1068   
    g336/Z                      HS65_LS_XOR2X27          1   6.9   24   +76    1144 F 
  addinc_PUs[16].U_F2_U_1_U_S1_add_18_16/Z[9] 
  csa_tree_PUs_16__U_F2_U_S1_add_18_10_groupi/in_0[9] 
    g498/A0                                                              +0    1144   
    g498/S0                     HS65_LS_HA1X18           1  12.8   30  +107    1251 F 
    g488/CI                                                              +0    1251   
    g488/S0                     HS65_LS_FA1X27           2  24.6   44  +167    1419 R 
    g457/B                                                               +0    1419   
    g457/Z                      HS65_LS_NOR2X38          3  42.7   36   +41    1460 F 
    g422/B                                                               +0    1460   
    g422/Z                      HS65_LS_OAI21X49         3  17.4   40   +40    1501 R 
    g415/B                                                               +0    1501   
    g415/Z                      HS65_LS_AO12X35          2  18.5   26   +68    1569 R 
    g414/A                                                               +0    1569   
    g414/Z                      HS65_LS_IVX35            3  26.5   23   +28    1597 F 
    g406/B                                                               +0    1597   
    g406/Z                      HS65_LS_OAI12X18         1  11.6   44   +37    1634 R 
    g393/B                                                               +0    1634   
    g393/Z                      HS65_LS_NOR2X25          2  14.7   28   +32    1667 F 
    g380/D1                                                              +0    1667   
    g380/Z                      HS65_LS_MUX21I1X18       1  15.7   68   +71    1738 F 
  csa_tree_PUs_16__U_F2_U_S1_add_18_10_groupi/out_0[14] 
U_inter/out_interpolation[48][8] 
clipping[48].U_clip_gte_446_34/A[8] 
  g177/B                                                                 +0    1739   
  g177/Z                        HS65_LS_NOR2X38          1  16.9   40   +46    1785 R 
  g174/C                                                                 +0    1785   
  g174/Z                        HS65_LS_OAI21X37         1  17.6   30   +39    1824 F 
clipping[48].U_clip_gte_446_34/Z 
g1147/A                                                                  +0    1825   
g1147/Z                         HS65_LS_IVX53            8  49.7   35   +35    1860 R 
g1123/B                                                                  +0    1860   
g1123/Z                         HS65_LS_NAND2AX14        1   3.7   22   +29    1889 F 
reg_out_clip_reg[48][0]/D  <<<  HS65_LS_DFPRQX18                         +0    1890   
reg_out_clip_reg[48][0]/CP      setup                               0  +100    1990 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)              capture                                        2090 R 
                                adjustments                            -100    1990   
--------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl/estado_atual_reg[0]/CP
End-point    : reg_out_clip_reg[48][0]/D
