Analysis & Synthesis report for SimptelO9
Sun Mar 24 22:43:14 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "datapath:dpath|ALU_Decoder:alu_decoder"
 10. Port Connectivity Checks: "datapath:dpath|four_to_one_mux:mux_E"
 11. Port Connectivity Checks: "datapath:dpath|SignExtend:sign_extend_B"
 12. Port Connectivity Checks: "datapath:dpath|RAMO9:Memory"
 13. Port Connectivity Checks: "datapath:dpath|two_to_one_mux:mux_A"
 14. Port Connectivity Checks: "datapath:dpath"
 15. Port Connectivity Checks: "control_unit:cunit"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Mar 24 22:43:13 2019       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; SimptelO9                                   ;
; Top-level Entity Name           ; SimptelO9                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 1                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA6F31C6       ;                    ;
; Top-level entity name                                                           ; SimptelO9          ; SimptelO9          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                  ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------+---------+
; RAMO9(4KB).v                     ; yes             ; User Verilog HDL File        ; /h/u11/c7/00/huangk46/Desktop/Simptel-O9/RAMO9(4KB).v         ;         ;
; SimptelO9.v                      ; yes             ; User Verilog HDL File        ; /h/u11/c7/00/huangk46/Desktop/Simptel-O9/SimptelO9.v          ;         ;
; ALU_Decoder.v                    ; yes             ; User Verilog HDL File        ; /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v        ;         ;
; ProgramCounter.v                 ; yes             ; User Verilog HDL File        ; /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ProgramCounter.v     ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File        ; /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU.v                ;         ;
; SignExtend.v                     ; yes             ; User Verilog HDL File        ; /h/u11/c7/00/huangk46/Desktop/Simptel-O9/SignExtend.v         ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File        ; /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v       ;         ;
; datapath.v                       ; yes             ; User Verilog HDL File        ; /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v           ;         ;
; datapath_registers.v             ; yes             ; User Verilog HDL File        ; /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath_registers.v ;         ;
; ShiftLeft.v                      ; yes             ; User Verilog HDL File        ; /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ShiftLeft.v          ;         ;
; simp_prog.mem                    ; yes             ; Auto-Found Unspecified File  ; /h/u11/c7/00/huangk46/Desktop/Simptel-O9/simp_prog.mem        ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimate of Logic utilization (ALMs needed) ; 0        ;
;                                             ;          ;
; Combinational ALUT usage for logic          ; 0        ;
;     -- 7 input functions                    ; 0        ;
;     -- 6 input functions                    ; 0        ;
;     -- 5 input functions                    ; 0        ;
;     -- 4 input functions                    ; 0        ;
;     -- <=3 input functions                  ; 0        ;
;                                             ;          ;
; Dedicated logic registers                   ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 1        ;
;                                             ;          ;
; Total DSP Blocks                            ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1        ;
; Total fan-out                               ; 1        ;
; Average fan-out                             ; 0.50     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |SimptelO9                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 1    ; 0            ; |SimptelO9          ; SimptelO9   ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dpath|ALU_Decoder:alu_decoder"                                                                                                                                                  ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALU_optcode   ; Input ; Warning  ; Input port expression (6 bits) is wider than the input port (1 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Function_code ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                     ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dpath|four_to_one_mux:mux_E"                                                                                                                                                   ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_1[31..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; in_1[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; in_1[2]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; sel         ; Input  ; Warning  ; Input port expression (3 bits) is wider than the input port (2 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dpath|SignExtend:sign_extend_B"                                                                                                                                                ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; to_extend ; Input ; Warning  ; Input port expression (26 bits) is wider than the input port (16 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dpath|RAMO9:Memory"                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "address[31..16]" will be connected to GND. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dpath|two_to_one_mux:mux_A"                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dpath"                                                                                                                                                                           ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MemRead     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; MemRead[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ALUSrcB     ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ALUSrcB[2..2]" will be connected to GND.                                    ;
; reset       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; opCode      ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (1 bits) it drives; bit(s) "opCode[5..1]" have no fanouts                                                          ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:cunit"                                                                                                                                                                       ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; opCode      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "opCode[5..1]" will be connected to GND.                                     ;
; reset       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; PCWriteCond ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "PCWriteCond[1..1]" have no fanouts                                                     ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 1                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Mar 24 22:42:53 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SimptelO9 -c SimptelO9
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file RAMO9(4KB).v
    Info (12023): Found entity 1: RAMO9 File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/RAMO9(4KB).v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SimptelO9.v
    Info (12023): Found entity 1: SimptelO9 File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/SimptelO9.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram65536x32.v
    Info (12023): Found entity 1: ram65536x32 File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ram65536x32.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ALU_Decoder.v
    Info (12023): Found entity 1: ALU_Decoder File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MemoryDataRegister.v
    Info (12023): Found entity 1: MemoryDataRegister File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/MemoryDataRegister.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ProgramCounter.v
    Info (12023): Found entity 1: ProgramCounter File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ProgramCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ALU.v
    Info (12023): Found entity 1: ALU File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SignExtend.v
    Info (12023): Found entity 1: SignExtend File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/SignExtend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 1
Info (12021): Found 7 design units, including 7 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 1
    Info (12023): Found entity 2: And_ File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 181
    Info (12023): Found entity 3: Or_ File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 188
    Info (12023): Found entity 4: two_to_one_mux File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 195
    Info (12023): Found entity 5: three_to_one_mux File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 209
    Info (12023): Found entity 6: two_to_one_mux_5_bit File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 225
    Info (12023): Found entity 7: four_to_one_mux File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 238
Info (12021): Found 2 design units, including 2 entities, in source file datapath_registers.v
    Info (12023): Found entity 1: Instruction_Register File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath_registers.v Line: 1
    Info (12023): Found entity 2: Registers File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath_registers.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file ShiftLeft.v
    Info (12023): Found entity 1: ShiftLeft File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ShiftLeft.v Line: 1
Info (12127): Elaborating entity "SimptelO9" for the top level hierarchy
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:cunit" File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/SimptelO9.v Line: 12
Warning (10858): Verilog HDL warning at control_unit.v(61): object current_state used but never assigned File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 61
Warning (10036): Verilog HDL or VHDL warning at control_unit.v(61): object "next_state" assigned a value but never read File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 61
Info (10264): Verilog HDL Case Statement information at control_unit.v(65): all case item expressions in this case statement are onehot File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 65
Warning (10230): Verilog HDL assignment warning at control_unit.v(84): truncated value with size 4 to match size of target (1) File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 84
Warning (10230): Verilog HDL assignment warning at control_unit.v(112): truncated value with size 6 to match size of target (1) File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 112
Warning (10230): Verilog HDL assignment warning at control_unit.v(118): truncated value with size 6 to match size of target (1) File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 118
Warning (10230): Verilog HDL assignment warning at control_unit.v(124): truncated value with size 6 to match size of target (1) File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 124
Warning (10230): Verilog HDL assignment warning at control_unit.v(130): truncated value with size 6 to match size of target (1) File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 130
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(102): incomplete case statement has no default case item File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 102
Warning (10230): Verilog HDL assignment warning at control_unit.v(170): truncated value with size 6 to match size of target (1) File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 170
Warning (10230): Verilog HDL assignment warning at control_unit.v(177): truncated value with size 6 to match size of target (1) File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 177
Warning (10230): Verilog HDL assignment warning at control_unit.v(184): truncated value with size 6 to match size of target (1) File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 184
Warning (10230): Verilog HDL assignment warning at control_unit.v(191): truncated value with size 6 to match size of target (1) File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 191
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(159): incomplete case statement has no default case item File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 159
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(82): inferring latch(es) for variable "PCSource", which holds its previous value in one or more paths through the always construct File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 82
Warning (10030): Net "current_state.FETCH" at control_unit.v(61) has no driver or initial value, using a default initial value '0' File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 61
Warning (10030): Net "current_state.DECODE" at control_unit.v(61) has no driver or initial value, using a default initial value '0' File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 61
Warning (10030): Net "current_state.EXECUTE" at control_unit.v(61) has no driver or initial value, using a default initial value '0' File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 61
Warning (10030): Net "current_state.INCREMENT_PC" at control_unit.v(61) has no driver or initial value, using a default initial value '0' File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 61
Warning (10030): Net "current_state.INCREMENT_PC_EXECUTE" at control_unit.v(61) has no driver or initial value, using a default initial value '0' File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 61
Info (10041): Inferred latch for "PCSource[0]" at control_unit.v(82) File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 82
Info (10041): Inferred latch for "PCSource[1]" at control_unit.v(82) File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/control_unit.v Line: 82
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:dpath" File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/SimptelO9.v Line: 32
Info (12128): Elaborating entity "three_to_one_mux" for hierarchy "datapath:dpath|three_to_one_mux:mux_F" File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 57
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "datapath:dpath|ProgramCounter:program_counter" File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 65
Info (12128): Elaborating entity "two_to_one_mux" for hierarchy "datapath:dpath|two_to_one_mux:mux_A" File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 72
Info (12128): Elaborating entity "RAMO9" for hierarchy "datapath:dpath|RAMO9:Memory" File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 80
Info (12128): Elaborating entity "Instruction_Register" for hierarchy "datapath:dpath|Instruction_Register:IR" File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 90
Info (12128): Elaborating entity "two_to_one_mux_5_bit" for hierarchy "datapath:dpath|two_to_one_mux_5_bit:mux_B" File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 97
Info (12128): Elaborating entity "Registers" for hierarchy "datapath:dpath|Registers:register" File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 109
Info (12128): Elaborating entity "SignExtend" for hierarchy "datapath:dpath|SignExtend:sign_extend_A" File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 121
Info (12128): Elaborating entity "ShiftLeft" for hierarchy "datapath:dpath|ShiftLeft:shift_left_2_B" File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 131
Info (12128): Elaborating entity "four_to_one_mux" for hierarchy "datapath:dpath|four_to_one_mux:mux_E" File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 146
Info (12128): Elaborating entity "ALU_Decoder" for hierarchy "datapath:dpath|ALU_Decoder:alu_decoder" File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 156
Warning (10199): Verilog HDL Case Statement warning at ALU_Decoder.v(13): case item expression never matches the case expression File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v Line: 13
Warning (10199): Verilog HDL Case Statement warning at ALU_Decoder.v(14): case item expression never matches the case expression File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v Line: 14
Warning (10199): Verilog HDL Case Statement warning at ALU_Decoder.v(15): case item expression never matches the case expression File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v Line: 15
Warning (10199): Verilog HDL Case Statement warning at ALU_Decoder.v(16): case item expression never matches the case expression File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v Line: 16
Warning (10199): Verilog HDL Case Statement warning at ALU_Decoder.v(17): case item expression never matches the case expression File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v Line: 17
Warning (10199): Verilog HDL Case Statement warning at ALU_Decoder.v(18): case item expression never matches the case expression File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v Line: 18
Warning (10199): Verilog HDL Case Statement warning at ALU_Decoder.v(19): case item expression never matches the case expression File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v Line: 19
Warning (10199): Verilog HDL Case Statement warning at ALU_Decoder.v(20): case item expression never matches the case expression File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v Line: 20
Warning (10199): Verilog HDL Case Statement warning at ALU_Decoder.v(22): case item expression never matches the case expression File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v Line: 22
Warning (10270): Verilog HDL Case Statement warning at ALU_Decoder.v(12): incomplete case statement has no default case item File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v Line: 12
Warning (10240): Verilog HDL Always Construct warning at ALU_Decoder.v(8): inferring latch(es) for variable "ALU_control", which holds its previous value in one or more paths through the always construct File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v Line: 8
Info (10041): Inferred latch for "ALU_control[0]" at ALU_Decoder.v(12) File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v Line: 12
Info (10041): Inferred latch for "ALU_control[1]" at ALU_Decoder.v(12) File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v Line: 12
Info (10041): Inferred latch for "ALU_control[2]" at ALU_Decoder.v(12) File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v Line: 12
Info (10041): Inferred latch for "ALU_control[3]" at ALU_Decoder.v(12) File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/ALU_Decoder.v Line: 12
Info (12128): Elaborating entity "ALU" for hierarchy "datapath:dpath|ALU:alu" File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 165
Info (12128): Elaborating entity "And_" for hierarchy "datapath:dpath|And_:my_and" File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 171
Info (12128): Elaborating entity "Or_" for hierarchy "datapath:dpath|Or_:my_or" File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/datapath.v Line: 177
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50" File: /h/u11/c7/00/huangk46/Desktop/Simptel-O9/SimptelO9.v Line: 2
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 1006 megabytes
    Info: Processing ended: Sun Mar 24 22:43:14 2019
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:23


