============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 26 2019  10:04:12 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

      Pin             Type       Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock clk)         launch                                    0 R 
stoch2bin_out
  out_reg[0]/CLK                                0             0 R 
  out_reg[0]/Q      DFFSR             1  1.5   10  +115     115 F 
  drc_bufs213/A                                      +0     115   
  drc_bufs213/Y     BUFX2             3 19.1   25   +50     165 F 
  inc_add_36_16_1/A[0] 
    g183/A                                           +0     165   
    g183/YC         HAX1              1  3.4   20   +55     220 F 
    g182/B                                           +0     220   
    g182/YC         HAX1              1  3.4   20   +50     271 F 
    g181/B                                           +0     271   
    g181/YC         HAX1              1  3.4   20   +50     321 F 
    g180/B                                           +0     321   
    g180/YC         HAX1              1  3.4   20   +50     371 F 
    g179/B                                           +0     371   
    g179/YC         HAX1              1  3.4   20   +50     421 F 
    g178/B                                           +0     421   
    g178/YC         HAX1              1  3.4   20   +50     472 F 
    g177/B                                           +0     472   
    g177/YC         HAX1              1  3.4   20   +50     522 F 
    g176/B                                           +0     522   
    g176/YC         HAX1              1  3.4   20   +50     572 F 
    g175/B                                           +0     572   
    g175/YC         HAX1              1  3.4   20   +50     622 F 
    g174/B                                           +0     622   
    g174/YC         HAX1              1  3.4   20   +50     672 F 
    g173/B                                           +0     672   
    g173/YC         HAX1              1  3.4   20   +50     722 F 
    g172/B                                           +0     722   
    g172/YC         HAX1              1  3.4   20   +50     773 F 
    g171/B                                           +0     773   
    g171/YC         HAX1              1  3.4   20   +50     823 F 
    g170/B                                           +0     823   
    g170/YC         HAX1              1  3.4   20   +50     873 F 
    g169/B                                           +0     873   
    g169/YC         HAX1              1  3.4   20   +50     923 F 
    g168/B                                           +0     923   
    g168/YC         HAX1              1  3.4   20   +50     974 F 
    g167/B                                           +0     974   
    g167/YC         HAX1              1  3.4   20   +50    1024 F 
    g166/B                                           +0    1024   
    g166/YC         HAX1              1  3.4   20   +50    1074 F 
    g165/B                                           +0    1074   
    g165/YC         HAX1              1  3.4   20   +50    1124 F 
    g164/B                                           +0    1124   
    g164/YC         HAX1              1  3.4   20   +50    1174 F 
    g163/B                                           +0    1174   
    g163/YC         HAX1              1  3.4   20   +50    1224 F 
    g162/B                                           +0    1224   
    g162/YC         HAX1              1  5.0   24   +54    1278 F 
    g161/A                                           +0    1278   
    g161/Y          XOR2X1            1  2.8   45   +36    1314 R 
  inc_add_36_16_1/Z[23] 
  g108/A                                             +0    1314   
  g108/Y            MUX2X1            1  1.5   76   +28    1343 F 
  g97/A                                              +0    1343   
  g97/Y             INVX1             1  2.0    0   +24    1366 R 
  out_reg[23]/D     DFFSR                            +0    1366   
  out_reg[23]/CLK   setup                       0   +70    1437 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                                5000 R 
                    uncertainty                     -50    4950 R 
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3513ps 
Start-point  : stoch2bin_out/out_reg[0]/CLK
End-point    : stoch2bin_out/out_reg[23]/D

path   2:

      Pin             Type       Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock clk)         launch                                    0 R 
stoch2bin_out
  out_reg[0]/CLK                                0             0 R 
  out_reg[0]/Q      DFFSR             1  1.5   10  +115     115 F 
  drc_bufs213/A                                      +0     115   
  drc_bufs213/Y     BUFX2             3 19.1   25   +50     165 F 
  inc_add_36_16_1/A[0] 
    g183/A                                           +0     165   
    g183/YC         HAX1              1  3.4   20   +55     220 F 
    g182/B                                           +0     220   
    g182/YC         HAX1              1  3.4   20   +50     271 F 
    g181/B                                           +0     271   
    g181/YC         HAX1              1  3.4   20   +50     321 F 
    g180/B                                           +0     321   
    g180/YC         HAX1              1  3.4   20   +50     371 F 
    g179/B                                           +0     371   
    g179/YC         HAX1              1  3.4   20   +50     421 F 
    g178/B                                           +0     421   
    g178/YC         HAX1              1  3.4   20   +50     472 F 
    g177/B                                           +0     472   
    g177/YC         HAX1              1  3.4   20   +50     522 F 
    g176/B                                           +0     522   
    g176/YC         HAX1              1  3.4   20   +50     572 F 
    g175/B                                           +0     572   
    g175/YC         HAX1              1  3.4   20   +50     622 F 
    g174/B                                           +0     622   
    g174/YC         HAX1              1  3.4   20   +50     672 F 
    g173/B                                           +0     672   
    g173/YC         HAX1              1  3.4   20   +50     722 F 
    g172/B                                           +0     722   
    g172/YC         HAX1              1  3.4   20   +50     773 F 
    g171/B                                           +0     773   
    g171/YC         HAX1              1  3.4   20   +50     823 F 
    g170/B                                           +0     823   
    g170/YC         HAX1              1  3.4   20   +50     873 F 
    g169/B                                           +0     873   
    g169/YC         HAX1              1  3.4   20   +50     923 F 
    g168/B                                           +0     923   
    g168/YC         HAX1              1  3.4   20   +50     974 F 
    g167/B                                           +0     974   
    g167/YC         HAX1              1  3.4   20   +50    1024 F 
    g166/B                                           +0    1024   
    g166/YC         HAX1              1  3.4   20   +50    1074 F 
    g165/B                                           +0    1074   
    g165/YC         HAX1              1  3.4   20   +50    1124 F 
    g164/B                                           +0    1124   
    g164/YC         HAX1              1  3.4   20   +50    1174 F 
    g163/B                                           +0    1174   
    g163/YC         HAX1              1  3.4   20   +50    1224 F 
    g162/B                                           +0    1224   
    g162/YS         HAX1              1  2.8   18   +51    1275 R 
  inc_add_36_16_1/Z[22] 
  g107/A                                             +0    1275   
  g107/Y            MUX2X1            1  1.5   76   +22    1298 F 
  g96/A                                              +0    1298   
  g96/Y             INVX1             1  2.0    0   +24    1321 R 
  out_reg[22]/D     DFFSR                            +0    1321   
  out_reg[22]/CLK   setup                       0   +70    1392 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                                5000 R 
                    uncertainty                     -50    4950 R 
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3558ps 
Start-point  : stoch2bin_out/out_reg[0]/CLK
End-point    : stoch2bin_out/out_reg[22]/D

path   3:

      Pin             Type       Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock clk)         launch                                    0 R 
stoch2bin_out
  out_reg[0]/CLK                                0             0 R 
  out_reg[0]/Q      DFFSR             1  1.5   10  +115     115 F 
  drc_bufs213/A                                      +0     115   
  drc_bufs213/Y     BUFX2             3 19.1   25   +50     165 F 
  inc_add_36_16_1/A[0] 
    g183/A                                           +0     165   
    g183/YC         HAX1              1  3.4   20   +55     220 F 
    g182/B                                           +0     220   
    g182/YC         HAX1              1  3.4   20   +50     271 F 
    g181/B                                           +0     271   
    g181/YC         HAX1              1  3.4   20   +50     321 F 
    g180/B                                           +0     321   
    g180/YC         HAX1              1  3.4   20   +50     371 F 
    g179/B                                           +0     371   
    g179/YC         HAX1              1  3.4   20   +50     421 F 
    g178/B                                           +0     421   
    g178/YC         HAX1              1  3.4   20   +50     472 F 
    g177/B                                           +0     472   
    g177/YC         HAX1              1  3.4   20   +50     522 F 
    g176/B                                           +0     522   
    g176/YC         HAX1              1  3.4   20   +50     572 F 
    g175/B                                           +0     572   
    g175/YC         HAX1              1  3.4   20   +50     622 F 
    g174/B                                           +0     622   
    g174/YC         HAX1              1  3.4   20   +50     672 F 
    g173/B                                           +0     672   
    g173/YC         HAX1              1  3.4   20   +50     722 F 
    g172/B                                           +0     722   
    g172/YC         HAX1              1  3.4   20   +50     773 F 
    g171/B                                           +0     773   
    g171/YC         HAX1              1  3.4   20   +50     823 F 
    g170/B                                           +0     823   
    g170/YC         HAX1              1  3.4   20   +50     873 F 
    g169/B                                           +0     873   
    g169/YC         HAX1              1  3.4   20   +50     923 F 
    g168/B                                           +0     923   
    g168/YC         HAX1              1  3.4   20   +50     974 F 
    g167/B                                           +0     974   
    g167/YC         HAX1              1  3.4   20   +50    1024 F 
    g166/B                                           +0    1024   
    g166/YC         HAX1              1  3.4   20   +50    1074 F 
    g165/B                                           +0    1074   
    g165/YC         HAX1              1  3.4   20   +50    1124 F 
    g164/B                                           +0    1124   
    g164/YC         HAX1              1  3.4   20   +50    1174 F 
    g163/B                                           +0    1174   
    g163/YS         HAX1              1  2.8   18   +51    1225 R 
  inc_add_36_16_1/Z[21] 
  g106/A                                             +0    1225   
  g106/Y            MUX2X1            1  1.5   76   +22    1247 F 
  g95/A                                              +0    1247   
  g95/Y             INVX1             1  2.0    0   +24    1271 R 
  out_reg[21]/D     DFFSR                            +0    1271   
  out_reg[21]/CLK   setup                       0   +70    1342 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                                5000 R 
                    uncertainty                     -50    4950 R 
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3608ps 
Start-point  : stoch2bin_out/out_reg[0]/CLK
End-point    : stoch2bin_out/out_reg[21]/D

path   4:

      Pin             Type       Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock clk)         launch                                    0 R 
stoch2bin_out
  out_reg[0]/CLK                                0             0 R 
  out_reg[0]/Q      DFFSR             1  1.5   10  +115     115 F 
  drc_bufs213/A                                      +0     115   
  drc_bufs213/Y     BUFX2             3 19.1   25   +50     165 F 
  inc_add_36_16_1/A[0] 
    g183/A                                           +0     165   
    g183/YC         HAX1              1  3.4   20   +55     220 F 
    g182/B                                           +0     220   
    g182/YC         HAX1              1  3.4   20   +50     271 F 
    g181/B                                           +0     271   
    g181/YC         HAX1              1  3.4   20   +50     321 F 
    g180/B                                           +0     321   
    g180/YC         HAX1              1  3.4   20   +50     371 F 
    g179/B                                           +0     371   
    g179/YC         HAX1              1  3.4   20   +50     421 F 
    g178/B                                           +0     421   
    g178/YC         HAX1              1  3.4   20   +50     472 F 
    g177/B                                           +0     472   
    g177/YC         HAX1              1  3.4   20   +50     522 F 
    g176/B                                           +0     522   
    g176/YC         HAX1              1  3.4   20   +50     572 F 
    g175/B                                           +0     572   
    g175/YC         HAX1              1  3.4   20   +50     622 F 
    g174/B                                           +0     622   
    g174/YC         HAX1              1  3.4   20   +50     672 F 
    g173/B                                           +0     672   
    g173/YC         HAX1              1  3.4   20   +50     722 F 
    g172/B                                           +0     722   
    g172/YC         HAX1              1  3.4   20   +50     773 F 
    g171/B                                           +0     773   
    g171/YC         HAX1              1  3.4   20   +50     823 F 
    g170/B                                           +0     823   
    g170/YC         HAX1              1  3.4   20   +50     873 F 
    g169/B                                           +0     873   
    g169/YC         HAX1              1  3.4   20   +50     923 F 
    g168/B                                           +0     923   
    g168/YC         HAX1              1  3.4   20   +50     974 F 
    g167/B                                           +0     974   
    g167/YC         HAX1              1  3.4   20   +50    1024 F 
    g166/B                                           +0    1024   
    g166/YC         HAX1              1  3.4   20   +50    1074 F 
    g165/B                                           +0    1074   
    g165/YC         HAX1              1  3.4   20   +50    1124 F 
    g164/B                                           +0    1124   
    g164/YS         HAX1              1  2.8   18   +51    1175 R 
  inc_add_36_16_1/Z[20] 
  g105/A                                             +0    1175   
  g105/Y            MUX2X1            1  1.5   76   +22    1197 F 
  g94/A                                              +0    1197   
  g94/Y             INVX1             1  2.0    0   +24    1221 R 
  out_reg[20]/D     DFFSR                            +0    1221   
  out_reg[20]/CLK   setup                       0   +70    1291 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                                5000 R 
                    uncertainty                     -50    4950 R 
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3659ps 
Start-point  : stoch2bin_out/out_reg[0]/CLK
End-point    : stoch2bin_out/out_reg[20]/D

path   5:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs312/A                                     +0     109   
      drc_bufs312/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp8_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g190/B                                            +0     230   
      g190/Y           AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs196/A                                     +0     255   
      drc_bufs196/Y    BUFX2             1  1.5    2   +33     288 F 
      g189/A                                            +0     288   
      g189/Y           INVX1             1  2.7    0    -0     288 R 
      g188/B                                            +0     288   
      g188/Y           AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs195/A                                     +0     308   
      drc_bufs195/Y    BUFX2             1  2.6    3   +34     343 F 
      g187/B                                            +0     343   
      g187/Y           OAI21X1           1  2.7   44   +40     382 R 
      g186/B                                            +0     382   
      g186/Y           AOI21X1           1  1.5   15   +31     414 F 
      drc_bufs194/A                                     +0     414   
      drc_bufs194/Y    BUFX2             1  2.6    3   +34     448 F 
      g185/B                                            +0     448   
      g185/Y           OAI21X1           1  2.7   44   +40     487 R 
      g184/B                                            +0     487   
      g184/Y           AOI21X1           1  1.5   15   +31     519 F 
      drc_bufs/A                                        +0     519   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     553 F 
      g183/B                                            +0     553   
      g183/Y           OAI21X1           1  2.8   45   +40     593 R 
    comp8_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     593   
  g21/Y                NAND3X1           1  1.5   14   +20     613 F 
  drc_bufs/A                                            +0     613   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     646 F 
  g20/A                                                 +0     646   
  g20/Y                INVX1             2  3.9    0    +3     649 R 
prg_c/sn_out 
g25/B                                                   +0     649   
g25/Y                  AND2X1            1  2.3   35   +44     693 R 
g23/B                                                   +0     693   
g23/Y                  AND2X1           24 99.7  496  +342    1034 R 
stoch2bin_out/en 
  g112/S                                                +0    1034   
  g112/Y               MUX2X1            1  1.5   76  +118    1153 F 
  g101/A                                                +0    1153   
  g101/Y               INVX1             1  2.0    0   +24    1176 R 
  out_reg[4]/D         DFFSR                            +0    1176   
  out_reg[4]/CLK       setup                       0   +70    1247 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3703ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[4]/D

path   6:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs312/A                                     +0     109   
      drc_bufs312/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp8_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g190/B                                            +0     230   
      g190/Y           AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs196/A                                     +0     255   
      drc_bufs196/Y    BUFX2             1  1.5    2   +33     288 F 
      g189/A                                            +0     288   
      g189/Y           INVX1             1  2.7    0    -0     288 R 
      g188/B                                            +0     288   
      g188/Y           AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs195/A                                     +0     308   
      drc_bufs195/Y    BUFX2             1  2.6    3   +34     343 F 
      g187/B                                            +0     343   
      g187/Y           OAI21X1           1  2.7   44   +40     382 R 
      g186/B                                            +0     382   
      g186/Y           AOI21X1           1  1.5   15   +31     414 F 
      drc_bufs194/A                                     +0     414   
      drc_bufs194/Y    BUFX2             1  2.6    3   +34     448 F 
      g185/B                                            +0     448   
      g185/Y           OAI21X1           1  2.7   44   +40     487 R 
      g184/B                                            +0     487   
      g184/Y           AOI21X1           1  1.5   15   +31     519 F 
      drc_bufs/A                                        +0     519   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     553 F 
      g183/B                                            +0     553   
      g183/Y           OAI21X1           1  2.8   45   +40     593 R 
    comp8_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     593   
  g21/Y                NAND3X1           1  1.5   14   +20     613 F 
  drc_bufs/A                                            +0     613   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     646 F 
  g20/A                                                 +0     646   
  g20/Y                INVX1             2  3.9    0    +3     649 R 
prg_c/sn_out 
g25/B                                                   +0     649   
g25/Y                  AND2X1            1  2.3   35   +44     693 R 
g23/B                                                   +0     693   
g23/Y                  AND2X1           24 99.7  496  +342    1034 R 
stoch2bin_out/en 
  g111/S                                                +0    1034   
  g111/Y               MUX2X1            1  1.5   76  +118    1153 F 
  g100/A                                                +0    1153   
  g100/Y               INVX1             1  2.0    0   +24    1176 R 
  out_reg[3]/D         DFFSR                            +0    1176   
  out_reg[3]/CLK       setup                       0   +70    1247 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3703ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[3]/D

path   7:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs312/A                                     +0     109   
      drc_bufs312/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp8_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g190/B                                            +0     230   
      g190/Y           AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs196/A                                     +0     255   
      drc_bufs196/Y    BUFX2             1  1.5    2   +33     288 F 
      g189/A                                            +0     288   
      g189/Y           INVX1             1  2.7    0    -0     288 R 
      g188/B                                            +0     288   
      g188/Y           AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs195/A                                     +0     308   
      drc_bufs195/Y    BUFX2             1  2.6    3   +34     343 F 
      g187/B                                            +0     343   
      g187/Y           OAI21X1           1  2.7   44   +40     382 R 
      g186/B                                            +0     382   
      g186/Y           AOI21X1           1  1.5   15   +31     414 F 
      drc_bufs194/A                                     +0     414   
      drc_bufs194/Y    BUFX2             1  2.6    3   +34     448 F 
      g185/B                                            +0     448   
      g185/Y           OAI21X1           1  2.7   44   +40     487 R 
      g184/B                                            +0     487   
      g184/Y           AOI21X1           1  1.5   15   +31     519 F 
      drc_bufs/A                                        +0     519   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     553 F 
      g183/B                                            +0     553   
      g183/Y           OAI21X1           1  2.8   45   +40     593 R 
    comp8_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     593   
  g21/Y                NAND3X1           1  1.5   14   +20     613 F 
  drc_bufs/A                                            +0     613   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     646 F 
  g20/A                                                 +0     646   
  g20/Y                INVX1             2  3.9    0    +3     649 R 
prg_c/sn_out 
g25/B                                                   +0     649   
g25/Y                  AND2X1            1  2.3   35   +44     693 R 
g23/B                                                   +0     693   
g23/Y                  AND2X1           24 99.7  496  +342    1034 R 
stoch2bin_out/en 
  g109/S                                                +0    1034   
  g109/Y               MUX2X1            1  1.5   76  +118    1153 F 
  g98/A                                                 +0    1153   
  g98/Y                INVX1             1  2.0    0   +24    1176 R 
  out_reg[2]/D         DFFSR                            +0    1176   
  out_reg[2]/CLK       setup                       0   +70    1247 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3703ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[2]/D

path   8:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs312/A                                     +0     109   
      drc_bufs312/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp8_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g190/B                                            +0     230   
      g190/Y           AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs196/A                                     +0     255   
      drc_bufs196/Y    BUFX2             1  1.5    2   +33     288 F 
      g189/A                                            +0     288   
      g189/Y           INVX1             1  2.7    0    -0     288 R 
      g188/B                                            +0     288   
      g188/Y           AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs195/A                                     +0     308   
      drc_bufs195/Y    BUFX2             1  2.6    3   +34     343 F 
      g187/B                                            +0     343   
      g187/Y           OAI21X1           1  2.7   44   +40     382 R 
      g186/B                                            +0     382   
      g186/Y           AOI21X1           1  1.5   15   +31     414 F 
      drc_bufs194/A                                     +0     414   
      drc_bufs194/Y    BUFX2             1  2.6    3   +34     448 F 
      g185/B                                            +0     448   
      g185/Y           OAI21X1           1  2.7   44   +40     487 R 
      g184/B                                            +0     487   
      g184/Y           AOI21X1           1  1.5   15   +31     519 F 
      drc_bufs/A                                        +0     519   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     553 F 
      g183/B                                            +0     553   
      g183/Y           OAI21X1           1  2.8   45   +40     593 R 
    comp8_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     593   
  g21/Y                NAND3X1           1  1.5   14   +20     613 F 
  drc_bufs/A                                            +0     613   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     646 F 
  g20/A                                                 +0     646   
  g20/Y                INVX1             2  3.9    0    +3     649 R 
prg_c/sn_out 
g25/B                                                   +0     649   
g25/Y                  AND2X1            1  2.3   35   +44     693 R 
g23/B                                                   +0     693   
g23/Y                  AND2X1           24 99.7  496  +342    1034 R 
stoch2bin_out/en 
  g104/S                                                +0    1034   
  g104/Y               MUX2X1            1  1.5   76  +118    1153 F 
  g93/A                                                 +0    1153   
  g93/Y                INVX1             1  2.0    0   +24    1176 R 
  out_reg[1]/D         DFFSR                            +0    1176   
  out_reg[1]/CLK       setup                       0   +70    1247 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3703ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[1]/D

path   9:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs312/A                                     +0     109   
      drc_bufs312/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp8_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g190/B                                            +0     230   
      g190/Y           AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs196/A                                     +0     255   
      drc_bufs196/Y    BUFX2             1  1.5    2   +33     288 F 
      g189/A                                            +0     288   
      g189/Y           INVX1             1  2.7    0    -0     288 R 
      g188/B                                            +0     288   
      g188/Y           AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs195/A                                     +0     308   
      drc_bufs195/Y    BUFX2             1  2.6    3   +34     343 F 
      g187/B                                            +0     343   
      g187/Y           OAI21X1           1  2.7   44   +40     382 R 
      g186/B                                            +0     382   
      g186/Y           AOI21X1           1  1.5   15   +31     414 F 
      drc_bufs194/A                                     +0     414   
      drc_bufs194/Y    BUFX2             1  2.6    3   +34     448 F 
      g185/B                                            +0     448   
      g185/Y           OAI21X1           1  2.7   44   +40     487 R 
      g184/B                                            +0     487   
      g184/Y           AOI21X1           1  1.5   15   +31     519 F 
      drc_bufs/A                                        +0     519   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     553 F 
      g183/B                                            +0     553   
      g183/Y           OAI21X1           1  2.8   45   +40     593 R 
    comp8_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     593   
  g21/Y                NAND3X1           1  1.5   14   +20     613 F 
  drc_bufs/A                                            +0     613   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     646 F 
  g20/A                                                 +0     646   
  g20/Y                INVX1             2  3.9    0    +3     649 R 
prg_c/sn_out 
g25/B                                                   +0     649   
g25/Y                  AND2X1            1  2.3   35   +44     693 R 
g23/B                                                   +0     693   
g23/Y                  AND2X1           24 99.7  496  +342    1034 R 
stoch2bin_out/en 
  g113/S                                                +0    1034   
  g113/Y               MUX2X1            1  1.5   76  +118    1153 F 
  g102/A                                                +0    1153   
  g102/Y               INVX1             1  2.0    0   +24    1176 R 
  out_reg[11]/D        DFFSR                            +0    1176   
  out_reg[11]/CLK      setup                       0   +70    1247 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3703ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[11]/D

path  10:

        Pin              Type       Fanout Load Slew Delay Arrival   
                                           (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------
(clock clk_int1)       launch                                    0 R 
prg_c
  prg_ab
    ctr4
      out_reg[1]/CLK                               0             0 R 
      out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs312/A                                     +0     109   
      drc_bufs312/Y    BUFX2             5 12.1   30   +48     157 R 
    ctr4/out[1] 
    comp8_a/b[1] 
      comp1/b 
        g28/A                                           +0     157   
        g28/Y          INVX1             1  3.4   14   +23     180 F 
        g27/B                                           +0     180   
        g27/YS         HAX1              1  2.7   18   +50     230 R 
      comp1/equal 
      g190/B                                            +0     230   
      g190/Y           AOI21X1           1  1.5   15   +25     255 F 
      drc_bufs196/A                                     +0     255   
      drc_bufs196/Y    BUFX2             1  1.5    2   +33     288 F 
      g189/A                                            +0     288   
      g189/Y           INVX1             1  2.7    0    -0     288 R 
      g188/B                                            +0     288   
      g188/Y           AOI21X1           1  1.5   16   +21     308 F 
      drc_bufs195/A                                     +0     308   
      drc_bufs195/Y    BUFX2             1  2.6    3   +34     343 F 
      g187/B                                            +0     343   
      g187/Y           OAI21X1           1  2.7   44   +40     382 R 
      g186/B                                            +0     382   
      g186/Y           AOI21X1           1  1.5   15   +31     414 F 
      drc_bufs194/A                                     +0     414   
      drc_bufs194/Y    BUFX2             1  2.6    3   +34     448 F 
      g185/B                                            +0     448   
      g185/Y           OAI21X1           1  2.7   44   +40     487 R 
      g184/B                                            +0     487   
      g184/Y           AOI21X1           1  1.5   15   +31     519 F 
      drc_bufs/A                                        +0     519   
      drc_bufs/Y       BUFX2             1  2.6    3   +34     553 F 
      g183/B                                            +0     553   
      g183/Y           OAI21X1           1  2.8   45   +40     593 R 
    comp8_a/a_gt_b 
  prg_ab/sn_out_a 
  g21/B                                                 +0     593   
  g21/Y                NAND3X1           1  1.5   14   +20     613 F 
  drc_bufs/A                                            +0     613   
  drc_bufs/Y           BUFX2             1  1.5    1   +33     646 F 
  g20/A                                                 +0     646   
  g20/Y                INVX1             2  3.9    0    +3     649 R 
prg_c/sn_out 
g25/B                                                   +0     649   
g25/Y                  AND2X1            1  2.3   35   +44     693 R 
g23/B                                                   +0     693   
g23/Y                  AND2X1           24 99.7  496  +342    1034 R 
stoch2bin_out/en 
  g103/S                                                +0    1034   
  g103/Y               MUX2X1            1  1.5   76  +118    1153 F 
  g92/A                                                 +0    1153   
  g92/Y                INVX1             1  2.0    0   +24    1176 R 
  out_reg[19]/D        DFFSR                            +0    1176   
  out_reg[19]/CLK      setup                       0   +70    1247 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                5000 R 
                       uncertainty                     -50    4950 R 
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3703ps 
Start-point  : prg_c/prg_ab/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[19]/D
