[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ForeachArray/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 65
LIB: work
FILE: ${SURELOG_DIR}/tests/ForeachArray/dut.sv
n<> u<64> t<Top_level_rule> c<1> l<1:1> el<11:1>
  n<> u<1> t<Null_rule> p<64> s<63> l<1:1>
  n<> u<63> t<Source_text> p<64> c<62> l<1:1> el<10:10>
    n<> u<62> t<Description> p<63> c<61> l<1:1> el<10:10>
      n<> u<61> t<Module_declaration> p<62> c<5> l<1:1> el<10:10>
        n<> u<5> t<Module_ansi_header> p<61> c<2> s<23> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:11> el<1:11>
        n<> u<23> t<Non_port_module_item> p<61> c<22> s<59> l<3:5> el<3:19>
          n<> u<22> t<Module_or_generate_item> p<23> c<21> l<3:5> el<3:19>
            n<> u<21> t<Module_common_item> p<22> c<20> l<3:5> el<3:19>
              n<> u<20> t<Module_or_generate_item_declaration> p<21> c<19> l<3:5> el<3:19>
                n<> u<19> t<Package_or_generate_item_declaration> p<20> c<18> l<3:5> el<3:19>
                  n<> u<18> t<Data_declaration> p<19> c<17> l<3:5> el<3:19>
                    n<> u<17> t<Variable_declaration> p<18> c<7> l<3:5> el<3:19>
                      n<> u<7> t<Data_type> p<17> c<6> s<16> l<3:5> el<3:8>
                        n<> u<6> t<IntegerAtomType_Int> p<7> l<3:5> el<3:8>
                      n<> u<16> t<Variable_decl_assignment_list> p<17> c<15> l<3:9> el<3:18>
                        n<> u<15> t<Variable_decl_assignment> p<16> c<8> l<3:9> el<3:18>
                          n<array> u<8> t<STRING_CONST> p<15> s<14> l<3:9> el<3:14>
                          n<> u<14> t<Variable_dimension> p<15> c<13> l<3:14> el<3:18>
                            n<> u<13> t<Unpacked_dimension> p<14> c<12> l<3:14> el<3:18>
                              n<> u<12> t<Constant_expression> p<13> c<11> l<3:15> el<3:17>
                                n<> u<11> t<Constant_primary> p<12> c<10> l<3:15> el<3:17>
                                  n<> u<10> t<Primary_literal> p<11> c<9> l<3:15> el<3:17>
                                    n<16> u<9> t<INT_CONST> p<10> l<3:15> el<3:17>
        n<> u<59> t<Non_port_module_item> p<61> c<58> s<60> l<5:5> el<8:8>
          n<> u<58> t<Module_or_generate_item> p<59> c<57> l<5:5> el<8:8>
            n<> u<57> t<Module_common_item> p<58> c<56> l<5:5> el<8:8>
              n<> u<56> t<Initial_construct> p<57> c<55> l<5:5> el<8:8>
                n<> u<55> t<Statement_or_null> p<56> c<54> l<5:13> el<8:8>
                  n<> u<54> t<Statement> p<55> c<53> l<5:13> el<8:8>
                    n<> u<53> t<Statement_item> p<54> c<52> l<5:13> el<8:8>
                      n<> u<52> t<Seq_block> p<53> c<50> l<5:13> el<8:8>
                        n<> u<50> t<Statement_or_null> p<52> c<49> s<51> l<6:9> el<7:26>
                          n<> u<49> t<Statement> p<50> c<48> l<6:9> el<7:26>
                            n<> u<48> t<Statement_item> p<49> c<47> l<6:9> el<7:26>
                              n<> u<47> t<Loop_statement> p<48> c<46> l<6:9> el<7:26>
                                n<> u<46> t<FOREACH> p<47> s<25> l<6:9> el<6:16>
                                n<> u<25> t<Ps_or_hierarchical_array_identifier> p<47> c<24> s<27> l<6:17> el<6:22>
                                  n<array> u<24> t<STRING_CONST> p<25> l<6:17> el<6:22>
                                n<> u<27> t<Loop_variables> p<47> c<26> s<45> l<6:23> el<6:24>
                                  n<i> u<26> t<STRING_CONST> p<27> l<6:23> el<6:24>
                                n<> u<45> t<Statement> p<47> c<44> l<7:13> el<7:26>
                                  n<> u<44> t<Statement_item> p<45> c<43> l<7:13> el<7:26>
                                    n<> u<43> t<Blocking_assignment> p<44> c<42> l<7:13> el<7:25>
                                      n<> u<42> t<Operator_assignment> p<43> c<36> l<7:13> el<7:25>
                                        n<> u<36> t<Variable_lvalue> p<42> c<29> s<37> l<7:13> el<7:21>
                                          n<> u<29> t<Ps_or_hierarchical_identifier> p<36> c<28> s<35> l<7:13> el<7:18>
                                            n<array> u<28> t<STRING_CONST> p<29> l<7:13> el<7:18>
                                          n<> u<35> t<Select> p<36> c<34> l<7:18> el<7:21>
                                            n<> u<34> t<Bit_select> p<35> c<33> l<7:18> el<7:21>
                                              n<> u<33> t<Expression> p<34> c<32> l<7:19> el<7:20>
                                                n<> u<32> t<Primary> p<33> c<31> l<7:19> el<7:20>
                                                  n<> u<31> t<Primary_literal> p<32> c<30> l<7:19> el<7:20>
                                                    n<i> u<30> t<STRING_CONST> p<31> l<7:19> el<7:20>
                                        n<> u<37> t<AssignOp_Assign> p<42> s<41> l<7:22> el<7:23>
                                        n<> u<41> t<Expression> p<42> c<40> l<7:24> el<7:25>
                                          n<> u<40> t<Primary> p<41> c<39> l<7:24> el<7:25>
                                            n<> u<39> t<Primary_literal> p<40> c<38> l<7:24> el<7:25>
                                              n<i> u<38> t<STRING_CONST> p<39> l<7:24> el<7:25>
                        n<> u<51> t<END> p<52> l<8:5> el<8:8>
        n<> u<60> t<ENDMODULE> p<61> l<10:1> el<10:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ForeachArray/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ForeachArray/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               1
ArrayTypespec                                          1
Assignment                                             1
Begin                                                  1
BitSelect                                              1
Constant                                               1
Design                                                 1
ForeachStmt                                            1
Identifier                                             1
Initial                                                1
IntTypespec                                            1
Module                                                 1
Operation                                              1
Range                                                  1
RefObj                                                 2
RefTypespec                                            3
RefVar                                                 2
SourceFile                                             1
UnsupportedTypespec                                    1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ForeachArray/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/ForeachArray/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachArray/dut.sv, line:1:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachArray/dut.sv, line:1:1, endln:10:10
    |vpiName:work@dut
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachArray/dut.sv, line:1:1, endln:10:10
    |vpiSigned:1
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachArray/dut.sv, line:1:1, endln:10:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:3:14, endln:3:18
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:3:15, endln:3:17
        |vpiParent:
        \_Range: , line:3:14, endln:3:18
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:3:15, endln:3:17
          |vpiParent:
          \_Operation: , line:3:15, endln:3:17
          |vpiDecompile:16
          |vpiSize:64
          |UINT:16
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut), line:3:5, endln:3:8
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@dut
      |vpiActual:
      \_IntTypespec: 
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_ArrayNet: (work@dut.array), line:3:9, endln:3:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachArray/dut.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.array), line:3:5, endln:3:8
      |vpiParent:
      \_ArrayNet: (work@dut.array), line:3:9, endln:3:14
      |vpiFullName:work@dut.array
      |vpiActual:
      \_ArrayTypespec: 
    |vpiName:array
    |vpiFullName:work@dut.array
    |vpiSigned:1
  |vpiDefName:work@dut
  |vpiArrayNet:
  \_ArrayNet: (work@dut.array), line:3:9, endln:3:14
  |vpiProcess:
  \_Initial: , line:5:5, endln:8:8
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ForeachArray/dut.sv, line:1:1, endln:10:10
    |vpiStmt:
    \_Begin: (work@dut), line:5:13, endln:8:8
      |vpiParent:
      \_Initial: , line:5:5, endln:8:8
      |vpiFullName:work@dut
      |vpiInternalScope:
      \_ForeachStmt: (work@dut), line:6:9, endln:7:25
        |vpiParent:
        \_Begin: (work@dut), line:5:13, endln:8:8
        |vpiFullName:work@dut
        |vpiImportTypespec:
        \_RefVar: (work@dut.array), line:6:17, endln:6:22
          |vpiParent:
          \_ForeachStmt: (work@dut), line:6:9, endln:7:25
          |vpiName:array
          |vpiFullName:work@dut.array
        |vpiImportTypespec:
        \_RefVar: (work@dut.i), line:6:23, endln:6:24
          |vpiParent:
          \_ForeachStmt: (work@dut), line:6:9, endln:7:25
          |vpiTypespec:
          \_RefTypespec: (work@dut.i.i), line:6:23, endln:6:24
            |vpiParent:
            \_RefVar: (work@dut.i), line:6:23, endln:6:24
            |vpiName:i
            |vpiFullName:work@dut.i.i
            |vpiActual:
            \_UnsupportedTypespec: (i)
          |vpiName:i
          |vpiFullName:work@dut.i
        |vpiVariables:
        \_RefVar: (work@dut.array), line:6:17, endln:6:22
        |vpiLoopVars:
        \_RefVar: (work@dut.i), line:6:23, endln:6:24
        |vpiStmt:
        \_Assignment: , line:7:13, endln:7:25
          |vpiParent:
          \_ForeachStmt: (work@dut), line:6:9, endln:7:25
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_RefObj: (work@dut.i), line:7:24, endln:7:25
            |vpiParent:
            \_Assignment: , line:7:13, endln:7:25
            |vpiName:i
            |vpiFullName:work@dut.i
            |vpiActual:
            \_RefVar: (work@dut.i), line:6:23, endln:6:24
          |vpiLhs:
          \_BitSelect: (work@dut.array), line:7:18, endln:7:21
            |vpiParent:
            \_Assignment: , line:7:13, endln:7:25
            |vpiName:array
            |vpiFullName:work@dut.array
            |vpiActual:
            \_RefVar: (work@dut.array), line:6:17, endln:6:22
            |vpiIndex:
            \_RefObj: (work@dut.i), line:7:19, endln:7:20
              |vpiParent:
              \_BitSelect: (work@dut.array), line:7:18, endln:7:21
              |vpiName:i
              |vpiFullName:work@dut.i
              |vpiActual:
              \_RefVar: (work@dut.i), line:6:23, endln:6:24
      |vpiTypedef:
      \_UnsupportedTypespec: (i)
        |vpiParent:
        \_Begin: (work@dut), line:5:13, endln:8:8
        |vpiName:i
      |vpiImportTypespec:
      \_UnsupportedTypespec: (i)
      |vpiStmt:
      \_ForeachStmt: (work@dut), line:6:9, endln:7:25
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
