Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Oct 27 15:37:31 2021
| Host         : FITSERVER2 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file impl_1_timing_summary.log
| Design       : PM12
| Device       : 7k160t-ffg676
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 180 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.006        0.000                      0                50106        0.039        0.000                      0                49360        0.317        0.000                       0                 20649  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                             ------------         ----------      --------------
HSPI                                              {0.000 25.000}       50.000          20.000          
MCLK1                                             {0.000 12.500}       25.000          40.000          
  CLK300_1                                        {-0.208 1.458}       3.333           300.000         
  CLK320                                          {0.000 1.563}        3.125           320.000         
  CLK600_1                                        {-0.208 0.625}       1.667           600.000         
  CLK600_90_1                                     {0.208 1.042}        1.667           600.000         
  TX_CLK                                          {0.000 12.500}       25.000          40.000          
  clkfbout1                                       {0.000 12.500}       25.000          40.000          
  clkfbout_PLL320                                 {0.000 12.500}       25.000          40.000          
MCLK2                                             {0.000 12.500}       25.000          40.000          
  CLK300_2                                        {-0.208 1.458}       3.333           300.000         
  CLK600_2                                        {-0.208 0.625}       1.667           600.000         
  CLK600_90_2                                     {0.208 1.042}        1.667           600.000         
  clkfbout2                                       {0.000 12.500}       25.000          40.000          
MCLK3                                             {0.000 12.500}       25.000          40.000          
  CLK300_3                                        {-0.208 1.458}       3.333           300.000         
  CLK600_3                                        {-0.208 0.625}       1.667           600.000         
  CLK600_90_3                                     {0.208 1.042}        1.667           600.000         
  clkfbout3                                       {0.000 12.500}       25.000          40.000          
MGTCLK                                            {0.000 2.500}        5.000           200.000         
RxWordCLK                                         {0.000 4.167}        8.333           120.005         
  RXDataCLK                                       {0.000 12.500}       24.999          40.002          
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm  {0.000 4.167}        8.333           120.005         
SPI                                               {0.000 50.000}       100.000         10.000          
TDCCLK1                                           {0.000 1.666}        3.333           300.030         
TDCCLK2                                           {0.000 1.666}        3.333           300.030         
TDCCLK3                                           {0.000 1.666}        3.333           300.030         
TxWordCLK                                         {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HSPI                                                    5.206        0.000                      0                  204        0.091        0.000                      0                  204       24.600        0.000                       0                   112  
MCLK1                                                  23.851        0.000                      0                   10        0.191        0.000                      0                   10        7.500        0.000                       0                    11  
  CLK300_1                                              0.879        0.000                      0                  562        0.113        0.000                      0                  562        0.758        0.000                       0                   267  
  CLK320                                                0.006        0.000                      0                38679        0.039        0.000                      0                38679        0.888        0.000                       0                 15064  
  CLK600_1                                              0.133        0.000                      0                   45        0.110        0.000                      0                   45        0.317        0.000                       0                    62  
  CLK600_90_1                                                                                                                                                                                       0.317        0.000                       0                     2  
  TX_CLK                                               18.452        0.000                      0                 6465        0.063        0.000                      0                 6465       12.100        0.000                       0                  3322  
  clkfbout1                                                                                                                                                                                        23.651        0.000                       0                     3  
  clkfbout_PLL320                                                                                                                                                                                  23.651        0.000                       0                     3  
MCLK2                                                                                                                                                                                               7.500        0.000                       0                     1  
  CLK300_2                                              0.513        0.000                      0                  562        0.108        0.000                      0                  562        0.758        0.000                       0                   267  
  CLK600_2                                              0.165        0.000                      0                   45        0.123        0.000                      0                   45        0.317        0.000                       0                    62  
  CLK600_90_2                                                                                                                                                                                       0.317        0.000                       0                     2  
  clkfbout2                                                                                                                                                                                        23.651        0.000                       0                     3  
MCLK3                                                                                                                                                                                               7.500        0.000                       0                     1  
  CLK300_3                                              0.315        0.000                      0                  562        0.108        0.000                      0                  562        0.758        0.000                       0                   267  
  CLK600_3                                              0.165        0.000                      0                   45        0.124        0.000                      0                   45        0.317        0.000                       0                    62  
  CLK600_90_3                                                                                                                                                                                       0.317        0.000                       0                     2  
  clkfbout3                                                                                                                                                                                        23.651        0.000                       0                     3  
MGTCLK                                                  4.049        0.000                      0                    7        0.172        0.000                      0                    7        1.950        0.000                       0                    12  
RxWordCLK                                               2.804        0.000                      0                  760        0.106        0.000                      0                  760        2.167        0.000                       0                   453  
  RXDataCLK                                            12.026        0.000                      0                  108        0.087        0.000                      0                  108       12.099        0.000                       0                   188  
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm                                                                                                                                                    6.984        0.000                       0                     3  
SPI                                                    24.219        0.000                      0                  184        0.142        0.000                      0                  184       49.600        0.000                       0                    98  
TDCCLK1                                                 0.372        0.000                      0                  165        0.145        0.000                      0                   85        1.266        0.000                       0                   111  
TDCCLK2                                                 0.800        0.000                      0                  165        0.139        0.000                      0                   85        1.266        0.000                       0                   111  
TDCCLK3                                                 0.628        0.000                      0                  165        0.125        0.000                      0                   85        1.266        0.000                       0                   111  
TxWordCLK                                               5.481        0.000                      0                  130        0.108        0.000                      0                  130        3.766        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK600_1          CLK300_1                0.205        0.000                      0                   55        0.090        0.000                      0                   55  
TDCCLK1           CLK300_1                0.611        0.000                      0                    4                                                                        
input port clock  CLK320                  0.366        0.000                      0                  168                                                                        
MCLK1             CLK320                  2.060        0.000                      0                    1        0.214        0.000                      0                    1  
CLK300_1          CLK320                  0.293        0.000                      0                   37                                                                        
TX_CLK            CLK320                  0.384        0.000                      0                  251        0.070        0.000                      0                  216  
CLK300_2          CLK320                  0.358        0.000                      0                   37                                                                        
CLK300_3          CLK320                  0.161        0.000                      0                   37                                                                        
RXDataCLK         CLK320                  1.513        0.000                      0                   77                                                                        
TDCCLK1           CLK320                  0.232        0.000                      0                   68                                                                        
TDCCLK2           CLK320                  0.312        0.000                      0                   68                                                                        
TDCCLK3           CLK320                  0.169        0.000                      0                   68                                                                        
input port clock  CLK600_1                1.116        0.000                      0                    4                                                                        
MCLK1             CLK600_1                1.143        0.000                      0                    1                                                                        
CLK300_1          CLK600_1                0.340        0.000                      0                    5        0.418        0.000                      0                    5  
CLK320            TX_CLK                  0.523        0.000                      0                  253        0.093        0.000                      0                  219  
CLK600_2          CLK300_2                0.169        0.000                      0                   55        0.126        0.000                      0                   55  
TDCCLK2           CLK300_2                1.130        0.000                      0                    4                                                                        
input port clock  CLK600_2                1.153        0.000                      0                    4                                                                        
MCLK2             CLK600_2                1.166        0.000                      0                    1                                                                        
CLK300_2          CLK600_2                0.362        0.000                      0                    5        0.419        0.000                      0                    5  
CLK600_3          CLK300_3                0.130        0.000                      0                   55        0.143        0.000                      0                   55  
TDCCLK3           CLK300_3                0.862        0.000                      0                    4                                                                        
input port clock  CLK600_3                1.126        0.000                      0                    4                                                                        
MCLK3             CLK600_3                1.134        0.000                      0                    1                                                                        
CLK300_3          CLK600_3                0.362        0.000                      0                    5        0.418        0.000                      0                    5  
RXDataCLK         RxWordCLK               3.280        0.000                      0                    1        0.231        0.000                      0                    1  
RxWordCLK         RXDataCLK               4.900        0.000                      0                  161        0.107        0.000                      0                  161  
CLK300_1          TDCCLK1                 2.263        0.000                      0                   24                                                                        
CLK300_2          TDCCLK2                 1.586        0.000                      0                   24                                                                        
CLK300_3          TDCCLK3                 2.249        0.000                      0                   24                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  HSPI               HSPI                    14.018        0.000                      0                   13       29.177        0.000                      0                   13  
**async_default**  RxWordCLK          RXDataCLK                1.413        0.000                      0                   13        4.965        0.000                      0                   13  
**async_default**  RxWordCLK          RxWordCLK                2.235        0.000                      0                   73        0.438        0.000                      0                   73  
**async_default**  SPI                SPI                     39.145        0.000                      0                    9       54.276        0.000                      0                    9  
**async_default**  TX_CLK             TX_CLK                  23.031        0.000                      0                  137        0.397        0.000                      0                  137  
**async_default**  TxWordCLK          TxWordCLK                5.840        0.000                      0                    2        1.128        0.000                      0                    2  
**default**        CLK300_1                                    8.169        0.000                      0                    1                                                                        
**default**        CLK300_2                                    8.407        0.000                      0                    1                                                                        
**default**        CLK300_3                                    7.481        0.000                      0                    1                                                                        
**default**        CLK320                                      0.214        0.000                      0                    8                                                                        
**default**        TX_CLK                                      7.630        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HSPI
  To Clock:  HSPI

Setup :            0  Failing Endpoints,  Worst Slack        5.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 HSPI_DATA_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            HMISO
                            (output port clocked by HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             HSPI
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (HSPI rise@50.000ns - HSPI fall@25.000ns)
  Data Path Delay:        5.683ns  (logic 3.438ns (60.501%)  route 2.245ns (39.499%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    4.076ns = ( 29.076 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HSPI fall edge)      25.000    25.000 f  
    G22                                               0.000    25.000 f  HSCK (IN)
                         net (fo=0)                   0.000    25.000    HSCK
    G22                  IBUF (Prop_ibuf_I_O)         1.420    26.420 f  iHSCK/O
                         net (fo=1, routed)           1.476    27.896    HSCKI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    27.976 f  HSCKI_BUFG_inst/O
                         net (fo=111, routed)         1.100    29.076    HSCKI_BUFG
    SLICE_X68Y121        FDRE                                         r  HSPI_DATA_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDRE (Prop_fdre_C_Q)         0.258    29.334 r  HSPI_DATA_reg[15]/Q
                         net (fo=1, routed)           2.245    31.578    HSPI_DATA_reg_n_0_[15]
    F24                  OBUFT (Prop_obuft_I_O)       3.180    34.758 r  iHMISO/O
                         net (fo=0)                   0.000    34.758    HMISO
    F24                                                               r  HMISO (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock HSPI rise edge)      50.000    50.000 r  
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.035    49.965    
                         output delay               -10.000    39.965    
  -------------------------------------------------------------------
                         required time                         39.965    
                         arrival time                         -34.758    
  -------------------------------------------------------------------
                         slack                                  5.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 HSPI_DATA_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            HSPI_DATA_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             HSPI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HSPI fall@25.000ns - HSPI fall@25.000ns)
  Data Path Delay:        0.195ns  (logic 0.135ns (69.069%)  route 0.060ns (30.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 27.173 - 25.000 ) 
    Source Clock Delay      (SCD):    1.711ns = ( 26.711 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HSPI fall edge)      25.000    25.000 f  
    G22                                               0.000    25.000 f  HSCK (IN)
                         net (fo=0)                   0.000    25.000    HSCK
    G22                  IBUF (Prop_ibuf_I_O)         0.444    25.444 f  iHSCK/O
                         net (fo=1, routed)           0.704    26.148    HSCKI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.174 f  HSCKI_BUFG_inst/O
                         net (fo=111, routed)         0.537    26.711    HSCKI_BUFG
    SLICE_X69Y121        FDRE                                         r  HSPI_DATA_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y121        FDRE (Prop_fdre_C_Q)         0.107    26.818 r  HSPI_DATA_reg[11]/Q
                         net (fo=3, routed)           0.060    26.878    h0/HSPI_DATA_reg[15]_2[12]
    SLICE_X68Y121        LUT5 (Prop_lut5_I4_O)        0.028    26.906 r  h0/HSPI_DATA[12]_i_1/O
                         net (fo=1, routed)           0.000    26.906    h0_n_20
    SLICE_X68Y121        FDRE                                         r  HSPI_DATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock HSPI fall edge)      25.000    25.000 f  
    G22                                               0.000    25.000 f  HSCK (IN)
                         net (fo=0)                   0.000    25.000    HSCK
    G22                  IBUF (Prop_ibuf_I_O)         0.640    25.640 f  iHSCK/O
                         net (fo=1, routed)           0.769    26.409    HSCKI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    26.439 f  HSCKI_BUFG_inst/O
                         net (fo=111, routed)         0.734    27.173    HSCKI_BUFG
    SLICE_X68Y121        FDRE                                         r  HSPI_DATA_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.451    26.722    
    SLICE_X68Y121        FDRE (Hold_fdre_C_D)         0.093    26.815    HSPI_DATA_reg[12]
  -------------------------------------------------------------------
                         required time                        -26.815    
                         arrival time                          26.906    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HSPI
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { HSCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349         50.000      48.651     BUFGCTRL_X0Y0  HSCKI_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         25.000      24.600     SLICE_X68Y108  hspi_addr_reg[2]_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         25.000      24.650     SLICE_X81Y127  hspi_32l_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MCLK1
  To Clock:  MCLK1

Setup :            0  Failing Endpoints,  Worst Slack       23.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.851ns  (required time - arrival time)
  Source:                 all_locked_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLK1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rstcount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MCLK1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             MCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MCLK1 rise@25.000ns - MCLK1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.297ns (32.294%)  route 0.623ns (67.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 26.943 - 25.000 ) 
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK1 rise edge)      0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     0.970 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301     1.271    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300     1.571 r  MCLKB1/O
                         net (fo=9, routed)           0.631     2.202    MCLK40
    SLICE_X74Y109        FDRE                                         r  all_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y109        FDRE (Prop_fdre_C_Q)         0.254     2.456 r  all_locked_reg/Q
                         net (fo=2, routed)           0.449     2.905    all_locked
    SLICE_X74Y111        LUT5 (Prop_lut5_I4_O)        0.043     2.948 r  rstcount[3]_i_1/O
                         net (fo=4, routed)           0.174     3.122    rstcount
    SLICE_X74Y112        FDCE                                         r  rstcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MCLK1 rise edge)     25.000    25.000 r  
    AA3                                               0.000    25.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000    25.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772    25.772 r  iMCLK1/O
                         net (fo=1, routed)           0.000    25.772    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077    25.849 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250    26.099    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274    26.373 r  MCLKB1/O
                         net (fo=9, routed)           0.570    26.943    MCLK40
    SLICE_X74Y112        FDCE                                         r  rstcount_reg[0]/C
                         clock pessimism              0.234    27.177    
                         clock uncertainty           -0.035    27.142    
    SLICE_X74Y112        FDCE (Setup_fdce_C_CE)      -0.169    26.973    rstcount_reg[0]
  -------------------------------------------------------------------
                         required time                         26.973    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                 23.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rstcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MCLK1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rstcount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by MCLK1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             MCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK1 rise@0.000ns - MCLK1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.146ns (52.492%)  route 0.132ns (47.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK1 rise edge)      0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.335     1.047    MCLK40
    SLICE_X74Y112        FDCE                                         r  rstcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y112        FDCE (Prop_fdce_C_Q)         0.118     1.165 r  rstcount_reg[0]/Q
                         net (fo=6, routed)           0.132     1.297    rstcount_reg[0]
    SLICE_X74Y112        LUT4 (Prop_lut4_I0_O)        0.028     1.325 r  rstcount[3]_i_2/O
                         net (fo=1, routed)           0.000     1.325    plusOp__2[3]
    SLICE_X74Y112        FDCE                                         r  rstcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK1 rise edge)      0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.375     1.205    MCLK40
    SLICE_X74Y112        FDCE                                         r  rstcount_reg[3]/C
                         clock pessimism             -0.158     1.047    
    SLICE_X74Y112        FDCE (Hold_fdce_C_D)         0.087     1.134    rstcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLK1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MCLK1_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I             n/a            1.666         25.000      23.334     BUFR_X1Y11       MCLKB1/I
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y2   PLL4/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK300_1
  To Clock:  CLK300_1

Setup :            0  Failing Endpoints,  Worst Slack        0.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 af1/ms_cou_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            af1/ms_cou_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (CLK300_1 rise@6.458ns - CLK300_1 rise@3.125ns)
  Data Path Delay:        2.004ns  (logic 0.434ns (21.657%)  route 1.570ns (78.343%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 5.034 - 6.458 ) 
    Source Clock Delay      (SCD):    -1.982ns = ( 1.143 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     4.006 r  iMCLK1/O
                         net (fo=1, routed)           0.000     4.006    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     4.095 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.746     4.841    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.366    -0.525 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.022     0.497    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.095     0.592 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.551     1.143    af1/CLK300
    SLICE_X70Y100        FDRE                                         r  af1/ms_cou_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        FDRE (Prop_fdre_C_Q)         0.254     1.397 r  af1/ms_cou_reg[3]/Q
                         net (fo=2, routed)           0.411     1.808    af1/ms_cou_reg[3]
    SLICE_X71Y101        LUT4 (Prop_lut4_I2_O)        0.043     1.851 r  af1/FSM_onehot_state[7]_i_15__1/O
                         net (fo=1, routed)           0.259     2.110    af1/FSM_onehot_state[7]_i_15__1_n_0
    SLICE_X72Y102        LUT6 (Prop_lut6_I2_O)        0.043     2.153 r  af1/FSM_onehot_state[7]_i_9__1/O
                         net (fo=2, routed)           0.226     2.380    af1/FSM_onehot_state[7]_i_9__1_n_0
    SLICE_X72Y103        LUT6 (Prop_lut6_I4_O)        0.043     2.423 r  af1/FSM_onehot_state[7]_i_4__1/O
                         net (fo=5, routed)           0.305     2.727    af1/FSM_onehot_state[7]_i_4__1_n_0
    SLICE_X71Y103        LUT3 (Prop_lut3_I2_O)        0.051     2.778 r  af1/ms_cou[0]_i_1__1/O
                         net (fo=23, routed)          0.369     3.147    af1/ms_cou[0]_i_1__1_n_0
    SLICE_X70Y103        FDRE                                         r  af1/ms_cou_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_1 rise edge)
                                                      6.458     6.458 r  
    AA3                                               0.000     6.458 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     6.458    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772     7.230 r  iMCLK1/O
                         net (fo=1, routed)           0.000     7.230    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     7.307 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.696     8.003    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.469     3.534 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.929     4.463    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.064     4.527 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.507     5.034    af1/CLK300
    SLICE_X70Y103        FDRE                                         r  af1/ms_cou_reg[12]/C
                         clock pessimism             -0.581     4.454    
                         clock uncertainty           -0.070     4.384    
    SLICE_X70Y103        FDRE (Setup_fdre_C_R)       -0.357     4.027    af1/ms_cou_reg[12]
  -------------------------------------------------------------------
                         required time                          4.027    
                         arrival time                          -3.147    
  -------------------------------------------------------------------
                         slack                                  0.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 TDC1_CHC/rs300_0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC1_CHC/rs300_1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK300_1 rise@3.125ns - CLK300_1 rise@3.125ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.633%)  route 0.060ns (37.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.567ns = ( 2.558 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 2.580 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     3.531 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.531    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     3.581 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.405     3.986    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.111     1.875 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.358     2.233    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.023     2.256 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.324     2.580    TDC1_CHC/CLK300
    SLICE_X84Y103        FDRE                                         r  TDC1_CHC/rs300_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDRE (Prop_fdre_C_Q)         0.100     2.680 r  TDC1_CHC/rs300_0_reg/Q
                         net (fo=1, routed)           0.060     2.740    TDC1_CHC/rs300_0
    SLICE_X84Y103        FDRE                                         r  TDC1_CHC/rs300_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     3.612 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.612    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.670 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.442     4.112    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.486     1.626 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.038    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.045     2.083 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.475     2.558    TDC1_CHC/CLK300
    SLICE_X84Y103        FDRE                                         r  TDC1_CHC/rs300_1_reg/C
                         clock pessimism              0.022     2.580    
    SLICE_X84Y103        FDRE (Hold_fdre_C_D)         0.047     2.627    TDC1_CHC/rs300_1_reg
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK300_1
Waveform(ns):       { -0.208 1.458 }
Period(ns):         3.333
Sources:            { PLL1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/PSCLK    n/a            1.817         3.333       1.516      MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/PSCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            0.909         1.667       0.758      MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            0.909         1.667       0.758      MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK320
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 CHANNEL3D/CH_trig_f_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            tao_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK320 rise@3.125ns - CLK320 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.431ns (15.903%)  route 2.279ns (84.097%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 5.188 - 3.125 ) 
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320 rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     0.970 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301     1.271    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300     1.571 r  MCLKB1/O
                         net (fo=9, routed)           0.608     2.179    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.729    -0.550 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.346     0.796    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.080     0.876 r  PLL4/inst/clkout1_buf/O
                         net (fo=15062, routed)       1.305     2.181    CHANNEL3D/CLK320
    SLICE_X80Y66         FDRE                                         r  CHANNEL3D/CH_trig_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y66         FDRE (Prop_fdre_C_Q)         0.216     2.397 r  CHANNEL3D/CH_trig_f_reg/Q
                         net (fo=10, routed)          0.519     2.916    CHANNEL3A/tto_reg[0]_1
    SLICE_X83Y64         LUT6 (Prop_lut6_I3_O)        0.043     2.959 r  CHANNEL3A/tto[0]_i_2/O
                         net (fo=2, routed)           0.368     3.328    CHANNEL3A/R101_out[0]
    SLICE_X88Y64         LUT2 (Prop_lut2_I0_O)        0.043     3.371 r  CHANNEL3A/tto[1]_i_4/O
                         net (fo=2, routed)           0.173     3.544    CHANNEL3C/tao_reg[0]
    SLICE_X91Y64         LUT3 (Prop_lut3_I2_O)        0.043     3.587 r  CHANNEL3C/tao[0]_i_5/O
                         net (fo=2, routed)           0.250     3.837    TRG0/tao_reg[0]
    SLICE_X93Y63         LUT4 (Prop_lut4_I1_O)        0.043     3.880 r  TRG0/tao[1]_i_2/O
                         net (fo=1, routed)           0.297     4.176    TRG0/p_1_in[1]
    SLICE_X93Y60         LUT6 (Prop_lut6_I2_O)        0.043     4.219 r  TRG0/tao[1]_i_1/O
                         net (fo=1, routed)           0.672     4.892    ta[1]
    OLOGIC_X1Y54         FDRE                                         r  tao_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK320 rise edge)     3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772     3.897 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.897    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     3.974 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250     4.224    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274     4.498 r  MCLKB1/O
                         net (fo=9, routed)           0.553     5.051    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.527     2.524 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.271     3.795    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     3.867 r  PLL4/inst/clkout1_buf/O
                         net (fo=15062, routed)       1.321     5.188    clk320
    OLOGIC_X1Y54         FDRE                                         r  tao_reg[1]/C
                         clock pessimism              0.207     5.395    
                         clock uncertainty           -0.050     5.346    
    OLOGIC_X1Y54         FDRE (Setup_fdre_C_D)       -0.448     4.898    tao_reg[1]
  -------------------------------------------------------------------
                         required time                          4.898    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                  0.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 FitGbtPrg/Event_Selector_comp/slct_fifo_din_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK320 rise@0.000ns - CLK320 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.100ns (18.336%)  route 0.445ns (81.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.073ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320 rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.260     0.972    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200    -0.228 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.575     0.347    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.373 r  PLL4/inst/clkout1_buf/O
                         net (fo=15062, routed)       0.539     0.912    FitGbtPrg/Event_Selector_comp/CLK320
    SLICE_X57Y138        FDRE                                         r  FitGbtPrg/Event_Selector_comp/slct_fifo_din_ff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y138        FDRE (Prop_fdre_C_Q)         0.100     1.012 r  FitGbtPrg/Event_Selector_comp/slct_fifo_din_ff_reg[19]/Q
                         net (fo=4, routed)           0.445     1.457    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/din[1]
    RAMB36_X3Y33         RAMB36E1                                     r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK320 rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.302     1.132    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.477    -0.345 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.638     0.293    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.323 r  PLL4/inst/clkout1_buf/O
                         net (fo=15062, routed)       0.750     1.073    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y33         RAMB36E1                                     r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.050     1.123    
    RAMB36_X3Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.419    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK320
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { PLL4/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         3.125       1.232      RAMB36_X0Y5     h0/mem[11].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       3.125       156.875    PLLE2_ADV_X1Y2  PLL4/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674         1.562       0.888      SLICE_X68Y79    CHANNEL1B/EVENTFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674         1.562       0.888      SLICE_X68Y81    CHANNEL1B/EVENTFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_1
  To Clock:  CLK600_1

Setup :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 TDC1_CHA/PINCAPT/ena1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC1_CHA/PINCAPT/ena_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (CLK600_1 rise@1.458ns - CLK600_1 fall@0.625ns)
  Data Path Delay:        0.595ns  (logic 0.258ns (43.384%)  route 0.337ns (56.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 0.129 - 1.458 ) 
    Source Clock Delay      (SCD):    -1.888ns = ( -1.263 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_1 fall edge)
                                                      0.625     0.625 f  
    AA3                                               0.000     0.625 f  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.625    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     1.506 f  iMCLK1/O
                         net (fo=1, routed)           0.000     1.506    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     1.595 f  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.746     2.341    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.366    -3.025 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.022    -2.003    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.095    -1.908 f  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.645    -1.263    TDC1_CHA/PINCAPT/CLK600
    SLICE_X108Y132       FDRE                                         r  TDC1_CHA/PINCAPT/ena1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y132       FDRE (Prop_fdre_C_Q)         0.258    -1.005 r  TDC1_CHA/PINCAPT/ena1_reg/Q
                         net (fo=1, routed)           0.337    -0.668    TDC1_CHA/PINCAPT/ena1
    SLICE_X109Y132       FDRE                                         r  TDC1_CHA/PINCAPT/ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_1 rise edge)
                                                      1.458     1.458 r  
    AA3                                               0.000     1.458 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772     2.230 r  iMCLK1/O
                         net (fo=1, routed)           0.000     2.230    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     2.307 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.696     3.003    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.469    -1.466 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.929    -0.537    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.064    -0.473 r  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.602     0.129    TDC1_CHA/PINCAPT/CLK600
    SLICE_X109Y132       FDRE                                         r  TDC1_CHA/PINCAPT/ena_reg/C
                         clock pessimism             -0.578    -0.448    
                         clock uncertainty           -0.064    -0.513    
    SLICE_X109Y132       FDRE (Setup_fdre_C_D)       -0.022    -0.535    TDC1_CHA/PINCAPT/ena_reg
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 TDC1_CHC/PINCAPT/ISER_BITS1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC1_CHC/PINCAPT/ptime_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK600_1 rise@1.458ns - CLK600_1 rise@1.458ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.545%)  route 0.080ns (38.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns = ( 0.926 - 1.458 ) 
    Source Clock Delay      (SCD):    -0.512ns = ( 0.946 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_1 rise edge)
                                                      1.458     1.458 r  
    AA3                                               0.000     1.458 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     1.864 r  iMCLK1/O
                         net (fo=1, routed)           0.000     1.864    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     1.914 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.405     2.319    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.111     0.208 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     0.566    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.023     0.589 r  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.357     0.946    TDC1_CHC/PINCAPT/CLK600
    SLICE_X109Y110       FDRE                                         r  TDC1_CHC/PINCAPT/ISER_BITS1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.100     1.046 r  TDC1_CHC/PINCAPT/ISER_BITS1_reg[1]/Q
                         net (fo=1, routed)           0.080     1.126    TDC1_CHC/PINCAPT/ISER_BITS1_reg_n_0_[1]
    SLICE_X108Y110       LUT6 (Prop_lut6_I0_O)        0.028     1.154 r  TDC1_CHC/PINCAPT/ptime[1]_i_1__9/O
                         net (fo=1, routed)           0.000     1.154    TDC1_CHC/PINCAPT/ptime[1]_i_1__9_n_0
    SLICE_X108Y110       FDRE                                         r  TDC1_CHC/PINCAPT/ptime_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_1 rise edge)
                                                      1.458     1.458 r  
    AA3                                               0.000     1.458 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     1.946 r  iMCLK1/O
                         net (fo=1, routed)           0.000     1.946    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     2.004 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.442     2.446    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -0.040 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.412     0.372    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.045     0.417 r  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.509     0.926    TDC1_CHC/PINCAPT/CLK600
    SLICE_X108Y110       FDRE                                         r  TDC1_CHC/PINCAPT/ptime_reg[1]/C
                         clock pessimism              0.032     0.957    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.087     1.044    TDC1_CHC/PINCAPT/ptime_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK600_1
Waveform(ns):       { -0.208 0.625 }
Period(ns):         1.667
Sources:            { PLL1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            1.349         1.667       0.317      BUFHCE_X1Y24     PLL1/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         0.833       0.433      SLICE_X108Y126   PINCAPT_M40_1/ena_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         0.833       0.483      SLICE_X109Y125   PINCAPT_M40_1/ISER_BITS1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_90_1
  To Clock:  CLK600_90_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK600_90_1
Waveform(ns):       { 0.208 1.042 }
Period(ns):         1.667
Sources:            { PLL1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I              n/a            1.349         1.667       0.317      BUFHCE_X1Y25     PLL1/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  TX_CLK
  To Clock:  TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       18.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.452ns  (required time - arrival time)
  Source:                 FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/C
                            (rising edge-triggered cell FDSE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_CLK rise@25.000ns - TX_CLK rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 0.512ns (7.847%)  route 6.013ns (92.153%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.790ns = ( 26.790 - 25.000 ) 
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     0.970 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301     1.271    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300     1.571 r  MCLKB1/O
                         net (fo=9, routed)           0.608     2.179    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.729    -0.550 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.346     0.796    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.080     0.876 r  PLL4/inst/clkout2_buf/O
                         net (fo=3320, routed)        1.110     1.986    FitGbtPrg/Reset_Generator_comp/CLK40
    SLICE_X66Y138        FDSE                                         r  FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y138        FDSE (Prop_fdse_C_Q)         0.254     2.240 f  FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/Q
                         net (fo=143, routed)         2.405     4.646    FitGbtPrg/Reset_Generator_comp/Reset_DClk_O
    SLICE_X76Y153        LUT3 (Prop_lut3_I0_O)        0.043     4.689 f  FitGbtPrg/Reset_Generator_comp/cont_counter_ff[0]_i_1/O
                         net (fo=81, routed)          0.425     5.113    FitGbtPrg/TX_Data_Gen_comp/cont_counter_ff_reg[79]_0
    SLICE_X77Y157        LUT6 (Prop_lut6_I0_O)        0.043     5.156 r  FitGbtPrg/TX_Data_Gen_comp/feedbackRegister[13]_i_4__0/O
                         net (fo=2, routed)           0.414     5.570    FitGbtPrg/TX_Data_Gen_comp/feedbackRegister[13]_i_4__0_n_0
    SLICE_X75Y154        LUT2 (Prop_lut2_I0_O)        0.043     5.613 r  FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter[0]_i_6/O
                         net (fo=27, routed)          0.540     6.153    FitGbtPrg/TX_Data_Gen_comp/gen_counter_ff_reg[13]_0
    SLICE_X78Y151        LUT2 (Prop_lut2_I0_O)        0.043     6.196 r  FitGbtPrg/TX_Data_Gen_comp/feedbackRegister[20]_i_5__3/O
                         net (fo=54, routed)          1.501     7.697    FitGbtPrg/cru_ltu_emu_comp/feedbackRegister_reg[11]_0
    SLICE_X79Y138        LUT6 (Prop_lut6_I2_O)        0.043     7.740 r  FitGbtPrg/cru_ltu_emu_comp/feedbackRegister[20]_i_2__1/O
                         net (fo=2, routed)           0.728     8.468    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/Data_from_FITrd[1]
    SLICE_X79Y141        LUT5 (Prop_lut5_I1_O)        0.043     8.511 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister[20]_i_1__2/O
                         net (fo=1, routed)           0.000     8.511    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/p_41_out[20]
    SLICE_X79Y141        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_CLK rise edge)    25.000    25.000 r  
    AA3                                               0.000    25.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000    25.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772    25.772 r  iMCLK1/O
                         net (fo=1, routed)           0.000    25.772    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077    25.849 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250    26.099    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274    26.373 r  MCLKB1/O
                         net (fo=9, routed)           0.553    26.926    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.527    24.399 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.271    25.670    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    25.742 r  PLL4/inst/clkout2_buf/O
                         net (fo=3320, routed)        1.048    26.790    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/CLK40
    SLICE_X79Y141        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[20]/C
                         clock pessimism              0.201    26.991    
                         clock uncertainty           -0.059    26.932    
    SLICE_X79Y141        FDPE (Setup_fdpe_C_D)        0.031    26.963    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[20]
  -------------------------------------------------------------------
                         required time                         26.963    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                 18.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/S
                            (rising edge-triggered cell FDSE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_CLK rise@0.000ns - TX_CLK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.785%)  route 0.158ns (61.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.260     0.972    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200    -0.228 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.575     0.347    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.373 r  PLL4/inst/clkout2_buf/O
                         net (fo=3320, routed)        0.547     0.920    FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y149        FDRE                                         r  FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y149        FDRE (Prop_fdre_C_Q)         0.100     1.020 r  FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=129, routed)         0.158     1.178    FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_0
    SLICE_X64Y152        FDSE                                         r  FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.302     1.132    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.477    -0.345 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.638     0.293    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.323 r  PLL4/inst/clkout2_buf/O
                         net (fo=3320, routed)        0.736     1.059    FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X64Y152        FDSE                                         r  FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.050     1.109    
    SLICE_X64Y152        FDSE (Hold_fdse_C_S)         0.006     1.115    FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TX_CLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL4/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     ICAPE2/CLK         n/a            10.000        25.000      15.000     ICAP_X0Y1       fl_upg/icp/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  PLL4/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.400         12.500      12.100     SLICE_X64Y179   FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         12.500      12.150     SLICE_X47Y127   fl_upg/BF/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gwdc1.wdcext/gasym_dc.rd_depth_gt_wr2.count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout1
  To Clock:  clkfbout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I              n/a            1.349         25.000      23.651     BUFHCE_X1Y26     FBBUF1/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  PLL1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL320
  To Clock:  clkfbout_PLL320

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL320
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL4/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.349         25.000      23.651     BUFGCTRL_X0Y5   PLL4/inst/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y2  PLL4/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  MCLK2
  To Clock:  MCLK2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLK2
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MCLK2_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         25.000      24.063     MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK300_2
  To Clock:  CLK300_2

Setup :            0  Failing Endpoints,  Worst Slack        0.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 af2/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            PLL2/inst/mmcm_adv_inst/PSINCDEC
                            (rising edge-triggered cell MMCME2_ADV clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (CLK300_2 rise@6.458ns - CLK300_2 rise@3.125ns)
  Data Path Delay:        1.730ns  (logic 0.216ns (12.486%)  route 1.514ns (87.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.225ns = ( 5.234 - 6.458 ) 
    Source Clock Delay      (SCD):    -1.840ns = ( 1.285 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.858     3.983 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.983    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     4.072 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.746     4.818    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.241    -0.423 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.022     0.599    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.095     0.694 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.591     1.285    af2/CLK300
    SLICE_X81Y85         FDRE                                         r  af2/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.216     1.501 r  af2/dir_reg/Q
                         net (fo=7, routed)           1.514     3.015    PLL2/inst/psincdec
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  PLL2/inst/mmcm_adv_inst/PSINCDEC
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_2 rise edge)
                                                      6.458     6.458 r  
    AA9                                               0.000     6.458 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     6.458    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.749     7.208 r  iMCLK2/O
                         net (fo=1, routed)           0.000     7.208    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     7.285 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.696     7.981    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.351     3.630 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.929     4.559    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.064     4.623 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.611     5.234    PLL2/inst/psclk
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  PLL2/inst/mmcm_adv_inst/PSCLK
                         clock pessimism             -0.595     4.639    
                         clock uncertainty           -0.070     4.569    
    MMCME2_ADV_X1Y1      MMCME2_ADV (Setup_mmcme2_adv_PSCLK_PSINCDEC)
                                                     -1.040     3.529    PLL2/inst/mmcm_adv_inst
  -------------------------------------------------------------------
                         required time                          3.529    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                  0.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 TDC2_CHB/rs300_0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC2_CHB/rs300_1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK300_2 rise@3.125ns - CLK300_2 rise@3.125ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns = ( 2.565 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 2.582 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.383     3.508 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.508    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     3.558 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.405     3.963    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.086     1.877 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.358     2.235    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.023     2.258 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.324     2.582    TDC2_CHB/CLK
    SLICE_X93Y86         FDRE                                         r  TDC2_CHB/rs300_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y86         FDRE (Prop_fdre_C_Q)         0.100     2.682 r  TDC2_CHB/rs300_0_reg/Q
                         net (fo=1, routed)           0.055     2.737    TDC2_CHB/rs300_0
    SLICE_X93Y86         FDRE                                         r  TDC2_CHB/rs300_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.464     3.589 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.589    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.647 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.442     4.089    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.456     1.633 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.045    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.045     2.090 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.475     2.565    TDC2_CHB/CLK
    SLICE_X93Y86         FDRE                                         r  TDC2_CHB/rs300_1_reg/C
                         clock pessimism              0.017     2.582    
    SLICE_X93Y86         FDRE (Hold_fdre_C_D)         0.047     2.629    TDC2_CHB/rs300_1_reg
  -------------------------------------------------------------------
                         required time                         -2.629    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK300_2
Waveform(ns):       { -0.208 1.458 }
Period(ns):         3.333
Sources:            { PLL2/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/PSCLK    n/a            1.817         3.333       1.516      MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/PSCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            0.909         1.667       0.758      MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK    n/a            0.909         1.667       0.758      MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_2
  To Clock:  CLK600_2

Setup :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 TDC2_CHD/PINCAPT/ena1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC2_CHD/PINCAPT/ena_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (CLK600_2 rise@1.458ns - CLK600_2 fall@0.625ns)
  Data Path Delay:        0.563ns  (logic 0.223ns (39.616%)  route 0.340ns (60.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.226ns = ( 0.233 - 1.458 ) 
    Source Clock Delay      (SCD):    -1.776ns = ( -1.151 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_2 fall edge)
                                                      0.625     0.625 f  
    AA9                                               0.000     0.625 f  MCLK2_P (IN)
                         net (fo=0)                   0.000     0.625    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.858     1.483 f  iMCLK2/O
                         net (fo=1, routed)           0.000     1.483    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     1.572 f  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.746     2.318    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.241    -2.923 f  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.022    -1.901    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.095    -1.806 f  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.655    -1.151    TDC2_CHD/PINCAPT/CLK600
    SLICE_X106Y53        FDRE                                         r  TDC2_CHD/PINCAPT/ena1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y53        FDRE (Prop_fdre_C_Q)         0.223    -0.928 r  TDC2_CHD/PINCAPT/ena1_reg/Q
                         net (fo=1, routed)           0.340    -0.588    TDC2_CHD/PINCAPT/ena1
    SLICE_X107Y53        FDRE                                         r  TDC2_CHD/PINCAPT/ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_2 rise edge)
                                                      1.458     1.458 r  
    AA9                                               0.000     1.458 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.749     2.208 r  iMCLK2/O
                         net (fo=1, routed)           0.000     2.208    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     2.285 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.696     2.981    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.351    -1.370 r  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.929    -0.441    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.064    -0.377 r  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.610     0.233    TDC2_CHD/PINCAPT/CLK600
    SLICE_X107Y53        FDRE                                         r  TDC2_CHD/PINCAPT/ena_reg/C
                         clock pessimism             -0.569    -0.336    
                         clock uncertainty           -0.064    -0.401    
    SLICE_X107Y53        FDRE (Setup_fdre_C_D)       -0.022    -0.423    TDC2_CHD/PINCAPT/ena_reg
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 TDC2_CHD/PINCAPT/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC2_CHD/PINCAPT/PC_STR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK600_2 rise@1.458ns - CLK600_2 rise@1.458ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.205%)  route 0.096ns (42.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns = ( 0.935 - 1.458 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 0.951 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_2 rise edge)
                                                      1.458     1.458 r  
    AA9                                               0.000     1.458 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.383     1.842 r  iMCLK2/O
                         net (fo=1, routed)           0.000     1.842    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     1.892 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.405     2.297    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.086     0.211 r  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     0.569    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023     0.592 r  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.359     0.951    TDC2_CHD/PINCAPT/CLK600
    SLICE_X107Y53        FDRE                                         r  TDC2_CHD/PINCAPT/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y53        FDRE (Prop_fdre_C_Q)         0.100     1.051 r  TDC2_CHD/PINCAPT/ena_reg/Q
                         net (fo=3, routed)           0.096     1.146    TDC2_CHD/PINCAPT/ena
    SLICE_X108Y53        LUT3 (Prop_lut3_I1_O)        0.028     1.174 r  TDC2_CHD/PINCAPT/PC_STR_i_1__1/O
                         net (fo=1, routed)           0.000     1.174    TDC2_CHD/PINCAPT/PC_STR_i_1__1_n_0
    SLICE_X108Y53        FDRE                                         r  TDC2_CHD/PINCAPT/PC_STR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_2 rise edge)
                                                      1.458     1.458 r  
    AA9                                               0.000     1.458 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.464     1.923 r  iMCLK2/O
                         net (fo=1, routed)           0.000     1.923    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     1.981 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.442     2.423    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.456    -0.033 r  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.412     0.379    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.045     0.424 r  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.511     0.935    TDC2_CHD/PINCAPT/CLK600
    SLICE_X108Y53        FDRE                                         r  TDC2_CHD/PINCAPT/PC_STR_reg/C
                         clock pessimism              0.030     0.965    
    SLICE_X108Y53        FDRE (Hold_fdre_C_D)         0.087     1.052    TDC2_CHD/PINCAPT/PC_STR_reg
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK600_2
Waveform(ns):       { -0.208 0.625 }
Period(ns):         1.667
Sources:            { PLL2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            1.349         1.667       0.317      BUFHCE_X1Y12     PLL2/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         0.833       0.433      SLICE_X108Y60    TDC2_CHC/PINCAPT/ISER_BITS1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         0.833       0.483      SLICE_X108Y83    TDC2_CHA/PINCAPT/ISER_BITS1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_90_2
  To Clock:  CLK600_90_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK600_90_2
Waveform(ns):       { 0.208 1.042 }
Period(ns):         1.667
Sources:            { PLL2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I              n/a            1.349         1.667       0.317      BUFHCE_X1Y13     PLL2/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout2
  To Clock:  clkfbout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout2
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I              n/a            1.349         25.000      23.651     BUFHCE_X1Y14     FBBUF2/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y1  PLL2/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  MCLK3
  To Clock:  MCLK3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLK3
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MCLK3_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         25.000      24.063     MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK300_3
  To Clock:  CLK300_3

Setup :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 af3/psen_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            PLL3/inst/mmcm_adv_inst/PSEN
                            (rising edge-triggered cell MMCME2_ADV clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (CLK300_3 rise@6.458ns - CLK300_3 rise@3.125ns)
  Data Path Delay:        1.969ns  (logic 0.216ns (10.971%)  route 1.753ns (89.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.075ns = ( 5.383 - 6.458 ) 
    Source Clock Delay      (SCD):    -1.723ns = ( 1.402 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.890     4.015 r  iMCLK3/O
                         net (fo=1, routed)           0.000     4.015    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     4.104 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.746     4.850    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.116    -0.266 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.022     0.756    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.095     0.851 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.551     1.402    af3/CLK300
    SLICE_X73Y45         FDRE                                         r  af3/psen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDRE (Prop_fdre_C_Q)         0.216     1.618 r  af3/psen_reg/Q
                         net (fo=2, routed)           1.753     3.371    PLL3/inst/psen
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  PLL3/inst/mmcm_adv_inst/PSEN
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_3 rise edge)
                                                      6.458     6.458 r  
    AB16                                              0.000     6.458 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     6.458    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.781     7.239 r  iMCLK3/O
                         net (fo=1, routed)           0.000     7.239    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     7.316 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.696     8.012    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.233     3.779 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.929     4.708    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.064     4.772 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.611     5.383    PLL3/inst/psclk
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  PLL3/inst/mmcm_adv_inst/PSCLK
                         clock pessimism             -0.588     4.796    
                         clock uncertainty           -0.070     4.726    
    MMCME2_ADV_X1Y0      MMCME2_ADV (Setup_mmcme2_adv_PSCLK_PSEN)
                                                     -1.040     3.686    PLL3/inst/mmcm_adv_inst
  -------------------------------------------------------------------
                         required time                          3.686    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  0.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 TDC3_CHD/rs300_0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC3_CHD/rs300_1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK300_3 rise@3.125ns - CLK300_3 rise@3.125ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns = ( 2.625 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.488ns = ( 2.637 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.415     3.540 r  iMCLK3/O
                         net (fo=1, routed)           0.000     3.540    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     3.590 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.405     3.995    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.061     1.934 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.358     2.292    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.023     2.315 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.322     2.637    TDC3_CHD/CLK300
    SLICE_X83Y40         FDRE                                         r  TDC3_CHD/rs300_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y40         FDRE (Prop_fdre_C_Q)         0.100     2.737 r  TDC3_CHD/rs300_0_reg/Q
                         net (fo=1, routed)           0.055     2.791    TDC3_CHD/rs300_0
    SLICE_X83Y40         FDRE                                         r  TDC3_CHD/rs300_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.496     3.621 r  iMCLK3/O
                         net (fo=1, routed)           0.000     3.621    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.679 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.442     4.121    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.426     1.695 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.107    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.045     2.152 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.473     2.625    TDC3_CHD/CLK300
    SLICE_X83Y40         FDRE                                         r  TDC3_CHD/rs300_1_reg/C
                         clock pessimism              0.012     2.637    
    SLICE_X83Y40         FDRE (Hold_fdre_C_D)         0.047     2.684    TDC3_CHD/rs300_1_reg
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK300_3
Waveform(ns):       { -0.208 1.458 }
Period(ns):         3.333
Sources:            { PLL3/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/PSCLK    n/a            1.817         3.333       1.516      MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/PSCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            0.909         1.667       0.758      MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK    n/a            0.909         1.667       0.758      MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_3
  To Clock:  CLK600_3

Setup :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 TDC3_CHC/PINCAPT/ena1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC3_CHC/PINCAPT/ena_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (CLK600_3 rise@1.458ns - CLK600_3 fall@0.625ns)
  Data Path Delay:        0.563ns  (logic 0.223ns (39.616%)  route 0.340ns (60.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.089ns = ( 0.369 - 1.458 ) 
    Source Clock Delay      (SCD):    -1.635ns = ( -1.010 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_3 fall edge)
                                                      0.625     0.625 f  
    AB16                                              0.000     0.625 f  MCLK3_P (IN)
                         net (fo=0)                   0.000     0.625    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.890     1.515 f  iMCLK3/O
                         net (fo=1, routed)           0.000     1.515    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     1.604 f  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.746     2.350    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.116    -2.766 f  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.022    -1.744    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.095    -1.649 f  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.639    -1.010    TDC3_CHC/PINCAPT/CLK600
    SLICE_X106Y27        FDRE                                         r  TDC3_CHC/PINCAPT/ena1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y27        FDRE (Prop_fdre_C_Q)         0.223    -0.787 r  TDC3_CHC/PINCAPT/ena1_reg/Q
                         net (fo=1, routed)           0.340    -0.447    TDC3_CHC/PINCAPT/ena1
    SLICE_X107Y27        FDRE                                         r  TDC3_CHC/PINCAPT/ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_3 rise edge)
                                                      1.458     1.458 r  
    AB16                                              0.000     1.458 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.781     2.239 r  iMCLK3/O
                         net (fo=1, routed)           0.000     2.239    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     2.316 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.696     3.012    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.233    -1.221 r  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.929    -0.292    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.064    -0.228 r  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.597     0.369    TDC3_CHC/PINCAPT/CLK600
    SLICE_X107Y27        FDRE                                         r  TDC3_CHC/PINCAPT/ena_reg/C
                         clock pessimism             -0.565    -0.195    
                         clock uncertainty           -0.064    -0.260    
    SLICE_X107Y27        FDRE (Setup_fdre_C_D)       -0.022    -0.282    TDC3_CHC/PINCAPT/ena_reg
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 TDC3_CHB/PINCAPT/ISER_BITS1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC3_CHB/PINCAPT/ptime_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK600_3 rise@1.458ns - CLK600_3 rise@1.458ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.761%)  route 0.094ns (42.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.463ns = ( 0.996 - 1.458 ) 
    Source Clock Delay      (SCD):    -0.452ns = ( 1.006 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_3 rise edge)
                                                      1.458     1.458 r  
    AB16                                              0.000     1.458 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.415     1.873 r  iMCLK3/O
                         net (fo=1, routed)           0.000     1.873    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     1.923 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.405     2.328    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.267 r  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     0.625    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.023     0.648 r  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.358     1.006    TDC3_CHB/PINCAPT/CLK600
    SLICE_X109Y7         FDRE                                         r  TDC3_CHB/PINCAPT/ISER_BITS1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y7         FDRE (Prop_fdre_C_Q)         0.100     1.106 r  TDC3_CHB/PINCAPT/ISER_BITS1_reg[2]/Q
                         net (fo=3, routed)           0.094     1.200    TDC3_CHB/PINCAPT/p_1_in
    SLICE_X108Y7         LUT6 (Prop_lut6_I3_O)        0.028     1.228 r  TDC3_CHB/PINCAPT/ptime[1]_i_1__5/O
                         net (fo=1, routed)           0.000     1.228    TDC3_CHB/PINCAPT/ptime[1]_i_1__5_n_0
    SLICE_X108Y7         FDRE                                         r  TDC3_CHB/PINCAPT/ptime_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_3 rise edge)
                                                      1.458     1.458 r  
    AB16                                              0.000     1.458 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.496     1.955 r  iMCLK3/O
                         net (fo=1, routed)           0.000     1.955    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     2.013 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.442     2.455    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.426     0.029 r  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.412     0.441    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.045     0.486 r  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.510     0.996    TDC3_CHB/PINCAPT/CLK600
    SLICE_X108Y7         FDRE                                         r  TDC3_CHB/PINCAPT/ptime_reg[1]/C
                         clock pessimism              0.022     1.017    
    SLICE_X108Y7         FDRE (Hold_fdre_C_D)         0.087     1.104    TDC3_CHB/PINCAPT/ptime_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK600_3
Waveform(ns):       { -0.208 0.625 }
Period(ns):         1.667
Sources:            { PLL3/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            1.349         1.667       0.317      BUFHCE_X1Y1      PLL3/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         0.833       0.433      SLICE_X108Y12    TDC3_CHD/PINCAPT/ISER_BITS1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         0.833       0.483      SLICE_X109Y7     TDC3_CHB/PINCAPT/ISER_BITS1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_90_3
  To Clock:  CLK600_90_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK600_90_3
Waveform(ns):       { 0.208 1.042 }
Period(ns):         1.667
Sources:            { PLL3/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I              n/a            1.349         1.667       0.317      BUFHCE_X1Y2      PLL3/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout3
  To Clock:  clkfbout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout3
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { PLL3/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I              n/a            1.349         25.000      23.651     BUFHCE_X1Y0      FBBUF3/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  PLL3/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  MGTCLK
  To Clock:  MGTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MGTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MGTCLK rise@5.000ns - MGTCLK rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    21.343ns = ( 26.343 - 5.000 ) 
    Source Clock Delay      (SCD):    25.813ns
    Clock Pessimism Removal (CPR):    4.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGTCLK rise edge)     0.000     0.000 r  
    H6                                                0.000     0.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     0.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  IMGTCLK1/O
                         net (fo=2, routed)          22.846    24.982    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/CLKS_I[mgt_clks][mgtRefClk]
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.300    25.282 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.531    25.813    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y149       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980    26.793 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000    26.793    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X104Y149       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGTCLK rise edge)     5.000     5.000 r  
    H6                                                0.000     5.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     5.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     6.285 r  IMGTCLK1/O
                         net (fo=2, routed)          19.305    25.591    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/CLKS_I[mgt_clks][mgtRefClk]
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.274    25.865 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.478    26.343    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              4.470    30.813    
                         clock uncertainty           -0.035    30.777    
    SLICE_X104Y149       FDRE (Setup_fdre_C_D)        0.064    30.841    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         30.841    
                         arrival time                         -26.793    
  -------------------------------------------------------------------
                         slack                                  4.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by MGTCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MGTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGTCLK rise@0.000ns - MGTCLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    15.520ns
    Source Clock Delay      (SCD):    12.602ns
    Clock Pessimism Removal (CPR):    2.918ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGTCLK rise edge)     0.000     0.000 r  
    H6                                                0.000     0.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     0.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  IMGTCLK1/O
                         net (fo=2, routed)          11.794    12.235    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/CLKS_I[mgt_clks][mgtRefClk]
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090    12.325 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.277    12.602    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y149       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271    12.873 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000    12.873    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock MGTCLK rise edge)     0.000     0.000 r  
    H6                                                0.000     0.000 r  MGTCLK_P (IN)
                         net (fo=0)                   0.000     0.000    MGTCLK_P
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  MGTCLK_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    MGTCLK_P_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  IMGTCLK1/O
                         net (fo=2, routed)          14.381    15.113    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/CLKS_I[mgt_clks][mgtRefClk]
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093    15.206 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.314    15.520    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X104Y149       SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -2.918    12.602    
    SLICE_X104Y149       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    12.701    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                        -12.701    
                         arrival time                          12.873    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MGTCLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MGTCLK_P }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I       n/a            1.666         5.000       3.334      BUFR_X1Y9       FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/I
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.550         2.500       1.950      SLICE_X104Y149  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.550         2.500       1.950      SLICE_X104Y149  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C
                            (falling edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM_reg/D
                            (rising edge-triggered cell FDRE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK rise@8.333ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        1.349ns  (logic 0.266ns (19.715%)  route 1.083ns (80.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 10.190 - 8.333 ) 
    Source Clock Delay      (SCD):    2.024ns = ( 6.191 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     4.991    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     5.071 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.119     6.190    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X48Y153        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDPE (Prop_fdpe_C_Q)         0.223     6.413 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/Q
                         net (fo=40, routed)          1.083     7.497    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE_reg_0
    SLICE_X44Y158        LUT4 (Prop_lut4_I2_O)        0.043     7.540 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM_i_1/O
                         net (fo=1, routed)           0.000     7.540    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM_i_1_n_0
    SLICE_X44Y158        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785     9.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     9.190 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.000    10.190    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X44Y158        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM_reg/C
                         clock pessimism              0.125    10.315    
                         clock uncertainty           -0.035    10.280    
    SLICE_X44Y158        FDRE (Setup_fdre_C_D)        0.064    10.344    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM_reg
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  2.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/D
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.174%)  route 0.283ns (68.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.565     0.926    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg_1
    SLICE_X91Y151        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y151        FDCE (Prop_fdce_C_Q)         0.100     1.026 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.283     1.309    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/FSM_onehot_state_reg_n_0_[2]
    SLICE_X90Y149        LUT5 (Prop_lut5_I1_O)        0.028     1.337 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_i_1/O
                         net (fo=1, routed)           0.000     1.337    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now
    SLICE_X90Y149        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.783     1.183    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg_1
    SLICE_X90Y149        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg/C
                         clock pessimism             -0.039     1.144    
    SLICE_X90Y149        FDCE (Hold_fdce_C_D)         0.087     1.231    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.200         8.333       5.133      GTXE2_CHANNEL_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y4     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y4     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y4     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack       12.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.026ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/D
                            (falling edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (RXDataCLK fall@12.500ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.259ns (64.292%)  route 0.144ns (35.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 14.353 - 12.500 ) 
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.445     2.350    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -0.754 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.579     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.116     2.021    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RX_FRAMECLK_O
    SLICE_X52Y155        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y155        FDRE (Prop_fdre_C_Q)         0.216     2.237 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/Q
                         net (fo=2, routed)           0.144     2.381    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t
    SLICE_X53Y155        LUT1 (Prop_lut1_I0_O)        0.043     2.424 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_i_1/O
                         net (fo=2, routed)           0.000     2.424    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_0_in
    SLICE_X53Y155        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785    13.285    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072    13.356 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.243    14.599    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.793    11.806 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.478    13.284    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    13.356 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.996    14.352    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RX_FRAMECLK_O
    SLICE_X53Y155        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C  (IS_INVERTED)
                         clock pessimism              0.149    14.501    
                         clock uncertainty           -0.090    14.412    
    SLICE_X53Y155        FDRE (Setup_fdre_C_D)        0.038    14.450    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                          -2.424    
  -------------------------------------------------------------------
                         slack                                 12.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.335%)  route 0.057ns (30.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.658     1.019    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.442    -0.423 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.758     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.582     0.943    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X99Y140        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y140        FDCE (Prop_fdce_C_Q)         0.100     1.043 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[13]/Q
                         net (fo=2, routed)           0.057     1.100    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/p_25_in
    SLICE_X98Y140        LUT3 (Prop_lut3_I0_O)        0.028     1.128 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O[13]_i_1/O
                         net (fo=1, routed)           0.000     1.128    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/p_40_out[13]
    SLICE_X98Y140        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.892     1.292    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.744    -0.452 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.822     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.782     1.182    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X98Y140        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[13]/C
                         clock pessimism             -0.228     0.954    
    SLICE_X98Y140        FDRE (Hold_fdre_C_D)         0.087     1.041    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RXDataCLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.349         24.999      23.649     BUFGCTRL_X0Y31   FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.999      188.361    MMCME2_ADV_X0Y4  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         12.499      12.099     SLICE_X101Y140   FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         12.499      12.149     SLICE_X55Y200    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/seq_reg1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
  To Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.349         8.333       6.984      BUFGCTRL_X0Y30   FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y4  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  SPI
  To Clock:  SPI

Setup :            0  Failing Endpoints,  Worst Slack       24.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.219ns  (required time - arrival time)
  Source:                 CS
                            (input port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MISO
                            (output port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SPI
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (SPI rise@100.000ns - SPI fall@50.000ns)
  Data Path Delay:        5.746ns  (logic 4.375ns (76.130%)  route 1.372ns (23.870%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)
  Input Delay:            10.000ns
  Output Delay:           10.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI fall edge)       50.000    50.000 f  
                         input delay                 10.000    60.000    
    E26                                               0.000    60.000 f  CS (IN)
                         net (fo=0)                   0.000    60.000    CS
    E26                  IBUF (Prop_ibuf_I_O)         1.445    61.445 f  iCS/O
                         net (fo=15, routed)          1.372    62.816    T
    G24                  OBUFT (TriStatE_obuft_T_O)
                                                      2.930    65.746 r  iMISO/O
                         net (fo=0)                   0.000    65.746    MISO
    G24                                                               r  MISO (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)      100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay               -10.000    89.965    
  -------------------------------------------------------------------
                         required time                         89.965    
                         arrival time                         -65.746    
  -------------------------------------------------------------------
                         slack                                 24.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 spi_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spibuf_rd_reg/D
                            (rising edge-triggered cell FDCE clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             SPI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SPI rise@0.000ns - SPI rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.247%)  route 0.112ns (46.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    F22                  IBUF (Prop_ibuf_I_O)         0.449     0.449 r  iSCK/O
                         net (fo=1, routed)           0.704     1.153    SCKI
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.179 r  SCKI_BUFG_inst/O
                         net (fo=97, routed)          0.547     1.726    SCKI_BUFG
    SLICE_X67Y104        FDRE                                         r  spi_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.100     1.826 r  spi_rd_reg/Q
                         net (fo=9, routed)           0.112     1.938    spi_rd
    SLICE_X66Y104        LUT6 (Prop_lut6_I1_O)        0.028     1.966 r  spibuf_rd_i_1/O
                         net (fo=1, routed)           0.000     1.966    spibuf_rd_i_1_n_0
    SLICE_X66Y104        FDCE                                         r  spibuf_rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    F22                  IBUF (Prop_ibuf_I_O)         0.645     0.645 r  iSCK/O
                         net (fo=1, routed)           0.769     1.414    SCKI
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.444 r  SCKI_BUFG_inst/O
                         net (fo=97, routed)          0.746     2.190    SCKI_BUFG
    SLICE_X66Y104        FDCE                                         r  spibuf_rd_reg/C
                         clock pessimism             -0.453     1.737    
    SLICE_X66Y104        FDCE (Hold_fdce_C_D)         0.087     1.824    spibuf_rd_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SPI
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { SCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349         100.000     98.651     BUFGCTRL_X0Y1  SCKI_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X63Y106  spi_addr_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X61Y107  mcu_tstamp_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK1
  To Clock:  TDCCLK1

Setup :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 RSA1_P
                            (input port clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC1_CHA/rs_1_reg/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (TDCCLK1 rise@3.333ns - TDCCLK1 rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.856ns (28.400%)  route 2.159ns (71.600%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            1.800ns
  Clock Path Skew:        1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 5.247 - 3.333 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TDCCLK1 rise edge)    0.000     0.000 r  
                         input delay                  1.800     1.800    
    V3                                                0.000     1.800 r  RSA1_P (IN)
                         net (fo=0)                   0.000     1.800    RSA1_P
    V3                   IBUFDS (Prop_ibufds_I_O)     0.856     2.656 r  RSA1_B/O
                         net (fo=7, routed)           2.159     4.816    TDC1_CHA/RSA1
    SLICE_X80Y102        FDRE                                         r  TDC1_CHA/rs_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TDCCLK1 rise edge)    3.333     3.333 r  
    AB2                                               0.000     3.333 r  TDCCLK1_P (IN)
                         net (fo=0)                   0.000     3.333    TDCCLK1_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.784     4.117 r  TCLK1/O
                         net (fo=1, routed)           0.327     4.444    TDCCLK1L
    BUFR_X1Y10           BUFR (Prop_bufr_I_O)         0.274     4.718 r  TCLKB1/O
                         net (fo=110, routed)         0.529     5.247    TDC1_CHA/TDC_raw_wr_reg_0
    SLICE_X80Y102        FDRE                                         r  TDC1_CHA/rs_1_reg/C
                         clock pessimism              0.000     5.247    
                         clock uncertainty           -0.035     5.212    
    SLICE_X80Y102        FDRE (Setup_fdre_C_D)       -0.024     5.188    TDC1_CHA/rs_1_reg
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                  0.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 TDC1_CHC/TDC_bitcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC1_CHC/TDC_rdy1_reg/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TDCCLK1 rise@0.000ns - TDCCLK1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.045%)  route 0.118ns (47.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TDCCLK1 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  TDCCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    TDCCLK1_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  TCLK1/O
                         net (fo=1, routed)           0.216     0.634    TDCCLK1L
    BUFR_X1Y10           BUFR (Prop_bufr_I_O)         0.090     0.724 r  TCLKB1/O
                         net (fo=110, routed)         0.310     1.034    TDC1_CHC/CLK
    SLICE_X83Y104        FDRE                                         r  TDC1_CHC/TDC_bitcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.100     1.134 r  TDC1_CHC/TDC_bitcount_reg[1]/Q
                         net (fo=7, routed)           0.118     1.252    TDC1_CHC/TDC_bitcount_reg_n_0_[1]
    SLICE_X82Y103        LUT6 (Prop_lut6_I4_O)        0.028     1.280 r  TDC1_CHC/TDC_rdy1_i_1__9/O
                         net (fo=1, routed)           0.000     1.280    TDC1_CHC/TDC_rdy1_i_1__9_n_0
    SLICE_X82Y103        FDRE                                         r  TDC1_CHC/TDC_rdy1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TDCCLK1 rise edge)    0.000     0.000 r  
    AB2                                               0.000     0.000 r  TDCCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    TDCCLK1_P
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  TCLK1/O
                         net (fo=1, routed)           0.250     0.749    TDCCLK1L
    BUFR_X1Y10           BUFR (Prop_bufr_I_O)         0.093     0.842 r  TCLKB1/O
                         net (fo=110, routed)         0.349     1.191    TDC1_CHC/CLK
    SLICE_X82Y103        FDRE                                         r  TDC1_CHC/TDC_rdy1_reg/C
                         clock pessimism             -0.143     1.048    
    SLICE_X82Y103        FDRE (Hold_fdre_C_D)         0.087     1.135    TDC1_CHC/TDC_rdy1_reg
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TDCCLK1
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { TDCCLK1_P }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I   n/a            1.666         3.333       1.667      BUFR_X1Y10     TCLKB1/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.666       1.266      SLICE_X77Y103  TDC1_CHB/rs_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.666       1.316      SLICE_X74Y101  TDC1_CHB/tdc_rdy_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK2
  To Clock:  TDCCLK2

Setup :            0  Failing Endpoints,  Worst Slack        0.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 RSD2_P
                            (input port clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC2_CHD/TDC_bitcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (TDCCLK2 rise@3.333ns - TDCCLK2 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.888ns (34.004%)  route 1.723ns (65.996%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            1.800ns
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.214 - 3.333 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TDCCLK2 rise edge)    0.000     0.000 r  
                         input delay                  1.800     1.800    
    Y11                                               0.000     1.800 f  RSD2_P (IN)
                         net (fo=0)                   0.000     1.800    RSD2_P
    Y11                  IBUFDS (Prop_ibufds_I_O)     0.845     2.645 f  RSD2_B/O
                         net (fo=7, routed)           1.723     4.367    TDC2_CHD/RSD2
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.043     4.410 r  TDC2_CHD/TDC_bitcount[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.410    TDC2_CHD/TDC_bitcount[0]_i_1__1_n_0
    SLICE_X91Y79         FDRE                                         r  TDC2_CHD/TDC_bitcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TDCCLK2 rise edge)    3.333     3.333 r  
    AC9                                               0.000     3.333 r  TDCCLK2_P (IN)
                         net (fo=0)                   0.000     3.333    TDCCLK2_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.763     4.096 r  TCLK2/O
                         net (fo=1, routed)           0.327     4.423    TDCCLK2L
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.274     4.697 r  TCLKB2/O
                         net (fo=110, routed)         0.517     5.214    TDC2_CHD/TDC_raw_wr_reg_0
    SLICE_X91Y79         FDRE                                         r  TDC2_CHD/TDC_bitcount_reg[0]/C
                         clock pessimism              0.000     5.214    
                         clock uncertainty           -0.035     5.178    
    SLICE_X91Y79         FDRE (Setup_fdre_C_D)        0.032     5.210    TDC2_CHD/TDC_bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                          5.210    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                  0.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 TDC2_CHC/rs_1_reg/C
                            (rising edge-triggered cell FDRE clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC2_CHC/TDC_raw_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TDCCLK2 rise@0.000ns - TDCCLK2 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.171ns (75.682%)  route 0.055ns (24.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TDCCLK2 rise edge)    0.000     0.000 r  
    AC9                                               0.000     0.000 r  TDCCLK2_P (IN)
                         net (fo=0)                   0.000     0.000    TDCCLK2_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  TCLK2/O
                         net (fo=1, routed)           0.216     0.613    TDCCLK2L
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.090     0.703 r  TCLKB2/O
                         net (fo=110, routed)         0.296     0.999    TDC2_CHC/tdc_raw_i_reg[12]_0
    SLICE_X92Y78         FDRE                                         r  TDC2_CHC/rs_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y78         FDRE (Prop_fdre_C_Q)         0.107     1.106 r  TDC2_CHC/rs_1_reg/Q
                         net (fo=5, routed)           0.055     1.161    TDC2_CHC/rs_1
    SLICE_X92Y78         LUT6 (Prop_lut6_I5_O)        0.064     1.225 r  TDC2_CHC/TDC_raw_wr_i_1__0/O
                         net (fo=1, routed)           0.000     1.225    TDC2_CHC/TDC_raw_wr_i_1__0_n_0
    SLICE_X92Y78         FDRE                                         r  TDC2_CHC/TDC_raw_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TDCCLK2 rise edge)    0.000     0.000 r  
    AC9                                               0.000     0.000 r  TDCCLK2_P (IN)
                         net (fo=0)                   0.000     0.000    TDCCLK2_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  TCLK2/O
                         net (fo=1, routed)           0.250     0.728    TDCCLK2L
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.093     0.821 r  TCLKB2/O
                         net (fo=110, routed)         0.333     1.154    TDC2_CHC/tdc_raw_i_reg[12]_0
    SLICE_X92Y78         FDRE                                         r  TDC2_CHC/TDC_raw_wr_reg/C
                         clock pessimism             -0.155     0.999    
    SLICE_X92Y78         FDRE (Hold_fdre_C_D)         0.087     1.086    TDC2_CHC/TDC_raw_wr_reg
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TDCCLK2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { TDCCLK2_P }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I   n/a            1.666         3.333       1.667      BUFR_X1Y5     TCLKB2/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.666       1.266      SLICE_X86Y80  TDC2_CHA/TDC_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.666       1.316      SLICE_X97Y77  TDC2_CHD/tdc_rdy_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK3
  To Clock:  TDCCLK3

Setup :            0  Failing Endpoints,  Worst Slack        0.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 RDD3_P
                            (input port clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC3_CHD/TDC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (TDCCLK3 rise@3.333ns - TDCCLK3 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.904ns (33.199%)  route 1.820ns (66.801%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            1.800ns
  Clock Path Skew:        1.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 5.218 - 3.333 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TDCCLK3 rise edge)    0.000     0.000 r  
                         input delay                  1.800     1.800    
    V16                                               0.000     1.800 r  RDD3_P (IN)
                         net (fo=0)                   0.000     1.800    RDD3_P
    V16                  IBUFDS (Prop_ibufds_I_O)     0.904     2.704 r  RDD3_B/O
                         net (fo=1, routed)           1.820     4.525    TDC3_CHD/rdata
    SLICE_X85Y48         FDRE                                         r  TDC3_CHD/TDC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TDCCLK3 rise edge)    3.333     3.333 r  
    AB17                                              0.000     3.333 r  TDCCLK3_P (IN)
                         net (fo=0)                   0.000     3.333    TDCCLK3_P
    AB17                 IBUFDS (Prop_ibufds_I_O)     0.755     4.088 r  TCLK3/O
                         net (fo=1, routed)           0.327     4.415    TDCCLK3L
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.274     4.689 r  TCLKB3/O
                         net (fo=110, routed)         0.529     5.218    TDC3_CHD/TDC_raw_wr_reg_0
    SLICE_X85Y48         FDRE                                         r  TDC3_CHD/TDC_reg[6]/C
                         clock pessimism              0.000     5.218    
                         clock uncertainty           -0.035     5.183    
    SLICE_X85Y48         FDRE (Setup_fdre_C_D)       -0.031     5.152    TDC3_CHD/TDC_reg[6]
  -------------------------------------------------------------------
                         required time                          5.152    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                  0.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TDC3_CHB/TDC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC3_CHB/TDC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TDCCLK3 rise@0.000ns - TDCCLK3 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.295%)  route 0.111ns (52.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TDCCLK3 rise edge)    0.000     0.000 r  
    AB17                                              0.000     0.000 r  TDCCLK3_P (IN)
                         net (fo=0)                   0.000     0.000    TDCCLK3_P
    AB17                 IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  TCLK3/O
                         net (fo=1, routed)           0.216     0.605    TDCCLK3L
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.090     0.695 r  TCLKB3/O
                         net (fo=110, routed)         0.311     1.006    TDC3_CHB/TDC_raw_wr_reg_0
    SLICE_X84Y47         FDRE                                         r  TDC3_CHB/TDC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y47         FDRE (Prop_fdre_C_Q)         0.100     1.106 r  TDC3_CHB/TDC_reg[5]/Q
                         net (fo=14, routed)          0.111     1.218    TDC3_CHB/TDC3B[5]
    SLICE_X80Y47         FDRE                                         r  TDC3_CHB/TDC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TDCCLK3 rise edge)    0.000     0.000 r  
    AB17                                              0.000     0.000 r  TDCCLK3_P (IN)
                         net (fo=0)                   0.000     0.000    TDCCLK3_P
    AB17                 IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  TCLK3/O
                         net (fo=1, routed)           0.250     0.721    TDCCLK3L
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.093     0.814 r  TCLKB3/O
                         net (fo=110, routed)         0.350     1.164    TDC3_CHB/TDC_raw_wr_reg_0
    SLICE_X80Y47         FDRE                                         r  TDC3_CHB/TDC_reg[4]/C
                         clock pessimism             -0.118     1.045    
    SLICE_X80Y47         FDRE (Hold_fdre_C_D)         0.047     1.092    TDC3_CHB/TDC_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TDCCLK3
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { TDCCLK3_P }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I   n/a            1.666         3.333       1.667      BUFR_X1Y0     TCLKB3/I
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.666       1.266      SLICE_X82Y46  spi_lock_3_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.666       1.316      SLICE_X76Y49  TDC3_CHB/tdc_rdy_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.388ns (14.925%)  route 2.212ns (85.075%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.966ns = ( 10.299 - 8.333 ) 
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.221     2.126    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X107Y147       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y147       FDRE (Prop_fdre_C_Q)         0.216     2.342 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.345     2.687    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X106Y147       LUT4 (Prop_lut4_I1_O)        0.043     2.730 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.506     3.237    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X106Y145       LUT5 (Prop_lut5_I4_O)        0.043     3.280 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.499     3.778    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X106Y144       LUT6 (Prop_lut6_I5_O)        0.043     3.821 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.418     4.239    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X109Y144       LUT2 (Prop_lut2_I0_O)        0.043     4.282 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.443     4.726    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X107Y144       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.785     9.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     9.190 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.109    10.299    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X107Y144       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.137    10.436    
                         clock uncertainty           -0.035    10.401    
    SLICE_X107Y144       FDRE (Setup_fdre_C_CE)      -0.194    10.207    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.207    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                  5.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.614     0.975    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_1
    SLICE_X109Y143       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y143       FDRE (Prop_fdre_C_Q)         0.100     1.075 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.130    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X109Y143       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.814     1.214    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_1
    SLICE_X109Y143       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.239     0.975    
    SLICE_X109Y143       FDRE (Hold_fdre_C_D)         0.047     1.022    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.200         8.333       5.133      GTXE2_CHANNEL_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         4.166       3.766      SLICE_X106Y144      FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         4.166       3.816      SLICE_X106Y144      FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK600_1
  To Clock:  CLK300_1

Setup :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 TDC1_CHB/PINCAPT/str_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC1_CHB/C_STR1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (CLK300_1 rise@3.125ns - CLK600_1 rise@1.458ns)
  Data Path Delay:        1.081ns  (logic 0.216ns (19.982%)  route 0.865ns (80.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 1.802 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.880ns = ( -0.421 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.726ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_1 rise edge)
                                                      1.458     1.458 r  
    AA3                                               0.000     1.458 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     2.340 r  iMCLK1/O
                         net (fo=1, routed)           0.000     2.340    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     2.429 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.746     3.175    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.366    -2.191 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.022    -1.169    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.095    -1.074 r  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.653    -0.421    TDC1_CHB/PINCAPT/CLK600
    SLICE_X106Y109       FDRE                                         r  TDC1_CHB/PINCAPT/str_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.216    -0.205 r  TDC1_CHB/PINCAPT/str_reg/Q
                         net (fo=2, routed)           0.865     0.660    TDC1_CHB/C_STR
    SLICE_X102Y103       FDRE                                         r  TDC1_CHB/C_STR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772     3.897 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.897    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     3.974 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.696     4.670    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.469     0.201 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.929     1.130    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.064     1.194 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.608     1.802    TDC1_CHB/CLK
    SLICE_X102Y103       FDRE                                         r  TDC1_CHB/C_STR1_reg/C
                         clock pessimism             -0.726     1.076    
                         clock uncertainty           -0.190     0.886    
    SLICE_X102Y103       FDRE (Setup_fdre_C_D)       -0.022     0.864    TDC1_CHB/C_STR1_reg
  -------------------------------------------------------------------
                         required time                          0.864    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                  0.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 TDC1_CHA/PINCAPT/str_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC1_CHA/C_STR1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK300_1 rise@3.125ns - CLK600_1 rise@3.125ns)
  Data Path Delay:        0.549ns  (logic 0.100ns (18.206%)  route 0.449ns (81.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 2.563 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 2.610 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     3.531 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.531    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     3.581 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.405     3.986    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.111     1.875 r  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     2.233    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.023     2.256 r  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.354     2.610    TDC1_CHA/PINCAPT/CLK600
    SLICE_X102Y112       FDRE                                         r  TDC1_CHA/PINCAPT/str_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y112       FDRE (Prop_fdre_C_Q)         0.100     2.710 r  TDC1_CHA/PINCAPT/str_reg/Q
                         net (fo=2, routed)           0.449     3.159    TDC1_CHA/C_STR
    SLICE_X92Y103        FDRE                                         r  TDC1_CHA/C_STR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     3.612 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.612    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.670 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.442     4.112    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.486     1.626 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.038    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.045     2.083 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.480     2.563    TDC1_CHA/CLK
    SLICE_X92Y103        FDRE                                         r  TDC1_CHA/C_STR1_reg/C
                         clock pessimism              0.249     2.812    
                         clock uncertainty            0.190     3.002    
    SLICE_X92Y103        FDRE (Hold_fdre_C_D)         0.067     3.069    TDC1_CHA/C_STR1_reg
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.159    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK1
  To Clock:  CLK300_1

Setup :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 RSA1_P
                            (input port clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC1_CHA/rs300_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.579ns  (logic 0.856ns (33.213%)  route 1.722ns (66.787%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            1.800ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.800     1.800    
    V3                                                0.000     1.800 r  RSA1_P (IN)
                         net (fo=0)                   0.000     1.800    RSA1_P
    V3                   IBUFDS (Prop_ibufds_I_O)     0.856     2.656 r  RSA1_B/O
                         net (fo=7, routed)           1.722     4.379    TDC1_CHA/RSA1
    SLICE_X96Y102        FDRE                                         r  TDC1_CHA/rs300_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X96Y102        FDRE (Setup_fdre_C_D)       -0.010     4.990    TDC1_CHA/rs300_0_reg
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                  0.611    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 STR6
                            (input port)
  Destination:            CHANNEL2B/CSTR_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        2.123ns  (logic 0.751ns (35.388%)  route 1.372ns (64.612%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA23                                              0.000     0.000 r  STR6 (IN)
                         net (fo=0)                   0.000     0.000    STR6
    AA23                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  iSTR6/O
                         net (fo=1, routed)           1.372     2.123    CHANNEL2B/CSTR6
    SLICE_X25Y43         FDRE                                         r  CHANNEL2B/CSTR_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X25Y43         FDRE (Setup_fdre_C_D)       -0.011     2.489    CHANNEL2B/CSTR_0_reg
  -------------------------------------------------------------------
                         required time                          2.489    
                         arrival time                          -2.123    
  -------------------------------------------------------------------
                         slack                                  0.366    





---------------------------------------------------------------------------------------------------
From Clock:  MCLK1
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        2.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 MCLK40T_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLK1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MCLK40_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK320 rise@3.125ns - MCLK1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.216ns (32.308%)  route 0.453ns (67.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 4.871 - 3.125 ) 
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK1 rise edge)      0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     0.970 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301     1.271    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300     1.571 r  MCLKB1/O
                         net (fo=9, routed)           0.636     2.207    MCLK40
    SLICE_X73Y101        FDRE                                         r  MCLK40T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y101        FDRE (Prop_fdre_C_Q)         0.216     2.423 r  MCLK40T_reg/Q
                         net (fo=2, routed)           0.453     2.876    MCLK40T
    SLICE_X72Y101        FDRE                                         r  MCLK40_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK320 rise edge)     3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772     3.897 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.897    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     3.974 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250     4.224    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274     4.498 r  MCLKB1/O
                         net (fo=9, routed)           0.553     5.051    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.527     2.524 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.271     3.795    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     3.867 r  PLL4/inst/clkout1_buf/O
                         net (fo=15062, routed)       1.004     4.871    clk320
    SLICE_X72Y101        FDRE                                         r  MCLK40_0_reg/C
                         clock pessimism              0.198     5.069    
                         clock uncertainty           -0.167     4.903    
    SLICE_X72Y101        FDRE (Setup_fdre_C_D)        0.033     4.936    MCLK40_0_reg
  -------------------------------------------------------------------
                         required time                          4.936    
                         arrival time                          -2.876    
  -------------------------------------------------------------------
                         slack                                  2.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 MCLK40T_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLK1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MCLK40_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK320 rise@0.000ns - MCLK1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.100ns (28.854%)  route 0.247ns (71.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK1 rise edge)      0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.341     1.053    MCLK40
    SLICE_X73Y101        FDRE                                         r  MCLK40T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y101        FDRE (Prop_fdre_C_Q)         0.100     1.153 r  MCLK40T_reg/Q
                         net (fo=2, routed)           0.247     1.400    MCLK40T
    SLICE_X72Y101        FDRE                                         r  MCLK40_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK320 rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.302     1.132    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.477    -0.345 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.638     0.293    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.323 r  PLL4/inst/clkout1_buf/O
                         net (fo=15062, routed)       0.748     1.071    clk320
    SLICE_X72Y101        FDRE                                         r  MCLK40_0_reg/C
                         clock pessimism             -0.118     0.953    
                         clock uncertainty            0.167     1.120    
    SLICE_X72Y101        FDRE (Hold_fdre_C_D)         0.066     1.186    MCLK40_0_reg
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_1
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 TDC1_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            CHANNEL1A/CH_trig_f_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.800ns  (MaxDelay Path 3.800ns)
  Data Path Delay:        3.571ns  (logic 1.159ns (32.456%)  route 2.412ns (67.544%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=3)
  Timing Exception:       MaxDelay Path 3.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100                                     0.000     0.000 r  TDC1_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/C
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.254     0.254 r  TDC1_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[2]/Q
                         net (fo=5, routed)           0.780     1.034    TDC1_CHA/C_FIFO[2]
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.043     1.077 r  TDC1_CHA/CH_TIME1[11]_i_3__7/O
                         net (fo=4, routed)           0.409     1.486    TDC1_CHA/dout_i_reg[4][0]
    SLICE_X84Y89         LUT2 (Prop_lut2_I0_O)        0.043     1.529 r  TDC1_CHA/CH_TIME1[11]_i_7__7/O
                         net (fo=1, routed)           0.000     1.529    TDC1_CHA/CH_TIME1[11]_i_7__7_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.300     1.829 f  TDC1_CHA/CH_TIME1_reg[11]_i_1__7/O[3]
                         net (fo=3, routed)           0.226     2.055    TDC1_CHA/TDC_reg[6]_1[3]
    SLICE_X86Y89         LUT2 (Prop_lut2_I0_O)        0.120     2.175 r  TDC1_CHA/CH_t_trig1_i_9__7/O
                         net (fo=1, routed)           0.000     2.175    TDC1_CHA/CH_t_trig1_i_9__7_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.236     2.411 r  TDC1_CHA/CH_t_trig1_reg_i_4__7/CO[1]
                         net (fo=2, routed)           0.291     2.702    CHANNEL1A/CO[0]
    SLICE_X87Y88         LUT6 (Prop_lut6_I2_O)        0.120     2.822 r  CHANNEL1A/CH_trig_f_i_3__7/O
                         net (fo=1, routed)           0.706     3.528    CHANNEL1A/CH_trig_f_i_3__7_n_0
    SLICE_X88Y71         LUT6 (Prop_lut6_I3_O)        0.043     3.571 r  CHANNEL1A/CH_trig_f_i_1__7/O
                         net (fo=1, routed)           0.000     3.571    CHANNEL1A/CH_trig_f_i_1__7_n_0
    SLICE_X88Y71         FDRE                                         r  CHANNEL1A/CH_trig_f_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.800     3.800    
    SLICE_X88Y71         FDRE (Setup_fdre_C_D)        0.064     3.864    CHANNEL1A/CH_trig_f_reg
  -------------------------------------------------------------------
                         required time                          3.864    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
From Clock:  TX_CLK
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/C
                            (rising edge-triggered cell FDSE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Reset_Generator_comp/Reset_SClk_O_reg_replica_7/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK320 rise@3.125ns - TX_CLK rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.254ns (10.864%)  route 2.084ns (89.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.742ns = ( 4.867 - 3.125 ) 
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     0.970 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301     1.271    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300     1.571 r  MCLKB1/O
                         net (fo=9, routed)           0.608     2.179    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.729    -0.550 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.346     0.796    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.080     0.876 r  PLL4/inst/clkout2_buf/O
                         net (fo=3320, routed)        1.110     1.986    FitGbtPrg/Reset_Generator_comp/CLK40
    SLICE_X66Y138        FDSE                                         r  FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y138        FDSE (Prop_fdse_C_Q)         0.254     2.240 r  FitGbtPrg/Reset_Generator_comp/reset_fsm_reg/Q
                         net (fo=143, routed)         2.084     4.324    FitGbtPrg/Reset_Generator_comp/Reset_DClk_O
    SLICE_X49Y139        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/Reset_SClk_O_reg_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK320 rise edge)     3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772     3.897 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.897    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     3.974 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250     4.224    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274     4.498 r  MCLKB1/O
                         net (fo=9, routed)           0.553     5.051    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.527     2.524 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.271     3.795    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     3.867 r  PLL4/inst/clkout1_buf/O
                         net (fo=15062, routed)       1.000     4.867    FitGbtPrg/Reset_Generator_comp/CLK320
    SLICE_X49Y139        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/Reset_SClk_O_reg_replica_7/C
                         clock pessimism              0.051     4.918    
                         clock uncertainty           -0.179     4.739    
    SLICE_X49Y139        FDRE (Setup_fdre_C_D)       -0.031     4.708    FitGbtPrg/Reset_Generator_comp/Reset_SClk_O_reg_replica_7
  -------------------------------------------------------------------
                         required time                          4.708    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  0.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 FitGbtPrg/ltu_rx_decoder_comp/sync_bc_corr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TR_to_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK320 rise@0.000ns - TX_CLK rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.128ns (18.659%)  route 0.558ns (81.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.117ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.260     0.972    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200    -0.228 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.575     0.347    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.373 r  PLL4/inst/clkout2_buf/O
                         net (fo=3320, routed)        0.536     0.909    FitGbtPrg/ltu_rx_decoder_comp/CLK40
    SLICE_X73Y123        FDRE                                         r  FitGbtPrg/ltu_rx_decoder_comp/sync_bc_corr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y123        FDRE (Prop_fdre_C_Q)         0.100     1.009 f  FitGbtPrg/ltu_rx_decoder_comp/sync_bc_corr_reg[2]/Q
                         net (fo=7, routed)           0.558     1.567    FitGbtPrg/ltu_rx_decoder_comp/sync_bc_corr_reg[11]_0[2]
    SLICE_X66Y97         LUT5 (Prop_lut5_I0_O)        0.028     1.595 r  FitGbtPrg/ltu_rx_decoder_comp/TR_to[2]_i_1/O
                         net (fo=1, routed)           0.000     1.595    FitGbtPrg_n_57
    SLICE_X66Y97         FDRE                                         r  TR_to_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK320 rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.302     1.132    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.477    -0.345 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.638     0.293    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.323 r  PLL4/inst/clkout1_buf/O
                         net (fo=15062, routed)       0.819     1.142    clk320
    SLICE_X66Y97         FDRE                                         r  TR_to_reg[2]/C
                         clock pessimism              0.117     1.259    
                         clock uncertainty            0.179     1.438    
    SLICE_X66Y97         FDRE (Hold_fdre_C_D)         0.087     1.525    TR_to_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_2
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 TDC2_CHD/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            CHANNEL2D/CH_trig_f_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.800ns  (MaxDelay Path 3.800ns)
  Data Path Delay:        3.507ns  (logic 1.321ns (37.671%)  route 2.186ns (62.329%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 3.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74                                      0.000     0.000 r  TDC2_CHD/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[1]/C
    SLICE_X90Y74         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  TDC2_CHD/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[1]/Q
                         net (fo=7, routed)           0.701     0.955    TDC2_CHD/C_FIFO[1]
    SLICE_X87Y69         LUT5 (Prop_lut5_I0_O)        0.053     1.008 r  TDC2_CHD/CH_TIME1[11]_i_4__1/O
                         net (fo=1, routed)           0.173     1.181    TDC2_CHD/TDC2D[8]
    SLICE_X86Y69         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.409     1.590 f  TDC2_CHD/CH_TIME1_reg[11]_i_1__1/O[3]
                         net (fo=3, routed)           0.391     1.980    TDC2_CHD_n_1
    SLICE_X86Y66         LUT2 (Prop_lut2_I0_O)        0.120     2.100 r  CH_t_trig1_i_9__1/O
                         net (fo=1, routed)           0.000     2.100    TDC2_CHD/CH_t_trig1_reg[1]
    SLICE_X86Y66         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.236     2.336 r  TDC2_CHD/CH_t_trig1_reg_i_4__1/CO[1]
                         net (fo=1, routed)           0.321     2.658    CHANNEL2D/CH_t_trig1_reg_0[0]
    SLICE_X82Y65         LUT3 (Prop_lut3_I2_O)        0.120     2.778 r  CHANNEL2D/CH_t_trig1_i_2__1/O
                         net (fo=2, routed)           0.098     2.875    CHANNEL2D/CH_t_trig0
    SLICE_X82Y65         LUT6 (Prop_lut6_I1_O)        0.043     2.918 r  CHANNEL2D/CH_trig_f_i_3__1/O
                         net (fo=1, routed)           0.251     3.169    CHANNEL2D/CH_trig_f_i_3__1_n_0
    SLICE_X79Y64         LUT6 (Prop_lut6_I2_O)        0.043     3.212 r  CHANNEL2D/CH_trig_f_i_2__1/O
                         net (fo=1, routed)           0.252     3.464    CHANNEL2D/CH_trig_f_i_2__1_n_0
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.043     3.507 r  CHANNEL2D/CH_trig_f_i_1__1/O
                         net (fo=1, routed)           0.000     3.507    CHANNEL2D/CH_trig_f_i_1__1_n_0
    SLICE_X82Y64         FDRE                                         r  CHANNEL2D/CH_trig_f_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.800     3.800    
    SLICE_X82Y64         FDRE (Setup_fdre_C_D)        0.065     3.865    CHANNEL2D/CH_trig_f_reg
  -------------------------------------------------------------------
                         required time                          3.865    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_3
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 TDC3_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            CHANNEL3A/CH_trig_f_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.800ns  (MaxDelay Path 3.800ns)
  Data Path Delay:        3.671ns  (logic 1.162ns (31.653%)  route 2.509ns (68.347%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Timing Exception:       MaxDelay Path 3.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y48                                      0.000     0.000 r  TDC3_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]/C
    SLICE_X82Y48         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  TDC3_CHA/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]/Q
                         net (fo=11, routed)          0.564     0.818    TDC3_CHA/C_FIFO[0]
    SLICE_X83Y53         LUT6 (Prop_lut6_I0_O)        0.043     0.861 r  TDC3_CHA/CH_TIME1[11]_i_9__2/O
                         net (fo=4, routed)           0.353     1.214    TDC3_CHA/CH_TIME1[11]_i_9__2_n_0
    SLICE_X82Y55         LUT5 (Prop_lut5_I0_O)        0.043     1.257 r  TDC3_CHA/CH_TIME1[11]_i_2__2/O
                         net (fo=3, routed)           0.171     1.428    TDC3_CHA/dout_i_reg[4][1]
    SLICE_X81Y55         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.217     1.645 r  TDC3_CHA/CH_TIME1_reg[11]_i_1__2/O[3]
                         net (fo=3, routed)           0.316     1.961    TDC3_CHA_n_1
    SLICE_X82Y54         LUT2 (Prop_lut2_I0_O)        0.120     2.081 r  CH_t_trig1_i_6__2/O
                         net (fo=1, routed)           0.000     2.081    CH_t_trig1_i_6__2_n_0
    SLICE_X82Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.236     2.317 r  CH_t_trig1_reg_i_3__2/CO[1]
                         net (fo=1, routed)           0.374     2.691    CHANNEL3A/CO[0]
    SLICE_X77Y56         LUT3 (Prop_lut3_I1_O)        0.120     2.811 r  CHANNEL3A/CH_t_trig1_i_2__2/O
                         net (fo=2, routed)           0.161     2.972    CHANNEL3A/CH_t_trig0
    SLICE_X77Y57         LUT6 (Prop_lut6_I1_O)        0.043     3.015 r  CHANNEL3A/CH_trig_f_i_3__2/O
                         net (fo=1, routed)           0.165     3.180    CHANNEL3A/CH_trig_f_i_3__2_n_0
    SLICE_X77Y58         LUT6 (Prop_lut6_I2_O)        0.043     3.223 r  CHANNEL3A/CH_trig_f_i_2__2/O
                         net (fo=1, routed)           0.405     3.628    CHANNEL3A/CH_trig_f_i_2__2_n_0
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.043     3.671 r  CHANNEL3A/CH_trig_f_i_1__2/O
                         net (fo=1, routed)           0.000     3.671    CHANNEL3A/CH_trig_f_i_1__2_n_0
    SLICE_X80Y62         FDRE                                         r  CHANNEL3A/CH_trig_f_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.800     3.800    
    SLICE_X80Y62         FDRE (Setup_fdre_C_D)        0.032     3.832    CHANNEL3A/CH_trig_f_reg
  -------------------------------------------------------------------
                         required time                          3.832    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        1.513ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from00_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.508ns  (logic 0.254ns (49.990%)  route 0.254ns (50.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122                                     0.000     0.000 r  FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg_reg/C
    SLICE_X78Y122        FDRE (Prop_fdre_C_Q)         0.254     0.254 r  FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg_reg/Q
                         net (fo=2, routed)           0.254     0.508    FitGbtPrg/RxData_ClkSync_comp/rx_clk_tg
    SLICE_X78Y123        FDRE                                         r  FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from00_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    SLICE_X78Y123        FDRE (Setup_fdre_C_D)        0.021     2.021    FitGbtPrg/RxData_ClkSync_comp/RX_CLK_from00_reg
  -------------------------------------------------------------------
                         required time                          2.021    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  1.513    





---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK1
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 TDC1_CHC/tdc_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by TDCCLK1'  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            CHANNEL1C/TDC_rdy320_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.764ns  (logic 0.223ns (29.183%)  route 0.541ns (70.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y103                                     0.000     0.000 r  TDC1_CHC/tdc_rdy_reg/C
    SLICE_X81Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  TDC1_CHC/tdc_rdy_reg/Q
                         net (fo=1, routed)           0.541     0.764    CHANNEL1C/tdc_rdy
    SLICE_X81Y96         FDRE                                         r  CHANNEL1C/TDC_rdy320_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X81Y96         FDRE (Setup_fdre_C_D)       -0.004     0.996    CHANNEL1C/TDC_rdy320_0_reg
  -------------------------------------------------------------------
                         required time                          0.996    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK2
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 TDC2_CHD/tdc_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by TDCCLK2'  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            CHANNEL2D/TDC_rdy320_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.677ns  (logic 0.223ns (32.920%)  route 0.454ns (67.080%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y77                                      0.000     0.000 r  TDC2_CHD/tdc_rdy_reg/C
    SLICE_X97Y77         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  TDC2_CHD/tdc_rdy_reg/Q
                         net (fo=1, routed)           0.454     0.677    CHANNEL2D/tdc_rdy
    SLICE_X102Y73        FDRE                                         r  CHANNEL2D/TDC_rdy320_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X102Y73        FDRE (Setup_fdre_C_D)       -0.011     0.989    CHANNEL2D/TDC_rdy320_0_reg
  -------------------------------------------------------------------
                         required time                          0.989    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.312    





---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK3
  To Clock:  CLK320

Setup :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 TDC3_CHA/TDC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            CHANNEL3A/CH_trig_f_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.800ns  (MaxDelay Path 3.800ns)
  Data Path Delay:        3.663ns  (logic 1.182ns (32.272%)  route 2.481ns (67.728%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Timing Exception:       MaxDelay Path 3.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49                                      0.000     0.000 r  TDC3_CHA/TDC_reg[5]/C
    SLICE_X83Y49         FDRE (Prop_fdre_C_Q)         0.198     0.198 r  TDC3_CHA/TDC_reg[5]/Q
                         net (fo=14, routed)          0.535     0.733    TDC3_CHA/TDC3A[5]
    SLICE_X83Y53         LUT6 (Prop_lut6_I2_O)        0.119     0.852 r  TDC3_CHA/CH_TIME1[11]_i_9__2/O
                         net (fo=4, routed)           0.353     1.206    TDC3_CHA/CH_TIME1[11]_i_9__2_n_0
    SLICE_X82Y55         LUT5 (Prop_lut5_I0_O)        0.043     1.249 r  TDC3_CHA/CH_TIME1[11]_i_2__2/O
                         net (fo=3, routed)           0.171     1.420    TDC3_CHA/dout_i_reg[4][1]
    SLICE_X81Y55         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.217     1.637 r  TDC3_CHA/CH_TIME1_reg[11]_i_1__2/O[3]
                         net (fo=3, routed)           0.316     1.952    TDC3_CHA_n_1
    SLICE_X82Y54         LUT2 (Prop_lut2_I0_O)        0.120     2.072 r  CH_t_trig1_i_6__2/O
                         net (fo=1, routed)           0.000     2.072    CH_t_trig1_i_6__2_n_0
    SLICE_X82Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.236     2.308 r  CH_t_trig1_reg_i_3__2/CO[1]
                         net (fo=1, routed)           0.374     2.682    CHANNEL3A/CO[0]
    SLICE_X77Y56         LUT3 (Prop_lut3_I1_O)        0.120     2.802 r  CHANNEL3A/CH_t_trig1_i_2__2/O
                         net (fo=2, routed)           0.161     2.964    CHANNEL3A/CH_t_trig0
    SLICE_X77Y57         LUT6 (Prop_lut6_I1_O)        0.043     3.007 r  CHANNEL3A/CH_trig_f_i_3__2/O
                         net (fo=1, routed)           0.165     3.172    CHANNEL3A/CH_trig_f_i_3__2_n_0
    SLICE_X77Y58         LUT6 (Prop_lut6_I2_O)        0.043     3.215 r  CHANNEL3A/CH_trig_f_i_2__2/O
                         net (fo=1, routed)           0.405     3.620    CHANNEL3A/CH_trig_f_i_2__2_n_0
    SLICE_X80Y62         LUT6 (Prop_lut6_I2_O)        0.043     3.663 r  CHANNEL3A/CH_trig_f_i_1__2/O
                         net (fo=1, routed)           0.000     3.663    CHANNEL3A/CH_trig_f_i_1__2_n_0
    SLICE_X80Y62         FDRE                                         r  CHANNEL3A/CH_trig_f_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.800     3.800    
    SLICE_X80Y62         FDRE (Setup_fdre_C_D)        0.032     3.832    CHANNEL3A/CH_trig_f_reg
  -------------------------------------------------------------------
                         required time                          3.832    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK600_1

Setup :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 INC1_P
                            (input port)
  Destination:            TDC1_CHC/PINCAPT/ISERDES_1/D
                            (falling edge-triggered cell ISERDESE2 clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.908ns  (logic 0.908ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD1                                               0.000     0.000 r  INC1_P (IN)
                         net (fo=0)                   0.000     0.000    INC1_P
    AD1                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  iN3/O
                         net (fo=1, routed)           0.000     0.908    TDC1_CHC/PINCAPT/pin_in
    ILOGIC_X1Y110        ISERDESE2                                    r  TDC1_CHC/PINCAPT/ISERDES_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    ILOGIC_X1Y110        ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.024     2.024    TDC1_CHC/PINCAPT/ISERDES_1
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                  1.116    





---------------------------------------------------------------------------------------------------
From Clock:  MCLK1
  To Clock:  CLK600_1

Setup :            0  Failing Endpoints,  Worst Slack        1.143ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 MCLK1_P
                            (clock source 'MCLK1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PINCAPT_M40_1/ISERDES_1/D
                            (falling edge-triggered cell ISERDESE2 clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.881ns  (logic 0.881ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2                                    r  PINCAPT_M40_1/ISERDES_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    ILOGIC_X1Y126        ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.024     2.024    PINCAPT_M40_1/ISERDES_1
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  1.143    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_1
  To Clock:  CLK600_1

Setup :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 PLL1/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'CLK300_1'  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC1_CHB/PINCAPT/ena1_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.833ns  (CLK600_1 fall@3.958ns - CLK300_1 rise@3.125ns)
  Data Path Delay:        1.028ns  (logic 0.045ns (4.377%)  route 0.983ns (95.623%))
  Logic Levels:           1  (BUFH=1)
  Clock Path Skew:        0.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.516ns = ( 3.442 - 3.958 ) 
    Source Clock Delay      (SCD):    -1.499ns = ( 1.626 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_1 rise edge)
                                                      3.125     3.125 r  
    AA3                                               0.000     3.125 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     3.612 r  iMCLK1/O
                         net (fo=1, routed)           0.000     3.612    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.670 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.442     4.112    PLL1/inst/CLK_IN
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.486     1.626 r  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.038    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.045     2.083 r  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.571     2.654    TDC1_CHB/PINCAPT/CLK
    SLICE_X108Y132       FDRE                                         r  TDC1_CHB/PINCAPT/ena1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_1 fall edge)
                                                      3.958     3.958 f  
    AA3                                               0.000     3.958 f  MCLK1_P (IN)
                         net (fo=0)                   0.000     3.958    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     4.364 f  iMCLK1/O
                         net (fo=1, routed)           0.000     4.364    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     4.414 f  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.405     4.819    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.111     2.708 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     3.066    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.023     3.089 f  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.353     3.442    TDC1_CHB/PINCAPT/CLK600
    SLICE_X108Y132       FDRE                                         r  TDC1_CHB/PINCAPT/ena1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.249     3.194    
                         clock uncertainty           -0.190     3.004    
    SLICE_X108Y132       FDRE (Setup_fdre_C_D)       -0.009     2.995    TDC1_CHB/PINCAPT/ena1_reg
  -------------------------------------------------------------------
                         required time                          2.995    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  0.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 PLL1/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'CLK300_1'  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC1_CHC/PINCAPT/ena1_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK600_1  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.833ns  (CLK600_1 fall@0.625ns - CLK300_1 fall@1.458ns)
  Data Path Delay:        0.790ns  (logic 0.023ns (2.911%)  route 0.767ns (97.089%))
  Logic Levels:           1  (BUFH=1)
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns = ( 0.093 - 0.625 ) 
    Source Clock Delay      (SCD):    -1.250ns = ( 0.208 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_1 fall edge)
                                                      1.458     1.458 f  
    AA3                                               0.000     1.458 f  MCLK1_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     1.864 f  iMCLK1/O
                         net (fo=1, routed)           0.000     1.864    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     1.914 f  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.405     2.319    PLL1/inst/CLK_IN
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.111     0.208 f  PLL1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.358     0.566    PLL1/inst/CLK300_CLK600_pll
    BUFHCE_X1Y27         BUFH (Prop_bufh_I_O)         0.023     0.589 f  PLL1/inst/clkout3_buf/O
                         net (fo=270, routed)         0.409     0.998    TDC1_CHC/PINCAPT/CLK300
    SLICE_X109Y107       FDRE                                         f  TDC1_CHC/PINCAPT/ena1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_1 fall edge)
                                                      0.625     0.625 f  
    AA3                                               0.000     0.625 f  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.625    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     1.112 f  iMCLK1/O
                         net (fo=1, routed)           0.000     1.112    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     1.170 f  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.442     1.612    PLL1/inst/CLK_IN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.486    -0.874 f  PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.412    -0.462    PLL1/inst/CLK600_CLK600_pll
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.045    -0.417 f  PLL1/inst/clkout1_buf/O
                         net (fo=60, routed)          0.510     0.093    TDC1_CHC/PINCAPT/CLK600
    SLICE_X109Y107       FDRE                                         r  TDC1_CHC/PINCAPT/ena1_reg/C  (IS_INVERTED)
                         clock pessimism              0.249     0.342    
                         clock uncertainty            0.190     0.532    
    SLICE_X109Y107       FDRE (Hold_fdre_C_D)         0.048     0.580    TDC1_CHC/PINCAPT/ena1_reg
  -------------------------------------------------------------------
                         required time                         -0.580    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.418    





---------------------------------------------------------------------------------------------------
From Clock:  CLK320
  To Clock:  TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (TX_CLK rise@25.000ns - CLK320 rise@21.875ns)
  Data Path Delay:        2.125ns  (logic 0.516ns (24.280%)  route 1.609ns (75.720%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns = ( 26.740 - 25.000 ) 
    Source Clock Delay      (SCD):    1.991ns = ( 23.866 - 21.875 ) 
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320 rise edge)    21.875    21.875 r  
    AA3                                               0.000    21.875 r  MCLK1_P (IN)
                         net (fo=0)                   0.000    21.875    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881    22.756 r  iMCLK1/O
                         net (fo=1, routed)           0.000    22.756    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089    22.845 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301    23.146    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300    23.446 r  MCLKB1/O
                         net (fo=9, routed)           0.608    24.054    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.729    21.325 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.346    22.671    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.080    22.751 r  PLL4/inst/clkout1_buf/O
                         net (fo=15062, routed)       1.115    23.866    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_clk
    SLICE_X61Y152        FDRE                                         r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y152        FDRE (Prop_fdre_C_Q)         0.216    24.082 r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[11]/Q
                         net (fo=3, routed)           1.098    25.180    FitGbtPrg/Event_Selector_comp/slct_fifo_comp_n_100
    SLICE_X60Y144        LUT4 (Prop_lut4_I2_O)        0.043    25.223 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max[14]_i_10/O
                         net (fo=1, routed)           0.000    25.223    FitGbtPrg/Event_Selector_comp/fifo_cnt_max[14]_i_10_n_0
    SLICE_X60Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    25.480 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[14]_i_2/CO[3]
                         net (fo=15, routed)          0.512    25.992    FitGbtPrg/Event_Selector_comp/ltOp
    SLICE_X60Y143        FDRE                                         r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TX_CLK rise edge)    25.000    25.000 r  
    AA3                                               0.000    25.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000    25.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772    25.772 r  iMCLK1/O
                         net (fo=1, routed)           0.000    25.772    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077    25.849 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250    26.099    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274    26.373 r  MCLKB1/O
                         net (fo=9, routed)           0.553    26.926    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.527    24.399 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.271    25.670    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    25.742 r  PLL4/inst/clkout2_buf/O
                         net (fo=3320, routed)        0.998    26.740    FitGbtPrg/Event_Selector_comp/CLK40
    SLICE_X60Y143        FDRE                                         r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[0]/C
                         clock pessimism              0.051    26.791    
                         clock uncertainty           -0.179    26.612    
    SLICE_X60Y143        FDRE (Setup_fdre_C_CE)      -0.097    26.515    FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[0]
  -------------------------------------------------------------------
                         required time                         26.515    
                         arrival time                         -25.992    
  -------------------------------------------------------------------
                         slack                                  0.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK_O_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_CLK rise@0.000ns - CLK320 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.100ns (16.731%)  route 0.498ns (83.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    -0.117ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320 rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.260     0.972    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200    -0.228 r  PLL4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.575     0.347    PLL4/inst/CLK320_PLL320
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.373 r  PLL4/inst/clkout1_buf/O
                         net (fo=15062, routed)       0.579     0.952    FitGbtPrg/RxData_ClkSync_comp/CLK320
    SLICE_X89Y140        FDRE                                         r  FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.100     1.052 r  FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK_reg[40]/Q
                         net (fo=2, routed)           0.498     1.550    FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK[40]
    SLICE_X82Y140        FDRE                                         r  FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK_O_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.302     1.132    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.477    -0.345 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.638     0.293    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.323 r  PLL4/inst/clkout2_buf/O
                         net (fo=3320, routed)        0.774     1.097    FitGbtPrg/RxData_ClkSync_comp/CLK40
    SLICE_X82Y140        FDRE                                         r  FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK_O_reg[40]/C
                         clock pessimism              0.117     1.214    
                         clock uncertainty            0.179     1.393    
    SLICE_X82Y140        FDRE (Hold_fdre_C_D)         0.063     1.456    FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK_O_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  CLK600_2
  To Clock:  CLK300_2

Setup :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 TDC2_CHC/PINCAPT/str_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC2_CHC/C_STR1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (CLK300_2 rise@3.125ns - CLK600_2 rise@1.458ns)
  Data Path Delay:        1.112ns  (logic 0.216ns (19.424%)  route 0.896ns (80.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 1.883 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.787ns = ( -0.328 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_2 rise edge)
                                                      1.458     1.458 r  
    AA9                                               0.000     1.458 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.858     2.317 r  iMCLK2/O
                         net (fo=1, routed)           0.000     2.317    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     2.406 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.746     3.152    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.241    -2.089 r  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.022    -1.067    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.095    -0.972 r  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.644    -0.328    TDC2_CHC/PINCAPT/CLK600
    SLICE_X105Y66        FDRE                                         r  TDC2_CHC/PINCAPT/str_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y66        FDRE (Prop_fdre_C_Q)         0.216    -0.112 r  TDC2_CHC/PINCAPT/str_reg/Q
                         net (fo=2, routed)           0.896     0.784    TDC2_CHC/C_STR
    SLICE_X105Y73        FDRE                                         r  TDC2_CHC/C_STR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.749     3.874 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.874    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     3.951 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.696     4.647    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.351     0.296 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.929     1.225    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.064     1.289 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.594     1.883    TDC2_CHC/CLK300
    SLICE_X105Y73        FDRE                                         r  TDC2_CHC/C_STR1_reg/C
                         clock pessimism             -0.719     1.164    
                         clock uncertainty           -0.190     0.974    
    SLICE_X105Y73        FDRE (Setup_fdre_C_D)       -0.022     0.952    TDC2_CHC/C_STR1_reg
  -------------------------------------------------------------------
                         required time                          0.952    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                  0.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 TDC2_CHA/PINCAPT/ptime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC2_CHA/C_PER_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK300_2 rise@3.125ns - CLK600_2 rise@3.125ns)
  Data Path Delay:        0.549ns  (logic 0.118ns (21.511%)  route 0.431ns (78.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.564ns = ( 2.561 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 2.611 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.383     3.508 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.508    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     3.558 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.405     3.963    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.086     1.877 r  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     2.235    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023     2.258 r  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.353     2.611    TDC2_CHA/PINCAPT/CLK600
    SLICE_X108Y82        FDRE                                         r  TDC2_CHA/PINCAPT/ptime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.118     2.729 r  TDC2_CHA/PINCAPT/ptime_reg[2]/Q
                         net (fo=2, routed)           0.431     3.160    TDC2_CHA/ptime[2]
    SLICE_X91Y82         FDRE                                         r  TDC2_CHA/C_PER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.464     3.589 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.589    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.647 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.442     4.089    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.456     1.633 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.045    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.045     2.090 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.471     2.561    TDC2_CHA/CLK
    SLICE_X91Y82         FDRE                                         r  TDC2_CHA/C_PER_reg[2]/C
                         clock pessimism              0.244     2.805    
                         clock uncertainty            0.190     2.995    
    SLICE_X91Y82         FDRE (Hold_fdre_C_D)         0.039     3.034    TDC2_CHA/C_PER_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.034    
                         arrival time                           3.160    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK2
  To Clock:  CLK300_2

Setup :            0  Failing Endpoints,  Worst Slack        1.130ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 RSB2_P
                            (input port clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC2_CHB/rs300_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.066ns  (logic 0.829ns (40.116%)  route 1.237ns (59.884%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            1.800ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.800     1.800    
    W10                                               0.000     1.800 r  RSB2_P (IN)
                         net (fo=0)                   0.000     1.800    RSB2_P
    W10                  IBUFDS (Prop_ibufds_I_O)     0.829     2.629 r  RSB2_B/O
                         net (fo=7, routed)           1.237     3.866    TDC2_CHB/RSB2
    SLICE_X93Y86         FDRE                                         r  TDC2_CHB/rs300_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X93Y86         FDRE (Setup_fdre_C_D)       -0.004     4.996    TDC2_CHB/rs300_0_reg
  -------------------------------------------------------------------
                         required time                          4.996    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                  1.130    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK600_2

Setup :            0  Failing Endpoints,  Worst Slack        1.153ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 INA2_P
                            (input port)
  Destination:            TDC2_CHA/PINCAPT/ISERDES_1/D
                            (falling edge-triggered cell ISERDESE2 clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.871ns  (logic 0.871ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC8                                               0.000     0.000 r  INA2_P (IN)
                         net (fo=0)                   0.000     0.000    INA2_P
    AC8                  IBUFDS (Prop_ibufds_I_O)     0.871     0.871 r  iN5/O
                         net (fo=1, routed)           0.000     0.871    TDC2_CHA/PINCAPT/pin_in
    ILOGIC_X1Y82         ISERDESE2                                    r  TDC2_CHA/PINCAPT/ISERDES_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    ILOGIC_X1Y82         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.024     2.024    TDC2_CHA/PINCAPT/ISERDES_1
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                  1.153    





---------------------------------------------------------------------------------------------------
From Clock:  MCLK2
  To Clock:  CLK600_2

Setup :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 MCLK2_P
                            (clock source 'MCLK2'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PINCAPT_M40_2/ISERDES_1/D
                            (falling edge-triggered cell ISERDESE2 clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.858ns  (logic 0.858ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA9                                               0.000     0.000 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.858     0.858 r  iMCLK2/O
                         net (fo=1, routed)           0.000     0.858    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2                                    r  PINCAPT_M40_2/ISERDES_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.024     2.024    PINCAPT_M40_2/ISERDES_1
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                  1.166    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_2
  To Clock:  CLK600_2

Setup :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 PLL2/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'CLK300_2'  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC2_CHD/PINCAPT/ena1_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (CLK600_2 fall@3.958ns - CLK300_2 rise@3.125ns)
  Data Path Delay:        1.868ns  (logic 0.095ns (5.086%)  route 1.773ns (94.914%))
  Logic Levels:           1  (BUFH=1)
  Clock Path Skew:        1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.226ns = ( 2.733 - 3.958 ) 
    Source Clock Delay      (SCD):    -3.548ns = ( -0.423 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_2 rise edge)
                                                      3.125     3.125 r  
    AA9                                               0.000     3.125 r  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.858     3.983 r  iMCLK2/O
                         net (fo=1, routed)           0.000     3.983    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     4.072 r  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.746     4.818    PLL2/inst/CLK_IN
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.241    -0.423 r  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.022     0.599    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.095     0.694 r  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.751     1.445    TDC2_CHD/PINCAPT/CLK300
    SLICE_X106Y53        FDRE                                         r  TDC2_CHD/PINCAPT/ena1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_2 fall edge)
                                                      3.958     3.958 f  
    AA9                                               0.000     3.958 f  MCLK2_P (IN)
                         net (fo=0)                   0.000     3.958    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.749     4.708 f  iMCLK2/O
                         net (fo=1, routed)           0.000     4.708    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     4.785 f  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.696     5.481    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.351     1.130 f  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.929     2.059    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.064     2.123 f  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.610     2.733    TDC2_CHD/PINCAPT/CLK600
    SLICE_X106Y53        FDRE                                         r  TDC2_CHD/PINCAPT/ena1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.719     2.014    
                         clock uncertainty           -0.190     1.824    
    SLICE_X106Y53        FDRE (Setup_fdre_C_D)       -0.016     1.808    TDC2_CHD/PINCAPT/ena1_reg
  -------------------------------------------------------------------
                         required time                          1.808    
                         arrival time                          -1.445    
  -------------------------------------------------------------------
                         slack                                  0.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 PLL2/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'CLK300_2'  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC2_CHB/PINCAPT/ena1_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK600_2  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.833ns  (CLK600_2 fall@0.625ns - CLK300_2 fall@1.458ns)
  Data Path Delay:        0.788ns  (logic 0.023ns (2.919%)  route 0.765ns (97.081%))
  Logic Levels:           1  (BUFH=1)
  Clock Path Skew:        0.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns = ( 0.097 - 0.625 ) 
    Source Clock Delay      (SCD):    -1.248ns = ( 0.211 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_2 fall edge)
                                                      1.458     1.458 f  
    AA9                                               0.000     1.458 f  MCLK2_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.383     1.842 f  iMCLK2/O
                         net (fo=1, routed)           0.000     1.842    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     1.892 f  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.405     2.297    PLL2/inst/CLK_IN
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.086     0.211 f  PLL2/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.358     0.569    PLL2/inst/CLK300_CLK600_pll
    BUFHCE_X1Y15         BUFH (Prop_bufh_I_O)         0.023     0.592 f  PLL2/inst/clkout3_buf/O
                         net (fo=270, routed)         0.407     0.999    TDC2_CHB/PINCAPT/CLK
    SLICE_X109Y87        FDRE                                         f  TDC2_CHB/PINCAPT/ena1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_2 fall edge)
                                                      0.625     0.625 f  
    AA9                                               0.000     0.625 f  MCLK2_P (IN)
                         net (fo=0)                   0.000     0.625    MCLK2_P
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.464     1.089 f  iMCLK2/O
                         net (fo=1, routed)           0.000     1.089    PINCAPT_M40_2/mclk2
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     1.147 f  PINCAPT_M40_2/ISERDES_1/O
                         net (fo=1, routed)           0.442     1.589    PLL2/inst/CLK_IN
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.456    -0.867 f  PLL2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.412    -0.455    PLL2/inst/CLK600_CLK600_pll
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.045    -0.410 f  PLL2/inst/clkout1_buf/O
                         net (fo=60, routed)          0.507     0.097    TDC2_CHB/PINCAPT/CLK600
    SLICE_X109Y87        FDRE                                         r  TDC2_CHB/PINCAPT/ena1_reg/C  (IS_INVERTED)
                         clock pessimism              0.244     0.341    
                         clock uncertainty            0.190     0.531    
    SLICE_X109Y87        FDRE (Hold_fdre_C_D)         0.048     0.579    TDC2_CHB/PINCAPT/ena1_reg
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.419    





---------------------------------------------------------------------------------------------------
From Clock:  CLK600_3
  To Clock:  CLK300_3

Setup :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 TDC3_CHD/PINCAPT/str_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC3_CHD/C_STR1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (CLK300_3 rise@3.125ns - CLK600_3 rise@1.458ns)
  Data Path Delay:        1.171ns  (logic 0.216ns (18.440%)  route 0.955ns (81.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.128ns = ( 1.997 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.687ns = ( -0.228 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_3 rise edge)
                                                      1.458     1.458 r  
    AB16                                              0.000     1.458 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.890     2.349 r  iMCLK3/O
                         net (fo=1, routed)           0.000     2.349    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     2.438 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.746     3.184    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.116    -1.932 r  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.022    -0.910    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.095    -0.815 r  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.587    -0.228    TDC3_CHD/PINCAPT/CLK600
    SLICE_X101Y26        FDRE                                         r  TDC3_CHD/PINCAPT/str_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y26        FDRE (Prop_fdre_C_Q)         0.216    -0.012 r  TDC3_CHD/PINCAPT/str_reg/Q
                         net (fo=2, routed)           0.955     0.943    TDC3_CHD/C_STR
    SLICE_X93Y42         FDRE                                         r  TDC3_CHD/C_STR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.781     3.906 r  iMCLK3/O
                         net (fo=1, routed)           0.000     3.906    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     3.983 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.696     4.679    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.233     0.446 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.929     1.375    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.064     1.439 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.558     1.997    TDC3_CHD/CLK300
    SLICE_X93Y42         FDRE                                         r  TDC3_CHD/C_STR1_reg/C
                         clock pessimism             -0.712     1.285    
                         clock uncertainty           -0.190     1.095    
    SLICE_X93Y42         FDRE (Setup_fdre_C_D)       -0.022     1.073    TDC3_CHD/C_STR1_reg
  -------------------------------------------------------------------
                         required time                          1.073    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  0.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 TDC3_CHA/PINCAPT/str_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Destination:            TDC3_CHA/C_STR1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK300_3 rise@3.125ns - CLK600_3 rise@3.125ns)
  Data Path Delay:        0.564ns  (logic 0.100ns (17.727%)  route 0.464ns (82.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns = ( 2.633 - 3.125 ) 
    Source Clock Delay      (SCD):    -0.452ns = ( 2.673 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK600_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.415     3.540 r  iMCLK3/O
                         net (fo=1, routed)           0.000     3.540    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     3.590 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.405     3.995    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     1.934 r  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.358     2.292    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.023     2.315 r  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.358     2.673    TDC3_CHA/PINCAPT/CLK600
    SLICE_X102Y47        FDRE                                         r  TDC3_CHA/PINCAPT/str_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y47        FDRE (Prop_fdre_C_Q)         0.100     2.773 r  TDC3_CHA/PINCAPT/str_reg/Q
                         net (fo=2, routed)           0.464     3.237    TDC3_CHA/C_STR
    SLICE_X94Y47         FDRE                                         r  TDC3_CHA/C_STR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK300_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.496     3.621 r  iMCLK3/O
                         net (fo=1, routed)           0.000     3.621    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     3.679 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.442     4.121    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.426     1.695 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.412     2.107    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.045     2.152 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.481     2.633    TDC3_CHA/CLK
    SLICE_X94Y47         FDRE                                         r  TDC3_CHA/C_STR1_reg/C
                         clock pessimism              0.239     2.872    
                         clock uncertainty            0.190     3.062    
    SLICE_X94Y47         FDRE (Hold_fdre_C_D)         0.032     3.094    TDC3_CHA/C_STR1_reg
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
From Clock:  TDCCLK3
  To Clock:  CLK300_3

Setup :            0  Failing Endpoints,  Worst Slack        0.862ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 RSA3_P
                            (input port clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            TDC3_CHA/rs300_0_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Path Group:             CLK300_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.329ns  (logic 0.854ns (36.695%)  route 1.474ns (63.305%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            1.800ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  1.800     1.800    
    AB14                                              0.000     1.800 r  RSA3_P (IN)
                         net (fo=0)                   0.000     1.800    RSA3_P
    AB14                 IBUFDS (Prop_ibufds_I_O)     0.854     2.654 r  RSA3_B/O
                         net (fo=7, routed)           1.474     4.129    TDC3_CHA/RSA3
    SLICE_X78Y45         FDRE                                         r  TDC3_CHA/rs300_0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X78Y45         FDRE (Setup_fdre_C_D)       -0.009     4.991    TDC3_CHA/rs300_0_reg
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                  0.862    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK600_3

Setup :            0  Failing Endpoints,  Worst Slack        1.126ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 INA3_P
                            (input port)
  Destination:            TDC3_CHA/PINCAPT/ISERDES_1/D
                            (falling edge-triggered cell ISERDESE2 clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.898ns  (logic 0.898ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF14                                              0.000     0.000 r  INA3_P (IN)
                         net (fo=0)                   0.000     0.000    INA3_P
    AF14                 IBUFDS (Prop_ibufds_I_O)     0.898     0.898 r  iN9/O
                         net (fo=1, routed)           0.000     0.898    TDC3_CHA/PINCAPT/CGE9i
    ILOGIC_X1Y46         ISERDESE2                                    r  TDC3_CHA/PINCAPT/ISERDES_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    ILOGIC_X1Y46         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.024     2.024    TDC3_CHA/PINCAPT/ISERDES_1
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                  1.126    





---------------------------------------------------------------------------------------------------
From Clock:  MCLK3
  To Clock:  CLK600_3

Setup :            0  Failing Endpoints,  Worst Slack        1.134ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 MCLK3_P
                            (clock source 'MCLK3'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PINCAPT_M40_3/ISERDES_1/D
                            (falling edge-triggered cell ISERDESE2 clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.890ns  (logic 0.890ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  iMCLK3/O
                         net (fo=1, routed)           0.000     0.890    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2                                    r  PINCAPT_M40_3/ISERDES_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    ILOGIC_X1Y26         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.024     2.024    PINCAPT_M40_3/ISERDES_1
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                  1.134    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_3
  To Clock:  CLK600_3

Setup :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 PLL3/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'CLK300_3'  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC3_CHB/PINCAPT/ena1_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (CLK600_3 fall@3.958ns - CLK300_3 rise@3.125ns)
  Data Path Delay:        1.866ns  (logic 0.095ns (5.092%)  route 1.771ns (94.908%))
  Logic Levels:           1  (BUFH=1)
  Clock Path Skew:        1.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.078ns = ( 2.880 - 3.958 ) 
    Source Clock Delay      (SCD):    -3.391ns = ( -0.266 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_3 rise edge)
                                                      3.125     3.125 r  
    AB16                                              0.000     3.125 r  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.125    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.890     4.015 r  iMCLK3/O
                         net (fo=1, routed)           0.000     4.015    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     4.104 r  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.746     4.850    PLL3/inst/CLK_IN
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.116    -0.266 r  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.022     0.756    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.095     0.851 r  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.749     1.600    TDC3_CHB/PINCAPT/CLK
    SLICE_X106Y8         FDRE                                         r  TDC3_CHB/PINCAPT/ena1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_3 fall edge)
                                                      3.958     3.958 f  
    AB16                                              0.000     3.958 f  MCLK3_P (IN)
                         net (fo=0)                   0.000     3.958    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.781     4.739 f  iMCLK3/O
                         net (fo=1, routed)           0.000     4.739    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077     4.816 f  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.696     5.512    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.233     1.279 f  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.929     2.208    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.064     2.272 f  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.608     2.880    TDC3_CHB/PINCAPT/CLK600
    SLICE_X106Y8         FDRE                                         r  TDC3_CHB/PINCAPT/ena1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.712     2.169    
                         clock uncertainty           -0.190     1.979    
    SLICE_X106Y8         FDRE (Setup_fdre_C_D)       -0.016     1.963    TDC3_CHB/PINCAPT/ena1_reg
  -------------------------------------------------------------------
                         required time                          1.963    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  0.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 PLL3/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'CLK300_3'  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC3_CHA/PINCAPT/ena1_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK600_3  {rise@-0.208ns fall@0.625ns period=1.667ns})
  Path Group:             CLK600_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.833ns  (CLK600_3 fall@0.625ns - CLK300_3 fall@1.458ns)
  Data Path Delay:        0.792ns  (logic 0.023ns (2.904%)  route 0.769ns (97.096%))
  Logic Levels:           1  (BUFH=1)
  Clock Path Skew:        0.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 0.164 - 0.625 ) 
    Source Clock Delay      (SCD):    -1.191ns = ( 0.267 - 1.458 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK300_3 fall edge)
                                                      1.458     1.458 f  
    AB16                                              0.000     1.458 f  MCLK3_P (IN)
                         net (fo=0)                   0.000     1.458    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.415     1.873 f  iMCLK3/O
                         net (fo=1, routed)           0.000     1.873    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     1.923 f  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.405     2.328    PLL3/inst/CLK_IN
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.061     0.267 f  PLL3/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.358     0.625    PLL3/inst/CLK300_CLK600_pll
    BUFHCE_X1Y3          BUFH (Prop_bufh_I_O)         0.023     0.648 f  PLL3/inst/clkout3_buf/O
                         net (fo=270, routed)         0.411     1.059    TDC3_CHA/PINCAPT/CLK
    SLICE_X109Y47        FDRE                                         f  TDC3_CHA/PINCAPT/ena1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK600_3 fall edge)
                                                      0.625     0.625 f  
    AB16                                              0.000     0.625 f  MCLK3_P (IN)
                         net (fo=0)                   0.000     0.625    MCLK3_P
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.496     1.121 f  iMCLK3/O
                         net (fo=1, routed)           0.000     1.121    PINCAPT_M40_3/mclk3
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     1.179 f  PINCAPT_M40_3/ISERDES_1/O
                         net (fo=1, routed)           0.442     1.621    PLL3/inst/CLK_IN
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.426    -0.805 f  PLL3/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.412    -0.393    PLL3/inst/CLK600_CLK600_pll
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.045    -0.348 f  PLL3/inst/clkout1_buf/O
                         net (fo=60, routed)          0.512     0.164    TDC3_CHA/PINCAPT/CLK600
    SLICE_X109Y47        FDRE                                         r  TDC3_CHA/PINCAPT/ena1_reg/C  (IS_INVERTED)
                         clock pessimism              0.239     0.403    
                         clock uncertainty            0.190     0.593    
    SLICE_X109Y47        FDRE (Hold_fdre_C_D)         0.048     0.641    TDC3_CHA/PINCAPT/ena1_reg
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.418    





---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK fall@4.167ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.259ns (43.967%)  route 0.330ns (56.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 6.020 - 4.167 ) 
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.445     2.350    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -0.754 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.579     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.116     2.021    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RX_FRAMECLK_O
    SLICE_X52Y155        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y155        FDRE (Prop_fdre_C_Q)         0.216     2.237 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/Q
                         net (fo=2, routed)           0.330     2.567    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t
    SLICE_X53Y154        LUT2 (Prop_lut2_I1_O)        0.043     2.610 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.000     2.610    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X53Y154        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785     4.951    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     5.023 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.996     6.019    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X53Y154        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.048     6.067    
                         clock uncertainty           -0.215     5.852    
    SLICE_X53Y154        FDCE (Setup_fdce_C_D)        0.038     5.890    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                          5.890    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                  3.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C
                            (falling edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK fall@12.500ns - RXDataCLK fall@12.500ns)
  Data Path Delay:        0.718ns  (logic 0.135ns (18.807%)  route 0.583ns (81.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns = ( 13.631 - 12.500 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 13.387 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335    12.835    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    12.861 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.658    13.519    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.442    12.076 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.758    12.835    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    12.861 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.527    13.388    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RX_FRAMECLK_O
    SLICE_X53Y155        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y155        FDRE (Prop_fdre_C_Q)         0.107    13.495 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/Q
                         net (fo=1, routed)           0.583    14.077    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn
    SLICE_X53Y154        LUT2 (Prop_lut2_I0_O)        0.028    14.105 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.000    14.105    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X53Y154        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370    12.870    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030    12.899 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.731    13.630    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X53Y154        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.039    13.591    
                         clock uncertainty            0.215    13.807    
    SLICE_X53Y154        FDCE (Hold_fdce_C_D)         0.068    13.875    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.875    
                         arrival time                          14.105    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[81]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (RXDataCLK rise@24.999ns - RxWordCLK rise@16.666ns)
  Data Path Delay:        3.126ns  (logic 0.469ns (15.005%)  route 2.657ns (84.995%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns = ( 26.899 - 24.999 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 18.738 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                     16.666    16.666 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    16.666 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825    17.491    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080    17.571 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.167    18.738    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X92Y160        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y160        FDCE (Prop_fdce_C_Q)         0.254    18.992 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[81]/Q
                         net (fo=8, routed)           0.584    19.576    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/Q[41]
    SLICE_X95Y161        LUT6 (Prop_lut6_I1_O)        0.043    19.619 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/i___12_i_4/O
                         net (fo=1, routed)           0.414    20.034    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/i___12_i_4_n_0
    SLICE_X93Y160        LUT6 (Prop_lut6_I0_O)        0.043    20.077 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/i___12_i_1/O
                         net (fo=39, routed)          0.928    21.004    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_2_1
    SLICE_X96Y165        LUT4 (Prop_lut4_I0_O)        0.043    21.047 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_5/O
                         net (fo=1, routed)           0.302    21.350    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_5_n_0
    SLICE_X95Y165        LUT5 (Prop_lut5_I4_O)        0.043    21.393 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_2/O
                         net (fo=1, routed)           0.428    21.821    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_2_n_0
    SLICE_X95Y165        LUT6 (Prop_lut6_I5_O)        0.043    21.864 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_1/O
                         net (fo=1, routed)           0.000    21.864    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg_0
    SLICE_X95Y165        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.243    27.099    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.793    24.306 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.478    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.043    26.899    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/RX_FRAMECLK_O
    SLICE_X95Y165        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg/C
                         clock pessimism              0.048    26.947    
                         clock uncertainty           -0.215    26.732    
    SLICE_X95Y165        FDRE (Setup_fdre_C_D)        0.032    26.764    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg
  -------------------------------------------------------------------
                         required time                         26.764    
                         arrival time                         -21.864    
  -------------------------------------------------------------------
                         slack                                  4.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg/D
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.128ns (21.793%)  route 0.459ns (78.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns
  Timing Exception:       MultiCycle Path   Setup -start 3    Hold  -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.562     0.923    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X95Y161        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y161        FDCE (Prop_fdce_C_Q)         0.100     1.023 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[1]/Q
                         net (fo=6, routed)           0.459     1.482    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/Q[1]
    SLICE_X91Y159        LUT5 (Prop_lut5_I0_O)        0.028     1.510 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/RX_ISDATA_FLAG_O0/O
                         net (fo=1, routed)           0.000     1.510    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/rxIsDataFlag_from_decoder
    SLICE_X91Y159        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.892     1.292    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.744    -0.452 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.822     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.767     1.167    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_FRAMECLK_O
    SLICE_X91Y159        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg/C
                         clock pessimism             -0.039     1.128    
                         clock uncertainty            0.215     1.343    
    SLICE_X91Y159        FDCE (Hold_fdce_C_D)         0.060     1.403    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_1
  To Clock:  TDCCLK1

Setup :            0  Failing Endpoints,  Worst Slack        2.263ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 TDC1_CHD/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC1_CHD/tdc_raw_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK1  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.639ns  (logic 0.232ns (36.280%)  route 0.407ns (63.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101                                     0.000     0.000 r  TDC1_CHD/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[5]/C
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.232     0.232 r  TDC1_CHD/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[5]/Q
                         net (fo=3, routed)           0.407     0.639    TDC1_CHD/C_FIFO[5]
    SLICE_X83Y101        FDRE                                         r  TDC1_CHD/tdc_raw_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X83Y101        FDRE (Setup_fdre_C_D)       -0.098     2.902    TDC1_CHD/tdc_raw_i_reg[12]
  -------------------------------------------------------------------
                         required time                          2.902    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  2.263    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_2
  To Clock:  TDCCLK2

Setup :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 TDC2_CHC/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC2_CHC/tdc_raw_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.337ns  (logic 0.232ns (17.356%)  route 1.105ns (82.644%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y75                                      0.000     0.000 r  TDC2_CHC/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[4]/C
    SLICE_X92Y75         FDRE (Prop_fdre_C_Q)         0.232     0.232 r  TDC2_CHC/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[4]/Q
                         net (fo=5, routed)           1.105     1.337    TDC2_CHC/C_FIFO[4]
    SLICE_X84Y82         FDRE                                         r  TDC2_CHC/tdc_raw_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X84Y82         FDRE (Setup_fdre_C_D)       -0.077     2.923    TDC2_CHC/tdc_raw_i_reg[11]
  -------------------------------------------------------------------
                         required time                          2.923    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                  1.586    





---------------------------------------------------------------------------------------------------
From Clock:  CLK300_3
  To Clock:  TDCCLK3

Setup :            0  Failing Endpoints,  Worst Slack        2.249ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 TDC3_CHB/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            TDC3_CHB/tdc_raw_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by TDCCLK3  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             TDCCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.727ns  (logic 0.254ns (34.946%)  route 0.473ns (65.054%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y46                                      0.000     0.000 r  TDC3_CHB/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]/C
    SLICE_X88Y46         FDRE (Prop_fdre_C_Q)         0.254     0.254 r  TDC3_CHB/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]/Q
                         net (fo=11, routed)          0.473     0.727    TDC3_CHB/C_FIFO[0]
    SLICE_X81Y47         FDRE                                         r  TDC3_CHB/tdc_raw_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X81Y47         FDRE (Setup_fdre_C_D)       -0.024     2.976    TDC3_CHB/tdc_raw_i_reg[7]
  -------------------------------------------------------------------
                         required time                          2.976    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  2.249    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  HSPI
  To Clock:  HSPI

Setup :            0  Failing Endpoints,  Worst Slack       14.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       29.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.018ns  (required time - arrival time)
  Source:                 HSEL
                            (input port clocked by HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            reg32_wr_reg/CLR
                            (recovery check against rising-edge clock HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            25.000ns  (HSPI fall@25.000ns - HSPI rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.694ns (27.217%)  route 1.855ns (72.783%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 26.713 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HSPI rise edge)       0.000     0.000 r  
                         input delay                 10.000    10.000    
    G26                                               0.000    10.000 r  HSEL (IN)
                         net (fo=0)                   0.000    10.000    HSEL
    G26                  IBUF (Prop_ibuf_I_O)         0.659    10.659 r  iHSEL/O
                         net (fo=25, routed)          1.008    11.666    HSELI
    SLICE_X36Y120        LUT1 (Prop_lut1_I0_O)        0.035    11.701 f  iHMISO_i_1/O
                         net (fo=14, routed)          0.848    12.549    iHMISO_i_1_n_0
    SLICE_X65Y118        FDCE                                         f  reg32_wr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HSPI fall edge)      25.000    25.000 f  
    G22                                               0.000    25.000 f  HSCK (IN)
                         net (fo=0)                   0.000    25.000    HSCK
    G22                  IBUF (Prop_ibuf_I_O)         0.444    25.444 f  iHSCK/O
                         net (fo=1, routed)           0.704    26.148    HSCKI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.174 f  HSCKI_BUFG_inst/O
                         net (fo=111, routed)         0.539    26.713    HSCKI_BUFG
    SLICE_X65Y118        FDCE                                         r  reg32_wr_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    26.713    
                         clock uncertainty           -0.035    26.677    
    SLICE_X65Y118        FDCE (Recov_fdce_C_CLR)     -0.110    26.567    reg32_wr_reg
  -------------------------------------------------------------------
                         required time                         26.567    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                 14.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.177ns  (arrival time - required time)
  Source:                 HSEL
                            (input port clocked by HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            hcnt_rd_reg/CLR
                            (removal check against rising-edge clock HSPI  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -25.000ns  (HSPI fall@25.000ns - HSPI rise@50.000ns)
  Data Path Delay:        3.176ns  (logic 1.349ns (42.481%)  route 1.827ns (57.519%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.074ns = ( 29.074 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HSPI rise edge)      50.000    50.000 r  
                         input delay                  5.000    55.000    
    G26                                               0.000    55.000 r  HSEL (IN)
                         net (fo=0)                   0.000    55.000    HSEL
    G26                  IBUF (Prop_ibuf_I_O)         1.313    56.313 r  iHSEL/O
                         net (fo=25, routed)          1.202    57.515    HSELI
    SLICE_X36Y120        LUT1 (Prop_lut1_I0_O)        0.036    57.551 f  iHMISO_i_1/O
                         net (fo=14, routed)          0.625    58.176    iHMISO_i_1_n_0
    SLICE_X59Y116        FDCE                                         f  hcnt_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HSPI fall edge)      25.000    25.000 f  
    G22                                               0.000    25.000 f  HSCK (IN)
                         net (fo=0)                   0.000    25.000    HSCK
    G22                  IBUF (Prop_ibuf_I_O)         1.420    26.420 f  iHSCK/O
                         net (fo=1, routed)           1.476    27.896    HSCKI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    27.976 f  HSCKI_BUFG_inst/O
                         net (fo=111, routed)         1.098    29.074    HSCKI_BUFG
    SLICE_X59Y116        FDCE                                         r  hcnt_rd_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    29.074    
                         clock uncertainty            0.035    29.109    
    SLICE_X59Y116        FDCE (Remov_fdce_C_CLR)     -0.110    28.999    hcnt_rd_reg
  -------------------------------------------------------------------
                         required time                        -28.999    
                         arrival time                          58.176    
  -------------------------------------------------------------------
                         slack                                 29.177    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.965ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]/CLR
                            (recovery check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RXDataCLK rise@24.999ns - RxWordCLK fall@20.833ns)
  Data Path Delay:        2.252ns  (logic 0.266ns (11.814%)  route 1.986ns (88.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 26.913 - 24.999 ) 
    Source Clock Delay      (SCD):    2.021ns = ( 22.854 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                     20.833    20.833 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    20.833 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825    21.658    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080    21.738 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.116    22.854    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X53Y153        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y153        FDCE (Prop_fdce_C_Q)         0.223    23.076 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           1.453    24.529    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X92Y145        LUT2 (Prop_lut2_I1_O)        0.043    24.572 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.533    25.105    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X98Y143        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.243    27.099    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.793    24.306 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.478    25.784    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    25.856 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         1.057    26.913    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X98Y143        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]/C
                         clock pessimism              0.048    26.961    
                         clock uncertainty           -0.215    26.746    
    SLICE_X98Y143        FDCE (Recov_fdce_C_CLR)     -0.228    26.518    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]
  -------------------------------------------------------------------
                         required time                         26.518    
                         arrival time                         -25.105    
  -------------------------------------------------------------------
                         slack                                  1.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.965ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.rxWordClkAligned_r_reg/CLR
                            (removal check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.167ns  (RXDataCLK rise@0.000ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        1.161ns  (logic 0.133ns (11.459%)  route 1.028ns (88.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns = ( 5.055 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     4.502    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     4.528 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.527     5.055    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X53Y153        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y153        FDCE (Prop_fdce_C_Q)         0.107     5.161 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           0.863     6.024    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X92Y145        LUT2 (Prop_lut2_I1_O)        0.026     6.050 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.165     6.215    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X95Y143        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.rxWordClkAligned_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.892     1.292    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.744    -0.452 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.822     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y31       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=177, routed)         0.783     1.183    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X95Y143        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.rxWordClkAligned_r_reg/C
                         clock pessimism             -0.039     1.144    
                         clock uncertainty            0.215     1.359    
    SLICE_X95Y143        FDCE (Remov_fdce_C_CLR)     -0.109     1.250    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.rxWordClkAligned_r_reg
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           6.215    
  -------------------------------------------------------------------
                         slack                                  4.965    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C
                            (falling edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[21]/CLR
                            (recovery check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK rise@8.333ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        1.648ns  (logic 0.223ns (13.528%)  route 1.425ns (86.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 10.190 - 8.333 ) 
    Source Clock Delay      (SCD):    2.024ns = ( 6.191 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.825     4.991    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.080     5.071 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.119     6.190    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X48Y153        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDPE (Prop_fdpe_C_Q)         0.223     6.413 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/Q
                         net (fo=40, routed)          1.425     7.839    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE_reg_0
    SLICE_X47Y159        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.785     9.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.072     9.190 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.000    10.190    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X47Y159        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[21]/C
                         clock pessimism              0.125    10.315    
                         clock uncertainty           -0.035    10.280    
    SLICE_X47Y159        FDCE (Recov_fdce_C_CLR)     -0.206    10.074    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter_reg[21]
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  2.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR
                            (removal check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.171ns (29.816%)  route 0.403ns (70.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.583     0.944    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg_0
    SLICE_X98Y145        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y145        FDCE (Prop_fdce_C_Q)         0.107     1.051 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/Q
                         net (fo=1, routed)           0.219     1.270    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/ready_from_rightShifter
    SLICE_X92Y145        LUT2 (Prop_lut2_I1_O)        0.064     1.334 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_state[4]_i_3/O
                         net (fo=26, routed)          0.183     1.518    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg_1
    SLICE_X90Y151        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.769     1.169    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg_1
    SLICE_X90Y151        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]/C
                         clock pessimism             -0.039     1.130    
    SLICE_X90Y151        FDCE (Remov_fdce_C_CLR)     -0.050     1.080    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/checkedHeader_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.438    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SPI
  To Clock:  SPI

Setup :            0  Failing Endpoints,  Worst Slack       39.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       54.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.145ns  (required time - arrival time)
  Source:                 CS
                            (input port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_rd_reg/CLR
                            (recovery check against rising-edge clock SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (SPI rise@100.000ns - SPI fall@50.000ns)
  Data Path Delay:        2.429ns  (logic 0.665ns (27.372%)  route 1.764ns (72.628%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 101.726 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI fall edge)       50.000    50.000 f  
                         input delay                 10.000    60.000    
    E26                                               0.000    60.000 f  CS (IN)
                         net (fo=0)                   0.000    60.000    CS
    E26                  IBUF (Prop_ibuf_I_O)         0.665    60.665 f  iCS/O
                         net (fo=15, routed)          1.764    62.429    T
    SLICE_X69Y104        FDCE                                         f  cnt_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)      100.000   100.000 r  
    F22                                               0.000   100.000 r  SCK (IN)
                         net (fo=0)                   0.000   100.000    SCK
    F22                  IBUF (Prop_ibuf_I_O)         0.449   100.449 r  iSCK/O
                         net (fo=1, routed)           0.704   101.153    SCKI
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.179 r  SCKI_BUFG_inst/O
                         net (fo=97, routed)          0.547   101.726    SCKI_BUFG
    SLICE_X69Y104        FDCE                                         r  cnt_rd_reg/C
                         clock pessimism              0.000   101.726    
                         clock uncertainty           -0.035   101.691    
    SLICE_X69Y104        FDCE (Recov_fdce_C_CLR)     -0.117   101.574    cnt_rd_reg
  -------------------------------------------------------------------
                         required time                        101.574    
                         arrival time                         -62.429    
  -------------------------------------------------------------------
                         slack                                 39.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.276ns  (arrival time - required time)
  Source:                 CS
                            (input port clocked by SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi_bit_count_reg[0]/CLR
                            (removal check against rising-edge clock SPI  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (SPI rise@0.000ns - SPI fall@50.000ns)
  Data Path Delay:        3.325ns  (logic 1.319ns (39.686%)  route 2.005ns (60.314%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        4.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.096ns
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SPI fall edge)       50.000    50.000 f  
                         input delay                  5.000    55.000    
    E26                                               0.000    55.000 f  CS (IN)
                         net (fo=0)                   0.000    55.000    CS
    E26                  IBUF (Prop_ibuf_I_O)         1.319    56.319 f  iCS/O
                         net (fo=15, routed)          2.005    58.325    T
    SLICE_X68Y105        FDCE                                         f  spi_bit_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SPI rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    SCK
    F22                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  iSCK/O
                         net (fo=1, routed)           1.476     2.901    SCKI
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.981 r  SCKI_BUFG_inst/O
                         net (fo=97, routed)          1.115     4.096    SCKI_BUFG
    SLICE_X68Y105        FDCE                                         r  spi_bit_count_reg[0]/C
                         clock pessimism              0.000     4.096    
                         clock uncertainty            0.035     4.132    
    SLICE_X68Y105        FDCE (Remov_fdce_C_CLR)     -0.083     4.049    spi_bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.049    
                         arrival time                          58.325    
  -------------------------------------------------------------------
                         slack                                 54.276    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TX_CLK
  To Clock:  TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       23.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.031ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (TX_CLK rise@25.000ns - TX_CLK rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.216ns (13.641%)  route 1.367ns (86.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 26.789 - 25.000 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.881     0.881 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.881    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.089     0.970 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.301     1.271    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.300     1.571 r  MCLKB1/O
                         net (fo=9, routed)           0.608     2.179    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.729    -0.550 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.346     0.796    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.080     0.876 r  PLL4/inst/clkout2_buf/O
                         net (fo=3320, routed)        1.167     2.043    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/CLK40
    SLICE_X96Y143        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y143        FDPE (Prop_fdpe_C_Q)         0.216     2.259 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/Q
                         net (fo=55, routed)          1.367     3.627    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/AR[0]
    SLICE_X100Y161       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_CLK rise edge)    25.000    25.000 r  
    AA3                                               0.000    25.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000    25.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.772    25.772 r  iMCLK1/O
                         net (fo=1, routed)           0.000    25.772    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.077    25.849 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.250    26.099    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.274    26.373 r  MCLKB1/O
                         net (fo=9, routed)           0.553    26.926    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.527    24.399 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.271    25.670    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    25.742 r  PLL4/inst/clkout2_buf/O
                         net (fo=3320, routed)        1.047    26.789    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/CLK40
    SLICE_X100Y161       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.134    26.923    
                         clock uncertainty           -0.059    26.864    
    SLICE_X100Y161       FDCE (Recov_fdce_C_CLR)     -0.206    26.658    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         26.658    
                         arrival time                          -3.627    
  -------------------------------------------------------------------
                         slack                                 23.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[1]/CLR
                            (removal check against rising-edge clock TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TX_CLK rise@0.000ns - TX_CLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.100ns (26.705%)  route 0.274ns (73.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.406    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.050     0.456 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.166     0.622    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.090     0.712 r  MCLKB1/O
                         net (fo=9, routed)           0.260     0.972    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200    -0.228 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.575     0.347    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.373 r  PLL4/inst/clkout2_buf/O
                         net (fo=3320, routed)        0.580     0.953    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/CLK40
    SLICE_X89Y144        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y144        FDPE (Prop_fdpe_C_Q)         0.100     1.053 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/Q
                         net (fo=89, routed)          0.274     1.327    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/feedbackRegister_reg[0]
    SLICE_X86Y140        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TX_CLK rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  MCLK1_P (IN)
                         net (fo=0)                   0.000     0.000    MCLK1_P
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  iMCLK1/O
                         net (fo=1, routed)           0.000     0.487    PINCAPT_M40_1/mclk1
    ILOGIC_X1Y126        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.058     0.545 r  PINCAPT_M40_1/ISERDES_1/O
                         net (fo=2, routed)           0.192     0.737    MCLK40_IN1
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.093     0.830 r  MCLKB1/O
                         net (fo=9, routed)           0.302     1.132    PLL4/inst/mclk_in
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.477    -0.345 r  PLL4/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.638     0.293    PLL4/inst/CLK40_PLL320
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.323 r  PLL4/inst/clkout2_buf/O
                         net (fo=3320, routed)        0.775     1.098    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/CLK40
    SLICE_X86Y140        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[1]/C
                         clock pessimism             -0.118     0.980    
    SLICE_X86Y140        FDCE (Remov_fdce_C_CLR)     -0.050     0.930    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/TX_HEADER_O_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.397    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (recovery check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.910ns (44.720%)  route 1.125ns (55.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 10.297 - 8.333 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.825     0.825    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.080     0.905 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.324     2.229    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.867     3.096 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           0.841     3.937    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]_5
    SLICE_X102Y144       LUT1 (Prop_lut1_I0_O)        0.043     3.980 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.284     4.263    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_82
    SLICE_X102Y144       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.785     9.118    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.072     9.190 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.107    10.297    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X102Y144       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism              0.048    10.345    
                         clock uncertainty           -0.035    10.310    
    SLICE_X102Y144       FDCE (Recov_fdce_C_CLR)     -0.206    10.104    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.104    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                  5.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (removal check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.557ns (48.271%)  route 0.597ns (51.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     0.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.718     1.079    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     1.608 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           0.458     2.066    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]_5
    SLICE_X102Y144       LUT1 (Prop_lut1_I0_O)        0.028     2.094 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.139     2.232    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_82
    SLICE_X102Y144       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     0.400 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.812     1.212    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X102Y144       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism             -0.039     1.173    
    SLICE_X102Y144       FDCE (Remov_fdce_C_CLR)     -0.069     1.104    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  1.128    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK300_1
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.169ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.169ns  (required time - arrival time)
  Source:                 BC_JUMP1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_1  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            IRQ
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        6.831ns  (logic 3.498ns (51.202%)  route 3.334ns (48.798%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100                                     0.000     0.000 r  BC_JUMP1_reg/C
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.216     0.216 r  BC_JUMP1_reg/Q
                         net (fo=3, routed)           0.970     1.186    BC_JUMP1
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.043     1.229 r  IRQ1_i_2/O
                         net (fo=1, routed)           0.231     1.460    IRQI0
    SLICE_X48Y100        LUT3 (Prop_lut3_I2_O)        0.043     1.503 r  IRQ1_i_1/O
                         net (fo=1, routed)           2.133     3.636    IRQI
    J26                  OBUF (Prop_obuf_I_O)         3.196     6.831 r  IRQ1/O
                         net (fo=0)                   0.000     6.831    IRQ
    J26                                                               r  IRQ (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  8.169    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK300_2
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.407ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.407ns  (required time - arrival time)
  Source:                 BC_JUMP2_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_2  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            IRQ
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        6.593ns  (logic 3.498ns (53.050%)  route 3.096ns (46.950%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89                                      0.000     0.000 r  BC_JUMP2_reg/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.216     0.216 r  BC_JUMP2_reg/Q
                         net (fo=3, routed)           0.732     0.948    BC_JUMP2
    SLICE_X48Y99         LUT6 (Prop_lut6_I3_O)        0.043     0.991 r  IRQ1_i_2/O
                         net (fo=1, routed)           0.231     1.222    IRQI0
    SLICE_X48Y100        LUT3 (Prop_lut3_I2_O)        0.043     1.265 r  IRQ1_i_1/O
                         net (fo=1, routed)           2.133     3.398    IRQI
    J26                  OBUF (Prop_obuf_I_O)         3.196     6.593 r  IRQ1/O
                         net (fo=0)                   0.000     6.593    IRQ
    J26                                                               r  IRQ (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                  8.407    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK300_3
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.481ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.481ns  (required time - arrival time)
  Source:                 BC_JUMP3_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK300_3  {rise@-0.208ns fall@1.458ns period=3.333ns})
  Destination:            IRQ
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.519ns  (logic 3.498ns (46.522%)  route 4.021ns (53.478%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y49                                      0.000     0.000 r  BC_JUMP3_reg/C
    SLICE_X69Y49         FDRE (Prop_fdre_C_Q)         0.216     0.216 r  BC_JUMP3_reg/Q
                         net (fo=3, routed)           1.657     1.873    BC_JUMP3
    SLICE_X48Y99         LUT6 (Prop_lut6_I2_O)        0.043     1.916 r  IRQ1_i_2/O
                         net (fo=1, routed)           0.231     2.147    IRQI0
    SLICE_X48Y100        LUT3 (Prop_lut3_I2_O)        0.043     2.190 r  IRQ1_i_1/O
                         net (fo=1, routed)           2.133     4.323    IRQI
    J26                  OBUF (Prop_obuf_I_O)         3.196     7.519 r  IRQ1/O
                         net (fo=0)                   0.000     7.519    IRQ
    J26                                                               r  IRQ (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  7.481    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK320
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 tao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            AT0_N
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            1.800ns  (MaxDelay Path 1.800ns)
  Data Path Delay:        1.586ns  (logic 1.586ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 1.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y66                                      0.000     0.000 r  tao_reg[0]/C
    OLOGIC_X1Y66         FDRE (Prop_fdre_C_Q)         0.347     0.347 r  tao_reg[0]/Q
                         net (fo=1, routed)           0.000     0.347    tao[0]
    AC13                 OBUFDS (Prop_obufds_I_OB)    1.239     1.586 r  iAT0/OB
                         net (fo=0)                   0.000     1.586    AT0_N
    AD13                                                              r  AT0_N (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    1.800     1.800    
                         output delay                -0.000     1.800    
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -1.586    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  TX_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.630ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.630ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O_reg[gbtRx_Ready]/C
                            (rising edge-triggered cell FDRE clocked by TX_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED4
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        7.370ns  (logic 3.593ns (48.748%)  route 3.777ns (51.252%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139                                     0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O_reg[gbtRx_Ready]/C
    SLICE_X84Y139        FDRE (Prop_fdre_C_Q)         0.198     0.198 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O_reg[gbtRx_Ready]/Q
                         net (fo=16, routed)          2.092     2.290    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/GBT_Status_O[gbtRx_Ready]
    SLICE_X36Y109        LUT2 (Prop_lut2_I1_O)        0.125     2.415 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/ILED4_i_1/O
                         net (fo=1, routed)           1.685     4.100    I49_out
    H23                  OBUF (Prop_obuf_I_O)         3.270     7.370 r  ILED4/O
                         net (fo=0)                   0.000     7.370    LED4
    H23                                                               r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  7.630    





