Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Sat Sep 27 20:13:39 2025
| Host             : HOME-PC running 64-bit major release  (build 9200)
| Command          : report_power -file TimeCardTop_power_routed.rpt -pb TimeCardTop_power_summary_routed.pb -rpx TimeCardTop_power_routed.rpx
| Design           : TimeCardTop
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.960        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.846        |
| Device Static (W)        | 0.114        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 82.4         |
| Junction Temperature (C) | 27.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.078 |       36 |       --- |             --- |
| Slice Logic              |     0.036 |    81234 |       --- |             --- |
|   LUT as Logic           |     0.030 |    35037 |     63400 |           55.26 |
|   CARRY4                 |     0.005 |     3733 |     15850 |           23.55 |
|   Register               |     0.001 |    30668 |    126800 |           24.19 |
|   LUT as Distributed RAM |    <0.001 |      148 |     19000 |            0.78 |
|   LUT as Shift Register  |    <0.001 |      148 |     19000 |            0.78 |
|   F7/F8 Muxes            |    <0.001 |      299 |     63400 |            0.47 |
|   Others                 |     0.000 |     1385 |       --- |             --- |
|   BUFG                   |     0.000 |        1 |        32 |            3.13 |
| Signals                  |     0.037 |    60978 |       --- |             --- |
| Block RAM                |     0.014 |       22 |       135 |           16.30 |
| MMCM                     |     0.418 |        4 |         6 |           66.67 |
| DSPs                     |     0.003 |       23 |       240 |            9.58 |
| I/O                      |     0.087 |       88 |       285 |           30.88 |
| GTP                      |     0.149 |        1 |       --- |             --- |
| Hard IPs                 |     0.025 |        1 |       --- |             --- |
|   PCIE                   |     0.025 |        1 |         1 |          100.00 |
| Static Power             |     0.114 |          |           |                 |
| Total                    |     0.960 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.224 |       0.207 |      0.017 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.251 |       0.233 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.034 |       0.030 |      0.004 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.068 |       0.067 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.062 |       0.059 |      0.003 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                           | Domain                                                                                                                                                                                                                                             | Constraint (ns) |
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| InternalMhz200Clk               | Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out2_TimeCard_clk_wiz_0_0                                                                                                                                                                                    |             5.0 |
| InternalMhz200Clk_Src1          | Bd_Inst/TimeCard_i/clk_wiz_1/inst/clk_out1_TimeCard_clk_wiz_1_0                                                                                                                                                                                    |             5.0 |
| InternalMhz200Clk_Src2          | Bd_Inst/TimeCard_i/clk_wiz_1/inst/clk_out1_TimeCard_clk_wiz_1_0                                                                                                                                                                                    |             5.0 |
| Mhz10Clk                        | Mhz10Clk0_ClkIn                                                                                                                                                                                                                                    |           100.0 |
| Mhz10ClkExt                     | SmaIn1_DatIn                                                                                                                                                                                                                                       |           100.0 |
| Mhz200Clk                       | Mhz200ClkP_ClkIn                                                                                                                                                                                                                                   |             5.0 |
| PcieClk                         | PcieRefClkP_ClkIn                                                                                                                                                                                                                                  |            10.0 |
| PllDynMhz50Clk_Src1             | Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1_TimeCard_clk_wiz_2_0                                                                                                                                                                                    |            20.0 |
| PllDynMhz50Clk_Src2             | Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1_TimeCard_clk_wiz_2_0                                                                                                                                                                                    |            20.0 |
| PllDynMhz50Clk_Src3             | Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1_TimeCard_clk_wiz_2_0                                                                                                                                                                                    |            20.0 |
| PllFixMhz50Clk                  | Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1_TimeCard_clk_wiz_0_0                                                                                                                                                                                    |            20.0 |
| PllMhz200Clk_Src1               | Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out2_TimeCard_clk_wiz_2_0                                                                                                                                                                                    |             5.0 |
| PllMhz200Clk_Src2               | Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out2_TimeCard_clk_wiz_2_0                                                                                                                                                                                    |             5.0 |
| PllMhz200Clk_Src3               | Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out2_TimeCard_clk_wiz_2_0                                                                                                                                                                                    |             5.0 |
| clk1mux                         | Bd_Inst/TimeCard_i/BufgMux_IPI_0/U0/ClkOut_ClkOut                                                                                                                                                                                                  |           100.0 |
| clk1mux_cas                     | Bd_Inst/TimeCard_i/BufgMux_IPI_2/U0/ClkOut_ClkOut                                                                                                                                                                                                  |           100.0 |
| clk2mux                         | Bd_Inst/TimeCard_i/BufgMux_IPI_0/U0/ClkOut_ClkOut                                                                                                                                                                                                  |           100.0 |
| clk2mux_cas                     | Bd_Inst/TimeCard_i/BufgMux_IPI_2/U0/ClkOut_ClkOut                                                                                                                                                                                                  |           100.0 |
| clk_125mhz                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz                  |             8.0 |
| clk_250mhz                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz                  |             4.0 |
| clk_out4_TimeCard_clk_wiz_0_0_1 | Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out4_TimeCard_clk_wiz_0_0                                                                                                                                                                                    |            20.0 |
| clkfbout_TimeCard_clk_wiz_0_0_1 | Bd_Inst/TimeCard_i/clk_wiz_0/inst/clkfbout_TimeCard_clk_wiz_0_0                                                                                                                                                                                    |             5.0 |
| clkfbout_TimeCard_clk_wiz_1_0_2 | Bd_Inst/TimeCard_i/clk_wiz_1/inst/clkfbout_TimeCard_clk_wiz_1_0                                                                                                                                                                                    |           100.0 |
| clkfbout_TimeCard_clk_wiz_1_0_3 | Bd_Inst/TimeCard_i/clk_wiz_1/inst/clkfbout_TimeCard_clk_wiz_1_0                                                                                                                                                                                    |           100.0 |
| clkfbout_TimeCard_clk_wiz_2_0_3 | Bd_Inst/TimeCard_i/clk_wiz_2/inst/clkfbout_TimeCard_clk_wiz_2_0                                                                                                                                                                                    |             5.0 |
| clkfbout_TimeCard_clk_wiz_2_0_4 | Bd_Inst/TimeCard_i/clk_wiz_2/inst/clkfbout_TimeCard_clk_wiz_2_0                                                                                                                                                                                    |             5.0 |
| clkfbout_TimeCard_clk_wiz_2_0_5 | Bd_Inst/TimeCard_i/clk_wiz_2/inst/clkfbout_TimeCard_clk_wiz_2_0                                                                                                                                                                                    |             5.0 |
| mmcm_fb                         | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb                     |            10.0 |
| oobclk_125mhz_master_lane0_X0Y0 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/user_oobclk                    |            16.0 |
| txoutclk                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i_7 |            10.0 |
| userclk1                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1                    |            16.0 |
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| TimeCardTop                     |     0.846 |
|   Bd_Inst                       |     0.761 |
|     TimeCard_i                  |     0.760 |
|       TC_AdjustableClock_0      |     0.008 |
|       TC_ConfMaster_0           |     0.005 |
|       TC_FrequencyCounter_1     |     0.002 |
|       TC_FrequencyCounter_2     |     0.002 |
|       TC_FrequencyCounter_3     |     0.002 |
|       TC_FrequencyCounter_4     |     0.002 |
|       TC_PpsGenerator_0         |     0.002 |
|       TC_PpsSlave_0             |     0.016 |
|       TC_PpsSourceSelector_0    |     0.001 |
|       TC_SignalGenerator_1      |     0.004 |
|       TC_SignalGenerator_2      |     0.004 |
|       TC_SignalGenerator_3      |     0.004 |
|       TC_SignalGenerator_4      |     0.004 |
|       TC_Timestamper_1          |     0.002 |
|       TC_Timestamper_2          |     0.002 |
|       TC_Timestamper_3          |     0.002 |
|       TC_Timestamper_4          |     0.002 |
|       TC_Timestamper_FpgaPps    |     0.001 |
|       TC_Timestamper_Gnss1Pps   |     0.002 |
|       TC_TodSlave_0             |     0.005 |
|       axi_hwicap_0              |     0.005 |
|       axi_iic                   |     0.001 |
|       axi_iic_eeprom            |     0.001 |
|       axi_iic_rgb               |     0.001 |
|       axi_interconnect_0        |     0.017 |
|       axi_interconnect_timecard |     0.003 |
|       axi_pcie_0                |     0.326 |
|       axi_quad_spi_flash        |     0.004 |
|       axi_uart16550_ext         |     0.001 |
|       axi_uart16550_gnss1       |     0.001 |
|       axi_uart16550_gnss2       |     0.001 |
|       axi_uart16550_mac         |     0.001 |
|       axi_uart16550_reserved    |     0.001 |
|       clk_wiz_0                 |     0.111 |
|       clk_wiz_1                 |     0.096 |
|       clk_wiz_2                 |     0.110 |
+---------------------------------+-----------+


