

================================================================
== Vivado HLS Report for 'gradient_weight_y'
================================================================
* Date:           Thu Aug 13 01:50:37 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical_flow
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.016|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  449570|  449570|  449570|  449570|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                           |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                 Loop Name                 |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER  |  449568|  449568|        34|          1|          1|  449536|    yes   |
        +-------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 1, D = 34, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 33 34 35 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	36  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	33  / true
32 --> 
	2  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	32  / true
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buf_val_1_x = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 37 'alloca' 'buf_val_1_x' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buf_val_2_x = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 38 'alloca' 'buf_val_2_x' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buf_val_3_x = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 39 'alloca' 'buf_val_3_x' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buf_val_4_x = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 40 'alloca' 'buf_val_4_x' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buf_val_5_x = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 41 'alloca' 'buf_val_5_x' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buf_val_6_x = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 42 'alloca' 'buf_val_6_x' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buf_val_1_y = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 43 'alloca' 'buf_val_1_y' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buf_val_2_y = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 44 'alloca' 'buf_val_2_y' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buf_val_3_y = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 45 'alloca' 'buf_val_3_y' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buf_val_4_y = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 46 'alloca' 'buf_val_4_y' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%buf_val_5_y = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 47 'alloca' 'buf_val_5_y' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%buf_val_6_y = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 48 'alloca' 'buf_val_6_y' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buf_val_1_z = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 49 'alloca' 'buf_val_1_z' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%buf_val_2_z = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 50 'alloca' 'buf_val_2_z' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%buf_val_3_z = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 51 'alloca' 'buf_val_3_z' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%buf_val_4_z = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 52 'alloca' 'buf_val_4_z' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%buf_val_5_z = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 53 'alloca' 'buf_val_5_z' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%buf_val_6_z = alloca [1024 x float], align 4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148]   --->   Operation 54 'alloca' 'buf_val_6_z' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @gradient_x, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @gradient_y, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @gradient_z, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @y_filtered_x, float* @y_filtered_y, float* @y_filtered_z, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([61 x i8]* @hls_KD_KD_LineBuffe) nounwind"   --->   Operation 59 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([61 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind"   --->   Operation 60 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.65ns)   --->   "br label %1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:151]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]"   --->   Operation 62 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%r = phi i9 [ 0, %0 ], [ %r_mid2, %ifBlock ]" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:153]   --->   Operation 63 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%col_assign = phi i11 [ 0, %0 ], [ %c, %ifBlock ]"   --->   Operation 64 'phi' 'col_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.88ns)   --->   "%tmp = icmp ult i9 %r, -76" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:157]   --->   Operation 65 'icmp' 'tmp' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.88ns)   --->   "%tmp_36 = icmp ugt i9 %r, 5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:180]   --->   Operation 66 'icmp' 'tmp_36' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.28ns)   --->   "%or_cond = and i1 %tmp_36, %tmp" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:180]   --->   Operation 67 'and' 'or_cond' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.08ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -74752"   --->   Operation 68 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.88ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Operation 69 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %5, label %.reset"   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.94ns)   --->   "%exitcond = icmp eq i11 %col_assign, -1024" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:153]   --->   Operation 71 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%col_assign_mid2 = select i1 %exitcond, i11 0, i11 %col_assign" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:153]   --->   Operation 72 'select' 'col_assign_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.77ns)   --->   "%r_s = add i9 %r, 1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:151]   --->   Operation 73 'add' 'r_s' <Predicate = (!exitcond_flatten)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.88ns)   --->   "%tmp_mid1 = icmp ult i9 %r_s, -76" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:157]   --->   Operation 74 'icmp' 'tmp_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.17ns)   --->   "%tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:157]   --->   Operation 75 'select' 'tmp_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.88ns)   --->   "%tmp_36_mid1 = icmp ugt i9 %r_s, 5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:180]   --->   Operation 76 'icmp' 'tmp_36_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_cond_mid2)   --->   "%or_cond_mid1 = and i1 %tmp_36_mid1, %tmp_mid1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:180]   --->   Operation 77 'and' 'or_cond_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_cond_mid2 = select i1 %exitcond, i1 %or_cond_mid1, i1 %or_cond" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:180]   --->   Operation 78 'select' 'or_cond_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_s, i32 1, i32 8)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:190]   --->   Operation 79 'partselect' 'tmp_83' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.84ns)   --->   "%icmp = icmp ne i8 %tmp_83, 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:190]   --->   Operation 80 'icmp' 'icmp' <Predicate = (!exitcond_flatten)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r, i32 1, i32 8)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:190]   --->   Operation 81 'partselect' 'tmp_84' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.84ns)   --->   "%icmp7 = icmp ne i8 %tmp_84, 0" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:190]   --->   Operation 82 'icmp' 'icmp7' <Predicate = (!exitcond_flatten)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.17ns)   --->   "%tmp_37_mid2 = select i1 %exitcond, i1 %icmp, i1 %icmp7" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:190]   --->   Operation 83 'select' 'tmp_37_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.39ns)   --->   "%r_mid2 = select i1 %exitcond, i9 %r_s, i9 %r" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:153]   --->   Operation 84 'select' 'r_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str10)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:154]   --->   Operation 85 'specregionbegin' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_40 = zext i11 %col_assign_mid2 to i64" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 86 'zext' 'tmp_40' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%buf_val_1_x_addr = getelementptr [1024 x float]* %buf_val_1_x, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 87 'getelementptr' 'buf_val_1_x_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (1.23ns)   --->   "%buf_val_1_x_load = load float* %buf_val_1_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 88 'load' 'buf_val_1_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%buf_val_1_y_addr = getelementptr [1024 x float]* %buf_val_1_y, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 89 'getelementptr' 'buf_val_1_y_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (1.23ns)   --->   "%buf_val_1_y_load = load float* %buf_val_1_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 90 'load' 'buf_val_1_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%buf_val_1_z_addr = getelementptr [1024 x float]* %buf_val_1_z, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 91 'getelementptr' 'buf_val_1_z_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (1.23ns)   --->   "%buf_val_1_z_load = load float* %buf_val_1_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 92 'load' 'buf_val_1_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%buf_val_6_x_addr = getelementptr [1024 x float]* %buf_val_6_x, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 93 'getelementptr' 'buf_val_6_x_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (1.23ns)   --->   "%buf_val_6_x_load = load float* %buf_val_6_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 94 'load' 'buf_val_6_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%buf_val_6_y_addr = getelementptr [1024 x float]* %buf_val_6_y, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 95 'getelementptr' 'buf_val_6_y_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (1.23ns)   --->   "%buf_val_6_y_load = load float* %buf_val_6_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 96 'load' 'buf_val_6_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%buf_val_6_z_addr = getelementptr [1024 x float]* %buf_val_6_z, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 97 'getelementptr' 'buf_val_6_z_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (1.23ns)   --->   "%buf_val_6_z_load = load float* %buf_val_6_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 98 'load' 'buf_val_6_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %tmp_mid2, label %.preheader.preheader.i10, label %.preheader.preheader.i" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:157]   --->   Operation 99 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %or_cond_mid2, label %.preheader.0, label %3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:180]   --->   Operation 100 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %tmp_37_mid2, label %4, label %._crit_edge" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:190]   --->   Operation 101 'br' <Predicate = (!exitcond_flatten & !or_cond_mid2)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "br label %ifBlock"   --->   Operation 102 'br' <Predicate = (!exitcond_flatten & !or_cond_mid2)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str10, i32 %tmp_s)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:194]   --->   Operation 103 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.79ns)   --->   "%c = add i11 %col_assign_mid2, 1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:153]   --->   Operation 104 'add' 'c' <Predicate = (!exitcond_flatten)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 105 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 106 [1/2] (1.23ns)   --->   "%buf_val_1_x_load = load float* %buf_val_1_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 106 'load' 'buf_val_1_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 107 [1/2] (1.23ns)   --->   "%buf_val_1_y_load = load float* %buf_val_1_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 107 'load' 'buf_val_1_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 108 [1/2] (1.23ns)   --->   "%buf_val_1_z_load = load float* %buf_val_1_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 108 'load' 'buf_val_1_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 109 [1/2] (1.23ns)   --->   "%buf_val_6_x_load = load float* %buf_val_6_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 109 'load' 'buf_val_6_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 110 [1/2] (1.23ns)   --->   "%buf_val_6_y_load = load float* %buf_val_6_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 110 'load' 'buf_val_6_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 111 [1/2] (1.23ns)   --->   "%buf_val_6_z_load = load float* %buf_val_6_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 111 'load' 'buf_val_6_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 112 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %buf_val_6_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:765->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:173]   --->   Operation 112 'store' <Predicate = (!exitcond_flatten & !tmp_mid2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 113 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %buf_val_6_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:765->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:173]   --->   Operation 113 'store' <Predicate = (!exitcond_flatten & !tmp_mid2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 114 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %buf_val_6_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:765->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:173]   --->   Operation 114 'store' <Predicate = (!exitcond_flatten & !tmp_mid2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 115 [1/1] (0.65ns)   --->   "br label %2"   --->   Operation 115 'br' <Predicate = (!exitcond_flatten & !tmp_mid2)> <Delay = 0.65>
ST_3 : Operation 116 [1/1] (1.83ns)   --->   "%tmp_x = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @gradient_x)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:161]   --->   Operation 116 'read' 'tmp_x' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 117 [1/1] (1.83ns)   --->   "%tmp_y = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @gradient_y)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:162]   --->   Operation 117 'read' 'tmp_y' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 118 [1/1] (1.83ns)   --->   "%tmp_z = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* @gradient_z)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:163]   --->   Operation 118 'read' 'tmp_z' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 119 [1/1] (1.23ns)   --->   "store float %tmp_x, float* %buf_val_6_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:765->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:164]   --->   Operation 119 'store' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 120 [1/1] (1.23ns)   --->   "store float %tmp_y, float* %buf_val_6_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:765->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:164]   --->   Operation 120 'store' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 121 [1/1] (1.23ns)   --->   "store float %tmp_z, float* %buf_val_6_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:765->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:164]   --->   Operation 121 'store' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 122 [3/3] (7.01ns)   --->   "%tmp_75 = fmul float %buf_val_1_x_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 122 'fmul' 'tmp_75' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [3/3] (7.01ns)   --->   "%tmp_76 = fmul float %buf_val_1_y_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 123 'fmul' 'tmp_76' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [3/3] (7.01ns)   --->   "%tmp_77 = fmul float %buf_val_1_z_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 124 'fmul' 'tmp_77' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 125 [2/3] (7.01ns)   --->   "%tmp_75 = fmul float %buf_val_1_x_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 125 'fmul' 'tmp_75' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [2/3] (7.01ns)   --->   "%tmp_76 = fmul float %buf_val_1_y_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 126 'fmul' 'tmp_76' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [2/3] (7.01ns)   --->   "%tmp_77 = fmul float %buf_val_1_z_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 127 'fmul' 'tmp_77' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%buf_val_2_x_addr = getelementptr [1024 x float]* %buf_val_2_x, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 128 'getelementptr' 'buf_val_2_x_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 129 [2/2] (1.23ns)   --->   "%buf_val_2_x_load = load float* %buf_val_2_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 129 'load' 'buf_val_2_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%buf_val_2_y_addr = getelementptr [1024 x float]* %buf_val_2_y, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 130 'getelementptr' 'buf_val_2_y_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 131 [2/2] (1.23ns)   --->   "%buf_val_2_y_load = load float* %buf_val_2_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 131 'load' 'buf_val_2_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%buf_val_2_z_addr = getelementptr [1024 x float]* %buf_val_2_z, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 132 'getelementptr' 'buf_val_2_z_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 133 [2/2] (1.23ns)   --->   "%buf_val_2_z_load = load float* %buf_val_2_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 133 'load' 'buf_val_2_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 134 [1/3] (7.01ns)   --->   "%tmp_75 = fmul float %buf_val_1_x_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 134 'fmul' 'tmp_75' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/3] (7.01ns)   --->   "%tmp_76 = fmul float %buf_val_1_y_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 135 'fmul' 'tmp_76' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/3] (7.01ns)   --->   "%tmp_77 = fmul float %buf_val_1_z_load, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 136 'fmul' 'tmp_77' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 137 [1/2] (1.23ns)   --->   "%buf_val_2_x_load = load float* %buf_val_2_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 137 'load' 'buf_val_2_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 138 [1/1] (1.23ns)   --->   "store float %buf_val_2_x_load, float* %buf_val_1_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 138 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 139 [1/2] (1.23ns)   --->   "%buf_val_2_y_load = load float* %buf_val_2_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 139 'load' 'buf_val_2_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 140 [1/1] (1.23ns)   --->   "store float %buf_val_2_y_load, float* %buf_val_1_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 140 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 141 [1/2] (1.23ns)   --->   "%buf_val_2_z_load = load float* %buf_val_2_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 141 'load' 'buf_val_2_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 142 [1/1] (1.23ns)   --->   "store float %buf_val_2_z_load, float* %buf_val_1_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 142 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 143 [4/4] (6.43ns)   --->   "%acc_x = fadd float %tmp_75, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 143 'fadd' 'acc_x' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [4/4] (6.43ns)   --->   "%acc_y = fadd float %tmp_76, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 144 'fadd' 'acc_y' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [4/4] (6.43ns)   --->   "%acc_z = fadd float %tmp_77, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 145 'fadd' 'acc_z' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 146 [3/4] (6.43ns)   --->   "%acc_x = fadd float %tmp_75, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 146 'fadd' 'acc_x' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [3/4] (6.43ns)   --->   "%acc_y = fadd float %tmp_76, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 147 'fadd' 'acc_y' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [3/4] (6.43ns)   --->   "%acc_z = fadd float %tmp_77, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 148 'fadd' 'acc_z' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [3/3] (7.01ns)   --->   "%tmp_126_1 = fmul float %buf_val_2_x_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 149 'fmul' 'tmp_126_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [3/3] (7.01ns)   --->   "%tmp_127_1 = fmul float %buf_val_2_y_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 150 'fmul' 'tmp_127_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [3/3] (7.01ns)   --->   "%tmp_128_1 = fmul float %buf_val_2_z_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 151 'fmul' 'tmp_128_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 152 [2/4] (6.43ns)   --->   "%acc_x = fadd float %tmp_75, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 152 'fadd' 'acc_x' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [2/4] (6.43ns)   --->   "%acc_y = fadd float %tmp_76, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 153 'fadd' 'acc_y' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [2/4] (6.43ns)   --->   "%acc_z = fadd float %tmp_77, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 154 'fadd' 'acc_z' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [2/3] (7.01ns)   --->   "%tmp_126_1 = fmul float %buf_val_2_x_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 155 'fmul' 'tmp_126_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [2/3] (7.01ns)   --->   "%tmp_127_1 = fmul float %buf_val_2_y_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 156 'fmul' 'tmp_127_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [2/3] (7.01ns)   --->   "%tmp_128_1 = fmul float %buf_val_2_z_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 157 'fmul' 'tmp_128_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%buf_val_3_x_addr = getelementptr [1024 x float]* %buf_val_3_x, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 158 'getelementptr' 'buf_val_3_x_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 159 [2/2] (1.23ns)   --->   "%buf_val_3_x_load = load float* %buf_val_3_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 159 'load' 'buf_val_3_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%buf_val_3_y_addr = getelementptr [1024 x float]* %buf_val_3_y, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 160 'getelementptr' 'buf_val_3_y_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 161 [2/2] (1.23ns)   --->   "%buf_val_3_y_load = load float* %buf_val_3_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 161 'load' 'buf_val_3_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%buf_val_3_z_addr = getelementptr [1024 x float]* %buf_val_3_z, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 162 'getelementptr' 'buf_val_3_z_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 163 [2/2] (1.23ns)   --->   "%buf_val_3_z_load = load float* %buf_val_3_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 163 'load' 'buf_val_3_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%buf_val_4_x_addr = getelementptr [1024 x float]* %buf_val_4_x, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 164 'getelementptr' 'buf_val_4_x_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%buf_val_4_y_addr = getelementptr [1024 x float]* %buf_val_4_y, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 165 'getelementptr' 'buf_val_4_y_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%buf_val_4_z_addr = getelementptr [1024 x float]* %buf_val_4_z, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 166 'getelementptr' 'buf_val_4_z_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%buf_val_5_x_addr = getelementptr [1024 x float]* %buf_val_5_x, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 167 'getelementptr' 'buf_val_5_x_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%buf_val_5_y_addr = getelementptr [1024 x float]* %buf_val_5_y, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 168 'getelementptr' 'buf_val_5_y_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%buf_val_5_z_addr = getelementptr [1024 x float]* %buf_val_5_z, i64 0, i64 %tmp_40" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 169 'getelementptr' 'buf_val_5_z_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 170 [1/4] (6.43ns)   --->   "%acc_x = fadd float %tmp_75, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 170 'fadd' 'acc_x' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/4] (6.43ns)   --->   "%acc_y = fadd float %tmp_76, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 171 'fadd' 'acc_y' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/4] (6.43ns)   --->   "%acc_z = fadd float %tmp_77, 0.000000e+00" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 172 'fadd' 'acc_z' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/3] (7.01ns)   --->   "%tmp_126_1 = fmul float %buf_val_2_x_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 173 'fmul' 'tmp_126_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/3] (7.01ns)   --->   "%tmp_127_1 = fmul float %buf_val_2_y_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 174 'fmul' 'tmp_127_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/3] (7.01ns)   --->   "%tmp_128_1 = fmul float %buf_val_2_z_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 175 'fmul' 'tmp_128_1' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 176 [1/2] (1.23ns)   --->   "%buf_val_3_x_load = load float* %buf_val_3_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 176 'load' 'buf_val_3_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 177 [1/1] (1.23ns)   --->   "store float %buf_val_3_x_load, float* %buf_val_2_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 177 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 178 [1/2] (1.23ns)   --->   "%buf_val_3_y_load = load float* %buf_val_3_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 178 'load' 'buf_val_3_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 179 [1/1] (1.23ns)   --->   "store float %buf_val_3_y_load, float* %buf_val_2_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 179 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 180 [1/2] (1.23ns)   --->   "%buf_val_3_z_load = load float* %buf_val_3_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 180 'load' 'buf_val_3_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 181 [1/1] (1.23ns)   --->   "store float %buf_val_3_z_load, float* %buf_val_2_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 181 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 182 [4/4] (6.43ns)   --->   "%acc_x_1 = fadd float %acc_x, %tmp_126_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 182 'fadd' 'acc_x_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [4/4] (6.43ns)   --->   "%acc_y_1 = fadd float %acc_y, %tmp_127_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 183 'fadd' 'acc_y_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [4/4] (6.43ns)   --->   "%acc_z_1 = fadd float %acc_z, %tmp_128_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 184 'fadd' 'acc_z_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 185 [3/4] (6.43ns)   --->   "%acc_x_1 = fadd float %acc_x, %tmp_126_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 185 'fadd' 'acc_x_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [3/4] (6.43ns)   --->   "%acc_y_1 = fadd float %acc_y, %tmp_127_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 186 'fadd' 'acc_y_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [3/4] (6.43ns)   --->   "%acc_z_1 = fadd float %acc_z, %tmp_128_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 187 'fadd' 'acc_z_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 188 [3/3] (7.01ns)   --->   "%tmp_126_2 = fmul float %buf_val_3_x_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 188 'fmul' 'tmp_126_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [3/3] (7.01ns)   --->   "%tmp_127_2 = fmul float %buf_val_3_y_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 189 'fmul' 'tmp_127_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [3/3] (7.01ns)   --->   "%tmp_128_2 = fmul float %buf_val_3_z_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 190 'fmul' 'tmp_128_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 191 [2/4] (6.43ns)   --->   "%acc_x_1 = fadd float %acc_x, %tmp_126_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 191 'fadd' 'acc_x_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [2/4] (6.43ns)   --->   "%acc_y_1 = fadd float %acc_y, %tmp_127_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 192 'fadd' 'acc_y_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [2/4] (6.43ns)   --->   "%acc_z_1 = fadd float %acc_z, %tmp_128_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 193 'fadd' 'acc_z_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [2/3] (7.01ns)   --->   "%tmp_126_2 = fmul float %buf_val_3_x_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 194 'fmul' 'tmp_126_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [2/3] (7.01ns)   --->   "%tmp_127_2 = fmul float %buf_val_3_y_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 195 'fmul' 'tmp_127_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [2/3] (7.01ns)   --->   "%tmp_128_2 = fmul float %buf_val_3_z_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 196 'fmul' 'tmp_128_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 197 [2/2] (1.23ns)   --->   "%buf_val_4_x_load = load float* %buf_val_4_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 197 'load' 'buf_val_4_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 198 [2/2] (1.23ns)   --->   "%buf_val_4_y_load = load float* %buf_val_4_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 198 'load' 'buf_val_4_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 199 [2/2] (1.23ns)   --->   "%buf_val_4_z_load = load float* %buf_val_4_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 199 'load' 'buf_val_4_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 200 [1/4] (6.43ns)   --->   "%acc_x_1 = fadd float %acc_x, %tmp_126_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 200 'fadd' 'acc_x_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [1/4] (6.43ns)   --->   "%acc_y_1 = fadd float %acc_y, %tmp_127_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 201 'fadd' 'acc_y_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 202 [1/4] (6.43ns)   --->   "%acc_z_1 = fadd float %acc_z, %tmp_128_1" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 202 'fadd' 'acc_z_1' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/3] (7.01ns)   --->   "%tmp_126_2 = fmul float %buf_val_3_x_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 203 'fmul' 'tmp_126_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 204 [1/3] (7.01ns)   --->   "%tmp_127_2 = fmul float %buf_val_3_y_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 204 'fmul' 'tmp_127_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/3] (7.01ns)   --->   "%tmp_128_2 = fmul float %buf_val_3_z_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 205 'fmul' 'tmp_128_2' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 206 [1/2] (1.23ns)   --->   "%buf_val_4_x_load = load float* %buf_val_4_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 206 'load' 'buf_val_4_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 207 [1/1] (1.23ns)   --->   "store float %buf_val_4_x_load, float* %buf_val_3_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 207 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 208 [1/2] (1.23ns)   --->   "%buf_val_4_y_load = load float* %buf_val_4_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 208 'load' 'buf_val_4_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 209 [1/1] (1.23ns)   --->   "store float %buf_val_4_y_load, float* %buf_val_3_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 209 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 210 [1/2] (1.23ns)   --->   "%buf_val_4_z_load = load float* %buf_val_4_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 210 'load' 'buf_val_4_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 211 [1/1] (1.23ns)   --->   "store float %buf_val_4_z_load, float* %buf_val_3_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 211 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 212 [4/4] (6.43ns)   --->   "%acc_x_2 = fadd float %acc_x_1, %tmp_126_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 212 'fadd' 'acc_x_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 213 [4/4] (6.43ns)   --->   "%acc_y_2 = fadd float %acc_y_1, %tmp_127_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 213 'fadd' 'acc_y_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 214 [4/4] (6.43ns)   --->   "%acc_z_2 = fadd float %acc_z_1, %tmp_128_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 214 'fadd' 'acc_z_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 215 [3/4] (6.43ns)   --->   "%acc_x_2 = fadd float %acc_x_1, %tmp_126_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 215 'fadd' 'acc_x_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [3/4] (6.43ns)   --->   "%acc_y_2 = fadd float %acc_y_1, %tmp_127_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 216 'fadd' 'acc_y_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 217 [3/4] (6.43ns)   --->   "%acc_z_2 = fadd float %acc_z_1, %tmp_128_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 217 'fadd' 'acc_z_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 218 [3/3] (7.01ns)   --->   "%tmp_126_3 = fmul float %buf_val_4_x_load, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 218 'fmul' 'tmp_126_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [3/3] (7.01ns)   --->   "%tmp_127_3 = fmul float %buf_val_4_y_load, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 219 'fmul' 'tmp_127_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 220 [3/3] (7.01ns)   --->   "%tmp_128_3 = fmul float %buf_val_4_z_load, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 220 'fmul' 'tmp_128_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 221 [2/4] (6.43ns)   --->   "%acc_x_2 = fadd float %acc_x_1, %tmp_126_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 221 'fadd' 'acc_x_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [2/4] (6.43ns)   --->   "%acc_y_2 = fadd float %acc_y_1, %tmp_127_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 222 'fadd' 'acc_y_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 223 [2/4] (6.43ns)   --->   "%acc_z_2 = fadd float %acc_z_1, %tmp_128_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 223 'fadd' 'acc_z_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 224 [2/3] (7.01ns)   --->   "%tmp_126_3 = fmul float %buf_val_4_x_load, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 224 'fmul' 'tmp_126_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 225 [2/3] (7.01ns)   --->   "%tmp_127_3 = fmul float %buf_val_4_y_load, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 225 'fmul' 'tmp_127_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 226 [2/3] (7.01ns)   --->   "%tmp_128_3 = fmul float %buf_val_4_z_load, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 226 'fmul' 'tmp_128_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 227 [2/2] (1.23ns)   --->   "%buf_val_5_x_load = load float* %buf_val_5_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 227 'load' 'buf_val_5_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 228 [2/2] (1.23ns)   --->   "%buf_val_5_y_load = load float* %buf_val_5_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 228 'load' 'buf_val_5_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 229 [2/2] (1.23ns)   --->   "%buf_val_5_z_load = load float* %buf_val_5_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 229 'load' 'buf_val_5_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 230 [1/4] (6.43ns)   --->   "%acc_x_2 = fadd float %acc_x_1, %tmp_126_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 230 'fadd' 'acc_x_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 231 [1/4] (6.43ns)   --->   "%acc_y_2 = fadd float %acc_y_1, %tmp_127_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 231 'fadd' 'acc_y_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 232 [1/4] (6.43ns)   --->   "%acc_z_2 = fadd float %acc_z_1, %tmp_128_2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 232 'fadd' 'acc_z_2' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 233 [1/3] (7.01ns)   --->   "%tmp_126_3 = fmul float %buf_val_4_x_load, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 233 'fmul' 'tmp_126_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 234 [1/3] (7.01ns)   --->   "%tmp_127_3 = fmul float %buf_val_4_y_load, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 234 'fmul' 'tmp_127_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 235 [1/3] (7.01ns)   --->   "%tmp_128_3 = fmul float %buf_val_4_z_load, 0x3FD2944680000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 235 'fmul' 'tmp_128_3' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([40 x i8]* @GRAD_WEIGHT_Y_OUTER_s)"   --->   Operation 236 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str10) nounwind" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:154]   --->   Operation 237 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:155]   --->   Operation 238 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 239 [1/2] (1.23ns)   --->   "%buf_val_5_x_load = load float* %buf_val_5_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 239 'load' 'buf_val_5_x_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 240 [1/1] (1.23ns)   --->   "store float %buf_val_5_x_load, float* %buf_val_4_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 240 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 241 [1/2] (1.23ns)   --->   "%buf_val_5_y_load = load float* %buf_val_5_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 241 'load' 'buf_val_5_y_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 242 [1/1] (1.23ns)   --->   "store float %buf_val_5_y_load, float* %buf_val_4_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 242 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 243 [1/2] (1.23ns)   --->   "%buf_val_5_z_load = load float* %buf_val_5_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 243 'load' 'buf_val_5_z_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 244 [1/1] (1.23ns)   --->   "store float %buf_val_5_z_load, float* %buf_val_4_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 244 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 245 [1/1] (1.23ns)   --->   "store float %buf_val_6_x_load, float* %buf_val_5_x_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 245 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 246 [1/1] (1.23ns)   --->   "store float %buf_val_6_y_load, float* %buf_val_5_y_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 246 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 247 [1/1] (1.23ns)   --->   "store float %buf_val_6_z_load, float* %buf_val_5_z_addr, align 4" [/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159]   --->   Operation 247 'store' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 248 [4/4] (6.43ns)   --->   "%acc_x_3 = fadd float %acc_x_2, %tmp_126_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 248 'fadd' 'acc_x_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 249 [4/4] (6.43ns)   --->   "%acc_y_3 = fadd float %acc_y_2, %tmp_127_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 249 'fadd' 'acc_y_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 250 [4/4] (6.43ns)   --->   "%acc_z_3 = fadd float %acc_z_2, %tmp_128_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 250 'fadd' 'acc_z_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 251 [3/4] (6.43ns)   --->   "%acc_x_3 = fadd float %acc_x_2, %tmp_126_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 251 'fadd' 'acc_x_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 252 [3/4] (6.43ns)   --->   "%acc_y_3 = fadd float %acc_y_2, %tmp_127_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 252 'fadd' 'acc_y_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 253 [3/4] (6.43ns)   --->   "%acc_z_3 = fadd float %acc_z_2, %tmp_128_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 253 'fadd' 'acc_z_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 254 [3/3] (7.01ns)   --->   "%tmp_126_4 = fmul float %buf_val_5_x_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 254 'fmul' 'tmp_126_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 255 [3/3] (7.01ns)   --->   "%tmp_127_4 = fmul float %buf_val_5_y_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 255 'fmul' 'tmp_127_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 256 [3/3] (7.01ns)   --->   "%tmp_128_4 = fmul float %buf_val_5_z_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 256 'fmul' 'tmp_128_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 257 [2/4] (6.43ns)   --->   "%acc_x_3 = fadd float %acc_x_2, %tmp_126_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 257 'fadd' 'acc_x_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 258 [2/4] (6.43ns)   --->   "%acc_y_3 = fadd float %acc_y_2, %tmp_127_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 258 'fadd' 'acc_y_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 259 [2/4] (6.43ns)   --->   "%acc_z_3 = fadd float %acc_z_2, %tmp_128_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 259 'fadd' 'acc_z_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 260 [2/3] (7.01ns)   --->   "%tmp_126_4 = fmul float %buf_val_5_x_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 260 'fmul' 'tmp_126_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 261 [2/3] (7.01ns)   --->   "%tmp_127_4 = fmul float %buf_val_5_y_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 261 'fmul' 'tmp_127_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 262 [2/3] (7.01ns)   --->   "%tmp_128_4 = fmul float %buf_val_5_z_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 262 'fmul' 'tmp_128_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 263 [1/4] (6.43ns)   --->   "%acc_x_3 = fadd float %acc_x_2, %tmp_126_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 263 'fadd' 'acc_x_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 264 [1/4] (6.43ns)   --->   "%acc_y_3 = fadd float %acc_y_2, %tmp_127_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 264 'fadd' 'acc_y_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 265 [1/4] (6.43ns)   --->   "%acc_z_3 = fadd float %acc_z_2, %tmp_128_3" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 265 'fadd' 'acc_z_3' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 266 [1/3] (7.01ns)   --->   "%tmp_126_4 = fmul float %buf_val_5_x_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 266 'fmul' 'tmp_126_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 267 [1/3] (7.01ns)   --->   "%tmp_127_4 = fmul float %buf_val_5_y_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 267 'fmul' 'tmp_127_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 268 [1/3] (7.01ns)   --->   "%tmp_128_4 = fmul float %buf_val_5_z_load, 0x3FC7EC56E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 268 'fmul' 'tmp_128_4' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 269 [4/4] (6.43ns)   --->   "%acc_x_4 = fadd float %acc_x_3, %tmp_126_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 269 'fadd' 'acc_x_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 270 [4/4] (6.43ns)   --->   "%acc_y_4 = fadd float %acc_y_3, %tmp_127_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 270 'fadd' 'acc_y_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 271 [4/4] (6.43ns)   --->   "%acc_z_4 = fadd float %acc_z_3, %tmp_128_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 271 'fadd' 'acc_z_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 272 [3/4] (6.43ns)   --->   "%acc_x_4 = fadd float %acc_x_3, %tmp_126_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 272 'fadd' 'acc_x_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 273 [3/4] (6.43ns)   --->   "%acc_y_4 = fadd float %acc_y_3, %tmp_127_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 273 'fadd' 'acc_y_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 274 [3/4] (6.43ns)   --->   "%acc_z_4 = fadd float %acc_z_3, %tmp_128_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 274 'fadd' 'acc_z_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 275 [3/3] (7.01ns)   --->   "%tmp_126_5 = fmul float %buf_val_6_x_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 275 'fmul' 'tmp_126_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 276 [3/3] (7.01ns)   --->   "%tmp_127_5 = fmul float %buf_val_6_y_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 276 'fmul' 'tmp_127_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 277 [3/3] (7.01ns)   --->   "%tmp_128_5 = fmul float %buf_val_6_z_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 277 'fmul' 'tmp_128_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 278 [2/4] (6.43ns)   --->   "%acc_x_4 = fadd float %acc_x_3, %tmp_126_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 278 'fadd' 'acc_x_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 279 [2/4] (6.43ns)   --->   "%acc_y_4 = fadd float %acc_y_3, %tmp_127_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 279 'fadd' 'acc_y_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 280 [2/4] (6.43ns)   --->   "%acc_z_4 = fadd float %acc_z_3, %tmp_128_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 280 'fadd' 'acc_z_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 281 [2/3] (7.01ns)   --->   "%tmp_126_5 = fmul float %buf_val_6_x_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 281 'fmul' 'tmp_126_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 282 [2/3] (7.01ns)   --->   "%tmp_127_5 = fmul float %buf_val_6_y_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 282 'fmul' 'tmp_127_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 283 [2/3] (7.01ns)   --->   "%tmp_128_5 = fmul float %buf_val_6_z_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 283 'fmul' 'tmp_128_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.01>
ST_26 : Operation 284 [1/4] (6.43ns)   --->   "%acc_x_4 = fadd float %acc_x_3, %tmp_126_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 284 'fadd' 'acc_x_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 285 [1/4] (6.43ns)   --->   "%acc_y_4 = fadd float %acc_y_3, %tmp_127_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 285 'fadd' 'acc_y_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 286 [1/4] (6.43ns)   --->   "%acc_z_4 = fadd float %acc_z_3, %tmp_128_4" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 286 'fadd' 'acc_z_4' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 287 [1/3] (7.01ns)   --->   "%tmp_126_5 = fmul float %buf_val_6_x_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 287 'fmul' 'tmp_126_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 288 [1/3] (7.01ns)   --->   "%tmp_127_5 = fmul float %buf_val_6_y_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 288 'fmul' 'tmp_127_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 289 [1/3] (7.01ns)   --->   "%tmp_128_5 = fmul float %buf_val_6_z_load, 0x3FC10624E0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 289 'fmul' 'tmp_128_5' <Predicate = (or_cond_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 290 [3/3] (7.01ns)   --->   "%phitmp = fmul float %tmp_x, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 290 'fmul' 'phitmp' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 291 [3/3] (7.01ns)   --->   "%phitmp1 = fmul float %tmp_y, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 291 'fmul' 'phitmp1' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 292 [3/3] (7.01ns)   --->   "%phitmp2 = fmul float %tmp_z, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 292 'fmul' 'phitmp2' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 293 [4/4] (6.43ns)   --->   "%acc_x_5 = fadd float %acc_x_4, %tmp_126_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 293 'fadd' 'acc_x_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 294 [4/4] (6.43ns)   --->   "%acc_y_5 = fadd float %acc_y_4, %tmp_127_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 294 'fadd' 'acc_y_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 295 [4/4] (6.43ns)   --->   "%acc_z_5 = fadd float %acc_z_4, %tmp_128_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 295 'fadd' 'acc_z_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 296 [2/3] (7.01ns)   --->   "%phitmp = fmul float %tmp_x, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 296 'fmul' 'phitmp' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 297 [2/3] (7.01ns)   --->   "%phitmp1 = fmul float %tmp_y, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 297 'fmul' 'phitmp1' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 298 [2/3] (7.01ns)   --->   "%phitmp2 = fmul float %tmp_z, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 298 'fmul' 'phitmp2' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 299 [3/4] (6.43ns)   --->   "%acc_x_5 = fadd float %acc_x_4, %tmp_126_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 299 'fadd' 'acc_x_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 300 [3/4] (6.43ns)   --->   "%acc_y_5 = fadd float %acc_y_4, %tmp_127_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 300 'fadd' 'acc_y_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 301 [3/4] (6.43ns)   --->   "%acc_z_5 = fadd float %acc_z_4, %tmp_128_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 301 'fadd' 'acc_z_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 302 [1/3] (7.01ns)   --->   "%phitmp = fmul float %tmp_x, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 302 'fmul' 'phitmp' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 303 [1/3] (7.01ns)   --->   "%phitmp1 = fmul float %tmp_y, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 303 'fmul' 'phitmp1' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 304 [1/3] (7.01ns)   --->   "%phitmp2 = fmul float %tmp_z, 0x3FB353F7C0000000" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 304 'fmul' 'phitmp2' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 7.01> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 305 [2/4] (6.43ns)   --->   "%acc_x_5 = fadd float %acc_x_4, %tmp_126_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 305 'fadd' 'acc_x_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 306 [2/4] (6.43ns)   --->   "%acc_y_5 = fadd float %acc_y_4, %tmp_127_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 306 'fadd' 'acc_y_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 307 [2/4] (6.43ns)   --->   "%acc_z_5 = fadd float %acc_z_4, %tmp_128_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 307 'fadd' 'acc_z_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 308 [1/1] (0.65ns)   --->   "br label %2" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165]   --->   Operation 308 'br' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 0.65>
ST_30 : Operation 309 [1/4] (6.43ns)   --->   "%acc_x_5 = fadd float %acc_x_4, %tmp_126_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 309 'fadd' 'acc_x_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 310 [1/4] (6.43ns)   --->   "%acc_y_5 = fadd float %acc_y_4, %tmp_127_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 310 'fadd' 'acc_y_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 311 [1/4] (6.43ns)   --->   "%acc_z_5 = fadd float %acc_z_4, %tmp_128_5" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 311 'fadd' 'acc_z_5' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 312 [1/1] (0.00ns)   --->   "%buf_val_z_load_2_6 = phi float [ 0.000000e+00, %.preheader.preheader.i ], [ %phitmp2, %.preheader.preheader.i10 ]" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 312 'phi' 'buf_val_z_load_2_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 313 [1/1] (0.00ns)   --->   "%buf_val_y_load_2_6 = phi float [ 0.000000e+00, %.preheader.preheader.i ], [ %phitmp1, %.preheader.preheader.i10 ]" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 313 'phi' 'buf_val_y_load_2_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 314 [1/1] (0.00ns)   --->   "%buf_val_x_load_2_6 = phi float [ 0.000000e+00, %.preheader.preheader.i ], [ %phitmp, %.preheader.preheader.i10 ]" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 314 'phi' 'buf_val_x_load_2_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 315 [4/4] (6.43ns)   --->   "%acc_x_6 = fadd float %acc_x_5, %buf_val_x_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 315 'fadd' 'acc_x_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 316 [4/4] (6.43ns)   --->   "%acc_y_6 = fadd float %acc_y_5, %buf_val_y_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 316 'fadd' 'acc_y_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 317 [4/4] (6.43ns)   --->   "%acc_z_6 = fadd float %acc_z_5, %buf_val_z_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 317 'fadd' 'acc_z_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 34> <Delay = 1.83>
ST_32 : Operation 318 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @y_filtered_x, float 0.000000e+00)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:192]   --->   Operation 318 'write' <Predicate = (!or_cond_mid2 & tmp_37_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_32 : Operation 319 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @y_filtered_y, float 0.000000e+00)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:192]   --->   Operation 319 'write' <Predicate = (!or_cond_mid2 & tmp_37_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_32 : Operation 320 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @y_filtered_z, float 0.000000e+00)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:192]   --->   Operation 320 'write' <Predicate = (!or_cond_mid2 & tmp_37_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_32 : Operation 321 [1/1] (0.00ns)   --->   "br label %._crit_edge" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:193]   --->   Operation 321 'br' <Predicate = (!or_cond_mid2 & tmp_37_mid2)> <Delay = 0.00>
ST_32 : Operation 322 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @y_filtered_x, float %acc_x_6)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:188]   --->   Operation 322 'write' <Predicate = (or_cond_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_32 : Operation 323 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @y_filtered_y, float %acc_y_6)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:188]   --->   Operation 323 'write' <Predicate = (or_cond_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_32 : Operation 324 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @y_filtered_z, float %acc_z_6)" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:188]   --->   Operation 324 'write' <Predicate = (or_cond_mid2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_32 : Operation 325 [1/1] (0.00ns)   --->   "br label %ifBlock" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:189]   --->   Operation 325 'br' <Predicate = (or_cond_mid2)> <Delay = 0.00>

State 33 <SV = 31> <Delay = 6.43>
ST_33 : Operation 326 [3/4] (6.43ns)   --->   "%acc_x_6 = fadd float %acc_x_5, %buf_val_x_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 326 'fadd' 'acc_x_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 327 [3/4] (6.43ns)   --->   "%acc_y_6 = fadd float %acc_y_5, %buf_val_y_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 327 'fadd' 'acc_y_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 328 [3/4] (6.43ns)   --->   "%acc_z_6 = fadd float %acc_z_5, %buf_val_z_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 328 'fadd' 'acc_z_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 6.43>
ST_34 : Operation 329 [2/4] (6.43ns)   --->   "%acc_x_6 = fadd float %acc_x_5, %buf_val_x_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 329 'fadd' 'acc_x_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 330 [2/4] (6.43ns)   --->   "%acc_y_6 = fadd float %acc_y_5, %buf_val_y_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 330 'fadd' 'acc_y_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 331 [2/4] (6.43ns)   --->   "%acc_z_6 = fadd float %acc_z_5, %buf_val_z_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 331 'fadd' 'acc_z_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 6.43>
ST_35 : Operation 332 [1/4] (6.43ns)   --->   "%acc_x_6 = fadd float %acc_x_5, %buf_val_x_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184]   --->   Operation 332 'fadd' 'acc_x_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 333 [1/4] (6.43ns)   --->   "%acc_y_6 = fadd float %acc_y_5, %buf_val_y_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:185]   --->   Operation 333 'fadd' 'acc_y_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 334 [1/4] (6.43ns)   --->   "%acc_z_6 = fadd float %acc_z_5, %buf_val_z_load_2_6" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186]   --->   Operation 334 'fadd' 'acc_z_6' <Predicate = (or_cond_mid2)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 2> <Delay = 0.00>
ST_36 : Operation 335 [1/1] (0.00ns)   --->   "ret void" [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:196]   --->   Operation 335 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [33]  (0.656 ns)

 <State 2>: 2.57ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:153) [35]  (0 ns)
	'icmp' operation ('exitcond', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:153) [44]  (0.944 ns)
	'select' operation ('col_assign_mid2', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:153) [45]  (0.389 ns)
	'getelementptr' operation ('buf_val_6_z_addr', /apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159) [110]  (0 ns)
	'load' operation ('buf_val_6_z_load', /apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:159) on array 'buf.val[6].z', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148 [111]  (1.24 ns)

 <State 3>: 3.08ns
The critical path consists of the following:
	fifo read on port 'gradient_x' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:161) [120]  (1.84 ns)
	'store' operation (/apps/xilinx/2018.2/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:765->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:164) of variable 'tmp.x', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:161 on array 'buf.val[6].x', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:148 [123]  (1.24 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_75', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [145]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_75', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [145]  (7.02 ns)

 <State 6>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_75', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [145]  (7.02 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('acc_x', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [146]  (6.44 ns)

 <State 8>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_126_1', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [151]  (7.02 ns)

 <State 9>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_126_1', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [151]  (7.02 ns)

 <State 10>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_126_1', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [151]  (7.02 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('acc_x_1', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [152]  (6.44 ns)

 <State 12>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_126_2', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [157]  (7.02 ns)

 <State 13>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_126_2', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [157]  (7.02 ns)

 <State 14>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_126_2', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [157]  (7.02 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('acc_x_2', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [158]  (6.44 ns)

 <State 16>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_126_3', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [163]  (7.02 ns)

 <State 17>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_126_3', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [163]  (7.02 ns)

 <State 18>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_126_3', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [163]  (7.02 ns)

 <State 19>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('acc_x_3', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [164]  (6.44 ns)

 <State 20>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_126_4', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [169]  (7.02 ns)

 <State 21>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_126_4', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [169]  (7.02 ns)

 <State 22>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_126_4', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [169]  (7.02 ns)

 <State 23>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('acc_x_4', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [170]  (6.44 ns)

 <State 24>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_126_5', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [175]  (7.02 ns)

 <State 25>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_126_5', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [175]  (7.02 ns)

 <State 26>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp_126_5', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [175]  (7.02 ns)

 <State 27>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('phitmp', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165) [126]  (7.02 ns)

 <State 28>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('phitmp', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165) [126]  (7.02 ns)

 <State 29>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('phitmp', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165) [126]  (7.02 ns)

 <State 30>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('acc_x_5', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [176]  (6.44 ns)

 <State 31>: 6.44ns
The critical path consists of the following:
	'phi' operation ('buf_val_z_load_2_6', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186) with incoming values : ('phitmp2', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:165) [131]  (0 ns)
	'fadd' operation ('acc_z_6', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:186) [183]  (6.44 ns)

 <State 32>: 1.84ns
The critical path consists of the following:
	fifo write on port 'y_filtered_x' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:192) [138]  (1.84 ns)

 <State 33>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('acc_x_6', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [181]  (6.44 ns)

 <State 34>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('acc_x_6', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [181]  (6.44 ns)

 <State 35>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('acc_x_6', /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/src/sdsoc/optical_flow.cpp:184) [181]  (6.44 ns)

 <State 36>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
