---
title: "Variation Estimation and Compensation Technique in Scaled LTPS TFT Circuits for Low-Power Low-Cost Applications"
date: 2009-01-01
publishDate: 2019-08-08T18:23:49.240116Z
authors: ["Jing Li", "Kunhyuk Kang", "Kaushik Roy"]
publication_types: ["2"]
abstract: ""
featured: false
publication: "*IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*"
tags: ["journal", "CMOS integrated circuits", "circuit reliability", "elemental semiconductors", "low-power electronics", "silicon", "statistical analysis", "thin film transistors", "CMOS technology", "Si", "circuit reliability", "compensation technique", "delay variation", "four-finger structure", "inverter chain", "low-power low-cost application", "low-temperature polycrystalline-silicon thin-film transistor", "multifinger design technique", "multimodal delay distribution", "response surface method", "statistical simulation methodology", "unimodal distribution", "variation estimation", "CMOS logic circuits", "CMOS technology", "Circuit simulation", "Delay", "Grain boundaries", "Logic devices", "Response surface methodology", "Robustness", "Substrates", "Thin film transistors", "Grain boundary (GB)", "low-temperature polycrystalline-silicon (LTPS)", "process variation", "thin-film transistor (TFT)"]
doi: "10.1109/TCAD.2008.2009149"
---

