/* Generated by Yosys 0.9+3710 (git sha1 2116c585, clang 12.0.0 -fPIC -Os) */

module Stat_100_57(n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n83, n102, n88, n70, n77, n92, n95, n115, n94, n99, n71, n106, n104, n78, n100, n87, n75, n98, n103, n127, n124, n121, n128, n129, n126, n130, n120, n123, n122, n125, n132, n131);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  input n1;
  input n10;
  output n100;
  output n102;
  output n103;
  output n104;
  output n106;
  wire n108;
  input n11;
  output n115;
  input n12;
  output n120;
  output n121;
  output n122;
  output n123;
  output n124;
  output n125;
  output n126;
  output n127;
  output n128;
  output n129;
  input n13;
  output n130;
  output n131;
  output n132;
  input n14;
  input n15;
  input n16;
  input n17;
  input n18;
  input n19;
  input n2;
  input n20;
  input n21;
  input n22;
  input n23;
  input n24;
  input n25;
  input n26;
  input n27;
  input n28;
  input n29;
  input n3;
  input n30;
  input n31;
  input n32;
  wire n34;
  wire n35;
  wire n36;
  wire n38;
  input n4;
  wire n40;
  wire n41;
  wire n43;
  wire n45;
  wire n46;
  wire n47;
  wire n49;
  input n5;
  wire n51;
  wire n52;
  wire n53;
  input n6;
  wire n61;
  wire n63;
  wire n66;
  input n7;
  output n70;
  output n71;
  output n75;
  output n77;
  output n78;
  input n8;
  output n83;
  wire n86;
  output n87;
  output n88;
  input n9;
  output n92;
  output n94;
  output n95;
  output n98;
  output n99;
  NOT _19_ (
    .A(n3),
    .Y(_07_)
  );
  NOT _20_ (
    .A(n1),
    .Y(_08_)
  );
  NOT _21_ (
    .A(n2),
    .Y(_09_)
  );
  NAND3 _22_ (
    .A(n3),
    .B(n20),
    .C(n17),
    .Y(n106)
  );
  NAND3 _23_ (
    .A(n3),
    .B(n1),
    .C(n28),
    .Y(n77)
  );
  NOR4 _24_ (
    .A(_08_),
    .B(n17),
    .C(n11),
    .D(n14),
    .Y(n100)
  );
  NOR4 _25_ (
    .A(_08_),
    .B(n2),
    .C(n30),
    .D(n23),
    .Y(n92)
  );
  AND2 _26_ (
    .A(n3),
    .B(_09_),
    .Y(_10_)
  );
  XNOR2 _27_ (
    .A(n3),
    .B(n2),
    .Y(_11_)
  );
  NAND4 _28_ (
    .A(n9),
    .B(n18),
    .C(n31),
    .D(_11_),
    .Y(n104)
  );
  XNOR3 _29_ (
    .A(n2),
    .B(n25),
    .C(n22),
    .Y(n71)
  );
  NOR4 _30_ (
    .A(n27),
    .B(n23),
    .C(n19),
    .D(_10_),
    .Y(n94)
  );
  NAND2 _31_ (
    .A(n1),
    .B(n2),
    .Y(_12_)
  );
  NOR3 _32_ (
    .A(n5),
    .B(n12),
    .C(_12_),
    .Y(n103)
  );
  XNOR3 _33_ (
    .A(n1),
    .B(n2),
    .C(n4),
    .Y(n115)
  );
  NOR3 _34_ (
    .A(n1),
    .B(_09_),
    .C(n11),
    .Y(n88)
  );
  NOR6 _35_ (
    .A(n1),
    .B(n4),
    .C(n27),
    .D(n29),
    .E(n30),
    .F(n106),
    .Y(n127)
  );
  XOR4 _36_ (
    .A(n30),
    .B(n16),
    .C(n21),
    .D(n22),
    .Y(_13_)
  );
  XNOR4 _37_ (
    .A(n3),
    .B(n5),
    .C(n32),
    .D(n13),
    .Y(_14_)
  );
  XOR4 _38_ (
    .A(n1),
    .B(n28),
    .C(n32),
    .D(n18),
    .Y(_15_)
  );
  NAND4 _39_ (
    .A(n94),
    .B(_13_),
    .C(_14_),
    .D(_15_),
    .Y(n120)
  );
  NAND3 _40_ (
    .A(n1),
    .B(_09_),
    .C(n104),
    .Y(n130)
  );
  AND4 _41_ (
    .A(n1),
    .B(n2),
    .C(n6),
    .D(n19),
    .Y(_16_)
  );
  AND3 _42_ (
    .A(n4),
    .B(n27),
    .C(_16_),
    .Y(n124)
  );
  NOR2 _43_ (
    .A(n3),
    .B(n1),
    .Y(_17_)
  );
  OR4 _44_ (
    .A(n28),
    .B(n14),
    .C(n24),
    .D(_17_),
    .Y(n87)
  );
  AND4 _45_ (
    .A(n3),
    .B(n1),
    .C(n9),
    .D(n15),
    .Y(n95)
  );
  XNOR4 _46_ (
    .A(n1),
    .B(n14),
    .C(n16),
    .D(n23),
    .Y(n75)
  );
  XNOR2 _47_ (
    .A(n2),
    .B(n10),
    .Y(_18_)
  );
  XNOR4 _48_ (
    .A(n2),
    .B(n24),
    .C(n6),
    .D(n10),
    .Y(n102)
  );
  AND4 _49_ (
    .A(n2),
    .B(n5),
    .C(n15),
    .D(n12),
    .Y(n98)
  );
  AND4 _50_ (
    .A(n2),
    .B(n26),
    .C(n6),
    .D(n19),
    .Y(n78)
  );
  XOR4 _51_ (
    .A(n1),
    .B(n11),
    .C(n22),
    .D(n12),
    .Y(n99)
  );
  OR3 _52_ (
    .A(_07_),
    .B(n8),
    .C(_12_),
    .Y(n83)
  );
  OR3 _53_ (
    .A(n1),
    .B(_09_),
    .C(n21),
    .Y(_00_)
  );
  AND2 _54_ (
    .A(_18_),
    .B(_00_),
    .Y(_01_)
  );
  OR2 _55_ (
    .A(n9),
    .B(_01_),
    .Y(_02_)
  );
  NAND2 _56_ (
    .A(n9),
    .B(n10),
    .Y(_03_)
  );
  NAND4 _57_ (
    .A(_07_),
    .B(n2),
    .C(_02_),
    .D(_03_),
    .Y(n125)
  );
  NAND3 _58_ (
    .A(n3),
    .B(n16),
    .C(n25),
    .Y(_04_)
  );
  NAND2 _59_ (
    .A(_08_),
    .B(_04_),
    .Y(_05_)
  );
  AND4 _60_ (
    .A(n3),
    .B(n29),
    .C(n17),
    .D(n7),
    .Y(_06_)
  );
  XNOR3 _61_ (
    .A(n102),
    .B(_05_),
    .C(_06_),
    .Y(n132)
  );
  XNOR4 _62_ (
    .A(n3),
    .B(n1),
    .C(_09_),
    .D(n99),
    .Y(n129)
  );
  NOR5 _63_ (
    .A(_07_),
    .B(_08_),
    .C(n17),
    .D(n11),
    .E(n14),
    .Y(n128)
  );
  assign n121 = 1'h1;
  assign n122 = 1'h1;
  assign n123 = 1'h1;
  assign n126 = 1'h1;
  assign n131 = 1'h1;
  assign n34 = n2;
  assign n35 = n2;
  assign n36 = n1;
  assign n38 = n1;
  assign n40 = n1;
  assign n41 = n3;
  assign n43 = n2;
  assign n45 = n1;
  assign n46 = n2;
  assign n47 = n2;
  assign n49 = n2;
  assign n51 = n1;
  assign n52 = n2;
  assign n53 = n1;
  assign n61 = n3;
  assign n63 = n1;
  assign n108 = 1'h1;
  assign n66 = n2;
  assign n70 = 1'h0;
  assign n86 = 1'h1;
endmodule
