(edif Nregs_internal_clock
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2023 8 24 2 54 3)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure Nregs_internal_clock.ngc Nregs_internal_clock.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library Nregs_internal_clock_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell Nregs_internal_clock
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port led_debug0
              (direction OUTPUT)
            )
            (port led_debug1
              (direction OUTPUT)
            )
            (port clk
              (direction INPUT)
            )
            (port in
              (direction INPUT)
            )
            (port out
              (direction OUTPUT)
            )
            (designator "xc3s500e-4-fg320")
            (property TYPE (string "Nregs_internal_clock") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "Nregs_internal_clock_Nregs_internal_clock") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mod_genblock_0__ri_out_renamed_0 "mod/genblock[0].ri/out")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename in_IBUF_renamed_1 "in_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance led_debug0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename led_debug1_OBUF_renamed_2 "led_debug1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance out_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_3 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_3))
              )
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef mod_genblock_0__ri_out_renamed_0))
                (portRef O (instanceRef clk_BUFGP_renamed_3))
              )
            )
            (net in
              (joined
                (portRef in)
                (portRef I (instanceRef in_IBUF_renamed_1))
              )
            )
            (net in_IBUF
              (joined
                (portRef D (instanceRef mod_genblock_0__ri_out_renamed_0))
                (portRef O (instanceRef in_IBUF_renamed_1))
              )
            )
            (net led_debug0
              (joined
                (portRef led_debug0)
                (portRef O (instanceRef led_debug0_OBUF))
              )
            )
            (net led_debug1
              (joined
                (portRef led_debug1)
                (portRef O (instanceRef led_debug1_OBUF_renamed_2))
              )
            )
            (net led_debug1_OBUF
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef I (instanceRef led_debug0_OBUF))
                (portRef I (instanceRef led_debug1_OBUF_renamed_2))
              )
            )
            (net (rename mod_genblock_0__ri_out "mod/genblock[0].ri/out")
              (joined
                (portRef Q (instanceRef mod_genblock_0__ri_out_renamed_0))
                (portRef I (instanceRef out_OBUF))
              )
            )
            (net out
              (joined
                (portRef out)
                (portRef O (instanceRef out_OBUF))
              )
            )
          )
      )
    )
  )

  (design Nregs_internal_clock
    (cellRef Nregs_internal_clock
      (libraryRef Nregs_internal_clock_lib)
    )
    (property PART (string "xc3s500e-4-fg320") (owner "Xilinx"))
  )
)

