Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr  9 19:28:58 2019
| Host         : DESKTOP-DR3C0JT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fsm_global_control_sets_placed.rpt
| Design       : fsm_global
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |             100 |           32 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              10 |            4 |
| Yes          | No                    | Yes                    |             264 |           85 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------------------+--------------------------------+------------------+----------------+
|       Clock Signal       |              Enable Signal              |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------------------+-----------------------------------------+--------------------------------+------------------+----------------+
|  clk_gen/inst/clk_100MHz |                                         |                                |                2 |              4 |
|  clk_gen/inst/clk_100MHz | CONT/SAMP/counter32[3]_i_1_n_0          | reset_IBUF                     |                1 |              4 |
| ~CONT/SAMP/CLK           |                                         | CONT/SAMP/frame_num[4]_i_2_n_0 |                3 |              5 |
|  clk_gen/inst/clk_100MHz | CONT/SAMP/address_buf1r_reg[8][0]       | reset_IBUF                     |                2 |              9 |
|  clk_gen/inst/clk_100MHz | CONT/SAMP/address_buf2_reg[0][0]        | reset_IBUF                     |                4 |              9 |
|  clk_gen/inst/clk_100MHz | CONT/SAMP/address_buf3_reg[0][0]        | reset_IBUF                     |                5 |              9 |
|  clk_gen/inst/clk_100MHz | CONT/SAMP/E[0]                          | reset_IBUF                     |                2 |              9 |
|  clk_gen/inst/clk_100MHz | CONT/SAMP/address_buf3r_reg[8][0]       | reset_IBUF                     |                2 |              9 |
|  clk_gen/inst/clk_100MHz | CONT/SAMP/address_buf1_reg[0][0]        | reset_IBUF                     |                3 |              9 |
|  clk_gen/inst/clk_100MHz | CONT/FSM/memo1_address_reg[0][0]        | reset_IBUF                     |                4 |             10 |
|  clk_gen/inst/clk_100MHz | CONT/FSM/memo2_address_reg[9][0]        |                                |                4 |             10 |
|  CONT/SAMP/CLK           | CONT/enable                             | reset_IBUF                     |                4 |             16 |
|  clk_gen/inst/clk_100MHz | CONT/FSM/output_sample_reg[0][0]        | reset_IBUF                     |               10 |             16 |
|  clk_gen/inst/clk_100MHz | CONT/FSM/writing_sample_memo2_reg[0][0] | reset_IBUF                     |                4 |             16 |
|  clk_gen/inst/clk_100MHz | CONT/FSM/writing_sample_memo1_reg[0][0] | reset_IBUF                     |                3 |             16 |
|  clk_gen/inst/clk_100MHz | CONT/FSM/multiplicand2_reg[15][0]       | reset_IBUF                     |                4 |             16 |
|  clk_gen/inst/clk_100MHz | CONT/FSM/multiplicand1_reg[15][0]       | reset_IBUF                     |                5 |             16 |
|  clk_gen/inst/clk_50MHz  |                                         | reset_IBUF                     |                5 |             17 |
|  clk_gen/inst/clk_100MHz | CONT/SAMP/Q[2]                          | reset_IBUF                     |                7 |             18 |
|  clk_gen/inst/clk_100MHz | CONT/SAMP/address_buf0r_reg[0][0]       | reset_IBUF                     |                5 |             18 |
|  clk_gen/inst/clk_100MHz | CONT/FSM/read_buffer1_reg[0][0]         | reset_IBUF                     |                9 |             32 |
|  clk_gen/inst/clk_100MHz | CONT/FSM/E[0]                           | reset_IBUF                     |               11 |             32 |
|  clk_gen/inst/clk_100MHz |                                         | reset_IBUF                     |               24 |             78 |
+--------------------------+-----------------------------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 5      |                     1 |
| 9      |                     6 |
| 10     |                     2 |
| 16+    |                    12 |
+--------+-----------------------+


