// Seed: 4088608370
module module_0;
  reg id_1;
  initial
    if ((1)) begin
      id_1.id_1 = id_1;
      id_1 <= id_1;
      begin
        id_1 = 1'b0 / 1'h0;
        begin
          id_1 <= "" + id_1 * id_1;
        end
        id_1 <= 1;
      end
    end
  int id_2;
  task id_3;
    if (1) id_3 = 1;
  endtask
  logic [7:0] id_4;
  tri id_5 = 1;
  assign id_1 = id_4[1 : 1];
  reg id_6, id_7, id_8, id_9 = ~id_9, id_10, id_11;
  reg id_12;
  always begin
    if ((1)) id_3 <= id_10;
    else $display(1'b0);
    if (id_12) if (id_9 ? 1 : 1) id_10 <= id_12;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    .id_27(id_11),
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wand id_28, id_29;
  module_0();
  always
    if (id_14 * id_3) begin
      @(negedge (id_29 != 1)) begin
        begin
          begin
            id_17 = id_6 == 1;
            id_17 = 1;
          end
        end
      end
      id_19 <= #1 1;
      begin
        id_1 = id_12;
        id_14 <= id_19;
      end
    end
endmodule
