
module parallel2serial(clk, rst_n, d, valid_out, dout);
    input clk, rst_n;
    input [3:0] d;
    output valid_out;
    output dout;
    
    reg [3:0] data;
    reg [1:0] cnt;
    reg valid;
    
    always @(posedge clk or negedge rst_n) begin
        if (~rst_n) begin
            data <= 4'b0;
            cnt <= 2'b0;
            valid <= 1'b0;
        end else begin
            if (cnt == 2'b11) begin
                data <= d;
                cnt <= 2'b0;
                valid <= 1'b1;
            end else begin
                cnt <= cnt + 1;
                data <= {data[2:0], 1'b0};
                valid <= 1'b0;
            end
        end
    end
    
    assign dout = data[3];
    assign valid_out = valid;
endmodule

//END