<?xml version="1.0"?>
<!--Created by Custom Compiler (TM), build , on Mon Apr 29 15:01:00 2024-->
<file-format version="2.0" name="netlisting-timestamps">
<module timestamp="5452" isSubcircuit="1" contextID="switched: tarea_2 compleja_def schematic vl: auCdl cmos_sch schematic sl: auCdl" viewSearchList="auCdl cmos_sch schematic" viewStopList="auCdl">
<LineageParams/>
<ParentParams/>
<parameterizedConnections>
<connectDefs timestamp="4090"/>
<oaAssignments timestamp="0"/>
<dbAssignValue timestamp="0"/>
<dbAssignAssignment timestamp="0"/>
</parameterizedConnections>
<parameters/>
<lib_parameters timestamp="1"/>
<Terms timestamp="4885"/>
<PortOrder><![CDATA[ABCDYvdd!]]></PortOrder>
<ShortOptions timestamp="1009512283"/>
</module>
</file-format>
