/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 136 184 304 200)
	(text "INPUT" (rect 125 0 166 11)(font "Arial" (font_size 6)))
	(text "SW[3..0]" (rect 5 0 72 14)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 152 18)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 40 200 136 232))
)
(pin
	(output)
	(rect 576 184 754 200)
	(text "OUTPUT" (rect 1 0 50 11)(font "Arial" (font_size 6)))
	(text "LEDR[1..0]" (rect 90 0 172 14)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 754 200 842 232))
)
(pin
	(output)
	(rect 576 200 752 216)
	(text "OUTPUT" (rect 1 0 50 11)(font "Arial" (font_size 6)))
	(text "LEDG[0]" (rect 90 0 147 14)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 752 216 840 248))
)
(symbol
	(rect 320 160 544 240)
	(text "PEnc4_2" (rect 5 0 62 14)(font "Arial" ))
	(text "inst" (rect 8 64 41 78)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "decodedln[3..0]" (rect 0 0 123 14)(font "Arial" ))
		(text "decodedln[3..0]" (rect 21 27 144 41)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 224 32)
		(output)
		(text "encodedOut[1..0]" (rect 0 0 132 14)(font "Arial" ))
		(text "encodedOut[1..0]" (rect 92 27 224 41)(font "Arial" ))
		(line (pt 224 32)(pt 208 32)(line_width 3))
	)
	(port
		(pt 224 48)
		(output)
		(text "validOut" (rect 0 0 66 14)(font "Arial" ))
		(text "validOut" (rect 148 43 214 57)(font "Arial" ))
		(line (pt 224 48)(pt 208 48))
	)
	(drawing
		(rectangle (rect 16 16 208 64))
	)
)
(connector
	(pt 544 192)
	(pt 576 192)
	(bus)
)
(connector
	(pt 544 208)
	(pt 576 208)
)
(connector
	(pt 320 192)
	(pt 304 192)
	(bus)
)
