// Seed: 1306728967
module module_0 (
    input  tri0 id_0,
    input  tri0 id_1,
    input  tri0 id_2,
    input  wor  id_3,
    output tri  id_4
    , id_8,
    output tri0 id_5,
    output tri  id_6
);
  parameter id_9 = 1;
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd21,
    parameter id_2 = 32'd67
) (
    input tri _id_0,
    input tri0 id_1,
    input wor _id_2,
    output wor id_3,
    input supply0 id_4,
    output supply0 id_5
    , id_9,
    output logic id_6,
    input tri0 id_7
);
  for (id_10 = 1'd0; -1; id_6 = !-1) begin : LABEL_0
    wire [id_0 : id_2] id_11;
  end
  parameter id_12 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_4,
      id_1,
      id_5,
      id_3,
      id_5
  );
  assign modCall_1.id_6 = 0;
endmodule
