#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019de430dbe0 .scope module, "tb" "tb" 2 23;
 .timescale 0 0;
v0000019de4353760_0 .var "clk", 0 0;
v0000019de4353800_0 .var "d", 0 0;
v0000019de43538a0_0 .net "q", 0 0, v0000019de43534e0_0;  1 drivers
v0000019de4353940_0 .net "q_bar", 0 0, v0000019de4353580_0;  1 drivers
v0000019de43539e0_0 .var "rst", 0 0;
v0000019de4353a80_0 .var "set", 0 0;
S_0000019de430dd70 .scope module, "d1" "d_async" 2 27, 2 1 0, S_0000019de430dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
v0000019de4309130_0 .net "clk", 0 0, v0000019de4353760_0;  1 drivers
v0000019de4306c00_0 .net "d", 0 0, v0000019de4353800_0;  1 drivers
v0000019de43534e0_0 .var "q", 0 0;
v0000019de4353580_0 .var "q_bar", 0 0;
v0000019de4353620_0 .net "rst", 0 0, v0000019de43539e0_0;  1 drivers
v0000019de43536c0_0 .net "set", 0 0, v0000019de4353a80_0;  1 drivers
E_0000019de435a250/0 .event negedge, v0000019de43536c0_0, v0000019de4353620_0;
E_0000019de435a250/1 .event posedge, v0000019de4309130_0;
E_0000019de435a250 .event/or E_0000019de435a250/0, E_0000019de435a250/1;
    .scope S_0000019de430dd70;
T_0 ;
    %wait E_0000019de435a250;
    %load/vec4 v0000019de43536c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019de43534e0_0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019de4353580_0, 3;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000019de4353620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019de43534e0_0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019de4353580_0, 3;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000019de4306c00_0;
    %assign/vec4 v0000019de43534e0_0, 4;
    %load/vec4 v0000019de4306c00_0;
    %inv;
    %assign/vec4 v0000019de4353580_0, 3;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000019de430dbe0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019de4353760_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000019de430dbe0;
T_2 ;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0000019de4353760_0;
    %inv;
    %store/vec4 v0000019de4353760_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000019de430dbe0;
T_3 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019de4353a80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019de4353a80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019de43539e0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019de43539e0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019de4353800_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019de4353800_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000019de430dbe0;
T_4 ;
    %vpi_call 2 42 "$dumpfile", "wv.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019de430dbe0 {0 0 0};
    %delay 200, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "../d_asynch.v";
