
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001405                       # Number of seconds simulated
sim_ticks                                  1405143000                       # Number of ticks simulated
final_tick                                 1405143000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61873                       # Simulator instruction rate (inst/s)
host_op_rate                                   100903                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29047976                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670488                       # Number of bytes of host memory used
host_seconds                                    48.37                       # Real time elapsed on the host
sim_insts                                     2992979                       # Number of instructions simulated
sim_ops                                       4881007                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1405143000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         160320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53312                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3338                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          37940622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         114095149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             152035771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     37940622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37940622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         37940622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        114095149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            152035771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6856                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3338                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3338                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1405064500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3338                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    339.456000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   238.194218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.404325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          116     18.56%     18.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          139     22.24%     40.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          215     34.40%     75.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           30      4.80%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18      2.88%     82.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      3.52%     86.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      1.44%     87.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.48%     88.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           73     11.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          625                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        53312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       160320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 37940622.413519479334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 114095149.034653410316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          833                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26684000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     87330250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32033.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34862.38                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     51426750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               114014250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16690000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15406.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34156.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       152.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    152.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2703                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     420930.05                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2613240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1373790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14572740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         92196000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             40029960                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              3630240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       419418540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        60126240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         59989620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              693950370                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            493.864589                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1307869500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5293500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      39000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    231549000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    156587000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      52919250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    919794250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1920660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   998085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9260580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         43024800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             22963590                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1513440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       184808820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        33986400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        208454400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              506930775                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            360.768103                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1350819250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1835500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      18200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    857054000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     88498250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      34246000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    405309250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1405143000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1387543                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1387543                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            119505                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               788827                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   19835                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3497                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          788827                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             406572                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           382255                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        45918                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1405143000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      564717                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      397958                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           473                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            83                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1405143000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1405143000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      362137                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           115                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1405143000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2810287                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             442190                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7937227                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1387543                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             426407                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2188784                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  239200                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        161                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           349                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           25                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    362094                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 19758                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2751144                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.583131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.637809                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   889546     32.33%     32.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   113405      4.12%     36.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    36561      1.33%     37.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78683      2.86%     40.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   111821      4.06%     44.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    57288      2.08%     46.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    96660      3.51%     50.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    64848      2.36%     52.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1302332     47.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2751144                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.493737                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.824347                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   430422                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                679516                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1361518                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                160088                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 119600                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11411302                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 119600                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   530915                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  615968                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2897                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1377382                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                104382                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10707912                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2991                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   8551                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    410                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  47227                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13573340                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25556910                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15677452                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             59402                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107197                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7466143                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    419813                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               708295                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              578600                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             90652                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            56223                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9266786                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7759820                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            238971                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4385855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5421641                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2751144                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.820579                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.880097                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1212700     44.08%     44.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               74206      2.70%     46.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              121589      4.42%     51.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              145682      5.30%     56.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              248730      9.04%     65.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              138305      5.03%     70.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              485405     17.64%     88.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              189701      6.90%     95.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              134826      4.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2751144                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  473687     99.72%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     17      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    655      0.14%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   428      0.09%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               157      0.03%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               50      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             50799      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6679253     86.07%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1151      0.01%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 208      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  402      0.01%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  829      0.01%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  982      0.01%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 610      0.01%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                222      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               545236      7.03%     93.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              392895      5.06%     98.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45382      0.58%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41821      0.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7759820                       # Type of FU issued
system.cpu.iq.rate                           2.761220                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      475009                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.061214                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18803348                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13542480                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7391469                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              181416                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             110336                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        87162                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8093254                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   90776                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            28609                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       288905                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          100                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       270063                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           223                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 119600                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  555134                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5814                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9266863                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              6751                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                708295                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               578600                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 56                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    631                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4962                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            100                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          46721                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        89048                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               135769                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7566335                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                564688                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            193485                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       962643                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   781336                       # Number of branches executed
system.cpu.iew.exec_stores                     397955                       # Number of stores executed
system.cpu.iew.exec_rate                     2.692371                       # Inst execution rate
system.cpu.iew.wb_sent                        7529641                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7478631                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5450084                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7987197                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.661163                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.682353                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4385929                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            119523                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2128692                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.292961                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.926479                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       975375     45.82%     45.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       258063     12.12%     57.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       183270      8.61%     66.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       148628      6.98%     73.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        85365      4.01%     77.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        55841      2.62%     80.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62288      2.93%     83.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        62769      2.95%     86.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       297093     13.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2128692                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2992979                       # Number of instructions committed
system.cpu.commit.committedOps                4881007                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         727927                       # Number of memory references committed
system.cpu.commit.loads                        419390                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542904                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862764                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8777                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16511      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133516     84.69%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377768      7.74%     92.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267241      5.48%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881007                       # Class of committed instruction
system.cpu.commit.bw_lim_events                297093                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11098535                       # The number of ROB reads
system.cpu.rob.rob_writes                    19164682                       # The number of ROB writes
system.cpu.timesIdled                             516                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           59143                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2992979                       # Number of Instructions Simulated
system.cpu.committedOps                       4881007                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.938960                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.938960                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.065008                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.065008                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10299881                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6258788                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     48416                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    46129                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3578453                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3244167                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2664639                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1405143000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           951.567656                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              838019                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3059                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            273.951945                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            169000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   951.567656                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.929265                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.929265                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          977                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          134                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.954102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6755219                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6755219                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1405143000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       527560                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          527560                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       307400                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         307400                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       834960                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           834960                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       834960                       # number of overall hits
system.cpu.dcache.overall_hits::total          834960                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7923                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7923                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1137                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         9060                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9060                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9060                       # number of overall misses
system.cpu.dcache.overall_misses::total          9060                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    440365500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    440365500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     82246000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     82246000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    522611500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    522611500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    522611500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    522611500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       535483                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       535483                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308537                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308537                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       844020                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       844020                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       844020                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       844020                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014796                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014796                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003685                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003685                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010734                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010734                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010734                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010734                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55580.651268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55580.651268                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72335.971856                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72335.971856                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57683.388521                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57683.388521                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57683.388521                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57683.388521                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12158                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               219                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.515982                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1038                       # number of writebacks
system.cpu.dcache.writebacks::total              1038                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5996                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5996                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         6001                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6001                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6001                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6001                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1927                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1927                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1132                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1132                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3059                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3059                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3059                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3059                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    131451000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    131451000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     80845500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     80845500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    212296500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    212296500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    212296500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    212296500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003669                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003669                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003624                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003624                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003624                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003624                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68215.360664                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68215.360664                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71418.286219                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71418.286219                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69400.621118                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69400.621118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69400.621118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69400.621118                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1098                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1405143000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1405143000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1405143000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           691.597888                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              361779                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               845                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            428.140828                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   691.597888                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.675389                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.675389                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          736                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          685                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            725033                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           725033                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1405143000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       360934                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          360934                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       360934                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           360934                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       360934                       # number of overall hits
system.cpu.icache.overall_hits::total          360934                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1160                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1160                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1160                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1160                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1160                       # number of overall misses
system.cpu.icache.overall_misses::total          1160                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     84495499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     84495499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     84495499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     84495499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     84495499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     84495499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       362094                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       362094                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       362094                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       362094                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       362094                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       362094                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003204                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003204                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003204                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003204                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003204                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003204                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72840.947414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72840.947414                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72840.947414                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72840.947414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72840.947414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72840.947414                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          356                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          109                       # number of writebacks
system.cpu.icache.writebacks::total               109                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          315                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          315                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          315                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          315                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          315                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          315                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          845                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          845                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          845                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          845                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          845                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     66171499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66171499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     66171499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66171499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     66171499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66171499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002334                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002334                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002334                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002334                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002334                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002334                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78309.466272                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78309.466272                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78309.466272                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78309.466272                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78309.466272                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78309.466272                       # average overall mshr miss latency
system.cpu.icache.replacements                    109                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1405143000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1405143000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1405143000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2694.698410                       # Cycle average of tags in use
system.l2.tags.total_refs                        6090                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3338                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.824446                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       758.344488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1936.353922                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.059093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.082236                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          751                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2529                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101868                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     52058                       # Number of tag accesses
system.l2.tags.data_accesses                    52058                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1405143000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         1038                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1038                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          108                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              108                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   206                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           348                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               348                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  554                       # number of demand (read+write) hits
system.l2.demand_hits::total                      566                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data                 554                       # number of overall hits
system.l2.overall_hits::total                     566                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             926                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 926                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          833                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              833                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1579                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                833                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2505                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3338                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               833                       # number of overall misses
system.l2.overall_misses::.cpu.data              2505                       # number of overall misses
system.l2.overall_misses::total                  3338                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     76965000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      76965000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64767000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64767000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    124860500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    124860500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     64767000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    201825500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        266592500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64767000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    201825500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       266592500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         1038                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1038                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          108                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          108                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         1927                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1927                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              845                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3059                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3904                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             845                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3059                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3904                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.818021                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.818021                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985799                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985799                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.819408                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.819408                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985799                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.818895                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.855020                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985799                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.818895                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.855020                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83115.550756                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83115.550756                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77751.500600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77751.500600                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79075.680811                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79075.680811                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 77751.500600                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80569.061876                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79865.937687                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77751.500600                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80569.061876                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79865.937687                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            926                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          833                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          833                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1579                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1579                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3338                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3338                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     67705000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     67705000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56437000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56437000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    109070500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    109070500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     56437000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    176775500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    233212500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56437000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    176775500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    233212500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.818021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.818021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985799                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985799                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.819408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.819408                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.818895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.855020                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.818895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.855020                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73115.550756                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73115.550756                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67751.500600                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67751.500600                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69075.680811                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69075.680811                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67751.500600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70569.061876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69865.937687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67751.500600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70569.061876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69865.937687                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3338                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1405143000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2412                       # Transaction distribution
system.membus.trans_dist::ReadExReq               926                       # Transaction distribution
system.membus.trans_dist::ReadExResp              926                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2412                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3338                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3338    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3338                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1669000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9044250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         6095                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2191                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1405143000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2772                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          109                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1044                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1132                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1132                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           845                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1927                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         8200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  9999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        61056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       262208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 323264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3904                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001281                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035769                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3899     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3904                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            4194500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1267500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4588500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
