
DMX_CTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1e8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001860  0800b2f8  0800b2f8  0001b2f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800cb58  0800cb58  0001cb58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800cb5c  0800cb5c  0001cb5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000268  20000000  0800cb60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000ad0  20000268  0800cdc8  00020268  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  20000d38  0800cdc8  00020d38  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020268  2**0
                  CONTENTS, READONLY
  9 .debug_info   00034aeb  00000000  00000000  00020291  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00006fd5  00000000  00000000  00054d7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000116fc  00000000  00000000  0005bd51  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001af0  00000000  00000000  0006d450  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001a98  00000000  00000000  0006ef40  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0001c239  00000000  00000000  000709d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0001d9a5  00000000  00000000  0008cc11  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00081ed6  00000000  00000000  000aa5b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007b  00000000  00000000  0012c48c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000052f4  00000000  00000000  0012c508  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000268 	.word	0x20000268
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b2e0 	.word	0x0800b2e0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000026c 	.word	0x2000026c
 800014c:	0800b2e0 	.word	0x0800b2e0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000be4:	f1a2 0201 	sub.w	r2, r2, #1
 8000be8:	d1ed      	bne.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2iz>:
 80010d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d8:	d30f      	bcc.n	80010fa <__aeabi_f2iz+0x2a>
 80010da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d90d      	bls.n	8001100 <__aeabi_f2iz+0x30>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ec:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010f0:	fa23 f002 	lsr.w	r0, r3, r2
 80010f4:	bf18      	it	ne
 80010f6:	4240      	negne	r0, r0
 80010f8:	4770      	bx	lr
 80010fa:	f04f 0000 	mov.w	r0, #0
 80010fe:	4770      	bx	lr
 8001100:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001104:	d101      	bne.n	800110a <__aeabi_f2iz+0x3a>
 8001106:	0242      	lsls	r2, r0, #9
 8001108:	d105      	bne.n	8001116 <__aeabi_f2iz+0x46>
 800110a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800110e:	bf08      	it	eq
 8001110:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001114:	4770      	bx	lr
 8001116:	f04f 0000 	mov.w	r0, #0
 800111a:	4770      	bx	lr

0800111c <__aeabi_f2uiz>:
 800111c:	0042      	lsls	r2, r0, #1
 800111e:	d20e      	bcs.n	800113e <__aeabi_f2uiz+0x22>
 8001120:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001124:	d30b      	bcc.n	800113e <__aeabi_f2uiz+0x22>
 8001126:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800112a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800112e:	d409      	bmi.n	8001144 <__aeabi_f2uiz+0x28>
 8001130:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001134:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001138:	fa23 f002 	lsr.w	r0, r3, r2
 800113c:	4770      	bx	lr
 800113e:	f04f 0000 	mov.w	r0, #0
 8001142:	4770      	bx	lr
 8001144:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001148:	d101      	bne.n	800114e <__aeabi_f2uiz+0x32>
 800114a:	0242      	lsls	r2, r0, #9
 800114c:	d102      	bne.n	8001154 <__aeabi_f2uiz+0x38>
 800114e:	f04f 30ff 	mov.w	r0, #4294967295
 8001152:	4770      	bx	lr
 8001154:	f04f 0000 	mov.w	r0, #0
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop

0800115c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800115c:	b510      	push	{r4, lr}
 800115e:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001160:	4b0e      	ldr	r3, [pc, #56]	; (800119c <HAL_InitTick+0x40>)
 8001162:	7818      	ldrb	r0, [r3, #0]
 8001164:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001168:	fbb3 f3f0 	udiv	r3, r3, r0
 800116c:	4a0c      	ldr	r2, [pc, #48]	; (80011a0 <HAL_InitTick+0x44>)
 800116e:	6810      	ldr	r0, [r2, #0]
 8001170:	fbb0 f0f3 	udiv	r0, r0, r3
 8001174:	f000 fb22 	bl	80017bc <HAL_SYSTICK_Config>
 8001178:	b968      	cbnz	r0, 8001196 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800117a:	2c0f      	cmp	r4, #15
 800117c:	d901      	bls.n	8001182 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800117e:	2001      	movs	r0, #1
 8001180:	e00a      	b.n	8001198 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001182:	2200      	movs	r2, #0
 8001184:	4621      	mov	r1, r4
 8001186:	f04f 30ff 	mov.w	r0, #4294967295
 800118a:	f000 fad5 	bl	8001738 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800118e:	4b05      	ldr	r3, [pc, #20]	; (80011a4 <HAL_InitTick+0x48>)
 8001190:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001192:	2000      	movs	r0, #0
 8001194:	e000      	b.n	8001198 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8001196:	2001      	movs	r0, #1
}
 8001198:	bd10      	pop	{r4, pc}
 800119a:	bf00      	nop
 800119c:	20000000 	.word	0x20000000
 80011a0:	20000074 	.word	0x20000074
 80011a4:	20000004 	.word	0x20000004

080011a8 <HAL_Init>:
{
 80011a8:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011aa:	4a07      	ldr	r2, [pc, #28]	; (80011c8 <HAL_Init+0x20>)
 80011ac:	6813      	ldr	r3, [r2, #0]
 80011ae:	f043 0310 	orr.w	r3, r3, #16
 80011b2:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011b4:	2003      	movs	r0, #3
 80011b6:	f000 faad 	bl	8001714 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80011ba:	2000      	movs	r0, #0
 80011bc:	f7ff ffce 	bl	800115c <HAL_InitTick>
  HAL_MspInit();
 80011c0:	f006 f9ba 	bl	8007538 <HAL_MspInit>
}
 80011c4:	2000      	movs	r0, #0
 80011c6:	bd08      	pop	{r3, pc}
 80011c8:	40022000 	.word	0x40022000

080011cc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80011cc:	4a03      	ldr	r2, [pc, #12]	; (80011dc <HAL_IncTick+0x10>)
 80011ce:	6811      	ldr	r1, [r2, #0]
 80011d0:	4b03      	ldr	r3, [pc, #12]	; (80011e0 <HAL_IncTick+0x14>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	440b      	add	r3, r1
 80011d6:	6013      	str	r3, [r2, #0]
}
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	200005d8 	.word	0x200005d8
 80011e0:	20000000 	.word	0x20000000

080011e4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80011e4:	4b01      	ldr	r3, [pc, #4]	; (80011ec <HAL_GetTick+0x8>)
 80011e6:	6818      	ldr	r0, [r3, #0]
}
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	200005d8 	.word	0x200005d8

080011f0 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80011f0:	6803      	ldr	r3, [r0, #0]
 80011f2:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80011f4:	4770      	bx	lr

080011f6 <HAL_ADC_LevelOutOfWindowCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80011f6:	4770      	bx	lr

080011f8 <HAL_ADC_IRQHandler>:
{
 80011f8:	b510      	push	{r4, lr}
 80011fa:	4604      	mov	r4, r0
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80011fc:	6803      	ldr	r3, [r0, #0]
 80011fe:	685a      	ldr	r2, [r3, #4]
 8001200:	f012 0f20 	tst.w	r2, #32
 8001204:	d018      	beq.n	8001238 <HAL_ADC_IRQHandler+0x40>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	f012 0f02 	tst.w	r2, #2
 800120c:	d014      	beq.n	8001238 <HAL_ADC_IRQHandler+0x40>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800120e:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8001210:	f012 0f10 	tst.w	r2, #16
 8001214:	d103      	bne.n	800121e <HAL_ADC_IRQHandler+0x26>
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001216:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8001218:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800121c:	6282      	str	r2, [r0, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800121e:	689a      	ldr	r2, [r3, #8]
 8001220:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001224:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001228:	d038      	beq.n	800129c <HAL_ADC_IRQHandler+0xa4>
      HAL_ADC_ConvCpltCallback(hadc);
 800122a:	4620      	mov	r0, r4
 800122c:	f006 fb3e 	bl	80078ac <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001230:	6823      	ldr	r3, [r4, #0]
 8001232:	f06f 0212 	mvn.w	r2, #18
 8001236:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8001238:	6823      	ldr	r3, [r4, #0]
 800123a:	685a      	ldr	r2, [r3, #4]
 800123c:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001240:	d022      	beq.n	8001288 <HAL_ADC_IRQHandler+0x90>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	f012 0f04 	tst.w	r2, #4
 8001248:	d01e      	beq.n	8001288 <HAL_ADC_IRQHandler+0x90>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800124a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800124c:	f012 0f10 	tst.w	r2, #16
 8001250:	d103      	bne.n	800125a <HAL_ADC_IRQHandler+0x62>
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001252:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001254:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001258:	62a2      	str	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800125a:	689a      	ldr	r2, [r3, #8]
 800125c:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 8001260:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 8001264:	d031      	beq.n	80012ca <HAL_ADC_IRQHandler+0xd2>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001266:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001268:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800126c:	d105      	bne.n	800127a <HAL_ADC_IRQHandler+0x82>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800126e:	689a      	ldr	r2, [r3, #8]
 8001270:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001274:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001278:	d024      	beq.n	80012c4 <HAL_ADC_IRQHandler+0xcc>
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800127a:	4620      	mov	r0, r4
 800127c:	f000 fa48 	bl	8001710 <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001280:	6823      	ldr	r3, [r4, #0]
 8001282:	f06f 020c 	mvn.w	r2, #12
 8001286:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001288:	6823      	ldr	r3, [r4, #0]
 800128a:	685a      	ldr	r2, [r3, #4]
 800128c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8001290:	d003      	beq.n	800129a <HAL_ADC_IRQHandler+0xa2>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f013 0f01 	tst.w	r3, #1
 8001298:	d128      	bne.n	80012ec <HAL_ADC_IRQHandler+0xf4>
}
 800129a:	bd10      	pop	{r4, pc}
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800129c:	7b22      	ldrb	r2, [r4, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800129e:	2a00      	cmp	r2, #0
 80012a0:	d1c3      	bne.n	800122a <HAL_ADC_IRQHandler+0x32>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80012a2:	685a      	ldr	r2, [r3, #4]
 80012a4:	f022 0220 	bic.w	r2, r2, #32
 80012a8:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80012aa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80012ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80012b0:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80012b2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80012b4:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80012b8:	d1b7      	bne.n	800122a <HAL_ADC_IRQHandler+0x32>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80012ba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80012bc:	f043 0301 	orr.w	r3, r3, #1
 80012c0:	62a3      	str	r3, [r4, #40]	; 0x28
 80012c2:	e7b2      	b.n	800122a <HAL_ADC_IRQHandler+0x32>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80012c4:	7b22      	ldrb	r2, [r4, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80012c6:	2a00      	cmp	r2, #0
 80012c8:	d1d7      	bne.n	800127a <HAL_ADC_IRQHandler+0x82>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80012ca:	685a      	ldr	r2, [r3, #4]
 80012cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80012d0:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80012d2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80012d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80012d8:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80012da:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80012dc:	f413 7f80 	tst.w	r3, #256	; 0x100
 80012e0:	d1cb      	bne.n	800127a <HAL_ADC_IRQHandler+0x82>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80012e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80012e4:	f043 0301 	orr.w	r3, r3, #1
 80012e8:	62a3      	str	r3, [r4, #40]	; 0x28
 80012ea:	e7c6      	b.n	800127a <HAL_ADC_IRQHandler+0x82>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80012ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80012ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012f2:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80012f4:	4620      	mov	r0, r4
 80012f6:	f7ff ff7e 	bl	80011f6 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80012fa:	6823      	ldr	r3, [r4, #0]
 80012fc:	f06f 0201 	mvn.w	r2, #1
 8001300:	601a      	str	r2, [r3, #0]
}
 8001302:	e7ca      	b.n	800129a <HAL_ADC_IRQHandler+0xa2>

08001304 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001304:	b430      	push	{r4, r5}
 8001306:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8001308:	2300      	movs	r3, #0
 800130a:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800130c:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8001310:	2b01      	cmp	r3, #1
 8001312:	f000 808b 	beq.w	800142c <HAL_ADC_ConfigChannel+0x128>
 8001316:	4602      	mov	r2, r0
 8001318:	2301      	movs	r3, #1
 800131a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800131e:	684b      	ldr	r3, [r1, #4]
 8001320:	2b06      	cmp	r3, #6
 8001322:	d829      	bhi.n	8001378 <HAL_ADC_ConfigChannel+0x74>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001324:	6805      	ldr	r5, [r0, #0]
 8001326:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8001328:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800132c:	3b05      	subs	r3, #5
 800132e:	241f      	movs	r4, #31
 8001330:	409c      	lsls	r4, r3
 8001332:	ea20 0004 	bic.w	r0, r0, r4
 8001336:	680c      	ldr	r4, [r1, #0]
 8001338:	fa04 f303 	lsl.w	r3, r4, r3
 800133c:	4303      	orrs	r3, r0
 800133e:	636b      	str	r3, [r5, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001340:	680b      	ldr	r3, [r1, #0]
 8001342:	2b09      	cmp	r3, #9
 8001344:	d938      	bls.n	80013b8 <HAL_ADC_ConfigChannel+0xb4>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001346:	6815      	ldr	r5, [r2, #0]
 8001348:	68e8      	ldr	r0, [r5, #12]
 800134a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800134e:	3b1e      	subs	r3, #30
 8001350:	2407      	movs	r4, #7
 8001352:	409c      	lsls	r4, r3
 8001354:	ea20 0004 	bic.w	r0, r0, r4
 8001358:	688c      	ldr	r4, [r1, #8]
 800135a:	fa04 f303 	lsl.w	r3, r4, r3
 800135e:	4303      	orrs	r3, r0
 8001360:	60eb      	str	r3, [r5, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001362:	680b      	ldr	r3, [r1, #0]
 8001364:	3b10      	subs	r3, #16
 8001366:	2b01      	cmp	r3, #1
 8001368:	d934      	bls.n	80013d4 <HAL_ADC_ConfigChannel+0xd0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800136a:	2000      	movs	r0, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800136c:	2300      	movs	r3, #0
 800136e:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8001372:	b002      	add	sp, #8
 8001374:	bc30      	pop	{r4, r5}
 8001376:	4770      	bx	lr
  else if (sConfig->Rank < 13U)
 8001378:	2b0c      	cmp	r3, #12
 800137a:	d80e      	bhi.n	800139a <HAL_ADC_ConfigChannel+0x96>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800137c:	6805      	ldr	r5, [r0, #0]
 800137e:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8001380:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001384:	3b23      	subs	r3, #35	; 0x23
 8001386:	241f      	movs	r4, #31
 8001388:	409c      	lsls	r4, r3
 800138a:	ea20 0004 	bic.w	r0, r0, r4
 800138e:	680c      	ldr	r4, [r1, #0]
 8001390:	fa04 f303 	lsl.w	r3, r4, r3
 8001394:	4303      	orrs	r3, r0
 8001396:	632b      	str	r3, [r5, #48]	; 0x30
 8001398:	e7d2      	b.n	8001340 <HAL_ADC_ConfigChannel+0x3c>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800139a:	6805      	ldr	r5, [r0, #0]
 800139c:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800139e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80013a2:	3b41      	subs	r3, #65	; 0x41
 80013a4:	241f      	movs	r4, #31
 80013a6:	409c      	lsls	r4, r3
 80013a8:	ea20 0004 	bic.w	r0, r0, r4
 80013ac:	680c      	ldr	r4, [r1, #0]
 80013ae:	fa04 f303 	lsl.w	r3, r4, r3
 80013b2:	4303      	orrs	r3, r0
 80013b4:	62eb      	str	r3, [r5, #44]	; 0x2c
 80013b6:	e7c3      	b.n	8001340 <HAL_ADC_ConfigChannel+0x3c>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80013b8:	6815      	ldr	r5, [r2, #0]
 80013ba:	6928      	ldr	r0, [r5, #16]
 80013bc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80013c0:	2407      	movs	r4, #7
 80013c2:	409c      	lsls	r4, r3
 80013c4:	ea20 0004 	bic.w	r0, r0, r4
 80013c8:	688c      	ldr	r4, [r1, #8]
 80013ca:	fa04 f303 	lsl.w	r3, r4, r3
 80013ce:	4303      	orrs	r3, r0
 80013d0:	612b      	str	r3, [r5, #16]
 80013d2:	e7c6      	b.n	8001362 <HAL_ADC_ConfigChannel+0x5e>
    if (hadc->Instance == ADC1)
 80013d4:	6813      	ldr	r3, [r2, #0]
 80013d6:	4816      	ldr	r0, [pc, #88]	; (8001430 <HAL_ADC_ConfigChannel+0x12c>)
 80013d8:	4283      	cmp	r3, r0
 80013da:	d005      	beq.n	80013e8 <HAL_ADC_ConfigChannel+0xe4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013dc:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80013de:	f043 0320 	orr.w	r3, r3, #32
 80013e2:	6293      	str	r3, [r2, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80013e4:	2001      	movs	r0, #1
 80013e6:	e7c1      	b.n	800136c <HAL_ADC_ConfigChannel+0x68>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80013e8:	6898      	ldr	r0, [r3, #8]
 80013ea:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 80013ee:	d11b      	bne.n	8001428 <HAL_ADC_ConfigChannel+0x124>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80013f0:	6898      	ldr	r0, [r3, #8]
 80013f2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80013f6:	6098      	str	r0, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80013f8:	680b      	ldr	r3, [r1, #0]
 80013fa:	2b10      	cmp	r3, #16
 80013fc:	d001      	beq.n	8001402 <HAL_ADC_ConfigChannel+0xfe>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013fe:	2000      	movs	r0, #0
 8001400:	e7b4      	b.n	800136c <HAL_ADC_ConfigChannel+0x68>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001402:	4b0c      	ldr	r3, [pc, #48]	; (8001434 <HAL_ADC_ConfigChannel+0x130>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	490c      	ldr	r1, [pc, #48]	; (8001438 <HAL_ADC_ConfigChannel+0x134>)
 8001408:	fba1 1303 	umull	r1, r3, r1, r3
 800140c:	0c9b      	lsrs	r3, r3, #18
 800140e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001412:	0059      	lsls	r1, r3, #1
 8001414:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 8001416:	e002      	b.n	800141e <HAL_ADC_ConfigChannel+0x11a>
            wait_loop_index--;
 8001418:	9b01      	ldr	r3, [sp, #4]
 800141a:	3b01      	subs	r3, #1
 800141c:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 800141e:	9b01      	ldr	r3, [sp, #4]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d1f9      	bne.n	8001418 <HAL_ADC_ConfigChannel+0x114>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001424:	2000      	movs	r0, #0
 8001426:	e7a1      	b.n	800136c <HAL_ADC_ConfigChannel+0x68>
 8001428:	2000      	movs	r0, #0
 800142a:	e79f      	b.n	800136c <HAL_ADC_ConfigChannel+0x68>
  __HAL_LOCK(hadc);
 800142c:	2002      	movs	r0, #2
 800142e:	e7a0      	b.n	8001372 <HAL_ADC_ConfigChannel+0x6e>
 8001430:	40012400 	.word	0x40012400
 8001434:	20000074 	.word	0x20000074
 8001438:	431bde83 	.word	0x431bde83

0800143c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800143c:	b530      	push	{r4, r5, lr}
 800143e:	b083      	sub	sp, #12
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8001440:	2300      	movs	r3, #0
 8001442:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001444:	6803      	ldr	r3, [r0, #0]
 8001446:	689a      	ldr	r2, [r3, #8]
 8001448:	f012 0f01 	tst.w	r2, #1
 800144c:	d12e      	bne.n	80014ac <ADC_Enable+0x70>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800144e:	689a      	ldr	r2, [r3, #8]
 8001450:	f042 0201 	orr.w	r2, r2, #1
 8001454:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001456:	4b17      	ldr	r3, [pc, #92]	; (80014b4 <ADC_Enable+0x78>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a17      	ldr	r2, [pc, #92]	; (80014b8 <ADC_Enable+0x7c>)
 800145c:	fba2 2303 	umull	r2, r3, r2, r3
 8001460:	0c9b      	lsrs	r3, r3, #18
 8001462:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8001464:	e002      	b.n	800146c <ADC_Enable+0x30>
    {
      wait_loop_index--;
 8001466:	9b01      	ldr	r3, [sp, #4]
 8001468:	3b01      	subs	r3, #1
 800146a:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 800146c:	9b01      	ldr	r3, [sp, #4]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d1f9      	bne.n	8001466 <ADC_Enable+0x2a>
 8001472:	4604      	mov	r4, r0
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001474:	f7ff feb6 	bl	80011e4 <HAL_GetTick>
 8001478:	4605      	mov	r5, r0

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800147a:	6823      	ldr	r3, [r4, #0]
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	f013 0f01 	tst.w	r3, #1
 8001482:	d111      	bne.n	80014a8 <ADC_Enable+0x6c>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001484:	f7ff feae 	bl	80011e4 <HAL_GetTick>
 8001488:	1b40      	subs	r0, r0, r5
 800148a:	2802      	cmp	r0, #2
 800148c:	d9f5      	bls.n	800147a <ADC_Enable+0x3e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800148e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001490:	f043 0310 	orr.w	r3, r3, #16
 8001494:	62a3      	str	r3, [r4, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001496:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001498:	f043 0301 	orr.w	r3, r3, #1
 800149c:	62e3      	str	r3, [r4, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800149e:	2300      	movs	r3, #0
 80014a0:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      
        return HAL_ERROR;
 80014a4:	2001      	movs	r0, #1
 80014a6:	e002      	b.n	80014ae <ADC_Enable+0x72>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80014a8:	2000      	movs	r0, #0
 80014aa:	e000      	b.n	80014ae <ADC_Enable+0x72>
 80014ac:	2000      	movs	r0, #0
}
 80014ae:	b003      	add	sp, #12
 80014b0:	bd30      	pop	{r4, r5, pc}
 80014b2:	bf00      	nop
 80014b4:	20000074 	.word	0x20000074
 80014b8:	431bde83 	.word	0x431bde83

080014bc <HAL_ADC_Start_IT>:
  __HAL_LOCK(hadc);
 80014bc:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d06f      	beq.n	80015a4 <HAL_ADC_Start_IT+0xe8>
{
 80014c4:	b510      	push	{r4, lr}
 80014c6:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80014c8:	2301      	movs	r3, #1
 80014ca:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 80014ce:	f7ff ffb5 	bl	800143c <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 80014d2:	4602      	mov	r2, r0
 80014d4:	2800      	cmp	r0, #0
 80014d6:	d160      	bne.n	800159a <HAL_ADC_Start_IT+0xde>
    ADC_STATE_CLR_SET(hadc->State,
 80014d8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80014da:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80014de:	f023 0301 	bic.w	r3, r3, #1
 80014e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014e6:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80014e8:	6823      	ldr	r3, [r4, #0]
 80014ea:	4930      	ldr	r1, [pc, #192]	; (80015ac <HAL_ADC_Start_IT+0xf0>)
 80014ec:	428b      	cmp	r3, r1
 80014ee:	d02c      	beq.n	800154a <HAL_ADC_Start_IT+0x8e>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014f0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80014f2:	f421 1180 	bic.w	r1, r1, #1048576	; 0x100000
 80014f6:	62a1      	str	r1, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80014f8:	6859      	ldr	r1, [r3, #4]
 80014fa:	f411 6f80 	tst.w	r1, #1024	; 0x400
 80014fe:	d005      	beq.n	800150c <HAL_ADC_Start_IT+0x50>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001500:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001502:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8001506:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 800150a:	62a1      	str	r1, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800150c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800150e:	f411 5f80 	tst.w	r1, #4096	; 0x1000
 8001512:	d030      	beq.n	8001576 <HAL_ADC_Start_IT+0xba>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001514:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001516:	f021 0106 	bic.w	r1, r1, #6
 800151a:	62e1      	str	r1, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 800151c:	2100      	movs	r1, #0
 800151e:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001522:	f06f 0102 	mvn.w	r1, #2
 8001526:	6019      	str	r1, [r3, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001528:	6821      	ldr	r1, [r4, #0]
 800152a:	684b      	ldr	r3, [r1, #4]
 800152c:	f043 0320 	orr.w	r3, r3, #32
 8001530:	604b      	str	r3, [r1, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001532:	6823      	ldr	r3, [r4, #0]
 8001534:	6899      	ldr	r1, [r3, #8]
 8001536:	f401 2160 	and.w	r1, r1, #917504	; 0xe0000
 800153a:	f5b1 2f60 	cmp.w	r1, #917504	; 0xe0000
 800153e:	d01d      	beq.n	800157c <HAL_ADC_Start_IT+0xc0>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001540:	6899      	ldr	r1, [r3, #8]
 8001542:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8001546:	6099      	str	r1, [r3, #8]
 8001548:	e02a      	b.n	80015a0 <HAL_ADC_Start_IT+0xe4>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800154a:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
 800154e:	6849      	ldr	r1, [r1, #4]
 8001550:	f411 2f70 	tst.w	r1, #983040	; 0xf0000
 8001554:	d0cc      	beq.n	80014f0 <HAL_ADC_Start_IT+0x34>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001556:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001558:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800155c:	62a1      	str	r1, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800155e:	4914      	ldr	r1, [pc, #80]	; (80015b0 <HAL_ADC_Start_IT+0xf4>)
 8001560:	6849      	ldr	r1, [r1, #4]
 8001562:	f411 6f80 	tst.w	r1, #1024	; 0x400
 8001566:	d0d1      	beq.n	800150c <HAL_ADC_Start_IT+0x50>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001568:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800156a:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 800156e:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8001572:	62a1      	str	r1, [r4, #40]	; 0x28
 8001574:	e7ca      	b.n	800150c <HAL_ADC_Start_IT+0x50>
      ADC_CLEAR_ERRORCODE(hadc);
 8001576:	2100      	movs	r1, #0
 8001578:	62e1      	str	r1, [r4, #44]	; 0x2c
 800157a:	e7cf      	b.n	800151c <HAL_ADC_Start_IT+0x60>
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800157c:	490b      	ldr	r1, [pc, #44]	; (80015ac <HAL_ADC_Start_IT+0xf0>)
 800157e:	428b      	cmp	r3, r1
 8001580:	d004      	beq.n	800158c <HAL_ADC_Start_IT+0xd0>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001582:	6899      	ldr	r1, [r3, #8]
 8001584:	f441 01a0 	orr.w	r1, r1, #5242880	; 0x500000
 8001588:	6099      	str	r1, [r3, #8]
 800158a:	e009      	b.n	80015a0 <HAL_ADC_Start_IT+0xe4>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800158c:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
 8001590:	6849      	ldr	r1, [r1, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001592:	f411 2f70 	tst.w	r1, #983040	; 0xf0000
 8001596:	d1d3      	bne.n	8001540 <HAL_ADC_Start_IT+0x84>
 8001598:	e7f3      	b.n	8001582 <HAL_ADC_Start_IT+0xc6>
    __HAL_UNLOCK(hadc);
 800159a:	2300      	movs	r3, #0
 800159c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 80015a0:	4610      	mov	r0, r2
 80015a2:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 80015a4:	2202      	movs	r2, #2
}
 80015a6:	4610      	mov	r0, r2
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	40012800 	.word	0x40012800
 80015b0:	40012400 	.word	0x40012400

080015b4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80015b4:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80015b6:	6803      	ldr	r3, [r0, #0]
 80015b8:	689a      	ldr	r2, [r3, #8]
 80015ba:	f012 0f01 	tst.w	r2, #1
 80015be:	d101      	bne.n	80015c4 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80015c0:	2000      	movs	r0, #0
}
 80015c2:	bd38      	pop	{r3, r4, r5, pc}
 80015c4:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 80015c6:	689a      	ldr	r2, [r3, #8]
 80015c8:	f022 0201 	bic.w	r2, r2, #1
 80015cc:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80015ce:	f7ff fe09 	bl	80011e4 <HAL_GetTick>
 80015d2:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80015d4:	6823      	ldr	r3, [r4, #0]
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	f013 0f01 	tst.w	r3, #1
 80015dc:	d00e      	beq.n	80015fc <ADC_ConversionStop_Disable+0x48>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80015de:	f7ff fe01 	bl	80011e4 <HAL_GetTick>
 80015e2:	1b40      	subs	r0, r0, r5
 80015e4:	2802      	cmp	r0, #2
 80015e6:	d9f5      	bls.n	80015d4 <ADC_ConversionStop_Disable+0x20>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015e8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80015ea:	f043 0310 	orr.w	r3, r3, #16
 80015ee:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015f0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80015f2:	f043 0301 	orr.w	r3, r3, #1
 80015f6:	62e3      	str	r3, [r4, #44]	; 0x2c
        return HAL_ERROR;
 80015f8:	2001      	movs	r0, #1
 80015fa:	e7e2      	b.n	80015c2 <ADC_ConversionStop_Disable+0xe>
  return HAL_OK;
 80015fc:	2000      	movs	r0, #0
 80015fe:	e7e0      	b.n	80015c2 <ADC_ConversionStop_Disable+0xe>

08001600 <HAL_ADC_Init>:
  if(hadc == NULL)
 8001600:	2800      	cmp	r0, #0
 8001602:	d07f      	beq.n	8001704 <HAL_ADC_Init+0x104>
{
 8001604:	b538      	push	{r3, r4, r5, lr}
 8001606:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001608:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800160a:	2b00      	cmp	r3, #0
 800160c:	d033      	beq.n	8001676 <HAL_ADC_Init+0x76>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800160e:	4620      	mov	r0, r4
 8001610:	f7ff ffd0 	bl	80015b4 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001614:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001616:	f013 0310 	ands.w	r3, r3, #16
 800161a:	d16d      	bne.n	80016f8 <HAL_ADC_Init+0xf8>
 800161c:	2800      	cmp	r0, #0
 800161e:	d16b      	bne.n	80016f8 <HAL_ADC_Init+0xf8>
    ADC_STATE_CLR_SET(hadc->State,
 8001620:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001622:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8001626:	f022 0202 	bic.w	r2, r2, #2
 800162a:	f042 0202 	orr.w	r2, r2, #2
 800162e:	62a2      	str	r2, [r4, #40]	; 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001630:	6862      	ldr	r2, [r4, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001632:	69e1      	ldr	r1, [r4, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001634:	430a      	orrs	r2, r1
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001636:	7b25      	ldrb	r5, [r4, #12]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001638:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800163c:	68a1      	ldr	r1, [r4, #8]
 800163e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8001642:	d021      	beq.n	8001688 <HAL_ADC_Init+0x88>
 8001644:	2901      	cmp	r1, #1
 8001646:	d01c      	beq.n	8001682 <HAL_ADC_Init+0x82>
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001648:	7d21      	ldrb	r1, [r4, #20]
 800164a:	2901      	cmp	r1, #1
 800164c:	d01f      	beq.n	800168e <HAL_ADC_Init+0x8e>
      MODIFY_REG(hadc->Instance->CR1,
 800164e:	6825      	ldr	r5, [r4, #0]
 8001650:	6869      	ldr	r1, [r5, #4]
 8001652:	f421 4169 	bic.w	r1, r1, #59648	; 0xe900
 8001656:	430b      	orrs	r3, r1
 8001658:	606b      	str	r3, [r5, #4]
      MODIFY_REG(hadc->Instance->CR2,
 800165a:	6821      	ldr	r1, [r4, #0]
 800165c:	688d      	ldr	r5, [r1, #8]
 800165e:	4b2a      	ldr	r3, [pc, #168]	; (8001708 <HAL_ADC_Init+0x108>)
 8001660:	402b      	ands	r3, r5
 8001662:	4313      	orrs	r3, r2
 8001664:	608b      	str	r3, [r1, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001666:	68a3      	ldr	r3, [r4, #8]
 8001668:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800166c:	d020      	beq.n	80016b0 <HAL_ADC_Init+0xb0>
 800166e:	2b01      	cmp	r3, #1
 8001670:	d01e      	beq.n	80016b0 <HAL_ADC_Init+0xb0>
  uint32_t tmp_sqr1 = 0U;
 8001672:	2100      	movs	r1, #0
 8001674:	e01f      	b.n	80016b6 <HAL_ADC_Init+0xb6>
    ADC_CLEAR_ERRORCODE(hadc);
 8001676:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8001678:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800167c:	f005 ff7e 	bl	800757c <HAL_ADC_MspInit>
 8001680:	e7c5      	b.n	800160e <HAL_ADC_Init+0xe>
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001682:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001686:	e7df      	b.n	8001648 <HAL_ADC_Init+0x48>
 8001688:	f44f 7380 	mov.w	r3, #256	; 0x100
 800168c:	e7dc      	b.n	8001648 <HAL_ADC_Init+0x48>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800168e:	b935      	cbnz	r5, 800169e <HAL_ADC_Init+0x9e>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001690:	69a1      	ldr	r1, [r4, #24]
 8001692:	3901      	subs	r1, #1
 8001694:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
 8001698:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800169c:	e7d7      	b.n	800164e <HAL_ADC_Init+0x4e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800169e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80016a0:	f041 0120 	orr.w	r1, r1, #32
 80016a4:	62a1      	str	r1, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016a6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80016a8:	f041 0101 	orr.w	r1, r1, #1
 80016ac:	62e1      	str	r1, [r4, #44]	; 0x2c
 80016ae:	e7ce      	b.n	800164e <HAL_ADC_Init+0x4e>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80016b0:	6923      	ldr	r3, [r4, #16]
 80016b2:	3b01      	subs	r3, #1
 80016b4:	0519      	lsls	r1, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 80016b6:	6825      	ldr	r5, [r4, #0]
 80016b8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80016ba:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80016be:	430b      	orrs	r3, r1
 80016c0:	62eb      	str	r3, [r5, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80016c2:	6823      	ldr	r3, [r4, #0]
 80016c4:	6899      	ldr	r1, [r3, #8]
 80016c6:	4b11      	ldr	r3, [pc, #68]	; (800170c <HAL_ADC_Init+0x10c>)
 80016c8:	400b      	ands	r3, r1
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d00b      	beq.n	80016e6 <HAL_ADC_Init+0xe6>
      ADC_STATE_CLR_SET(hadc->State,
 80016ce:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80016d0:	f023 0312 	bic.w	r3, r3, #18
 80016d4:	f043 0310 	orr.w	r3, r3, #16
 80016d8:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016da:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80016dc:	f043 0301 	orr.w	r3, r3, #1
 80016e0:	62e3      	str	r3, [r4, #44]	; 0x2c
      tmp_hal_status = HAL_ERROR;
 80016e2:	2001      	movs	r0, #1
 80016e4:	e00d      	b.n	8001702 <HAL_ADC_Init+0x102>
      ADC_CLEAR_ERRORCODE(hadc);
 80016e6:	2300      	movs	r3, #0
 80016e8:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80016ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80016ec:	f023 0303 	bic.w	r3, r3, #3
 80016f0:	f043 0301 	orr.w	r3, r3, #1
 80016f4:	62a3      	str	r3, [r4, #40]	; 0x28
 80016f6:	e004      	b.n	8001702 <HAL_ADC_Init+0x102>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016f8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80016fa:	f043 0310 	orr.w	r3, r3, #16
 80016fe:	62a3      	str	r3, [r4, #40]	; 0x28
    tmp_hal_status = HAL_ERROR;
 8001700:	2001      	movs	r0, #1
}
 8001702:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001704:	2001      	movs	r0, #1
}
 8001706:	4770      	bx	lr
 8001708:	ffe1f7fd 	.word	0xffe1f7fd
 800170c:	ff1f0efe 	.word	0xff1f0efe

08001710 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001710:	4770      	bx	lr
	...

08001714 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001714:	4a07      	ldr	r2, [pc, #28]	; (8001734 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001716:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001718:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800171c:	041b      	lsls	r3, r3, #16
 800171e:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001720:	0200      	lsls	r0, r0, #8
 8001722:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001726:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8001728:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 800172c:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001730:	60d0      	str	r0, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001732:	4770      	bx	lr
 8001734:	e000ed00 	.word	0xe000ed00

08001738 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001738:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800173a:	4b17      	ldr	r3, [pc, #92]	; (8001798 <HAL_NVIC_SetPriority+0x60>)
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001742:	f1c3 0407 	rsb	r4, r3, #7
 8001746:	2c04      	cmp	r4, #4
 8001748:	bf28      	it	cs
 800174a:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800174c:	1d1d      	adds	r5, r3, #4
 800174e:	2d06      	cmp	r5, #6
 8001750:	d918      	bls.n	8001784 <HAL_NVIC_SetPriority+0x4c>
 8001752:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001754:	f04f 35ff 	mov.w	r5, #4294967295
 8001758:	fa05 f404 	lsl.w	r4, r5, r4
 800175c:	ea21 0104 	bic.w	r1, r1, r4
 8001760:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001762:	fa05 f303 	lsl.w	r3, r5, r3
 8001766:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800176a:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800176c:	2800      	cmp	r0, #0
 800176e:	db0b      	blt.n	8001788 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001770:	0109      	lsls	r1, r1, #4
 8001772:	b2c9      	uxtb	r1, r1
 8001774:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001778:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800177c:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001780:	bc30      	pop	{r4, r5}
 8001782:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001784:	2300      	movs	r3, #0
 8001786:	e7e5      	b.n	8001754 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001788:	f000 000f 	and.w	r0, r0, #15
 800178c:	0109      	lsls	r1, r1, #4
 800178e:	b2c9      	uxtb	r1, r1
 8001790:	4b02      	ldr	r3, [pc, #8]	; (800179c <HAL_NVIC_SetPriority+0x64>)
 8001792:	5419      	strb	r1, [r3, r0]
 8001794:	e7f4      	b.n	8001780 <HAL_NVIC_SetPriority+0x48>
 8001796:	bf00      	nop
 8001798:	e000ed00 	.word	0xe000ed00
 800179c:	e000ed14 	.word	0xe000ed14

080017a0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80017a0:	2800      	cmp	r0, #0
 80017a2:	db07      	blt.n	80017b4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017a4:	f000 021f 	and.w	r2, r0, #31
 80017a8:	0940      	lsrs	r0, r0, #5
 80017aa:	2301      	movs	r3, #1
 80017ac:	4093      	lsls	r3, r2
 80017ae:	4a02      	ldr	r2, [pc, #8]	; (80017b8 <HAL_NVIC_EnableIRQ+0x18>)
 80017b0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	e000e100 	.word	0xe000e100

080017bc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017bc:	3801      	subs	r0, #1
 80017be:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80017c2:	d20a      	bcs.n	80017da <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017c4:	4b06      	ldr	r3, [pc, #24]	; (80017e0 <HAL_SYSTICK_Config+0x24>)
 80017c6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c8:	4a06      	ldr	r2, [pc, #24]	; (80017e4 <HAL_SYSTICK_Config+0x28>)
 80017ca:	21f0      	movs	r1, #240	; 0xf0
 80017cc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017d0:	2000      	movs	r0, #0
 80017d2:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017d4:	2207      	movs	r2, #7
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80017da:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	e000e010 	.word	0xe000e010
 80017e4:	e000ed00 	.word	0xe000ed00

080017e8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017e8:	b470      	push	{r4, r5, r6}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80017ea:	6c06      	ldr	r6, [r0, #64]	; 0x40
 80017ec:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 80017ee:	2401      	movs	r4, #1
 80017f0:	40b4      	lsls	r4, r6
 80017f2:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80017f4:	6804      	ldr	r4, [r0, #0]
 80017f6:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80017f8:	6843      	ldr	r3, [r0, #4]
 80017fa:	2b10      	cmp	r3, #16
 80017fc:	d005      	beq.n	800180a <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80017fe:	6803      	ldr	r3, [r0, #0]
 8001800:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001802:	6803      	ldr	r3, [r0, #0]
 8001804:	60da      	str	r2, [r3, #12]
  }
}
 8001806:	bc70      	pop	{r4, r5, r6}
 8001808:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 800180a:	6803      	ldr	r3, [r0, #0]
 800180c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 800180e:	6803      	ldr	r3, [r0, #0]
 8001810:	60d9      	str	r1, [r3, #12]
 8001812:	e7f8      	b.n	8001806 <DMA_SetConfig+0x1e>

08001814 <HAL_DMA_Init>:
  if(hdma == NULL)
 8001814:	b360      	cbz	r0, 8001870 <HAL_DMA_Init+0x5c>
{
 8001816:	b410      	push	{r4}
 8001818:	4602      	mov	r2, r0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800181a:	6801      	ldr	r1, [r0, #0]
 800181c:	4b15      	ldr	r3, [pc, #84]	; (8001874 <HAL_DMA_Init+0x60>)
 800181e:	440b      	add	r3, r1
 8001820:	4815      	ldr	r0, [pc, #84]	; (8001878 <HAL_DMA_Init+0x64>)
 8001822:	fba0 0303 	umull	r0, r3, r0, r3
 8001826:	091b      	lsrs	r3, r3, #4
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	6413      	str	r3, [r2, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800182c:	4b13      	ldr	r3, [pc, #76]	; (800187c <HAL_DMA_Init+0x68>)
 800182e:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_BUSY;
 8001830:	2302      	movs	r3, #2
 8001832:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  tmp = hdma->Instance->CCR;
 8001836:	6808      	ldr	r0, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001838:	f420 507f 	bic.w	r0, r0, #16320	; 0x3fc0
 800183c:	f020 0030 	bic.w	r0, r0, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 8001840:	6853      	ldr	r3, [r2, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001842:	6894      	ldr	r4, [r2, #8]
  tmp |=  hdma->Init.Direction        |
 8001844:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001846:	68d4      	ldr	r4, [r2, #12]
 8001848:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800184a:	6914      	ldr	r4, [r2, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800184c:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800184e:	6954      	ldr	r4, [r2, #20]
 8001850:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8001852:	6994      	ldr	r4, [r2, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001854:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8001856:	69d4      	ldr	r4, [r2, #28]
 8001858:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 800185a:	4303      	orrs	r3, r0
  hdma->Instance->CCR = tmp;
 800185c:	600b      	str	r3, [r1, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800185e:	2000      	movs	r0, #0
 8001860:	6390      	str	r0, [r2, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8001862:	2301      	movs	r3, #1
 8001864:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 8001868:	f882 0020 	strb.w	r0, [r2, #32]
}
 800186c:	bc10      	pop	{r4}
 800186e:	4770      	bx	lr
    return HAL_ERROR;
 8001870:	2001      	movs	r0, #1
}
 8001872:	4770      	bx	lr
 8001874:	bffdfff8 	.word	0xbffdfff8
 8001878:	cccccccd 	.word	0xcccccccd
 800187c:	40020000 	.word	0x40020000

08001880 <HAL_DMA_Start_IT>:
{
 8001880:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hdma);
 8001882:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001886:	2c01      	cmp	r4, #1
 8001888:	d032      	beq.n	80018f0 <HAL_DMA_Start_IT+0x70>
 800188a:	2401      	movs	r4, #1
 800188c:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001890:	f890 4021 	ldrb.w	r4, [r0, #33]	; 0x21
 8001894:	2c01      	cmp	r4, #1
 8001896:	d004      	beq.n	80018a2 <HAL_DMA_Start_IT+0x22>
    __HAL_UNLOCK(hdma); 
 8001898:	2300      	movs	r3, #0
 800189a:	f880 3020 	strb.w	r3, [r0, #32]
    status = HAL_BUSY;
 800189e:	2002      	movs	r0, #2
}
 80018a0:	bd38      	pop	{r3, r4, r5, pc}
 80018a2:	4604      	mov	r4, r0
    hdma->State = HAL_DMA_STATE_BUSY;
 80018a4:	2002      	movs	r0, #2
 80018a6:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018aa:	2000      	movs	r0, #0
 80018ac:	63a0      	str	r0, [r4, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 80018ae:	6825      	ldr	r5, [r4, #0]
 80018b0:	6828      	ldr	r0, [r5, #0]
 80018b2:	f020 0001 	bic.w	r0, r0, #1
 80018b6:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80018b8:	4620      	mov	r0, r4
 80018ba:	f7ff ff95 	bl	80017e8 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback)
 80018be:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80018c0:	b15b      	cbz	r3, 80018da <HAL_DMA_Start_IT+0x5a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018c2:	6822      	ldr	r2, [r4, #0]
 80018c4:	6813      	ldr	r3, [r2, #0]
 80018c6:	f043 030e 	orr.w	r3, r3, #14
 80018ca:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 80018cc:	6822      	ldr	r2, [r4, #0]
 80018ce:	6813      	ldr	r3, [r2, #0]
 80018d0:	f043 0301 	orr.w	r3, r3, #1
 80018d4:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80018d6:	2000      	movs	r0, #0
 80018d8:	e7e2      	b.n	80018a0 <HAL_DMA_Start_IT+0x20>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80018da:	6822      	ldr	r2, [r4, #0]
 80018dc:	6813      	ldr	r3, [r2, #0]
 80018de:	f023 0304 	bic.w	r3, r3, #4
 80018e2:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80018e4:	6822      	ldr	r2, [r4, #0]
 80018e6:	6813      	ldr	r3, [r2, #0]
 80018e8:	f043 030a 	orr.w	r3, r3, #10
 80018ec:	6013      	str	r3, [r2, #0]
 80018ee:	e7ed      	b.n	80018cc <HAL_DMA_Start_IT+0x4c>
  __HAL_LOCK(hdma);
 80018f0:	2002      	movs	r0, #2
 80018f2:	e7d5      	b.n	80018a0 <HAL_DMA_Start_IT+0x20>

080018f4 <HAL_DMA_Abort_IT>:
{  
 80018f4:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80018f6:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d003      	beq.n	8001906 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018fe:	2304      	movs	r3, #4
 8001900:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001902:	2001      	movs	r0, #1
}
 8001904:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001906:	6802      	ldr	r2, [r0, #0]
 8001908:	6813      	ldr	r3, [r2, #0]
 800190a:	f023 030e 	bic.w	r3, r3, #14
 800190e:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001910:	6802      	ldr	r2, [r0, #0]
 8001912:	6813      	ldr	r3, [r2, #0]
 8001914:	f023 0301 	bic.w	r3, r3, #1
 8001918:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800191a:	6803      	ldr	r3, [r0, #0]
 800191c:	4a19      	ldr	r2, [pc, #100]	; (8001984 <HAL_DMA_Abort_IT+0x90>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d014      	beq.n	800194c <HAL_DMA_Abort_IT+0x58>
 8001922:	3214      	adds	r2, #20
 8001924:	4293      	cmp	r3, r2
 8001926:	d01f      	beq.n	8001968 <HAL_DMA_Abort_IT+0x74>
 8001928:	3214      	adds	r2, #20
 800192a:	4293      	cmp	r3, r2
 800192c:	d01e      	beq.n	800196c <HAL_DMA_Abort_IT+0x78>
 800192e:	3214      	adds	r2, #20
 8001930:	4293      	cmp	r3, r2
 8001932:	d01e      	beq.n	8001972 <HAL_DMA_Abort_IT+0x7e>
 8001934:	3214      	adds	r2, #20
 8001936:	4293      	cmp	r3, r2
 8001938:	d01e      	beq.n	8001978 <HAL_DMA_Abort_IT+0x84>
 800193a:	3214      	adds	r2, #20
 800193c:	4293      	cmp	r3, r2
 800193e:	d002      	beq.n	8001946 <HAL_DMA_Abort_IT+0x52>
 8001940:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001944:	e003      	b.n	800194e <HAL_DMA_Abort_IT+0x5a>
 8001946:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800194a:	e000      	b.n	800194e <HAL_DMA_Abort_IT+0x5a>
 800194c:	2201      	movs	r2, #1
 800194e:	4b0e      	ldr	r3, [pc, #56]	; (8001988 <HAL_DMA_Abort_IT+0x94>)
 8001950:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001952:	2301      	movs	r3, #1
 8001954:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001958:	2300      	movs	r3, #0
 800195a:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800195e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001960:	b16b      	cbz	r3, 800197e <HAL_DMA_Abort_IT+0x8a>
      hdma->XferAbortCallback(hdma);
 8001962:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001964:	2000      	movs	r0, #0
 8001966:	e7cd      	b.n	8001904 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001968:	2210      	movs	r2, #16
 800196a:	e7f0      	b.n	800194e <HAL_DMA_Abort_IT+0x5a>
 800196c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001970:	e7ed      	b.n	800194e <HAL_DMA_Abort_IT+0x5a>
 8001972:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001976:	e7ea      	b.n	800194e <HAL_DMA_Abort_IT+0x5a>
 8001978:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800197c:	e7e7      	b.n	800194e <HAL_DMA_Abort_IT+0x5a>
  HAL_StatusTypeDef status = HAL_OK;
 800197e:	2000      	movs	r0, #0
 8001980:	e7c0      	b.n	8001904 <HAL_DMA_Abort_IT+0x10>
 8001982:	bf00      	nop
 8001984:	40020008 	.word	0x40020008
 8001988:	40020000 	.word	0x40020000

0800198c <HAL_DMA_IRQHandler>:
{
 800198c:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800198e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8001990:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001992:	6804      	ldr	r4, [r0, #0]
 8001994:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001996:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001998:	2304      	movs	r3, #4
 800199a:	408b      	lsls	r3, r1
 800199c:	4213      	tst	r3, r2
 800199e:	d035      	beq.n	8001a0c <HAL_DMA_IRQHandler+0x80>
 80019a0:	f015 0f04 	tst.w	r5, #4
 80019a4:	d032      	beq.n	8001a0c <HAL_DMA_IRQHandler+0x80>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019a6:	6823      	ldr	r3, [r4, #0]
 80019a8:	f013 0f20 	tst.w	r3, #32
 80019ac:	d103      	bne.n	80019b6 <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80019ae:	6823      	ldr	r3, [r4, #0]
 80019b0:	f023 0304 	bic.w	r3, r3, #4
 80019b4:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80019b6:	6803      	ldr	r3, [r0, #0]
 80019b8:	4a43      	ldr	r2, [pc, #268]	; (8001ac8 <HAL_DMA_IRQHandler+0x13c>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d014      	beq.n	80019e8 <HAL_DMA_IRQHandler+0x5c>
 80019be:	3214      	adds	r2, #20
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d018      	beq.n	80019f6 <HAL_DMA_IRQHandler+0x6a>
 80019c4:	3214      	adds	r2, #20
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d017      	beq.n	80019fa <HAL_DMA_IRQHandler+0x6e>
 80019ca:	3214      	adds	r2, #20
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d017      	beq.n	8001a00 <HAL_DMA_IRQHandler+0x74>
 80019d0:	3214      	adds	r2, #20
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d017      	beq.n	8001a06 <HAL_DMA_IRQHandler+0x7a>
 80019d6:	3214      	adds	r2, #20
 80019d8:	4293      	cmp	r3, r2
 80019da:	d002      	beq.n	80019e2 <HAL_DMA_IRQHandler+0x56>
 80019dc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80019e0:	e003      	b.n	80019ea <HAL_DMA_IRQHandler+0x5e>
 80019e2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80019e6:	e000      	b.n	80019ea <HAL_DMA_IRQHandler+0x5e>
 80019e8:	2204      	movs	r2, #4
 80019ea:	4b38      	ldr	r3, [pc, #224]	; (8001acc <HAL_DMA_IRQHandler+0x140>)
 80019ec:	605a      	str	r2, [r3, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80019ee:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80019f0:	b103      	cbz	r3, 80019f4 <HAL_DMA_IRQHandler+0x68>
      hdma->XferHalfCpltCallback(hdma);
 80019f2:	4798      	blx	r3
}
 80019f4:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80019f6:	2240      	movs	r2, #64	; 0x40
 80019f8:	e7f7      	b.n	80019ea <HAL_DMA_IRQHandler+0x5e>
 80019fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019fe:	e7f4      	b.n	80019ea <HAL_DMA_IRQHandler+0x5e>
 8001a00:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a04:	e7f1      	b.n	80019ea <HAL_DMA_IRQHandler+0x5e>
 8001a06:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001a0a:	e7ee      	b.n	80019ea <HAL_DMA_IRQHandler+0x5e>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	408b      	lsls	r3, r1
 8001a10:	4213      	tst	r3, r2
 8001a12:	d03c      	beq.n	8001a8e <HAL_DMA_IRQHandler+0x102>
 8001a14:	f015 0f02 	tst.w	r5, #2
 8001a18:	d039      	beq.n	8001a8e <HAL_DMA_IRQHandler+0x102>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a1a:	6823      	ldr	r3, [r4, #0]
 8001a1c:	f013 0f20 	tst.w	r3, #32
 8001a20:	d106      	bne.n	8001a30 <HAL_DMA_IRQHandler+0xa4>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001a22:	6823      	ldr	r3, [r4, #0]
 8001a24:	f023 030a 	bic.w	r3, r3, #10
 8001a28:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001a30:	6803      	ldr	r3, [r0, #0]
 8001a32:	4a25      	ldr	r2, [pc, #148]	; (8001ac8 <HAL_DMA_IRQHandler+0x13c>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d014      	beq.n	8001a62 <HAL_DMA_IRQHandler+0xd6>
 8001a38:	3214      	adds	r2, #20
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d01c      	beq.n	8001a78 <HAL_DMA_IRQHandler+0xec>
 8001a3e:	3214      	adds	r2, #20
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d01b      	beq.n	8001a7c <HAL_DMA_IRQHandler+0xf0>
 8001a44:	3214      	adds	r2, #20
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d01b      	beq.n	8001a82 <HAL_DMA_IRQHandler+0xf6>
 8001a4a:	3214      	adds	r2, #20
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d01b      	beq.n	8001a88 <HAL_DMA_IRQHandler+0xfc>
 8001a50:	3214      	adds	r2, #20
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d002      	beq.n	8001a5c <HAL_DMA_IRQHandler+0xd0>
 8001a56:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a5a:	e003      	b.n	8001a64 <HAL_DMA_IRQHandler+0xd8>
 8001a5c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001a60:	e000      	b.n	8001a64 <HAL_DMA_IRQHandler+0xd8>
 8001a62:	2202      	movs	r2, #2
 8001a64:	4b19      	ldr	r3, [pc, #100]	; (8001acc <HAL_DMA_IRQHandler+0x140>)
 8001a66:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 8001a68:	2300      	movs	r3, #0
 8001a6a:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001a6e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d0bf      	beq.n	80019f4 <HAL_DMA_IRQHandler+0x68>
      hdma->XferCpltCallback(hdma);
 8001a74:	4798      	blx	r3
 8001a76:	e7bd      	b.n	80019f4 <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001a78:	2220      	movs	r2, #32
 8001a7a:	e7f3      	b.n	8001a64 <HAL_DMA_IRQHandler+0xd8>
 8001a7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a80:	e7f0      	b.n	8001a64 <HAL_DMA_IRQHandler+0xd8>
 8001a82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a86:	e7ed      	b.n	8001a64 <HAL_DMA_IRQHandler+0xd8>
 8001a88:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001a8c:	e7ea      	b.n	8001a64 <HAL_DMA_IRQHandler+0xd8>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001a8e:	2308      	movs	r3, #8
 8001a90:	fa03 f101 	lsl.w	r1, r3, r1
 8001a94:	4211      	tst	r1, r2
 8001a96:	d0ad      	beq.n	80019f4 <HAL_DMA_IRQHandler+0x68>
 8001a98:	f015 0f08 	tst.w	r5, #8
 8001a9c:	d0aa      	beq.n	80019f4 <HAL_DMA_IRQHandler+0x68>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a9e:	6823      	ldr	r3, [r4, #0]
 8001aa0:	f023 030e 	bic.w	r3, r3, #14
 8001aa4:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001aa6:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001aa8:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001aaa:	2301      	movs	r3, #1
 8001aac:	fa03 f202 	lsl.w	r2, r3, r2
 8001ab0:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001ab2:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8001ab4:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001ab8:	2300      	movs	r3, #0
 8001aba:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8001abe:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d097      	beq.n	80019f4 <HAL_DMA_IRQHandler+0x68>
      hdma->XferErrorCallback(hdma);
 8001ac4:	4798      	blx	r3
  return;
 8001ac6:	e795      	b.n	80019f4 <HAL_DMA_IRQHandler+0x68>
 8001ac8:	40020008 	.word	0x40020008
 8001acc:	40020000 	.word	0x40020000

08001ad0 <FLASH_Program_HalfWord>:
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001ad0:	4b04      	ldr	r3, [pc, #16]	; (8001ae4 <FLASH_Program_HalfWord+0x14>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001ad6:	4a04      	ldr	r2, [pc, #16]	; (8001ae8 <FLASH_Program_HalfWord+0x18>)
 8001ad8:	6913      	ldr	r3, [r2, #16]
 8001ada:	f043 0301 	orr.w	r3, r3, #1
 8001ade:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8001ae0:	8001      	strh	r1, [r0, #0]
}
 8001ae2:	4770      	bx	lr
 8001ae4:	200005e0 	.word	0x200005e0
 8001ae8:	40022000 	.word	0x40022000

08001aec <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8001aec:	4b1a      	ldr	r3, [pc, #104]	; (8001b58 <FLASH_SetErrorCode+0x6c>)
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	f013 0f10 	tst.w	r3, #16
 8001af4:	d027      	beq.n	8001b46 <FLASH_SetErrorCode+0x5a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001af6:	4a19      	ldr	r2, [pc, #100]	; (8001b5c <FLASH_SetErrorCode+0x70>)
 8001af8:	69d3      	ldr	r3, [r2, #28]
 8001afa:	f043 0302 	orr.w	r3, r3, #2
 8001afe:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8001b00:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001b02:	4a15      	ldr	r2, [pc, #84]	; (8001b58 <FLASH_SetErrorCode+0x6c>)
 8001b04:	68d2      	ldr	r2, [r2, #12]
 8001b06:	f012 0f04 	tst.w	r2, #4
 8001b0a:	d006      	beq.n	8001b1a <FLASH_SetErrorCode+0x2e>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001b0c:	4913      	ldr	r1, [pc, #76]	; (8001b5c <FLASH_SetErrorCode+0x70>)
 8001b0e:	69ca      	ldr	r2, [r1, #28]
 8001b10:	f042 0201 	orr.w	r2, r2, #1
 8001b14:	61ca      	str	r2, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8001b16:	f043 0304 	orr.w	r3, r3, #4
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8001b1a:	4a0f      	ldr	r2, [pc, #60]	; (8001b58 <FLASH_SetErrorCode+0x6c>)
 8001b1c:	69d2      	ldr	r2, [r2, #28]
 8001b1e:	f012 0f01 	tst.w	r2, #1
 8001b22:	d009      	beq.n	8001b38 <FLASH_SetErrorCode+0x4c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8001b24:	490d      	ldr	r1, [pc, #52]	; (8001b5c <FLASH_SetErrorCode+0x70>)
 8001b26:	69ca      	ldr	r2, [r1, #28]
 8001b28:	f042 0204 	orr.w	r2, r2, #4
 8001b2c:	61ca      	str	r2, [r1, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001b2e:	490a      	ldr	r1, [pc, #40]	; (8001b58 <FLASH_SetErrorCode+0x6c>)
 8001b30:	69ca      	ldr	r2, [r1, #28]
 8001b32:	f022 0201 	bic.w	r2, r2, #1
 8001b36:	61ca      	str	r2, [r1, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001b38:	f240 1201 	movw	r2, #257	; 0x101
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d004      	beq.n	8001b4a <FLASH_SetErrorCode+0x5e>
 8001b40:	4a05      	ldr	r2, [pc, #20]	; (8001b58 <FLASH_SetErrorCode+0x6c>)
 8001b42:	60d3      	str	r3, [r2, #12]
}  
 8001b44:	4770      	bx	lr
  uint32_t flags = 0U;
 8001b46:	2300      	movs	r3, #0
 8001b48:	e7db      	b.n	8001b02 <FLASH_SetErrorCode+0x16>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001b4a:	4a03      	ldr	r2, [pc, #12]	; (8001b58 <FLASH_SetErrorCode+0x6c>)
 8001b4c:	69d3      	ldr	r3, [r2, #28]
 8001b4e:	f023 0301 	bic.w	r3, r3, #1
 8001b52:	61d3      	str	r3, [r2, #28]
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	40022000 	.word	0x40022000
 8001b5c:	200005e0 	.word	0x200005e0

08001b60 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001b60:	4b0a      	ldr	r3, [pc, #40]	; (8001b8c <HAL_FLASH_Unlock+0x2c>)
 8001b62:	691b      	ldr	r3, [r3, #16]
 8001b64:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001b68:	d00d      	beq.n	8001b86 <HAL_FLASH_Unlock+0x26>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001b6a:	4b08      	ldr	r3, [pc, #32]	; (8001b8c <HAL_FLASH_Unlock+0x2c>)
 8001b6c:	4a08      	ldr	r2, [pc, #32]	; (8001b90 <HAL_FLASH_Unlock+0x30>)
 8001b6e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001b70:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8001b74:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001b76:	691b      	ldr	r3, [r3, #16]
 8001b78:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001b7c:	d001      	beq.n	8001b82 <HAL_FLASH_Unlock+0x22>
      status = HAL_ERROR;
 8001b7e:	2001      	movs	r0, #1
}
 8001b80:	4770      	bx	lr
  HAL_StatusTypeDef status = HAL_OK;
 8001b82:	2000      	movs	r0, #0
 8001b84:	4770      	bx	lr
 8001b86:	2000      	movs	r0, #0
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	40022000 	.word	0x40022000
 8001b90:	45670123 	.word	0x45670123

08001b94 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001b94:	4a03      	ldr	r2, [pc, #12]	; (8001ba4 <HAL_FLASH_Lock+0x10>)
 8001b96:	6913      	ldr	r3, [r2, #16]
 8001b98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b9c:	6113      	str	r3, [r2, #16]
}
 8001b9e:	2000      	movs	r0, #0
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	40022000 	.word	0x40022000

08001ba8 <FLASH_WaitForLastOperation>:
{
 8001ba8:	b538      	push	{r3, r4, r5, lr}
 8001baa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001bac:	f7ff fb1a 	bl	80011e4 <HAL_GetTick>
 8001bb0:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001bb2:	4b17      	ldr	r3, [pc, #92]	; (8001c10 <FLASH_WaitForLastOperation+0x68>)
 8001bb4:	68db      	ldr	r3, [r3, #12]
 8001bb6:	f013 0f01 	tst.w	r3, #1
 8001bba:	d00a      	beq.n	8001bd2 <FLASH_WaitForLastOperation+0x2a>
    if (Timeout != HAL_MAX_DELAY)
 8001bbc:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001bc0:	d0f7      	beq.n	8001bb2 <FLASH_WaitForLastOperation+0xa>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001bc2:	b30c      	cbz	r4, 8001c08 <FLASH_WaitForLastOperation+0x60>
 8001bc4:	f7ff fb0e 	bl	80011e4 <HAL_GetTick>
 8001bc8:	1b40      	subs	r0, r0, r5
 8001bca:	42a0      	cmp	r0, r4
 8001bcc:	d9f1      	bls.n	8001bb2 <FLASH_WaitForLastOperation+0xa>
        return HAL_TIMEOUT;
 8001bce:	2003      	movs	r0, #3
 8001bd0:	e019      	b.n	8001c06 <FLASH_WaitForLastOperation+0x5e>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001bd2:	4b0f      	ldr	r3, [pc, #60]	; (8001c10 <FLASH_WaitForLastOperation+0x68>)
 8001bd4:	68db      	ldr	r3, [r3, #12]
 8001bd6:	f013 0f20 	tst.w	r3, #32
 8001bda:	d002      	beq.n	8001be2 <FLASH_WaitForLastOperation+0x3a>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001bdc:	4b0c      	ldr	r3, [pc, #48]	; (8001c10 <FLASH_WaitForLastOperation+0x68>)
 8001bde:	2220      	movs	r2, #32
 8001be0:	60da      	str	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001be2:	4b0b      	ldr	r3, [pc, #44]	; (8001c10 <FLASH_WaitForLastOperation+0x68>)
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	f013 0f10 	tst.w	r3, #16
 8001bea:	d109      	bne.n	8001c00 <FLASH_WaitForLastOperation+0x58>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001bec:	4b08      	ldr	r3, [pc, #32]	; (8001c10 <FLASH_WaitForLastOperation+0x68>)
 8001bee:	69db      	ldr	r3, [r3, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001bf0:	f013 0f01 	tst.w	r3, #1
 8001bf4:	d104      	bne.n	8001c00 <FLASH_WaitForLastOperation+0x58>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001bf6:	4b06      	ldr	r3, [pc, #24]	; (8001c10 <FLASH_WaitForLastOperation+0x68>)
 8001bf8:	68db      	ldr	r3, [r3, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001bfa:	f013 0f04 	tst.w	r3, #4
 8001bfe:	d005      	beq.n	8001c0c <FLASH_WaitForLastOperation+0x64>
    FLASH_SetErrorCode();
 8001c00:	f7ff ff74 	bl	8001aec <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001c04:	2001      	movs	r0, #1
}
 8001c06:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_TIMEOUT;
 8001c08:	2003      	movs	r0, #3
 8001c0a:	e7fc      	b.n	8001c06 <FLASH_WaitForLastOperation+0x5e>
  return HAL_OK;
 8001c0c:	2000      	movs	r0, #0
 8001c0e:	e7fa      	b.n	8001c06 <FLASH_WaitForLastOperation+0x5e>
 8001c10:	40022000 	.word	0x40022000

08001c14 <HAL_FLASH_Program>:
{
 8001c14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 8001c18:	4c23      	ldr	r4, [pc, #140]	; (8001ca8 <HAL_FLASH_Program+0x94>)
 8001c1a:	7e24      	ldrb	r4, [r4, #24]
 8001c1c:	2c01      	cmp	r4, #1
 8001c1e:	d041      	beq.n	8001ca4 <HAL_FLASH_Program+0x90>
 8001c20:	461e      	mov	r6, r3
 8001c22:	4690      	mov	r8, r2
 8001c24:	460f      	mov	r7, r1
 8001c26:	4604      	mov	r4, r0
 8001c28:	4b1f      	ldr	r3, [pc, #124]	; (8001ca8 <HAL_FLASH_Program+0x94>)
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	761a      	strb	r2, [r3, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001c2e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001c32:	f7ff ffb9 	bl	8001ba8 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8001c36:	4603      	mov	r3, r0
 8001c38:	bb70      	cbnz	r0, 8001c98 <HAL_FLASH_Program+0x84>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001c3a:	2c01      	cmp	r4, #1
 8001c3c:	d029      	beq.n	8001c92 <HAL_FLASH_Program+0x7e>
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001c3e:	2c02      	cmp	r4, #2
 8001c40:	d024      	beq.n	8001c8c <HAL_FLASH_Program+0x78>
      nbiterations = 4U;
 8001c42:	f04f 0904 	mov.w	r9, #4
    for (index = 0U; index < nbiterations; index++)
 8001c46:	2400      	movs	r4, #0
 8001c48:	454c      	cmp	r4, r9
 8001c4a:	d225      	bcs.n	8001c98 <HAL_FLASH_Program+0x84>
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001c4c:	0121      	lsls	r1, r4, #4
 8001c4e:	f1c1 0220 	rsb	r2, r1, #32
 8001c52:	f1a1 0320 	sub.w	r3, r1, #32
 8001c56:	fa28 f101 	lsr.w	r1, r8, r1
 8001c5a:	fa06 f202 	lsl.w	r2, r6, r2
 8001c5e:	4311      	orrs	r1, r2
 8001c60:	fa26 f303 	lsr.w	r3, r6, r3
 8001c64:	4319      	orrs	r1, r3
 8001c66:	b289      	uxth	r1, r1
 8001c68:	eb07 0044 	add.w	r0, r7, r4, lsl #1
 8001c6c:	f7ff ff30 	bl	8001ad0 <FLASH_Program_HalfWord>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001c70:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001c74:	f7ff ff98 	bl	8001ba8 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001c78:	4b0c      	ldr	r3, [pc, #48]	; (8001cac <HAL_FLASH_Program+0x98>)
 8001c7a:	691d      	ldr	r5, [r3, #16]
 8001c7c:	f025 0501 	bic.w	r5, r5, #1
 8001c80:	611d      	str	r5, [r3, #16]
      if (status != HAL_OK)
 8001c82:	4603      	mov	r3, r0
 8001c84:	b940      	cbnz	r0, 8001c98 <HAL_FLASH_Program+0x84>
    for (index = 0U; index < nbiterations; index++)
 8001c86:	3401      	adds	r4, #1
 8001c88:	b2e4      	uxtb	r4, r4
 8001c8a:	e7dd      	b.n	8001c48 <HAL_FLASH_Program+0x34>
      nbiterations = 2U;
 8001c8c:	f04f 0902 	mov.w	r9, #2
 8001c90:	e7d9      	b.n	8001c46 <HAL_FLASH_Program+0x32>
      nbiterations = 1U;
 8001c92:	f04f 0901 	mov.w	r9, #1
 8001c96:	e7d6      	b.n	8001c46 <HAL_FLASH_Program+0x32>
  __HAL_UNLOCK(&pFlash);
 8001c98:	4a03      	ldr	r2, [pc, #12]	; (8001ca8 <HAL_FLASH_Program+0x94>)
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	7611      	strb	r1, [r2, #24]
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(&pFlash);
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	e7fa      	b.n	8001c9e <HAL_FLASH_Program+0x8a>
 8001ca8:	200005e0 	.word	0x200005e0
 8001cac:	40022000 	.word	0x40022000

08001cb0 <FLASH_MassErase>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001cb0:	4b06      	ldr	r3, [pc, #24]	; (8001ccc <FLASH_MassErase+0x1c>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8001cb6:	4b06      	ldr	r3, [pc, #24]	; (8001cd0 <FLASH_MassErase+0x20>)
 8001cb8:	691a      	ldr	r2, [r3, #16]
 8001cba:	f042 0204 	orr.w	r2, r2, #4
 8001cbe:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001cc0:	691a      	ldr	r2, [r3, #16]
 8001cc2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001cc6:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	200005e0 	.word	0x200005e0
 8001cd0:	40022000 	.word	0x40022000

08001cd4 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001cd4:	4b06      	ldr	r3, [pc, #24]	; (8001cf0 <FLASH_PageErase+0x1c>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001cda:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <FLASH_PageErase+0x20>)
 8001cdc:	691a      	ldr	r2, [r3, #16]
 8001cde:	f042 0202 	orr.w	r2, r2, #2
 8001ce2:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8001ce4:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001ce6:	691a      	ldr	r2, [r3, #16]
 8001ce8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001cec:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001cee:	4770      	bx	lr
 8001cf0:	200005e0 	.word	0x200005e0
 8001cf4:	40022000 	.word	0x40022000

08001cf8 <HAL_FLASHEx_Erase>:
  __HAL_LOCK(&pFlash);
 8001cf8:	4b26      	ldr	r3, [pc, #152]	; (8001d94 <HAL_FLASHEx_Erase+0x9c>)
 8001cfa:	7e1b      	ldrb	r3, [r3, #24]
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d046      	beq.n	8001d8e <HAL_FLASHEx_Erase+0x96>
{
 8001d00:	b570      	push	{r4, r5, r6, lr}
 8001d02:	460e      	mov	r6, r1
 8001d04:	4604      	mov	r4, r0
  __HAL_LOCK(&pFlash);
 8001d06:	4b23      	ldr	r3, [pc, #140]	; (8001d94 <HAL_FLASHEx_Erase+0x9c>)
 8001d08:	2201      	movs	r2, #1
 8001d0a:	761a      	strb	r2, [r3, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001d0c:	6803      	ldr	r3, [r0, #0]
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d020      	beq.n	8001d54 <HAL_FLASHEx_Erase+0x5c>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001d12:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d16:	f7ff ff47 	bl	8001ba8 <FLASH_WaitForLastOperation>
 8001d1a:	bb90      	cbnz	r0, 8001d82 <HAL_FLASHEx_Erase+0x8a>
        *PageError = 0xFFFFFFFFU;
 8001d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d20:	6033      	str	r3, [r6, #0]
        for(address = pEraseInit->PageAddress;
 8001d22:	68a5      	ldr	r5, [r4, #8]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001d24:	2201      	movs	r2, #1
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8001d26:	68e1      	ldr	r1, [r4, #12]
 8001d28:	68a3      	ldr	r3, [r4, #8]
 8001d2a:	eb03 2381 	add.w	r3, r3, r1, lsl #10
        for(address = pEraseInit->PageAddress;
 8001d2e:	42ab      	cmp	r3, r5
 8001d30:	d928      	bls.n	8001d84 <HAL_FLASHEx_Erase+0x8c>
          FLASH_PageErase(address);
 8001d32:	4628      	mov	r0, r5
 8001d34:	f7ff ffce 	bl	8001cd4 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d38:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d3c:	f7ff ff34 	bl	8001ba8 <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001d40:	4a15      	ldr	r2, [pc, #84]	; (8001d98 <HAL_FLASHEx_Erase+0xa0>)
 8001d42:	6913      	ldr	r3, [r2, #16]
 8001d44:	f023 0302 	bic.w	r3, r3, #2
 8001d48:	6113      	str	r3, [r2, #16]
          if (status != HAL_OK)
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	b9b8      	cbnz	r0, 8001d7e <HAL_FLASHEx_Erase+0x86>
            address += FLASH_PAGE_SIZE)
 8001d4e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001d52:	e7e8      	b.n	8001d26 <HAL_FLASHEx_Erase+0x2e>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001d54:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d58:	f7ff ff26 	bl	8001ba8 <FLASH_WaitForLastOperation>
 8001d5c:	b108      	cbz	r0, 8001d62 <HAL_FLASHEx_Erase+0x6a>
  HAL_StatusTypeDef status = HAL_ERROR;
 8001d5e:	2201      	movs	r2, #1
 8001d60:	e010      	b.n	8001d84 <HAL_FLASHEx_Erase+0x8c>
        FLASH_MassErase(FLASH_BANK_1);
 8001d62:	2001      	movs	r0, #1
 8001d64:	f7ff ffa4 	bl	8001cb0 <FLASH_MassErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d68:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d6c:	f7ff ff1c 	bl	8001ba8 <FLASH_WaitForLastOperation>
 8001d70:	4602      	mov	r2, r0
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001d72:	4909      	ldr	r1, [pc, #36]	; (8001d98 <HAL_FLASHEx_Erase+0xa0>)
 8001d74:	690b      	ldr	r3, [r1, #16]
 8001d76:	f023 0304 	bic.w	r3, r3, #4
 8001d7a:	610b      	str	r3, [r1, #16]
 8001d7c:	e002      	b.n	8001d84 <HAL_FLASHEx_Erase+0x8c>
            *PageError = address;
 8001d7e:	6035      	str	r5, [r6, #0]
            break;
 8001d80:	e000      	b.n	8001d84 <HAL_FLASHEx_Erase+0x8c>
  HAL_StatusTypeDef status = HAL_ERROR;
 8001d82:	2201      	movs	r2, #1
  __HAL_UNLOCK(&pFlash);
 8001d84:	4b03      	ldr	r3, [pc, #12]	; (8001d94 <HAL_FLASHEx_Erase+0x9c>)
 8001d86:	2100      	movs	r1, #0
 8001d88:	7619      	strb	r1, [r3, #24]
}
 8001d8a:	4610      	mov	r0, r2
 8001d8c:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(&pFlash);
 8001d8e:	2202      	movs	r2, #2
}
 8001d90:	4610      	mov	r0, r2
 8001d92:	4770      	bx	lr
 8001d94:	200005e0 	.word	0x200005e0
 8001d98:	40022000 	.word	0x40022000

08001d9c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d9c:	b4f0      	push	{r4, r5, r6, r7}
 8001d9e:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001da0:	2600      	movs	r6, #0
  uint32_t position = 0x00u;
 8001da2:	4632      	mov	r2, r6
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001da4:	e0a2      	b.n	8001eec <HAL_GPIO_Init+0x150>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001da6:	2d00      	cmp	r5, #0
 8001da8:	d05a      	beq.n	8001e60 <HAL_GPIO_Init+0xc4>
 8001daa:	2d01      	cmp	r5, #1
 8001dac:	d100      	bne.n	8001db0 <HAL_GPIO_Init+0x14>
      {
        /* If we are configuring the pin in OUTPUT push-pull mode */
        case GPIO_MODE_OUTPUT_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001dae:	68ce      	ldr	r6, [r1, #12]
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001db0:	2bff      	cmp	r3, #255	; 0xff
 8001db2:	d869      	bhi.n	8001e88 <HAL_GPIO_Init+0xec>
 8001db4:	4684      	mov	ip, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001db6:	2bff      	cmp	r3, #255	; 0xff
 8001db8:	d869      	bhi.n	8001e8e <HAL_GPIO_Init+0xf2>
 8001dba:	0095      	lsls	r5, r2, #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001dbc:	f8dc 4000 	ldr.w	r4, [ip]
 8001dc0:	270f      	movs	r7, #15
 8001dc2:	40af      	lsls	r7, r5
 8001dc4:	ea24 0407 	bic.w	r4, r4, r7
 8001dc8:	fa06 f505 	lsl.w	r5, r6, r5
 8001dcc:	432c      	orrs	r4, r5
 8001dce:	f8cc 4000 	str.w	r4, [ip]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001dd2:	684c      	ldr	r4, [r1, #4]
 8001dd4:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8001dd8:	f000 8087 	beq.w	8001eea <HAL_GPIO_Init+0x14e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ddc:	4c5f      	ldr	r4, [pc, #380]	; (8001f5c <HAL_GPIO_Init+0x1c0>)
 8001dde:	69a5      	ldr	r5, [r4, #24]
 8001de0:	f045 0501 	orr.w	r5, r5, #1
 8001de4:	61a5      	str	r5, [r4, #24]
 8001de6:	69a4      	ldr	r4, [r4, #24]
 8001de8:	f004 0401 	and.w	r4, r4, #1
 8001dec:	9401      	str	r4, [sp, #4]
 8001dee:	9c01      	ldr	r4, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 8001df0:	0895      	lsrs	r5, r2, #2
 8001df2:	1caf      	adds	r7, r5, #2
 8001df4:	4c5a      	ldr	r4, [pc, #360]	; (8001f60 <HAL_GPIO_Init+0x1c4>)
 8001df6:	f854 4027 	ldr.w	r4, [r4, r7, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001dfa:	f002 0703 	and.w	r7, r2, #3
 8001dfe:	00bf      	lsls	r7, r7, #2
 8001e00:	f04f 0c0f 	mov.w	ip, #15
 8001e04:	fa0c fc07 	lsl.w	ip, ip, r7
 8001e08:	ea24 0c0c 	bic.w	ip, r4, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e0c:	4c55      	ldr	r4, [pc, #340]	; (8001f64 <HAL_GPIO_Init+0x1c8>)
 8001e0e:	42a0      	cmp	r0, r4
 8001e10:	d043      	beq.n	8001e9a <HAL_GPIO_Init+0xfe>
 8001e12:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001e16:	42a0      	cmp	r0, r4
 8001e18:	f000 8081 	beq.w	8001f1e <HAL_GPIO_Init+0x182>
 8001e1c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001e20:	42a0      	cmp	r0, r4
 8001e22:	d07e      	beq.n	8001f22 <HAL_GPIO_Init+0x186>
 8001e24:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001e28:	42a0      	cmp	r0, r4
 8001e2a:	d034      	beq.n	8001e96 <HAL_GPIO_Init+0xfa>
 8001e2c:	2404      	movs	r4, #4
 8001e2e:	e035      	b.n	8001e9c <HAL_GPIO_Init+0x100>
      switch (GPIO_Init->Mode)
 8001e30:	4f4d      	ldr	r7, [pc, #308]	; (8001f68 <HAL_GPIO_Init+0x1cc>)
 8001e32:	42bd      	cmp	r5, r7
 8001e34:	d014      	beq.n	8001e60 <HAL_GPIO_Init+0xc4>
 8001e36:	d90b      	bls.n	8001e50 <HAL_GPIO_Init+0xb4>
 8001e38:	4f4c      	ldr	r7, [pc, #304]	; (8001f6c <HAL_GPIO_Init+0x1d0>)
 8001e3a:	42bd      	cmp	r5, r7
 8001e3c:	d010      	beq.n	8001e60 <HAL_GPIO_Init+0xc4>
 8001e3e:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8001e42:	42bd      	cmp	r5, r7
 8001e44:	d00c      	beq.n	8001e60 <HAL_GPIO_Init+0xc4>
 8001e46:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 8001e4a:	42bd      	cmp	r5, r7
 8001e4c:	d1b0      	bne.n	8001db0 <HAL_GPIO_Init+0x14>
 8001e4e:	e007      	b.n	8001e60 <HAL_GPIO_Init+0xc4>
 8001e50:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 8001e54:	42bd      	cmp	r5, r7
 8001e56:	d003      	beq.n	8001e60 <HAL_GPIO_Init+0xc4>
 8001e58:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8001e5c:	42bd      	cmp	r5, r7
 8001e5e:	d1a7      	bne.n	8001db0 <HAL_GPIO_Init+0x14>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e60:	688d      	ldr	r5, [r1, #8]
 8001e62:	b17d      	cbz	r5, 8001e84 <HAL_GPIO_Init+0xe8>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e64:	2d01      	cmp	r5, #1
 8001e66:	d008      	beq.n	8001e7a <HAL_GPIO_Init+0xde>
            GPIOx->BRR = ioposition;
 8001e68:	6144      	str	r4, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e6a:	2608      	movs	r6, #8
 8001e6c:	e7a0      	b.n	8001db0 <HAL_GPIO_Init+0x14>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e6e:	68ce      	ldr	r6, [r1, #12]
 8001e70:	3608      	adds	r6, #8
          break;
 8001e72:	e79d      	b.n	8001db0 <HAL_GPIO_Init+0x14>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e74:	68ce      	ldr	r6, [r1, #12]
 8001e76:	360c      	adds	r6, #12
          break;
 8001e78:	e79a      	b.n	8001db0 <HAL_GPIO_Init+0x14>
            GPIOx->BSRR = ioposition;
 8001e7a:	6104      	str	r4, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e7c:	2608      	movs	r6, #8
 8001e7e:	e797      	b.n	8001db0 <HAL_GPIO_Init+0x14>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e80:	2600      	movs	r6, #0
 8001e82:	e795      	b.n	8001db0 <HAL_GPIO_Init+0x14>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e84:	2604      	movs	r6, #4
 8001e86:	e793      	b.n	8001db0 <HAL_GPIO_Init+0x14>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e88:	f100 0c04 	add.w	ip, r0, #4
 8001e8c:	e793      	b.n	8001db6 <HAL_GPIO_Init+0x1a>
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e8e:	f1a2 0508 	sub.w	r5, r2, #8
 8001e92:	00ad      	lsls	r5, r5, #2
 8001e94:	e792      	b.n	8001dbc <HAL_GPIO_Init+0x20>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e96:	2403      	movs	r4, #3
 8001e98:	e000      	b.n	8001e9c <HAL_GPIO_Init+0x100>
 8001e9a:	2400      	movs	r4, #0
 8001e9c:	40bc      	lsls	r4, r7
 8001e9e:	ea44 040c 	orr.w	r4, r4, ip
        AFIO->EXTICR[position >> 2u] = temp;
 8001ea2:	3502      	adds	r5, #2
 8001ea4:	4f2e      	ldr	r7, [pc, #184]	; (8001f60 <HAL_GPIO_Init+0x1c4>)
 8001ea6:	f847 4025 	str.w	r4, [r7, r5, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001eaa:	684c      	ldr	r4, [r1, #4]
 8001eac:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 8001eb0:	d039      	beq.n	8001f26 <HAL_GPIO_Init+0x18a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001eb2:	4d2f      	ldr	r5, [pc, #188]	; (8001f70 <HAL_GPIO_Init+0x1d4>)
 8001eb4:	682c      	ldr	r4, [r5, #0]
 8001eb6:	431c      	orrs	r4, r3
 8001eb8:	602c      	str	r4, [r5, #0]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001eba:	684c      	ldr	r4, [r1, #4]
 8001ebc:	f414 3f00 	tst.w	r4, #131072	; 0x20000
 8001ec0:	d037      	beq.n	8001f32 <HAL_GPIO_Init+0x196>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ec2:	4d2b      	ldr	r5, [pc, #172]	; (8001f70 <HAL_GPIO_Init+0x1d4>)
 8001ec4:	686c      	ldr	r4, [r5, #4]
 8001ec6:	431c      	orrs	r4, r3
 8001ec8:	606c      	str	r4, [r5, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001eca:	684c      	ldr	r4, [r1, #4]
 8001ecc:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
 8001ed0:	d035      	beq.n	8001f3e <HAL_GPIO_Init+0x1a2>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ed2:	4d27      	ldr	r5, [pc, #156]	; (8001f70 <HAL_GPIO_Init+0x1d4>)
 8001ed4:	68ac      	ldr	r4, [r5, #8]
 8001ed6:	431c      	orrs	r4, r3
 8001ed8:	60ac      	str	r4, [r5, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001eda:	684c      	ldr	r4, [r1, #4]
 8001edc:	f414 1f00 	tst.w	r4, #2097152	; 0x200000
 8001ee0:	d033      	beq.n	8001f4a <HAL_GPIO_Init+0x1ae>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ee2:	4d23      	ldr	r5, [pc, #140]	; (8001f70 <HAL_GPIO_Init+0x1d4>)
 8001ee4:	68ec      	ldr	r4, [r5, #12]
 8001ee6:	4323      	orrs	r3, r4
 8001ee8:	60eb      	str	r3, [r5, #12]
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }
      }
    }

	position++;
 8001eea:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eec:	680b      	ldr	r3, [r1, #0]
 8001eee:	fa33 f402 	lsrs.w	r4, r3, r2
 8001ef2:	d030      	beq.n	8001f56 <HAL_GPIO_Init+0x1ba>
    ioposition = (0x01uL << position);
 8001ef4:	2401      	movs	r4, #1
 8001ef6:	4094      	lsls	r4, r2
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ef8:	4023      	ands	r3, r4
    if (iocurrent == ioposition)
 8001efa:	429c      	cmp	r4, r3
 8001efc:	d1f5      	bne.n	8001eea <HAL_GPIO_Init+0x14e>
      switch (GPIO_Init->Mode)
 8001efe:	684d      	ldr	r5, [r1, #4]
 8001f00:	2d12      	cmp	r5, #18
 8001f02:	d0b7      	beq.n	8001e74 <HAL_GPIO_Init+0xd8>
 8001f04:	d894      	bhi.n	8001e30 <HAL_GPIO_Init+0x94>
 8001f06:	2d02      	cmp	r5, #2
 8001f08:	d0b1      	beq.n	8001e6e <HAL_GPIO_Init+0xd2>
 8001f0a:	f67f af4c 	bls.w	8001da6 <HAL_GPIO_Init+0xa>
 8001f0e:	2d03      	cmp	r5, #3
 8001f10:	d0b6      	beq.n	8001e80 <HAL_GPIO_Init+0xe4>
 8001f12:	2d11      	cmp	r5, #17
 8001f14:	f47f af4c 	bne.w	8001db0 <HAL_GPIO_Init+0x14>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f18:	68ce      	ldr	r6, [r1, #12]
 8001f1a:	3604      	adds	r6, #4
          break;
 8001f1c:	e748      	b.n	8001db0 <HAL_GPIO_Init+0x14>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f1e:	2401      	movs	r4, #1
 8001f20:	e7bc      	b.n	8001e9c <HAL_GPIO_Init+0x100>
 8001f22:	2402      	movs	r4, #2
 8001f24:	e7ba      	b.n	8001e9c <HAL_GPIO_Init+0x100>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f26:	4d12      	ldr	r5, [pc, #72]	; (8001f70 <HAL_GPIO_Init+0x1d4>)
 8001f28:	682c      	ldr	r4, [r5, #0]
 8001f2a:	ea24 0403 	bic.w	r4, r4, r3
 8001f2e:	602c      	str	r4, [r5, #0]
 8001f30:	e7c3      	b.n	8001eba <HAL_GPIO_Init+0x11e>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f32:	4d0f      	ldr	r5, [pc, #60]	; (8001f70 <HAL_GPIO_Init+0x1d4>)
 8001f34:	686c      	ldr	r4, [r5, #4]
 8001f36:	ea24 0403 	bic.w	r4, r4, r3
 8001f3a:	606c      	str	r4, [r5, #4]
 8001f3c:	e7c5      	b.n	8001eca <HAL_GPIO_Init+0x12e>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f3e:	4d0c      	ldr	r5, [pc, #48]	; (8001f70 <HAL_GPIO_Init+0x1d4>)
 8001f40:	68ac      	ldr	r4, [r5, #8]
 8001f42:	ea24 0403 	bic.w	r4, r4, r3
 8001f46:	60ac      	str	r4, [r5, #8]
 8001f48:	e7c7      	b.n	8001eda <HAL_GPIO_Init+0x13e>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f4a:	4d09      	ldr	r5, [pc, #36]	; (8001f70 <HAL_GPIO_Init+0x1d4>)
 8001f4c:	68ec      	ldr	r4, [r5, #12]
 8001f4e:	ea24 0303 	bic.w	r3, r4, r3
 8001f52:	60eb      	str	r3, [r5, #12]
 8001f54:	e7c9      	b.n	8001eea <HAL_GPIO_Init+0x14e>
  }
}
 8001f56:	b002      	add	sp, #8
 8001f58:	bcf0      	pop	{r4, r5, r6, r7}
 8001f5a:	4770      	bx	lr
 8001f5c:	40021000 	.word	0x40021000
 8001f60:	40010000 	.word	0x40010000
 8001f64:	40010800 	.word	0x40010800
 8001f68:	10210000 	.word	0x10210000
 8001f6c:	10310000 	.word	0x10310000
 8001f70:	40010400 	.word	0x40010400

08001f74 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f74:	6883      	ldr	r3, [r0, #8]
 8001f76:	4219      	tst	r1, r3
 8001f78:	d101      	bne.n	8001f7e <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f7a:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8001f7c:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 8001f7e:	2001      	movs	r0, #1
 8001f80:	4770      	bx	lr

08001f82 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f82:	b912      	cbnz	r2, 8001f8a <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f84:	0409      	lsls	r1, r1, #16
 8001f86:	6101      	str	r1, [r0, #16]
  }
}
 8001f88:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8001f8a:	6101      	str	r1, [r0, #16]
 8001f8c:	4770      	bx	lr

08001f8e <HAL_PCD_SetAddress>:
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 8001f8e:	f890 3228 	ldrb.w	r3, [r0, #552]	; 0x228
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d00d      	beq.n	8001fb2 <HAL_PCD_SetAddress+0x24>
{
 8001f96:	b510      	push	{r4, lr}
 8001f98:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	f880 3228 	strb.w	r3, [r0, #552]	; 0x228
  hpcd->USB_Address = address;
 8001fa0:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001fa4:	6800      	ldr	r0, [r0, #0]
 8001fa6:	f002 f8ca 	bl	800413e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001faa:	2000      	movs	r0, #0
 8001fac:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228
  return HAL_OK;
}
 8001fb0:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8001fb2:	2002      	movs	r0, #2
}
 8001fb4:	4770      	bx	lr

08001fb6 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001fb6:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001fb8:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001fbc:	d123      	bne.n	8002006 <HAL_PCD_EP_Open+0x50>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 1U;
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fbe:	f001 0507 	and.w	r5, r1, #7
 8001fc2:	016d      	lsls	r5, r5, #5
 8001fc4:	f505 7494 	add.w	r4, r5, #296	; 0x128
 8001fc8:	4404      	add	r4, r0
    ep->is_in = 0U;
 8001fca:	4405      	add	r5, r0
 8001fcc:	2600      	movs	r6, #0
 8001fce:	f885 6129 	strb.w	r6, [r5, #297]	; 0x129
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001fd2:	f001 0107 	and.w	r1, r1, #7
 8001fd6:	7021      	strb	r1, [r4, #0]
  ep->maxpacket = ep_mps;
 8001fd8:	6122      	str	r2, [r4, #16]
  ep->type = ep_type;
 8001fda:	70e3      	strb	r3, [r4, #3]

  if (ep->is_in != 0U)
 8001fdc:	7862      	ldrb	r2, [r4, #1]
 8001fde:	b102      	cbz	r2, 8001fe2 <HAL_PCD_EP_Open+0x2c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001fe0:	81e1      	strh	r1, [r4, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001fe2:	2b02      	cmp	r3, #2
 8001fe4:	d01a      	beq.n	800201c <HAL_PCD_EP_Open+0x66>
  {
    ep->data_pid_start = 0U;
  }

  __HAL_LOCK(hpcd);
 8001fe6:	f890 3228 	ldrb.w	r3, [r0, #552]	; 0x228
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d019      	beq.n	8002022 <HAL_PCD_EP_Open+0x6c>
 8001fee:	4605      	mov	r5, r0
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	f880 3228 	strb.w	r3, [r0, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001ff6:	4621      	mov	r1, r4
 8001ff8:	6800      	ldr	r0, [r0, #0]
 8001ffa:	f001 fe76 	bl	8003cea <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001ffe:	2000      	movs	r0, #0
 8002000:	f885 0228 	strb.w	r0, [r5, #552]	; 0x228

  return ret;
}
 8002004:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002006:	f001 0507 	and.w	r5, r1, #7
 800200a:	016d      	lsls	r5, r5, #5
 800200c:	f105 0428 	add.w	r4, r5, #40	; 0x28
 8002010:	4404      	add	r4, r0
    ep->is_in = 1U;
 8002012:	4405      	add	r5, r0
 8002014:	2601      	movs	r6, #1
 8002016:	f885 6029 	strb.w	r6, [r5, #41]	; 0x29
 800201a:	e7da      	b.n	8001fd2 <HAL_PCD_EP_Open+0x1c>
    ep->data_pid_start = 0U;
 800201c:	2300      	movs	r3, #0
 800201e:	7123      	strb	r3, [r4, #4]
 8002020:	e7e1      	b.n	8001fe6 <HAL_PCD_EP_Open+0x30>
  __HAL_LOCK(hpcd);
 8002022:	2002      	movs	r0, #2
 8002024:	e7ee      	b.n	8002004 <HAL_PCD_EP_Open+0x4e>

08002026 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002026:	b570      	push	{r4, r5, r6, lr}
 8002028:	f001 0507 	and.w	r5, r1, #7
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800202c:	016c      	lsls	r4, r5, #5
 800202e:	f504 7194 	add.w	r1, r4, #296	; 0x128
 8002032:	4401      	add	r1, r0

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002034:	4404      	add	r4, r0
 8002036:	f8c4 213c 	str.w	r2, [r4, #316]	; 0x13c
  ep->xfer_len = len;
 800203a:	f105 020a 	add.w	r2, r5, #10
 800203e:	0152      	lsls	r2, r2, #5
 8002040:	1886      	adds	r6, r0, r2
 8002042:	5083      	str	r3, [r0, r2]
  ep->xfer_count = 0U;
 8002044:	2300      	movs	r3, #0
 8002046:	6073      	str	r3, [r6, #4]
  ep->is_in = 0U;
 8002048:	f884 3129 	strb.w	r3, [r4, #297]	; 0x129
  ep->num = ep_addr & EP_ADDR_MSK;
 800204c:	f884 5128 	strb.w	r5, [r4, #296]	; 0x128

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002050:	b125      	cbz	r5, 800205c <HAL_PCD_EP_Receive+0x36>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002052:	6800      	ldr	r0, [r0, #0]
 8002054:	f002 f893 	bl	800417e <USB_EPStartXfer>
  }

  return HAL_OK;
}
 8002058:	2000      	movs	r0, #0
 800205a:	bd70      	pop	{r4, r5, r6, pc}
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800205c:	6800      	ldr	r0, [r0, #0]
 800205e:	f002 f88e 	bl	800417e <USB_EPStartXfer>
 8002062:	e7f9      	b.n	8002058 <HAL_PCD_EP_Receive+0x32>

08002064 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002064:	b570      	push	{r4, r5, r6, lr}
 8002066:	f001 0507 	and.w	r5, r1, #7
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800206a:	016c      	lsls	r4, r5, #5
 800206c:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8002070:	4401      	add	r1, r0

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002072:	4404      	add	r4, r0
 8002074:	63e2      	str	r2, [r4, #60]	; 0x3c
  ep->xfer_len = len;
 8002076:	1caa      	adds	r2, r5, #2
 8002078:	0152      	lsls	r2, r2, #5
 800207a:	1886      	adds	r6, r0, r2
 800207c:	5083      	str	r3, [r0, r2]
  ep->xfer_count = 0U;
 800207e:	2300      	movs	r3, #0
 8002080:	6073      	str	r3, [r6, #4]
  ep->is_in = 1U;
 8002082:	2301      	movs	r3, #1
 8002084:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
  ep->num = ep_addr & EP_ADDR_MSK;
 8002088:	f884 5028 	strb.w	r5, [r4, #40]	; 0x28

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800208c:	b125      	cbz	r5, 8002098 <HAL_PCD_EP_Transmit+0x34>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800208e:	6800      	ldr	r0, [r0, #0]
 8002090:	f002 f875 	bl	800417e <USB_EPStartXfer>
  }

  return HAL_OK;
}
 8002094:	2000      	movs	r0, #0
 8002096:	bd70      	pop	{r4, r5, r6, pc}
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002098:	6800      	ldr	r0, [r0, #0]
 800209a:	f002 f870 	bl	800417e <USB_EPStartXfer>
 800209e:	e7f9      	b.n	8002094 <HAL_PCD_EP_Transmit+0x30>

080020a0 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80020a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020a2:	4604      	mov	r4, r0
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80020a4:	6820      	ldr	r0, [r4, #0]
 80020a6:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 80020aa:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80020ae:	f000 81ad 	beq.w	800240c <PCD_EP_ISR_Handler+0x36c>
  {
    wIstr = hpcd->Instance->ISTR;
 80020b2:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 80020b6:	b29b      	uxth	r3, r3
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);

    if (epindex == 0U)
 80020b8:	f013 050f 	ands.w	r5, r3, #15
 80020bc:	f040 80cd 	bne.w	800225a <PCD_EP_ISR_Handler+0x1ba>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80020c0:	f013 0f10 	tst.w	r3, #16
 80020c4:	d058      	beq.n	8002178 <PCD_EP_ISR_Handler+0xd8>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80020c6:	8803      	ldrh	r3, [r0, #0]
 80020c8:	b29b      	uxth	r3, r3

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80020ca:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80020ce:	f040 8089 	bne.w	80021e4 <PCD_EP_ISR_Handler+0x144>
#else
          HAL_PCD_SetupStageCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80020d2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80020d6:	d0e5      	beq.n	80020a4 <PCD_EP_ISR_Handler+0x4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80020d8:	8803      	ldrh	r3, [r0, #0]
 80020da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020de:	051b      	lsls	r3, r3, #20
 80020e0:	0d1b      	lsrs	r3, r3, #20
 80020e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020e6:	8003      	strh	r3, [r0, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80020e8:	6820      	ldr	r0, [r4, #0]
 80020ea:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80020ee:	f894 2128 	ldrb.w	r2, [r4, #296]	; 0x128
 80020f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80020f6:	3306      	adds	r3, #6
 80020f8:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80020fc:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8002100:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002104:	f8c4 3144 	str.w	r3, [r4, #324]	; 0x144

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002108:	b18b      	cbz	r3, 800212e <PCD_EP_ISR_Handler+0x8e>
 800210a:	f8d4 113c 	ldr.w	r1, [r4, #316]	; 0x13c
 800210e:	b171      	cbz	r1, 800212e <PCD_EP_ISR_Handler+0x8e>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002110:	f8b4 212e 	ldrh.w	r2, [r4, #302]	; 0x12e
 8002114:	f002 f9c3 	bl	800449e <USB_ReadPMA>
                        ep->pmaadress, (uint16_t)ep->xfer_count);

            ep->xfer_buff += ep->xfer_count;
 8002118:	f8d4 2144 	ldr.w	r2, [r4, #324]	; 0x144
 800211c:	f8d4 313c 	ldr.w	r3, [r4, #316]	; 0x13c
 8002120:	4413      	add	r3, r2
 8002122:	f8c4 313c 	str.w	r3, [r4, #316]	; 0x13c

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002126:	2100      	movs	r1, #0
 8002128:	4620      	mov	r0, r4
 800212a:	f005 fcde 	bl	8007aea <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800212e:	6823      	ldr	r3, [r4, #0]
 8002130:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8002134:	4413      	add	r3, r2
 8002136:	f8d4 2138 	ldr.w	r2, [r4, #312]	; 0x138
 800213a:	2a00      	cmp	r2, #0
 800213c:	d174      	bne.n	8002228 <PCD_EP_ISR_Handler+0x188>
 800213e:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	; 0x40c
 8002142:	b292      	uxth	r2, r2
 8002144:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8002148:	b292      	uxth	r2, r2
 800214a:	f8a3 240c 	strh.w	r2, [r3, #1036]	; 0x40c
 800214e:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	; 0x40c
 8002152:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002156:	f8a3 240c 	strh.w	r2, [r3, #1036]	; 0x40c
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800215a:	6822      	ldr	r2, [r4, #0]
 800215c:	8813      	ldrh	r3, [r2, #0]
 800215e:	b29b      	uxth	r3, r3
 8002160:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002164:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002168:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800216c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002170:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002174:	8013      	strh	r3, [r2, #0]
 8002176:	e795      	b.n	80020a4 <PCD_EP_ISR_Handler+0x4>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002178:	8803      	ldrh	r3, [r0, #0]
 800217a:	b29b      	uxth	r3, r3
 800217c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002180:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002184:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002188:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800218c:	b29b      	uxth	r3, r3
 800218e:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002190:	6822      	ldr	r2, [r4, #0]
 8002192:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8002196:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 800219a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800219e:	3302      	adds	r3, #2
 80021a0:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 80021a4:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80021a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021ac:	6463      	str	r3, [r4, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 80021ae:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80021b0:	4413      	add	r3, r2
 80021b2:	63e3      	str	r3, [r4, #60]	; 0x3c
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80021b4:	2100      	movs	r1, #0
 80021b6:	4620      	mov	r0, r4
 80021b8:	f005 fca1 	bl	8007afe <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80021bc:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	f43f af6f 	beq.w	80020a4 <PCD_EP_ISR_Handler+0x4>
 80021c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	f47f af6b 	bne.w	80020a4 <PCD_EP_ISR_Handler+0x4>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80021ce:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80021d2:	6822      	ldr	r2, [r4, #0]
 80021d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021d8:	f8a2 304c 	strh.w	r3, [r2, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80021dc:	2300      	movs	r3, #0
 80021de:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 80021e2:	e75f      	b.n	80020a4 <PCD_EP_ISR_Handler+0x4>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80021e4:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80021e8:	f894 2128 	ldrb.w	r2, [r4, #296]	; 0x128
 80021ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80021f0:	3306      	adds	r3, #6
 80021f2:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80021f6:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80021fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021fe:	f8c4 3144 	str.w	r3, [r4, #324]	; 0x144
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002202:	f8b4 212e 	ldrh.w	r2, [r4, #302]	; 0x12e
 8002206:	f504 710c 	add.w	r1, r4, #560	; 0x230
 800220a:	f002 f948 	bl	800449e <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800220e:	6822      	ldr	r2, [r4, #0]
 8002210:	8813      	ldrh	r3, [r2, #0]
 8002212:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002216:	051b      	lsls	r3, r3, #20
 8002218:	0d1b      	lsrs	r3, r3, #20
 800221a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800221e:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8002220:	4620      	mov	r0, r4
 8002222:	f005 fc5a 	bl	8007ada <HAL_PCD_SetupStageCallback>
 8002226:	e73d      	b.n	80020a4 <PCD_EP_ISR_Handler+0x4>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002228:	2a3e      	cmp	r2, #62	; 0x3e
 800222a:	d809      	bhi.n	8002240 <PCD_EP_ISR_Handler+0x1a0>
 800222c:	0851      	lsrs	r1, r2, #1
 800222e:	f012 0f01 	tst.w	r2, #1
 8002232:	d000      	beq.n	8002236 <PCD_EP_ISR_Handler+0x196>
 8002234:	3101      	adds	r1, #1
 8002236:	0289      	lsls	r1, r1, #10
 8002238:	b289      	uxth	r1, r1
 800223a:	f8a3 140c 	strh.w	r1, [r3, #1036]	; 0x40c
 800223e:	e78c      	b.n	800215a <PCD_EP_ISR_Handler+0xba>
 8002240:	0951      	lsrs	r1, r2, #5
 8002242:	f012 0f1f 	tst.w	r2, #31
 8002246:	d100      	bne.n	800224a <PCD_EP_ISR_Handler+0x1aa>
 8002248:	3901      	subs	r1, #1
 800224a:	ea6f 62c1 	mvn.w	r2, r1, lsl #27
 800224e:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8002252:	b292      	uxth	r2, r2
 8002254:	f8a3 240c 	strh.w	r2, [r3, #1036]	; 0x40c
 8002258:	e77f      	b.n	800215a <PCD_EP_ISR_Handler+0xba>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800225a:	f830 6025 	ldrh.w	r6, [r0, r5, lsl #2]
 800225e:	b2b6      	uxth	r6, r6
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002260:	f416 4f00 	tst.w	r6, #32768	; 0x8000
 8002264:	d133      	bne.n	80022ce <PCD_EP_ISR_Handler+0x22e>
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002266:	f016 0f80 	tst.w	r6, #128	; 0x80
 800226a:	f43f af1b 	beq.w	80020a4 <PCD_EP_ISR_Handler+0x4>
      {
        ep = &hpcd->IN_ep[epindex];

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800226e:	6822      	ldr	r2, [r4, #0]
 8002270:	f832 3025 	ldrh.w	r3, [r2, r5, lsl #2]
 8002274:	b29b      	uxth	r3, r3
 8002276:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800227a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800227e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002282:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002286:	b29b      	uxth	r3, r3
 8002288:	f822 3025 	strh.w	r3, [r2, r5, lsl #2]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800228c:	6822      	ldr	r2, [r4, #0]
 800228e:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8002292:	eb04 1045 	add.w	r0, r4, r5, lsl #5
 8002296:	f890 1028 	ldrb.w	r1, [r0, #40]	; 0x28
 800229a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800229e:	3302      	adds	r3, #2
 80022a0:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 80022a4:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 80022a8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80022ac:	1cab      	adds	r3, r5, #2
 80022ae:	015b      	lsls	r3, r3, #5
 80022b0:	18e1      	adds	r1, r4, r3
 80022b2:	604a      	str	r2, [r1, #4]
        ep->xfer_buff += ep->xfer_count;
 80022b4:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80022b6:	440a      	add	r2, r1
 80022b8:	63c2      	str	r2, [r0, #60]	; 0x3c

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 80022ba:	58e3      	ldr	r3, [r4, r3]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	f040 809d 	bne.w	80023fc <PCD_EP_ISR_Handler+0x35c>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80022c2:	f890 1028 	ldrb.w	r1, [r0, #40]	; 0x28
 80022c6:	4620      	mov	r0, r4
 80022c8:	f005 fc19 	bl	8007afe <HAL_PCD_DataInStageCallback>
 80022cc:	e6ea      	b.n	80020a4 <PCD_EP_ISR_Handler+0x4>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80022ce:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
 80022d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022d6:	051b      	lsls	r3, r3, #20
 80022d8:	0d1b      	lsrs	r3, r3, #20
 80022da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022de:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0U)
 80022e2:	eb04 1345 	add.w	r3, r4, r5, lsl #5
 80022e6:	f893 3134 	ldrb.w	r3, [r3, #308]	; 0x134
 80022ea:	b9d3      	cbnz	r3, 8002322 <PCD_EP_ISR_Handler+0x282>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80022ec:	6820      	ldr	r0, [r4, #0]
 80022ee:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80022f2:	eb04 1245 	add.w	r2, r4, r5, lsl #5
 80022f6:	f892 2128 	ldrb.w	r2, [r2, #296]	; 0x128
 80022fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80022fe:	3306      	adds	r3, #6
 8002300:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002304:	f8b3 7400 	ldrh.w	r7, [r3, #1024]	; 0x400
 8002308:	f3c7 0709 	ubfx	r7, r7, #0, #10
          if (count != 0U)
 800230c:	b38f      	cbz	r7, 8002372 <PCD_EP_ISR_Handler+0x2d2>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800230e:	eb04 1145 	add.w	r1, r4, r5, lsl #5
 8002312:	463b      	mov	r3, r7
 8002314:	f8b1 212e 	ldrh.w	r2, [r1, #302]	; 0x12e
 8002318:	f8d1 113c 	ldr.w	r1, [r1, #316]	; 0x13c
 800231c:	f002 f8bf 	bl	800449e <USB_ReadPMA>
 8002320:	e027      	b.n	8002372 <PCD_EP_ISR_Handler+0x2d2>
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002322:	6820      	ldr	r0, [r4, #0]
 8002324:	eb04 1345 	add.w	r3, r4, r5, lsl #5
 8002328:	f893 2128 	ldrb.w	r2, [r3, #296]	; 0x128
 800232c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002330:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8002334:	d043      	beq.n	80023be <PCD_EP_ISR_Handler+0x31e>
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002336:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 800233a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800233e:	3302      	adds	r3, #2
 8002340:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002344:	f8b3 7400 	ldrh.w	r7, [r3, #1024]	; 0x400
 8002348:	f3c7 0709 	ubfx	r7, r7, #0, #10
            if (count != 0U)
 800234c:	bb6f      	cbnz	r7, 80023aa <PCD_EP_ISR_Handler+0x30a>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800234e:	6822      	ldr	r2, [r4, #0]
 8002350:	eb04 1345 	add.w	r3, r4, r5, lsl #5
 8002354:	f893 1128 	ldrb.w	r1, [r3, #296]	; 0x128
 8002358:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 800235c:	b29b      	uxth	r3, r3
 800235e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002362:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002366:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800236a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800236e:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
        ep->xfer_count += count;
 8002372:	f105 030a 	add.w	r3, r5, #10
 8002376:	015b      	lsls	r3, r3, #5
 8002378:	18e1      	adds	r1, r4, r3
 800237a:	684a      	ldr	r2, [r1, #4]
 800237c:	443a      	add	r2, r7
 800237e:	604a      	str	r2, [r1, #4]
        ep->xfer_buff += count;
 8002380:	eb04 1145 	add.w	r1, r4, r5, lsl #5
 8002384:	f8d1 213c 	ldr.w	r2, [r1, #316]	; 0x13c
 8002388:	443a      	add	r2, r7
 800238a:	f8c1 213c 	str.w	r2, [r1, #316]	; 0x13c
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800238e:	58e3      	ldr	r3, [r4, r3]
 8002390:	b11b      	cbz	r3, 800239a <PCD_EP_ISR_Handler+0x2fa>
 8002392:	f8d1 1138 	ldr.w	r1, [r1, #312]	; 0x138
 8002396:	428f      	cmp	r7, r1
 8002398:	d228      	bcs.n	80023ec <PCD_EP_ISR_Handler+0x34c>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800239a:	eb04 1345 	add.w	r3, r4, r5, lsl #5
 800239e:	f893 1128 	ldrb.w	r1, [r3, #296]	; 0x128
 80023a2:	4620      	mov	r0, r4
 80023a4:	f005 fba1 	bl	8007aea <HAL_PCD_DataOutStageCallback>
 80023a8:	e75d      	b.n	8002266 <PCD_EP_ISR_Handler+0x1c6>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80023aa:	eb04 1145 	add.w	r1, r4, r5, lsl #5
 80023ae:	463b      	mov	r3, r7
 80023b0:	f8b1 2130 	ldrh.w	r2, [r1, #304]	; 0x130
 80023b4:	f8d1 113c 	ldr.w	r1, [r1, #316]	; 0x13c
 80023b8:	f002 f871 	bl	800449e <USB_ReadPMA>
 80023bc:	e7c7      	b.n	800234e <PCD_EP_ISR_Handler+0x2ae>
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80023be:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80023c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80023c6:	3306      	adds	r3, #6
 80023c8:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80023cc:	f8b3 7400 	ldrh.w	r7, [r3, #1024]	; 0x400
 80023d0:	f3c7 0709 	ubfx	r7, r7, #0, #10
            if (count != 0U)
 80023d4:	2f00      	cmp	r7, #0
 80023d6:	d0ba      	beq.n	800234e <PCD_EP_ISR_Handler+0x2ae>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80023d8:	eb04 1145 	add.w	r1, r4, r5, lsl #5
 80023dc:	463b      	mov	r3, r7
 80023de:	f8b1 2132 	ldrh.w	r2, [r1, #306]	; 0x132
 80023e2:	f8d1 113c 	ldr.w	r1, [r1, #316]	; 0x13c
 80023e6:	f002 f85a 	bl	800449e <USB_ReadPMA>
 80023ea:	e7b0      	b.n	800234e <PCD_EP_ISR_Handler+0x2ae>
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80023ec:	eb04 1145 	add.w	r1, r4, r5, lsl #5
 80023f0:	f891 1128 	ldrb.w	r1, [r1, #296]	; 0x128
 80023f4:	4620      	mov	r0, r4
 80023f6:	f7ff fe16 	bl	8002026 <HAL_PCD_EP_Receive>
 80023fa:	e734      	b.n	8002266 <PCD_EP_ISR_Handler+0x1c6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80023fc:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 8002400:	f895 1028 	ldrb.w	r1, [r5, #40]	; 0x28
 8002404:	4620      	mov	r0, r4
 8002406:	f7ff fe2d 	bl	8002064 <HAL_PCD_EP_Transmit>
 800240a:	e64b      	b.n	80020a4 <PCD_EP_ISR_Handler+0x4>
        }
      }
    }
  }
  return HAL_OK;
}
 800240c:	2000      	movs	r0, #0
 800240e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002410 <HAL_PCD_IRQHandler>:
{
 8002410:	b510      	push	{r4, lr}
 8002412:	4604      	mov	r4, r0
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8002414:	6800      	ldr	r0, [r0, #0]
 8002416:	f001 fe98 	bl	800414a <USB_ReadInterrupts>
 800241a:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 800241e:	d145      	bne.n	80024ac <HAL_PCD_IRQHandler+0x9c>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8002420:	6820      	ldr	r0, [r4, #0]
 8002422:	f001 fe92 	bl	800414a <USB_ReadInterrupts>
 8002426:	f410 6f80 	tst.w	r0, #1024	; 0x400
 800242a:	d143      	bne.n	80024b4 <HAL_PCD_IRQHandler+0xa4>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800242c:	6820      	ldr	r0, [r4, #0]
 800242e:	f001 fe8c 	bl	800414a <USB_ReadInterrupts>
 8002432:	f410 4f80 	tst.w	r0, #16384	; 0x4000
 8002436:	d008      	beq.n	800244a <HAL_PCD_IRQHandler+0x3a>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002438:	6822      	ldr	r2, [r4, #0]
 800243a:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800243e:	b29b      	uxth	r3, r3
 8002440:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002444:	b29b      	uxth	r3, r3
 8002446:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 800244a:	6820      	ldr	r0, [r4, #0]
 800244c:	f001 fe7d 	bl	800414a <USB_ReadInterrupts>
 8002450:	f410 5f00 	tst.w	r0, #8192	; 0x2000
 8002454:	d008      	beq.n	8002468 <HAL_PCD_IRQHandler+0x58>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002456:	6822      	ldr	r2, [r4, #0]
 8002458:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800245c:	b29b      	uxth	r3, r3
 800245e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002462:	b29b      	uxth	r3, r3
 8002464:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8002468:	6820      	ldr	r0, [r4, #0]
 800246a:	f001 fe6e 	bl	800414a <USB_ReadInterrupts>
 800246e:	f410 5f80 	tst.w	r0, #4096	; 0x1000
 8002472:	d130      	bne.n	80024d6 <HAL_PCD_IRQHandler+0xc6>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8002474:	6820      	ldr	r0, [r4, #0]
 8002476:	f001 fe68 	bl	800414a <USB_ReadInterrupts>
 800247a:	f410 6f00 	tst.w	r0, #2048	; 0x800
 800247e:	d149      	bne.n	8002514 <HAL_PCD_IRQHandler+0x104>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8002480:	6820      	ldr	r0, [r4, #0]
 8002482:	f001 fe62 	bl	800414a <USB_ReadInterrupts>
 8002486:	f410 7f00 	tst.w	r0, #512	; 0x200
 800248a:	d16d      	bne.n	8002568 <HAL_PCD_IRQHandler+0x158>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 800248c:	6820      	ldr	r0, [r4, #0]
 800248e:	f001 fe5c 	bl	800414a <USB_ReadInterrupts>
 8002492:	f410 7f80 	tst.w	r0, #256	; 0x100
 8002496:	d008      	beq.n	80024aa <HAL_PCD_IRQHandler+0x9a>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002498:	6822      	ldr	r2, [r4, #0]
 800249a:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800249e:	b29b      	uxth	r3, r3
 80024a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
}
 80024aa:	bd10      	pop	{r4, pc}
    (void)PCD_EP_ISR_Handler(hpcd);
 80024ac:	4620      	mov	r0, r4
 80024ae:	f7ff fdf7 	bl	80020a0 <PCD_EP_ISR_Handler>
 80024b2:	e7b5      	b.n	8002420 <HAL_PCD_IRQHandler+0x10>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80024b4:	6822      	ldr	r2, [r4, #0]
 80024b6:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80024c0:	b29b      	uxth	r3, r3
 80024c2:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 80024c6:	4620      	mov	r0, r4
 80024c8:	f005 fb28 	bl	8007b1c <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80024cc:	2100      	movs	r1, #0
 80024ce:	4620      	mov	r0, r4
 80024d0:	f7ff fd5d 	bl	8001f8e <HAL_PCD_SetAddress>
 80024d4:	e7aa      	b.n	800242c <HAL_PCD_IRQHandler+0x1c>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80024d6:	6822      	ldr	r2, [r4, #0]
 80024d8:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 80024dc:	b29b      	uxth	r3, r3
 80024de:	f023 0304 	bic.w	r3, r3, #4
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80024e8:	6822      	ldr	r2, [r4, #0]
 80024ea:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	f023 0308 	bic.w	r3, r3, #8
 80024f4:	b29b      	uxth	r3, r3
 80024f6:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    HAL_PCD_ResumeCallback(hpcd);
 80024fa:	4620      	mov	r0, r4
 80024fc:	f005 fb30 	bl	8007b60 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002500:	6822      	ldr	r2, [r4, #0]
 8002502:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002506:	b29b      	uxth	r3, r3
 8002508:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800250c:	b29b      	uxth	r3, r3
 800250e:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
 8002512:	e7af      	b.n	8002474 <HAL_PCD_IRQHandler+0x64>
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8002514:	6822      	ldr	r2, [r4, #0]
 8002516:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 800251a:	f043 0308 	orr.w	r3, r3, #8
 800251e:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002522:	6822      	ldr	r2, [r4, #0]
 8002524:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002528:	b29b      	uxth	r3, r3
 800252a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800252e:	b29b      	uxth	r3, r3
 8002530:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8002534:	6822      	ldr	r2, [r4, #0]
 8002536:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 800253a:	f043 0304 	orr.w	r3, r3, #4
 800253e:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8002542:	6820      	ldr	r0, [r4, #0]
 8002544:	f001 fe01 	bl	800414a <USB_ReadInterrupts>
 8002548:	f410 5f80 	tst.w	r0, #4096	; 0x1000
 800254c:	d008      	beq.n	8002560 <HAL_PCD_IRQHandler+0x150>
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800254e:	6822      	ldr	r2, [r4, #0]
 8002550:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002554:	b29b      	uxth	r3, r3
 8002556:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800255a:	b29b      	uxth	r3, r3
 800255c:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SuspendCallback(hpcd);
 8002560:	4620      	mov	r0, r4
 8002562:	f005 faed 	bl	8007b40 <HAL_PCD_SuspendCallback>
 8002566:	e78b      	b.n	8002480 <HAL_PCD_IRQHandler+0x70>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002568:	6822      	ldr	r2, [r4, #0]
 800256a:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800256e:	b29b      	uxth	r3, r3
 8002570:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002574:	b29b      	uxth	r3, r3
 8002576:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 800257a:	4620      	mov	r0, r4
 800257c:	f005 fac8 	bl	8007b10 <HAL_PCD_SOFCallback>
 8002580:	e784      	b.n	800248c <HAL_PCD_IRQHandler+0x7c>

08002582 <HAL_PCD_EP_SetStall>:
{
 8002582:	b538      	push	{r3, r4, r5, lr}
 8002584:	f001 0507 	and.w	r5, r1, #7
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002588:	6843      	ldr	r3, [r0, #4]
 800258a:	429d      	cmp	r5, r3
 800258c:	d82c      	bhi.n	80025e8 <HAL_PCD_EP_SetStall+0x66>
  if ((0x80U & ep_addr) == 0x80U)
 800258e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002592:	d11a      	bne.n	80025ca <HAL_PCD_EP_SetStall+0x48>
    ep = &hpcd->OUT_ep[ep_addr];
 8002594:	014b      	lsls	r3, r1, #5
 8002596:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800259a:	4401      	add	r1, r0
    ep->is_in = 0U;
 800259c:	4403      	add	r3, r0
 800259e:	2200      	movs	r2, #0
 80025a0:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
  ep->is_stall = 1U;
 80025a4:	2301      	movs	r3, #1
 80025a6:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80025a8:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 80025aa:	f890 3228 	ldrb.w	r3, [r0, #552]	; 0x228
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d01c      	beq.n	80025ec <HAL_PCD_EP_SetStall+0x6a>
 80025b2:	4604      	mov	r4, r0
 80025b4:	2301      	movs	r3, #1
 80025b6:	f880 3228 	strb.w	r3, [r0, #552]	; 0x228
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80025ba:	6800      	ldr	r0, [r0, #0]
 80025bc:	f001 fd49 	bl	8004052 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80025c0:	b165      	cbz	r5, 80025dc <HAL_PCD_EP_SetStall+0x5a>
  __HAL_UNLOCK(hpcd);
 80025c2:	2000      	movs	r0, #0
 80025c4:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228
  return HAL_OK;
 80025c8:	e00f      	b.n	80025ea <HAL_PCD_EP_SetStall+0x68>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80025ca:	016b      	lsls	r3, r5, #5
 80025cc:	f103 0128 	add.w	r1, r3, #40	; 0x28
 80025d0:	4401      	add	r1, r0
    ep->is_in = 1U;
 80025d2:	4403      	add	r3, r0
 80025d4:	2201      	movs	r2, #1
 80025d6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 80025da:	e7e3      	b.n	80025a4 <HAL_PCD_EP_SetStall+0x22>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80025dc:	f504 710c 	add.w	r1, r4, #560	; 0x230
 80025e0:	6820      	ldr	r0, [r4, #0]
 80025e2:	f001 fdb5 	bl	8004150 <USB_EP0_OutStart>
 80025e6:	e7ec      	b.n	80025c2 <HAL_PCD_EP_SetStall+0x40>
    return HAL_ERROR;
 80025e8:	2001      	movs	r0, #1
}
 80025ea:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 80025ec:	2002      	movs	r0, #2
 80025ee:	e7fc      	b.n	80025ea <HAL_PCD_EP_SetStall+0x68>

080025f0 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80025f0:	f001 020f 	and.w	r2, r1, #15
 80025f4:	6843      	ldr	r3, [r0, #4]
 80025f6:	429a      	cmp	r2, r3
 80025f8:	d82d      	bhi.n	8002656 <HAL_PCD_EP_ClrStall+0x66>
{
 80025fa:	b510      	push	{r4, lr}
  if ((0x80U & ep_addr) == 0x80U)
 80025fc:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002600:	d11e      	bne.n	8002640 <HAL_PCD_EP_ClrStall+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002602:	f001 0307 	and.w	r3, r1, #7
 8002606:	015b      	lsls	r3, r3, #5
 8002608:	f503 7294 	add.w	r2, r3, #296	; 0x128
 800260c:	4402      	add	r2, r0
    ep->is_in = 0U;
 800260e:	4403      	add	r3, r0
 8002610:	2400      	movs	r4, #0
 8002612:	f883 4129 	strb.w	r4, [r3, #297]	; 0x129
  ep->is_stall = 0U;
 8002616:	2300      	movs	r3, #0
 8002618:	7093      	strb	r3, [r2, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800261a:	f001 0307 	and.w	r3, r1, #7
 800261e:	7013      	strb	r3, [r2, #0]
  __HAL_LOCK(hpcd);
 8002620:	f890 3228 	ldrb.w	r3, [r0, #552]	; 0x228
 8002624:	2b01      	cmp	r3, #1
 8002626:	d018      	beq.n	800265a <HAL_PCD_EP_ClrStall+0x6a>
 8002628:	4604      	mov	r4, r0
 800262a:	2301      	movs	r3, #1
 800262c:	f880 3228 	strb.w	r3, [r0, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002630:	4611      	mov	r1, r2
 8002632:	6800      	ldr	r0, [r0, #0]
 8002634:	f001 fd32 	bl	800409c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002638:	2000      	movs	r0, #0
 800263a:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228
}
 800263e:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002640:	f001 0307 	and.w	r3, r1, #7
 8002644:	015b      	lsls	r3, r3, #5
 8002646:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800264a:	4402      	add	r2, r0
    ep->is_in = 1U;
 800264c:	4403      	add	r3, r0
 800264e:	2401      	movs	r4, #1
 8002650:	f883 4029 	strb.w	r4, [r3, #41]	; 0x29
 8002654:	e7df      	b.n	8002616 <HAL_PCD_EP_ClrStall+0x26>
    return HAL_ERROR;
 8002656:	2001      	movs	r0, #1
}
 8002658:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 800265a:	2002      	movs	r0, #2
 800265c:	e7ef      	b.n	800263e <HAL_PCD_EP_ClrStall+0x4e>
	...

08002660 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002660:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002662:	4b08      	ldr	r3, [pc, #32]	; (8002684 <RCC_Delay+0x24>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a08      	ldr	r2, [pc, #32]	; (8002688 <RCC_Delay+0x28>)
 8002668:	fba2 2303 	umull	r2, r3, r2, r3
 800266c:	0a5b      	lsrs	r3, r3, #9
 800266e:	fb00 f003 	mul.w	r0, r0, r3
 8002672:	9001      	str	r0, [sp, #4]
  do
  {
    __NOP();
 8002674:	bf00      	nop
  }
  while (Delay --);
 8002676:	9b01      	ldr	r3, [sp, #4]
 8002678:	1e5a      	subs	r2, r3, #1
 800267a:	9201      	str	r2, [sp, #4]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d1f9      	bne.n	8002674 <RCC_Delay+0x14>
}
 8002680:	b002      	add	sp, #8
 8002682:	4770      	bx	lr
 8002684:	20000074 	.word	0x20000074
 8002688:	10624dd3 	.word	0x10624dd3

0800268c <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 800268c:	2800      	cmp	r0, #0
 800268e:	f000 81f5 	beq.w	8002a7c <HAL_RCC_OscConfig+0x3f0>
{
 8002692:	b570      	push	{r4, r5, r6, lr}
 8002694:	b082      	sub	sp, #8
 8002696:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002698:	6803      	ldr	r3, [r0, #0]
 800269a:	f013 0f01 	tst.w	r3, #1
 800269e:	d02c      	beq.n	80026fa <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80026a0:	4bab      	ldr	r3, [pc, #684]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f003 030c 	and.w	r3, r3, #12
 80026a8:	2b04      	cmp	r3, #4
 80026aa:	d01d      	beq.n	80026e8 <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026ac:	4ba8      	ldr	r3, [pc, #672]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f003 030c 	and.w	r3, r3, #12
 80026b4:	2b08      	cmp	r3, #8
 80026b6:	d012      	beq.n	80026de <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026b8:	6863      	ldr	r3, [r4, #4]
 80026ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026be:	d041      	beq.n	8002744 <HAL_RCC_OscConfig+0xb8>
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d155      	bne.n	8002770 <HAL_RCC_OscConfig+0xe4>
 80026c4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80026c8:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80026d2:	601a      	str	r2, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80026da:	601a      	str	r2, [r3, #0]
 80026dc:	e037      	b.n	800274e <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026de:	4b9c      	ldr	r3, [pc, #624]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80026e6:	d0e7      	beq.n	80026b8 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026e8:	4b99      	ldr	r3, [pc, #612]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80026f0:	d003      	beq.n	80026fa <HAL_RCC_OscConfig+0x6e>
 80026f2:	6863      	ldr	r3, [r4, #4]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	f000 81c3 	beq.w	8002a80 <HAL_RCC_OscConfig+0x3f4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026fa:	6823      	ldr	r3, [r4, #0]
 80026fc:	f013 0f02 	tst.w	r3, #2
 8002700:	d076      	beq.n	80027f0 <HAL_RCC_OscConfig+0x164>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002702:	4b93      	ldr	r3, [pc, #588]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f013 0f0c 	tst.w	r3, #12
 800270a:	d05f      	beq.n	80027cc <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800270c:	4b90      	ldr	r3, [pc, #576]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f003 030c 	and.w	r3, r3, #12
 8002714:	2b08      	cmp	r3, #8
 8002716:	d054      	beq.n	80027c2 <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002718:	6923      	ldr	r3, [r4, #16]
 800271a:	2b00      	cmp	r3, #0
 800271c:	f000 808a 	beq.w	8002834 <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 8002720:	4b8c      	ldr	r3, [pc, #560]	; (8002954 <HAL_RCC_OscConfig+0x2c8>)
 8002722:	2201      	movs	r2, #1
 8002724:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002726:	f7fe fd5d 	bl	80011e4 <HAL_GetTick>
 800272a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800272c:	4b88      	ldr	r3, [pc, #544]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f013 0f02 	tst.w	r3, #2
 8002734:	d175      	bne.n	8002822 <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002736:	f7fe fd55 	bl	80011e4 <HAL_GetTick>
 800273a:	1b40      	subs	r0, r0, r5
 800273c:	2802      	cmp	r0, #2
 800273e:	d9f5      	bls.n	800272c <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 8002740:	2003      	movs	r0, #3
 8002742:	e1a0      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002744:	4a82      	ldr	r2, [pc, #520]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 8002746:	6813      	ldr	r3, [r2, #0]
 8002748:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800274c:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800274e:	6863      	ldr	r3, [r4, #4]
 8002750:	b343      	cbz	r3, 80027a4 <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 8002752:	f7fe fd47 	bl	80011e4 <HAL_GetTick>
 8002756:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002758:	4b7d      	ldr	r3, [pc, #500]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002760:	d1cb      	bne.n	80026fa <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002762:	f7fe fd3f 	bl	80011e4 <HAL_GetTick>
 8002766:	1b40      	subs	r0, r0, r5
 8002768:	2864      	cmp	r0, #100	; 0x64
 800276a:	d9f5      	bls.n	8002758 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 800276c:	2003      	movs	r0, #3
 800276e:	e18a      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002770:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002774:	d009      	beq.n	800278a <HAL_RCC_OscConfig+0xfe>
 8002776:	4b76      	ldr	r3, [pc, #472]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800277e:	601a      	str	r2, [r3, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002786:	601a      	str	r2, [r3, #0]
 8002788:	e7e1      	b.n	800274e <HAL_RCC_OscConfig+0xc2>
 800278a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800278e:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002798:	601a      	str	r2, [r3, #0]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80027a0:	601a      	str	r2, [r3, #0]
 80027a2:	e7d4      	b.n	800274e <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 80027a4:	f7fe fd1e 	bl	80011e4 <HAL_GetTick>
 80027a8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027aa:	4b69      	ldr	r3, [pc, #420]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80027b2:	d0a2      	beq.n	80026fa <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027b4:	f7fe fd16 	bl	80011e4 <HAL_GetTick>
 80027b8:	1b40      	subs	r0, r0, r5
 80027ba:	2864      	cmp	r0, #100	; 0x64
 80027bc:	d9f5      	bls.n	80027aa <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 80027be:	2003      	movs	r0, #3
 80027c0:	e161      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80027c2:	4b63      	ldr	r3, [pc, #396]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80027ca:	d1a5      	bne.n	8002718 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027cc:	4b60      	ldr	r3, [pc, #384]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f013 0f02 	tst.w	r3, #2
 80027d4:	d004      	beq.n	80027e0 <HAL_RCC_OscConfig+0x154>
 80027d6:	6923      	ldr	r3, [r4, #16]
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d001      	beq.n	80027e0 <HAL_RCC_OscConfig+0x154>
        return HAL_ERROR;
 80027dc:	2001      	movs	r0, #1
 80027de:	e152      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027e0:	4a5b      	ldr	r2, [pc, #364]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 80027e2:	6813      	ldr	r3, [r2, #0]
 80027e4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80027e8:	6961      	ldr	r1, [r4, #20]
 80027ea:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80027ee:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027f0:	6823      	ldr	r3, [r4, #0]
 80027f2:	f013 0f08 	tst.w	r3, #8
 80027f6:	d032      	beq.n	800285e <HAL_RCC_OscConfig+0x1d2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027f8:	69a3      	ldr	r3, [r4, #24]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d05b      	beq.n	80028b6 <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_LSI_ENABLE();
 80027fe:	4b56      	ldr	r3, [pc, #344]	; (8002958 <HAL_RCC_OscConfig+0x2cc>)
 8002800:	2201      	movs	r2, #1
 8002802:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002804:	f7fe fcee 	bl	80011e4 <HAL_GetTick>
 8002808:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800280a:	4b51      	ldr	r3, [pc, #324]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 800280c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800280e:	f013 0f02 	tst.w	r3, #2
 8002812:	d121      	bne.n	8002858 <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002814:	f7fe fce6 	bl	80011e4 <HAL_GetTick>
 8002818:	1b40      	subs	r0, r0, r5
 800281a:	2802      	cmp	r0, #2
 800281c:	d9f5      	bls.n	800280a <HAL_RCC_OscConfig+0x17e>
          return HAL_TIMEOUT;
 800281e:	2003      	movs	r0, #3
 8002820:	e131      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002822:	4a4b      	ldr	r2, [pc, #300]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 8002824:	6813      	ldr	r3, [r2, #0]
 8002826:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800282a:	6961      	ldr	r1, [r4, #20]
 800282c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002830:	6013      	str	r3, [r2, #0]
 8002832:	e7dd      	b.n	80027f0 <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_HSI_DISABLE();
 8002834:	4b47      	ldr	r3, [pc, #284]	; (8002954 <HAL_RCC_OscConfig+0x2c8>)
 8002836:	2200      	movs	r2, #0
 8002838:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800283a:	f7fe fcd3 	bl	80011e4 <HAL_GetTick>
 800283e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002840:	4b43      	ldr	r3, [pc, #268]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f013 0f02 	tst.w	r3, #2
 8002848:	d0d2      	beq.n	80027f0 <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800284a:	f7fe fccb 	bl	80011e4 <HAL_GetTick>
 800284e:	1b40      	subs	r0, r0, r5
 8002850:	2802      	cmp	r0, #2
 8002852:	d9f5      	bls.n	8002840 <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 8002854:	2003      	movs	r0, #3
 8002856:	e116      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
      RCC_Delay(1);
 8002858:	2001      	movs	r0, #1
 800285a:	f7ff ff01 	bl	8002660 <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800285e:	6823      	ldr	r3, [r4, #0]
 8002860:	f013 0f04 	tst.w	r3, #4
 8002864:	f000 8098 	beq.w	8002998 <HAL_RCC_OscConfig+0x30c>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002868:	4b39      	ldr	r3, [pc, #228]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 800286a:	69db      	ldr	r3, [r3, #28]
 800286c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002870:	d133      	bne.n	80028da <HAL_RCC_OscConfig+0x24e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002872:	4b37      	ldr	r3, [pc, #220]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 8002874:	69da      	ldr	r2, [r3, #28]
 8002876:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800287a:	61da      	str	r2, [r3, #28]
 800287c:	69db      	ldr	r3, [r3, #28]
 800287e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002882:	9301      	str	r3, [sp, #4]
 8002884:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002886:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002888:	4b34      	ldr	r3, [pc, #208]	; (800295c <HAL_RCC_OscConfig+0x2d0>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002890:	d025      	beq.n	80028de <HAL_RCC_OscConfig+0x252>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002892:	68e3      	ldr	r3, [r4, #12]
 8002894:	2b01      	cmp	r3, #1
 8002896:	d036      	beq.n	8002906 <HAL_RCC_OscConfig+0x27a>
 8002898:	2b00      	cmp	r3, #0
 800289a:	d14c      	bne.n	8002936 <HAL_RCC_OscConfig+0x2aa>
 800289c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80028a0:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80028a4:	6a1a      	ldr	r2, [r3, #32]
 80028a6:	f022 0201 	bic.w	r2, r2, #1
 80028aa:	621a      	str	r2, [r3, #32]
 80028ac:	6a1a      	ldr	r2, [r3, #32]
 80028ae:	f022 0204 	bic.w	r2, r2, #4
 80028b2:	621a      	str	r2, [r3, #32]
 80028b4:	e02c      	b.n	8002910 <HAL_RCC_OscConfig+0x284>
      __HAL_RCC_LSI_DISABLE();
 80028b6:	4b28      	ldr	r3, [pc, #160]	; (8002958 <HAL_RCC_OscConfig+0x2cc>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80028bc:	f7fe fc92 	bl	80011e4 <HAL_GetTick>
 80028c0:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028c2:	4b23      	ldr	r3, [pc, #140]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 80028c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c6:	f013 0f02 	tst.w	r3, #2
 80028ca:	d0c8      	beq.n	800285e <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028cc:	f7fe fc8a 	bl	80011e4 <HAL_GetTick>
 80028d0:	1b40      	subs	r0, r0, r5
 80028d2:	2802      	cmp	r0, #2
 80028d4:	d9f5      	bls.n	80028c2 <HAL_RCC_OscConfig+0x236>
          return HAL_TIMEOUT;
 80028d6:	2003      	movs	r0, #3
 80028d8:	e0d5      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
    FlagStatus       pwrclkchanged = RESET;
 80028da:	2500      	movs	r5, #0
 80028dc:	e7d4      	b.n	8002888 <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028de:	4a1f      	ldr	r2, [pc, #124]	; (800295c <HAL_RCC_OscConfig+0x2d0>)
 80028e0:	6813      	ldr	r3, [r2, #0]
 80028e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028e6:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80028e8:	f7fe fc7c 	bl	80011e4 <HAL_GetTick>
 80028ec:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ee:	4b1b      	ldr	r3, [pc, #108]	; (800295c <HAL_RCC_OscConfig+0x2d0>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f413 7f80 	tst.w	r3, #256	; 0x100
 80028f6:	d1cc      	bne.n	8002892 <HAL_RCC_OscConfig+0x206>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028f8:	f7fe fc74 	bl	80011e4 <HAL_GetTick>
 80028fc:	1b80      	subs	r0, r0, r6
 80028fe:	2864      	cmp	r0, #100	; 0x64
 8002900:	d9f5      	bls.n	80028ee <HAL_RCC_OscConfig+0x262>
          return HAL_TIMEOUT;
 8002902:	2003      	movs	r0, #3
 8002904:	e0bf      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002906:	4a12      	ldr	r2, [pc, #72]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 8002908:	6a13      	ldr	r3, [r2, #32]
 800290a:	f043 0301 	orr.w	r3, r3, #1
 800290e:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002910:	68e3      	ldr	r3, [r4, #12]
 8002912:	b37b      	cbz	r3, 8002974 <HAL_RCC_OscConfig+0x2e8>
      tickstart = HAL_GetTick();
 8002914:	f7fe fc66 	bl	80011e4 <HAL_GetTick>
 8002918:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800291a:	4b0d      	ldr	r3, [pc, #52]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 800291c:	6a1b      	ldr	r3, [r3, #32]
 800291e:	f013 0f02 	tst.w	r3, #2
 8002922:	d138      	bne.n	8002996 <HAL_RCC_OscConfig+0x30a>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002924:	f7fe fc5e 	bl	80011e4 <HAL_GetTick>
 8002928:	1b80      	subs	r0, r0, r6
 800292a:	f241 3388 	movw	r3, #5000	; 0x1388
 800292e:	4298      	cmp	r0, r3
 8002930:	d9f3      	bls.n	800291a <HAL_RCC_OscConfig+0x28e>
          return HAL_TIMEOUT;
 8002932:	2003      	movs	r0, #3
 8002934:	e0a7      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002936:	2b05      	cmp	r3, #5
 8002938:	d012      	beq.n	8002960 <HAL_RCC_OscConfig+0x2d4>
 800293a:	4b05      	ldr	r3, [pc, #20]	; (8002950 <HAL_RCC_OscConfig+0x2c4>)
 800293c:	6a1a      	ldr	r2, [r3, #32]
 800293e:	f022 0201 	bic.w	r2, r2, #1
 8002942:	621a      	str	r2, [r3, #32]
 8002944:	6a1a      	ldr	r2, [r3, #32]
 8002946:	f022 0204 	bic.w	r2, r2, #4
 800294a:	621a      	str	r2, [r3, #32]
 800294c:	e7e0      	b.n	8002910 <HAL_RCC_OscConfig+0x284>
 800294e:	bf00      	nop
 8002950:	40021000 	.word	0x40021000
 8002954:	42420000 	.word	0x42420000
 8002958:	42420480 	.word	0x42420480
 800295c:	40007000 	.word	0x40007000
 8002960:	4b4c      	ldr	r3, [pc, #304]	; (8002a94 <HAL_RCC_OscConfig+0x408>)
 8002962:	6a1a      	ldr	r2, [r3, #32]
 8002964:	f042 0204 	orr.w	r2, r2, #4
 8002968:	621a      	str	r2, [r3, #32]
 800296a:	6a1a      	ldr	r2, [r3, #32]
 800296c:	f042 0201 	orr.w	r2, r2, #1
 8002970:	621a      	str	r2, [r3, #32]
 8002972:	e7cd      	b.n	8002910 <HAL_RCC_OscConfig+0x284>
      tickstart = HAL_GetTick();
 8002974:	f7fe fc36 	bl	80011e4 <HAL_GetTick>
 8002978:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800297a:	4b46      	ldr	r3, [pc, #280]	; (8002a94 <HAL_RCC_OscConfig+0x408>)
 800297c:	6a1b      	ldr	r3, [r3, #32]
 800297e:	f013 0f02 	tst.w	r3, #2
 8002982:	d008      	beq.n	8002996 <HAL_RCC_OscConfig+0x30a>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002984:	f7fe fc2e 	bl	80011e4 <HAL_GetTick>
 8002988:	1b80      	subs	r0, r0, r6
 800298a:	f241 3388 	movw	r3, #5000	; 0x1388
 800298e:	4298      	cmp	r0, r3
 8002990:	d9f3      	bls.n	800297a <HAL_RCC_OscConfig+0x2ee>
          return HAL_TIMEOUT;
 8002992:	2003      	movs	r0, #3
 8002994:	e077      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
    if (pwrclkchanged == SET)
 8002996:	b9e5      	cbnz	r5, 80029d2 <HAL_RCC_OscConfig+0x346>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002998:	69e3      	ldr	r3, [r4, #28]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d072      	beq.n	8002a84 <HAL_RCC_OscConfig+0x3f8>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800299e:	4a3d      	ldr	r2, [pc, #244]	; (8002a94 <HAL_RCC_OscConfig+0x408>)
 80029a0:	6852      	ldr	r2, [r2, #4]
 80029a2:	f002 020c 	and.w	r2, r2, #12
 80029a6:	2a08      	cmp	r2, #8
 80029a8:	d056      	beq.n	8002a58 <HAL_RCC_OscConfig+0x3cc>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d017      	beq.n	80029de <HAL_RCC_OscConfig+0x352>
        __HAL_RCC_PLL_DISABLE();
 80029ae:	4b3a      	ldr	r3, [pc, #232]	; (8002a98 <HAL_RCC_OscConfig+0x40c>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80029b4:	f7fe fc16 	bl	80011e4 <HAL_GetTick>
 80029b8:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029ba:	4b36      	ldr	r3, [pc, #216]	; (8002a94 <HAL_RCC_OscConfig+0x408>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80029c2:	d047      	beq.n	8002a54 <HAL_RCC_OscConfig+0x3c8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029c4:	f7fe fc0e 	bl	80011e4 <HAL_GetTick>
 80029c8:	1b00      	subs	r0, r0, r4
 80029ca:	2802      	cmp	r0, #2
 80029cc:	d9f5      	bls.n	80029ba <HAL_RCC_OscConfig+0x32e>
            return HAL_TIMEOUT;
 80029ce:	2003      	movs	r0, #3
 80029d0:	e059      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
      __HAL_RCC_PWR_CLK_DISABLE();
 80029d2:	4a30      	ldr	r2, [pc, #192]	; (8002a94 <HAL_RCC_OscConfig+0x408>)
 80029d4:	69d3      	ldr	r3, [r2, #28]
 80029d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029da:	61d3      	str	r3, [r2, #28]
 80029dc:	e7dc      	b.n	8002998 <HAL_RCC_OscConfig+0x30c>
        __HAL_RCC_PLL_DISABLE();
 80029de:	4b2e      	ldr	r3, [pc, #184]	; (8002a98 <HAL_RCC_OscConfig+0x40c>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80029e4:	f7fe fbfe 	bl	80011e4 <HAL_GetTick>
 80029e8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029ea:	4b2a      	ldr	r3, [pc, #168]	; (8002a94 <HAL_RCC_OscConfig+0x408>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80029f2:	d006      	beq.n	8002a02 <HAL_RCC_OscConfig+0x376>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029f4:	f7fe fbf6 	bl	80011e4 <HAL_GetTick>
 80029f8:	1b40      	subs	r0, r0, r5
 80029fa:	2802      	cmp	r0, #2
 80029fc:	d9f5      	bls.n	80029ea <HAL_RCC_OscConfig+0x35e>
            return HAL_TIMEOUT;
 80029fe:	2003      	movs	r0, #3
 8002a00:	e041      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a02:	6a23      	ldr	r3, [r4, #32]
 8002a04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a08:	d01a      	beq.n	8002a40 <HAL_RCC_OscConfig+0x3b4>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a0a:	4922      	ldr	r1, [pc, #136]	; (8002a94 <HAL_RCC_OscConfig+0x408>)
 8002a0c:	684b      	ldr	r3, [r1, #4]
 8002a0e:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8002a12:	6a22      	ldr	r2, [r4, #32]
 8002a14:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002a16:	4302      	orrs	r2, r0
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8002a1c:	4b1e      	ldr	r3, [pc, #120]	; (8002a98 <HAL_RCC_OscConfig+0x40c>)
 8002a1e:	2201      	movs	r2, #1
 8002a20:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002a22:	f7fe fbdf 	bl	80011e4 <HAL_GetTick>
 8002a26:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a28:	4b1a      	ldr	r3, [pc, #104]	; (8002a94 <HAL_RCC_OscConfig+0x408>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002a30:	d10e      	bne.n	8002a50 <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a32:	f7fe fbd7 	bl	80011e4 <HAL_GetTick>
 8002a36:	1b00      	subs	r0, r0, r4
 8002a38:	2802      	cmp	r0, #2
 8002a3a:	d9f5      	bls.n	8002a28 <HAL_RCC_OscConfig+0x39c>
            return HAL_TIMEOUT;
 8002a3c:	2003      	movs	r0, #3
 8002a3e:	e022      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a40:	4a14      	ldr	r2, [pc, #80]	; (8002a94 <HAL_RCC_OscConfig+0x408>)
 8002a42:	6853      	ldr	r3, [r2, #4]
 8002a44:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8002a48:	68a1      	ldr	r1, [r4, #8]
 8002a4a:	430b      	orrs	r3, r1
 8002a4c:	6053      	str	r3, [r2, #4]
 8002a4e:	e7dc      	b.n	8002a0a <HAL_RCC_OscConfig+0x37e>
  return HAL_OK;
 8002a50:	2000      	movs	r0, #0
 8002a52:	e018      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
 8002a54:	2000      	movs	r0, #0
 8002a56:	e016      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d016      	beq.n	8002a8a <HAL_RCC_OscConfig+0x3fe>
        pll_config = RCC->CFGR;
 8002a5c:	4b0d      	ldr	r3, [pc, #52]	; (8002a94 <HAL_RCC_OscConfig+0x408>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a60:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8002a64:	6a22      	ldr	r2, [r4, #32]
 8002a66:	4291      	cmp	r1, r2
 8002a68:	d001      	beq.n	8002a6e <HAL_RCC_OscConfig+0x3e2>
          return HAL_ERROR;
 8002a6a:	2001      	movs	r0, #1
 8002a6c:	e00b      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002a6e:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002a72:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d00a      	beq.n	8002a8e <HAL_RCC_OscConfig+0x402>
          return HAL_ERROR;
 8002a78:	2001      	movs	r0, #1
 8002a7a:	e004      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
    return HAL_ERROR;
 8002a7c:	2001      	movs	r0, #1
}
 8002a7e:	4770      	bx	lr
        return HAL_ERROR;
 8002a80:	2001      	movs	r0, #1
 8002a82:	e000      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
  return HAL_OK;
 8002a84:	2000      	movs	r0, #0
}
 8002a86:	b002      	add	sp, #8
 8002a88:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8002a8a:	2001      	movs	r0, #1
 8002a8c:	e7fb      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
  return HAL_OK;
 8002a8e:	2000      	movs	r0, #0
 8002a90:	e7f9      	b.n	8002a86 <HAL_RCC_OscConfig+0x3fa>
 8002a92:	bf00      	nop
 8002a94:	40021000 	.word	0x40021000
 8002a98:	42420060 	.word	0x42420060

08002a9c <HAL_RCC_GetSysClockFreq>:
{
 8002a9c:	b410      	push	{r4}
 8002a9e:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002aa0:	4c16      	ldr	r4, [pc, #88]	; (8002afc <HAL_RCC_GetSysClockFreq+0x60>)
 8002aa2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002aa6:	f10d 0c18 	add.w	ip, sp, #24
 8002aaa:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002aae:	8a23      	ldrh	r3, [r4, #16]
 8002ab0:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8002ab4:	4b12      	ldr	r3, [pc, #72]	; (8002b00 <HAL_RCC_GetSysClockFreq+0x64>)
 8002ab6:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002ab8:	f003 020c 	and.w	r2, r3, #12
 8002abc:	2a08      	cmp	r2, #8
 8002abe:	d11a      	bne.n	8002af6 <HAL_RCC_GetSysClockFreq+0x5a>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002ac0:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8002ac4:	4462      	add	r2, ip
 8002ac6:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002aca:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002ace:	d105      	bne.n	8002adc <HAL_RCC_GetSysClockFreq+0x40>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ad0:	480c      	ldr	r0, [pc, #48]	; (8002b04 <HAL_RCC_GetSysClockFreq+0x68>)
 8002ad2:	fb00 f002 	mul.w	r0, r0, r2
}
 8002ad6:	b007      	add	sp, #28
 8002ad8:	bc10      	pop	{r4}
 8002ada:	4770      	bx	lr
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002adc:	4b08      	ldr	r3, [pc, #32]	; (8002b00 <HAL_RCC_GetSysClockFreq+0x64>)
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8002ae4:	4463      	add	r3, ip
 8002ae6:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002aea:	4807      	ldr	r0, [pc, #28]	; (8002b08 <HAL_RCC_GetSysClockFreq+0x6c>)
 8002aec:	fb00 f002 	mul.w	r0, r0, r2
 8002af0:	fbb0 f0f3 	udiv	r0, r0, r3
 8002af4:	e7ef      	b.n	8002ad6 <HAL_RCC_GetSysClockFreq+0x3a>
      sysclockfreq = HSE_VALUE;
 8002af6:	4804      	ldr	r0, [pc, #16]	; (8002b08 <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 8002af8:	e7ed      	b.n	8002ad6 <HAL_RCC_GetSysClockFreq+0x3a>
 8002afa:	bf00      	nop
 8002afc:	0800b2f8 	.word	0x0800b2f8
 8002b00:	40021000 	.word	0x40021000
 8002b04:	003d0900 	.word	0x003d0900
 8002b08:	007a1200 	.word	0x007a1200

08002b0c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002b0c:	2800      	cmp	r0, #0
 8002b0e:	f000 80a3 	beq.w	8002c58 <HAL_RCC_ClockConfig+0x14c>
{
 8002b12:	b570      	push	{r4, r5, r6, lr}
 8002b14:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b16:	4b52      	ldr	r3, [pc, #328]	; (8002c60 <HAL_RCC_ClockConfig+0x154>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0307 	and.w	r3, r3, #7
 8002b1e:	428b      	cmp	r3, r1
 8002b20:	d20c      	bcs.n	8002b3c <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b22:	4a4f      	ldr	r2, [pc, #316]	; (8002c60 <HAL_RCC_ClockConfig+0x154>)
 8002b24:	6813      	ldr	r3, [r2, #0]
 8002b26:	f023 0307 	bic.w	r3, r3, #7
 8002b2a:	430b      	orrs	r3, r1
 8002b2c:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b2e:	6813      	ldr	r3, [r2, #0]
 8002b30:	f003 0307 	and.w	r3, r3, #7
 8002b34:	428b      	cmp	r3, r1
 8002b36:	d001      	beq.n	8002b3c <HAL_RCC_ClockConfig+0x30>
    return HAL_ERROR;
 8002b38:	2001      	movs	r0, #1
}
 8002b3a:	bd70      	pop	{r4, r5, r6, pc}
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b3c:	6823      	ldr	r3, [r4, #0]
 8002b3e:	f013 0f02 	tst.w	r3, #2
 8002b42:	d017      	beq.n	8002b74 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b44:	f013 0f04 	tst.w	r3, #4
 8002b48:	d004      	beq.n	8002b54 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b4a:	4a46      	ldr	r2, [pc, #280]	; (8002c64 <HAL_RCC_ClockConfig+0x158>)
 8002b4c:	6853      	ldr	r3, [r2, #4]
 8002b4e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b52:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b54:	6823      	ldr	r3, [r4, #0]
 8002b56:	f013 0f08 	tst.w	r3, #8
 8002b5a:	d004      	beq.n	8002b66 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b5c:	4a41      	ldr	r2, [pc, #260]	; (8002c64 <HAL_RCC_ClockConfig+0x158>)
 8002b5e:	6853      	ldr	r3, [r2, #4]
 8002b60:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002b64:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b66:	4a3f      	ldr	r2, [pc, #252]	; (8002c64 <HAL_RCC_ClockConfig+0x158>)
 8002b68:	6853      	ldr	r3, [r2, #4]
 8002b6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b6e:	68a0      	ldr	r0, [r4, #8]
 8002b70:	4303      	orrs	r3, r0
 8002b72:	6053      	str	r3, [r2, #4]
 8002b74:	460d      	mov	r5, r1
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b76:	6823      	ldr	r3, [r4, #0]
 8002b78:	f013 0f01 	tst.w	r3, #1
 8002b7c:	d031      	beq.n	8002be2 <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b7e:	6863      	ldr	r3, [r4, #4]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d020      	beq.n	8002bc6 <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d025      	beq.n	8002bd4 <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b88:	4a36      	ldr	r2, [pc, #216]	; (8002c64 <HAL_RCC_ClockConfig+0x158>)
 8002b8a:	6812      	ldr	r2, [r2, #0]
 8002b8c:	f012 0f02 	tst.w	r2, #2
 8002b90:	d064      	beq.n	8002c5c <HAL_RCC_ClockConfig+0x150>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b92:	4934      	ldr	r1, [pc, #208]	; (8002c64 <HAL_RCC_ClockConfig+0x158>)
 8002b94:	684a      	ldr	r2, [r1, #4]
 8002b96:	f022 0203 	bic.w	r2, r2, #3
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8002b9e:	f7fe fb21 	bl	80011e4 <HAL_GetTick>
 8002ba2:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ba4:	4b2f      	ldr	r3, [pc, #188]	; (8002c64 <HAL_RCC_ClockConfig+0x158>)
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f003 030c 	and.w	r3, r3, #12
 8002bac:	6862      	ldr	r2, [r4, #4]
 8002bae:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002bb2:	d016      	beq.n	8002be2 <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bb4:	f7fe fb16 	bl	80011e4 <HAL_GetTick>
 8002bb8:	1b80      	subs	r0, r0, r6
 8002bba:	f241 3388 	movw	r3, #5000	; 0x1388
 8002bbe:	4298      	cmp	r0, r3
 8002bc0:	d9f0      	bls.n	8002ba4 <HAL_RCC_ClockConfig+0x98>
        return HAL_TIMEOUT;
 8002bc2:	2003      	movs	r0, #3
 8002bc4:	e7b9      	b.n	8002b3a <HAL_RCC_ClockConfig+0x2e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bc6:	4a27      	ldr	r2, [pc, #156]	; (8002c64 <HAL_RCC_ClockConfig+0x158>)
 8002bc8:	6812      	ldr	r2, [r2, #0]
 8002bca:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8002bce:	d1e0      	bne.n	8002b92 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8002bd0:	2001      	movs	r0, #1
 8002bd2:	e7b2      	b.n	8002b3a <HAL_RCC_ClockConfig+0x2e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bd4:	4a23      	ldr	r2, [pc, #140]	; (8002c64 <HAL_RCC_ClockConfig+0x158>)
 8002bd6:	6812      	ldr	r2, [r2, #0]
 8002bd8:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002bdc:	d1d9      	bne.n	8002b92 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8002bde:	2001      	movs	r0, #1
 8002be0:	e7ab      	b.n	8002b3a <HAL_RCC_ClockConfig+0x2e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002be2:	4b1f      	ldr	r3, [pc, #124]	; (8002c60 <HAL_RCC_ClockConfig+0x154>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0307 	and.w	r3, r3, #7
 8002bea:	42ab      	cmp	r3, r5
 8002bec:	d90c      	bls.n	8002c08 <HAL_RCC_ClockConfig+0xfc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bee:	4a1c      	ldr	r2, [pc, #112]	; (8002c60 <HAL_RCC_ClockConfig+0x154>)
 8002bf0:	6813      	ldr	r3, [r2, #0]
 8002bf2:	f023 0307 	bic.w	r3, r3, #7
 8002bf6:	432b      	orrs	r3, r5
 8002bf8:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bfa:	6813      	ldr	r3, [r2, #0]
 8002bfc:	f003 0307 	and.w	r3, r3, #7
 8002c00:	42ab      	cmp	r3, r5
 8002c02:	d001      	beq.n	8002c08 <HAL_RCC_ClockConfig+0xfc>
    return HAL_ERROR;
 8002c04:	2001      	movs	r0, #1
 8002c06:	e798      	b.n	8002b3a <HAL_RCC_ClockConfig+0x2e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c08:	6823      	ldr	r3, [r4, #0]
 8002c0a:	f013 0f04 	tst.w	r3, #4
 8002c0e:	d006      	beq.n	8002c1e <HAL_RCC_ClockConfig+0x112>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c10:	4a14      	ldr	r2, [pc, #80]	; (8002c64 <HAL_RCC_ClockConfig+0x158>)
 8002c12:	6853      	ldr	r3, [r2, #4]
 8002c14:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002c18:	68e1      	ldr	r1, [r4, #12]
 8002c1a:	430b      	orrs	r3, r1
 8002c1c:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c1e:	6823      	ldr	r3, [r4, #0]
 8002c20:	f013 0f08 	tst.w	r3, #8
 8002c24:	d007      	beq.n	8002c36 <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c26:	4a0f      	ldr	r2, [pc, #60]	; (8002c64 <HAL_RCC_ClockConfig+0x158>)
 8002c28:	6853      	ldr	r3, [r2, #4]
 8002c2a:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002c2e:	6921      	ldr	r1, [r4, #16]
 8002c30:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002c34:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c36:	f7ff ff31 	bl	8002a9c <HAL_RCC_GetSysClockFreq>
 8002c3a:	4b0a      	ldr	r3, [pc, #40]	; (8002c64 <HAL_RCC_ClockConfig+0x158>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002c42:	4a09      	ldr	r2, [pc, #36]	; (8002c68 <HAL_RCC_ClockConfig+0x15c>)
 8002c44:	5cd3      	ldrb	r3, [r2, r3]
 8002c46:	40d8      	lsrs	r0, r3
 8002c48:	4b08      	ldr	r3, [pc, #32]	; (8002c6c <HAL_RCC_ClockConfig+0x160>)
 8002c4a:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8002c4c:	4b08      	ldr	r3, [pc, #32]	; (8002c70 <HAL_RCC_ClockConfig+0x164>)
 8002c4e:	6818      	ldr	r0, [r3, #0]
 8002c50:	f7fe fa84 	bl	800115c <HAL_InitTick>
  return HAL_OK;
 8002c54:	2000      	movs	r0, #0
 8002c56:	e770      	b.n	8002b3a <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8002c58:	2001      	movs	r0, #1
}
 8002c5a:	4770      	bx	lr
        return HAL_ERROR;
 8002c5c:	2001      	movs	r0, #1
 8002c5e:	e76c      	b.n	8002b3a <HAL_RCC_ClockConfig+0x2e>
 8002c60:	40022000 	.word	0x40022000
 8002c64:	40021000 	.word	0x40021000
 8002c68:	0800c328 	.word	0x0800c328
 8002c6c:	20000074 	.word	0x20000074
 8002c70:	20000004 	.word	0x20000004

08002c74 <HAL_RCC_GetHCLKFreq>:
}
 8002c74:	4b01      	ldr	r3, [pc, #4]	; (8002c7c <HAL_RCC_GetHCLKFreq+0x8>)
 8002c76:	6818      	ldr	r0, [r3, #0]
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	20000074 	.word	0x20000074

08002c80 <HAL_RCC_GetPCLK1Freq>:
{
 8002c80:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c82:	f7ff fff7 	bl	8002c74 <HAL_RCC_GetHCLKFreq>
 8002c86:	4b04      	ldr	r3, [pc, #16]	; (8002c98 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002c8e:	4a03      	ldr	r2, [pc, #12]	; (8002c9c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002c90:	5cd3      	ldrb	r3, [r2, r3]
}
 8002c92:	40d8      	lsrs	r0, r3
 8002c94:	bd08      	pop	{r3, pc}
 8002c96:	bf00      	nop
 8002c98:	40021000 	.word	0x40021000
 8002c9c:	0800c338 	.word	0x0800c338

08002ca0 <HAL_RCC_GetPCLK2Freq>:
{
 8002ca0:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ca2:	f7ff ffe7 	bl	8002c74 <HAL_RCC_GetHCLKFreq>
 8002ca6:	4b04      	ldr	r3, [pc, #16]	; (8002cb8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002cae:	4a03      	ldr	r2, [pc, #12]	; (8002cbc <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002cb0:	5cd3      	ldrb	r3, [r2, r3]
}
 8002cb2:	40d8      	lsrs	r0, r3
 8002cb4:	bd08      	pop	{r3, pc}
 8002cb6:	bf00      	nop
 8002cb8:	40021000 	.word	0x40021000
 8002cbc:	0800c338 	.word	0x0800c338

08002cc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cc0:	b570      	push	{r4, r5, r6, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002cc6:	6803      	ldr	r3, [r0, #0]
 8002cc8:	f013 0f01 	tst.w	r3, #1
 8002ccc:	d034      	beq.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x78>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cce:	4b3e      	ldr	r3, [pc, #248]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002cd0:	69db      	ldr	r3, [r3, #28]
 8002cd2:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002cd6:	d148      	bne.n	8002d6a <HAL_RCCEx_PeriphCLKConfig+0xaa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cd8:	4b3b      	ldr	r3, [pc, #236]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002cda:	69da      	ldr	r2, [r3, #28]
 8002cdc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002ce0:	61da      	str	r2, [r3, #28]
 8002ce2:	69db      	ldr	r3, [r3, #28]
 8002ce4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ce8:	9301      	str	r3, [sp, #4]
 8002cea:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002cec:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cee:	4b37      	ldr	r3, [pc, #220]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002cf6:	d03a      	beq.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0xae>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002cf8:	4b33      	ldr	r3, [pc, #204]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002cfa:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002cfc:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002d00:	d011      	beq.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x66>
 8002d02:	6862      	ldr	r2, [r4, #4]
 8002d04:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d00c      	beq.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x66>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d0c:	4a2e      	ldr	r2, [pc, #184]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002d0e:	6a13      	ldr	r3, [r2, #32]
 8002d10:	f423 7040 	bic.w	r0, r3, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d14:	492e      	ldr	r1, [pc, #184]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8002d16:	2601      	movs	r6, #1
 8002d18:	600e      	str	r6, [r1, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d1a:	2600      	movs	r6, #0
 8002d1c:	600e      	str	r6, [r1, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002d1e:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002d20:	f013 0f01 	tst.w	r3, #1
 8002d24:	d137      	bne.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0xd6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d26:	4a28      	ldr	r2, [pc, #160]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002d28:	6a13      	ldr	r3, [r2, #32]
 8002d2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d2e:	6861      	ldr	r1, [r4, #4]
 8002d30:	430b      	orrs	r3, r1
 8002d32:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d34:	2d00      	cmp	r5, #0
 8002d36:	d13f      	bne.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002d38:	6823      	ldr	r3, [r4, #0]
 8002d3a:	f013 0f02 	tst.w	r3, #2
 8002d3e:	d006      	beq.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d40:	4a21      	ldr	r2, [pc, #132]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002d42:	6853      	ldr	r3, [r2, #4]
 8002d44:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002d48:	68a1      	ldr	r1, [r4, #8]
 8002d4a:	430b      	orrs	r3, r1
 8002d4c:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002d4e:	6823      	ldr	r3, [r4, #0]
 8002d50:	f013 0f10 	tst.w	r3, #16
 8002d54:	d035      	beq.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d56:	4a1c      	ldr	r2, [pc, #112]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002d58:	6853      	ldr	r3, [r2, #4]
 8002d5a:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002d5e:	68e1      	ldr	r1, [r4, #12]
 8002d60:	430b      	orrs	r3, r1
 8002d62:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002d64:	2000      	movs	r0, #0
}
 8002d66:	b002      	add	sp, #8
 8002d68:	bd70      	pop	{r4, r5, r6, pc}
    FlagStatus       pwrclkchanged = RESET;
 8002d6a:	2500      	movs	r5, #0
 8002d6c:	e7bf      	b.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d6e:	4a17      	ldr	r2, [pc, #92]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002d70:	6813      	ldr	r3, [r2, #0]
 8002d72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d76:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002d78:	f7fe fa34 	bl	80011e4 <HAL_GetTick>
 8002d7c:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d7e:	4b13      	ldr	r3, [pc, #76]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002d86:	d1b7      	bne.n	8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x38>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d88:	f7fe fa2c 	bl	80011e4 <HAL_GetTick>
 8002d8c:	1b80      	subs	r0, r0, r6
 8002d8e:	2864      	cmp	r0, #100	; 0x64
 8002d90:	d9f5      	bls.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0xbe>
          return HAL_TIMEOUT;
 8002d92:	2003      	movs	r0, #3
 8002d94:	e7e7      	b.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0xa6>
        tickstart = HAL_GetTick();
 8002d96:	f7fe fa25 	bl	80011e4 <HAL_GetTick>
 8002d9a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d9c:	4b0a      	ldr	r3, [pc, #40]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002d9e:	6a1b      	ldr	r3, [r3, #32]
 8002da0:	f013 0f02 	tst.w	r3, #2
 8002da4:	d1bf      	bne.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x66>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002da6:	f7fe fa1d 	bl	80011e4 <HAL_GetTick>
 8002daa:	1b80      	subs	r0, r0, r6
 8002dac:	f241 3388 	movw	r3, #5000	; 0x1388
 8002db0:	4298      	cmp	r0, r3
 8002db2:	d9f3      	bls.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0xdc>
            return HAL_TIMEOUT;
 8002db4:	2003      	movs	r0, #3
 8002db6:	e7d6      	b.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0xa6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002db8:	69d3      	ldr	r3, [r2, #28]
 8002dba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dbe:	61d3      	str	r3, [r2, #28]
 8002dc0:	e7ba      	b.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x78>
  return HAL_OK;
 8002dc2:	2000      	movs	r0, #0
 8002dc4:	e7cf      	b.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0xa6>
 8002dc6:	bf00      	nop
 8002dc8:	40021000 	.word	0x40021000
 8002dcc:	40007000 	.word	0x40007000
 8002dd0:	42420440 	.word	0x42420440

08002dd4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dd6:	4605      	mov	r5, r0
 8002dd8:	460f      	mov	r7, r1
 8002dda:	4616      	mov	r6, r2
 8002ddc:	461c      	mov	r4, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002dde:	682b      	ldr	r3, [r5, #0]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	ea37 0303 	bics.w	r3, r7, r3
 8002de6:	bf0c      	ite	eq
 8002de8:	2301      	moveq	r3, #1
 8002dea:	2300      	movne	r3, #0
 8002dec:	42b3      	cmp	r3, r6
 8002dee:	d037      	beq.n	8002e60 <SPI_WaitFlagStateUntilTimeout+0x8c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002df0:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002df4:	d0f3      	beq.n	8002dde <SPI_WaitFlagStateUntilTimeout+0xa>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002df6:	f7fe f9f5 	bl	80011e4 <HAL_GetTick>
 8002dfa:	9b06      	ldr	r3, [sp, #24]
 8002dfc:	1ac0      	subs	r0, r0, r3
 8002dfe:	42a0      	cmp	r0, r4
 8002e00:	d201      	bcs.n	8002e06 <SPI_WaitFlagStateUntilTimeout+0x32>
 8002e02:	2c00      	cmp	r4, #0
 8002e04:	d1eb      	bne.n	8002dde <SPI_WaitFlagStateUntilTimeout+0xa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002e06:	682a      	ldr	r2, [r5, #0]
 8002e08:	6853      	ldr	r3, [r2, #4]
 8002e0a:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8002e0e:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e10:	686b      	ldr	r3, [r5, #4]
 8002e12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e16:	d00b      	beq.n	8002e30 <SPI_WaitFlagStateUntilTimeout+0x5c>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002e18:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8002e1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e1e:	d014      	beq.n	8002e4a <SPI_WaitFlagStateUntilTimeout+0x76>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002e20:	2301      	movs	r3, #1
 8002e22:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002e26:	2300      	movs	r3, #0
 8002e28:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50

        return HAL_TIMEOUT;
 8002e2c:	2003      	movs	r0, #3
 8002e2e:	e018      	b.n	8002e62 <SPI_WaitFlagStateUntilTimeout+0x8e>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e30:	68ab      	ldr	r3, [r5, #8]
 8002e32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e36:	d002      	beq.n	8002e3e <SPI_WaitFlagStateUntilTimeout+0x6a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002e38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e3c:	d1ec      	bne.n	8002e18 <SPI_WaitFlagStateUntilTimeout+0x44>
          __HAL_SPI_DISABLE(hspi);
 8002e3e:	682a      	ldr	r2, [r5, #0]
 8002e40:	6813      	ldr	r3, [r2, #0]
 8002e42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e46:	6013      	str	r3, [r2, #0]
 8002e48:	e7e6      	b.n	8002e18 <SPI_WaitFlagStateUntilTimeout+0x44>
          SPI_RESET_CRC(hspi);
 8002e4a:	682a      	ldr	r2, [r5, #0]
 8002e4c:	6813      	ldr	r3, [r2, #0]
 8002e4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002e52:	6013      	str	r3, [r2, #0]
 8002e54:	682a      	ldr	r2, [r5, #0]
 8002e56:	6813      	ldr	r3, [r2, #0]
 8002e58:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002e5c:	6013      	str	r3, [r2, #0]
 8002e5e:	e7df      	b.n	8002e20 <SPI_WaitFlagStateUntilTimeout+0x4c>
      }
    }
  }

  return HAL_OK;
 8002e60:	2000      	movs	r0, #0
}
 8002e62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002e64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002e64:	b510      	push	{r4, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	4604      	mov	r4, r0
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002e6a:	9200      	str	r2, [sp, #0]
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	2200      	movs	r2, #0
 8002e70:	2180      	movs	r1, #128	; 0x80
 8002e72:	f7ff ffaf 	bl	8002dd4 <SPI_WaitFlagStateUntilTimeout>
 8002e76:	4603      	mov	r3, r0
 8002e78:	b910      	cbnz	r0, 8002e80 <SPI_EndRxTxTransaction+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }
  return HAL_OK;
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	b002      	add	sp, #8
 8002e7e:	bd10      	pop	{r4, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e80:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002e82:	f043 0320 	orr.w	r3, r3, #32
 8002e86:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e7f6      	b.n	8002e7a <SPI_EndRxTxTransaction+0x16>

08002e8c <HAL_SPI_MspInit>:
}
 8002e8c:	4770      	bx	lr

08002e8e <HAL_SPI_Init>:
  if (hspi == NULL)
 8002e8e:	2800      	cmp	r0, #0
 8002e90:	d039      	beq.n	8002f06 <HAL_SPI_Init+0x78>
{
 8002e92:	b510      	push	{r4, lr}
 8002e94:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e96:	2300      	movs	r3, #0
 8002e98:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002e9a:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d02c      	beq.n	8002efc <HAL_SPI_Init+0x6e>
  hspi->State = HAL_SPI_STATE_BUSY;
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8002ea8:	6822      	ldr	r2, [r4, #0]
 8002eaa:	6813      	ldr	r3, [r2, #0]
 8002eac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002eb0:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002eb2:	6863      	ldr	r3, [r4, #4]
 8002eb4:	68a2      	ldr	r2, [r4, #8]
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	68e2      	ldr	r2, [r4, #12]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	6922      	ldr	r2, [r4, #16]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	6962      	ldr	r2, [r4, #20]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	69a2      	ldr	r2, [r4, #24]
 8002ec6:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	69e2      	ldr	r2, [r4, #28]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	6a22      	ldr	r2, [r4, #32]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002ed6:	6822      	ldr	r2, [r4, #0]
 8002ed8:	430b      	orrs	r3, r1
 8002eda:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002edc:	8b63      	ldrh	r3, [r4, #26]
 8002ede:	6822      	ldr	r2, [r4, #0]
 8002ee0:	f003 0304 	and.w	r3, r3, #4
 8002ee4:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002ee6:	6822      	ldr	r2, [r4, #0]
 8002ee8:	69d3      	ldr	r3, [r2, #28]
 8002eea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002eee:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002ef0:	2000      	movs	r0, #0
 8002ef2:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8002efa:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8002efc:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8002f00:	f7ff ffc4 	bl	8002e8c <HAL_SPI_MspInit>
 8002f04:	e7cd      	b.n	8002ea2 <HAL_SPI_Init+0x14>
    return HAL_ERROR;
 8002f06:	2001      	movs	r0, #1
}
 8002f08:	4770      	bx	lr

08002f0a <HAL_SPI_Transmit>:
{
 8002f0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f0e:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 8002f10:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 8002f14:	2c01      	cmp	r4, #1
 8002f16:	f000 80c3 	beq.w	80030a0 <HAL_SPI_Transmit+0x196>
 8002f1a:	461d      	mov	r5, r3
 8002f1c:	4617      	mov	r7, r2
 8002f1e:	4688      	mov	r8, r1
 8002f20:	4604      	mov	r4, r0
 8002f22:	2301      	movs	r3, #1
 8002f24:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8002f28:	f7fe f95c 	bl	80011e4 <HAL_GetTick>
 8002f2c:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002f2e:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d009      	beq.n	8002f4c <HAL_SPI_Transmit+0x42>
    errorcode = HAL_BUSY;
 8002f38:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002f40:	2300      	movs	r3, #0
 8002f42:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8002f46:	b002      	add	sp, #8
 8002f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 8002f4c:	f1b8 0f00 	cmp.w	r8, #0
 8002f50:	f000 8098 	beq.w	8003084 <HAL_SPI_Transmit+0x17a>
 8002f54:	2f00      	cmp	r7, #0
 8002f56:	f000 8097 	beq.w	8003088 <HAL_SPI_Transmit+0x17e>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f60:	2300      	movs	r3, #0
 8002f62:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002f64:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002f68:	86a7      	strh	r7, [r4, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002f6a:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002f6c:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002f6e:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002f70:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002f72:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002f74:	6423      	str	r3, [r4, #64]	; 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f76:	68a3      	ldr	r3, [r4, #8]
 8002f78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f7c:	d01c      	beq.n	8002fb8 <HAL_SPI_Transmit+0xae>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f7e:	6823      	ldr	r3, [r4, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002f86:	d103      	bne.n	8002f90 <HAL_SPI_Transmit+0x86>
    __HAL_SPI_ENABLE(hspi);
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f8e:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002f90:	68e3      	ldr	r3, [r4, #12]
 8002f92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f96:	d015      	beq.n	8002fc4 <HAL_SPI_Transmit+0xba>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f98:	6863      	ldr	r3, [r4, #4]
 8002f9a:	b10b      	cbz	r3, 8002fa0 <HAL_SPI_Transmit+0x96>
 8002f9c:	2f01      	cmp	r7, #1
 8002f9e:	d149      	bne.n	8003034 <HAL_SPI_Transmit+0x12a>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002fa0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002fa2:	6823      	ldr	r3, [r4, #0]
 8002fa4:	7812      	ldrb	r2, [r2, #0]
 8002fa6:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002fa8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002faa:	3301      	adds	r3, #1
 8002fac:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002fae:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	86e3      	strh	r3, [r4, #54]	; 0x36
 8002fb6:	e03d      	b.n	8003034 <HAL_SPI_Transmit+0x12a>
    SPI_1LINE_TX(hspi);
 8002fb8:	6822      	ldr	r2, [r4, #0]
 8002fba:	6813      	ldr	r3, [r2, #0]
 8002fbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fc0:	6013      	str	r3, [r2, #0]
 8002fc2:	e7dc      	b.n	8002f7e <HAL_SPI_Transmit+0x74>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002fc4:	6863      	ldr	r3, [r4, #4]
 8002fc6:	b10b      	cbz	r3, 8002fcc <HAL_SPI_Transmit+0xc2>
 8002fc8:	2f01      	cmp	r7, #1
 8002fca:	d115      	bne.n	8002ff8 <HAL_SPI_Transmit+0xee>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002fcc:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002fce:	6823      	ldr	r3, [r4, #0]
 8002fd0:	8812      	ldrh	r2, [r2, #0]
 8002fd2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fd4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002fd6:	3302      	adds	r3, #2
 8002fd8:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002fda:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002fdc:	3b01      	subs	r3, #1
 8002fde:	b29b      	uxth	r3, r3
 8002fe0:	86e3      	strh	r3, [r4, #54]	; 0x36
 8002fe2:	e009      	b.n	8002ff8 <HAL_SPI_Transmit+0xee>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002fe4:	f7fe f8fe 	bl	80011e4 <HAL_GetTick>
 8002fe8:	1b80      	subs	r0, r0, r6
 8002fea:	42a8      	cmp	r0, r5
 8002fec:	d302      	bcc.n	8002ff4 <HAL_SPI_Transmit+0xea>
 8002fee:	f1b5 3fff 	cmp.w	r5, #4294967295
 8002ff2:	d14b      	bne.n	800308c <HAL_SPI_Transmit+0x182>
 8002ff4:	2d00      	cmp	r5, #0
 8002ff6:	d04b      	beq.n	8003090 <HAL_SPI_Transmit+0x186>
    while (hspi->TxXferCount > 0U)
 8002ff8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002ffa:	b29b      	uxth	r3, r3
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d02c      	beq.n	800305a <HAL_SPI_Transmit+0x150>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003000:	6823      	ldr	r3, [r4, #0]
 8003002:	689a      	ldr	r2, [r3, #8]
 8003004:	f012 0f02 	tst.w	r2, #2
 8003008:	d0ec      	beq.n	8002fe4 <HAL_SPI_Transmit+0xda>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800300a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800300c:	8812      	ldrh	r2, [r2, #0]
 800300e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003010:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003012:	3302      	adds	r3, #2
 8003014:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8003016:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003018:	3b01      	subs	r3, #1
 800301a:	b29b      	uxth	r3, r3
 800301c:	86e3      	strh	r3, [r4, #54]	; 0x36
 800301e:	e7eb      	b.n	8002ff8 <HAL_SPI_Transmit+0xee>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003020:	f7fe f8e0 	bl	80011e4 <HAL_GetTick>
 8003024:	1b80      	subs	r0, r0, r6
 8003026:	42a8      	cmp	r0, r5
 8003028:	d302      	bcc.n	8003030 <HAL_SPI_Transmit+0x126>
 800302a:	f1b5 3fff 	cmp.w	r5, #4294967295
 800302e:	d131      	bne.n	8003094 <HAL_SPI_Transmit+0x18a>
 8003030:	2d00      	cmp	r5, #0
 8003032:	d031      	beq.n	8003098 <HAL_SPI_Transmit+0x18e>
    while (hspi->TxXferCount > 0U)
 8003034:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003036:	b29b      	uxth	r3, r3
 8003038:	b17b      	cbz	r3, 800305a <HAL_SPI_Transmit+0x150>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800303a:	6823      	ldr	r3, [r4, #0]
 800303c:	689a      	ldr	r2, [r3, #8]
 800303e:	f012 0f02 	tst.w	r2, #2
 8003042:	d0ed      	beq.n	8003020 <HAL_SPI_Transmit+0x116>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003044:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003046:	7812      	ldrb	r2, [r2, #0]
 8003048:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800304a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800304c:	3301      	adds	r3, #1
 800304e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8003050:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003052:	3b01      	subs	r3, #1
 8003054:	b29b      	uxth	r3, r3
 8003056:	86e3      	strh	r3, [r4, #54]	; 0x36
 8003058:	e7ec      	b.n	8003034 <HAL_SPI_Transmit+0x12a>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800305a:	4632      	mov	r2, r6
 800305c:	4629      	mov	r1, r5
 800305e:	4620      	mov	r0, r4
 8003060:	f7ff ff00 	bl	8002e64 <SPI_EndRxTxTransaction>
 8003064:	b108      	cbz	r0, 800306a <HAL_SPI_Transmit+0x160>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003066:	2320      	movs	r3, #32
 8003068:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800306a:	68a3      	ldr	r3, [r4, #8]
 800306c:	b933      	cbnz	r3, 800307c <HAL_SPI_Transmit+0x172>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800306e:	9301      	str	r3, [sp, #4]
 8003070:	6823      	ldr	r3, [r4, #0]
 8003072:	68da      	ldr	r2, [r3, #12]
 8003074:	9201      	str	r2, [sp, #4]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	9301      	str	r3, [sp, #4]
 800307a:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800307c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800307e:	b96b      	cbnz	r3, 800309c <HAL_SPI_Transmit+0x192>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003080:	2000      	movs	r0, #0
 8003082:	e75a      	b.n	8002f3a <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 8003084:	2001      	movs	r0, #1
 8003086:	e758      	b.n	8002f3a <HAL_SPI_Transmit+0x30>
 8003088:	2001      	movs	r0, #1
 800308a:	e756      	b.n	8002f3a <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 800308c:	2003      	movs	r0, #3
 800308e:	e754      	b.n	8002f3a <HAL_SPI_Transmit+0x30>
 8003090:	2003      	movs	r0, #3
 8003092:	e752      	b.n	8002f3a <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 8003094:	2003      	movs	r0, #3
 8003096:	e750      	b.n	8002f3a <HAL_SPI_Transmit+0x30>
 8003098:	2003      	movs	r0, #3
 800309a:	e74e      	b.n	8002f3a <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 800309c:	2001      	movs	r0, #1
 800309e:	e74c      	b.n	8002f3a <HAL_SPI_Transmit+0x30>
  __HAL_LOCK(hspi);
 80030a0:	2002      	movs	r0, #2
 80030a2:	e750      	b.n	8002f46 <HAL_SPI_Transmit+0x3c>

080030a4 <HAL_SPI_Transmit_DMA>:
  __HAL_LOCK(hspi);
 80030a4:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d05f      	beq.n	800316c <HAL_SPI_Transmit_DMA+0xc8>
{
 80030ac:	b510      	push	{r4, lr}
 80030ae:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 80030b0:	2301      	movs	r3, #1
 80030b2:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  if (hspi->State != HAL_SPI_STATE_READY)
 80030b6:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d005      	beq.n	80030cc <HAL_SPI_Transmit_DMA+0x28>
    errorcode = HAL_BUSY;
 80030c0:	2302      	movs	r3, #2
  __HAL_UNLOCK(hspi);
 80030c2:	2200      	movs	r2, #0
 80030c4:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	bd10      	pop	{r4, pc}
  if ((pData == NULL) || (Size == 0U))
 80030cc:	2900      	cmp	r1, #0
 80030ce:	d049      	beq.n	8003164 <HAL_SPI_Transmit_DMA+0xc0>
 80030d0:	2a00      	cmp	r2, #0
 80030d2:	d049      	beq.n	8003168 <HAL_SPI_Transmit_DMA+0xc4>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80030d4:	2303      	movs	r3, #3
 80030d6:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80030da:	2300      	movs	r3, #0
 80030dc:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80030de:	6301      	str	r1, [r0, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80030e0:	8682      	strh	r2, [r0, #52]	; 0x34
  hspi->TxXferCount = Size;
 80030e2:	86c2      	strh	r2, [r0, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80030e4:	6383      	str	r3, [r0, #56]	; 0x38
  hspi->TxISR       = NULL;
 80030e6:	6443      	str	r3, [r0, #68]	; 0x44
  hspi->RxISR       = NULL;
 80030e8:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80030ea:	8783      	strh	r3, [r0, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80030ec:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030ee:	6883      	ldr	r3, [r0, #8]
 80030f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030f4:	d01c      	beq.n	8003130 <HAL_SPI_Transmit_DMA+0x8c>
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80030f6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80030f8:	4a1e      	ldr	r2, [pc, #120]	; (8003174 <HAL_SPI_Transmit_DMA+0xd0>)
 80030fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80030fc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80030fe:	4a1e      	ldr	r2, [pc, #120]	; (8003178 <HAL_SPI_Transmit_DMA+0xd4>)
 8003100:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8003102:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003104:	4a1d      	ldr	r2, [pc, #116]	; (800317c <HAL_SPI_Transmit_DMA+0xd8>)
 8003106:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferAbortCallback = NULL;
 8003108:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800310a:	2200      	movs	r2, #0
 800310c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800310e:	6822      	ldr	r2, [r4, #0]
                                 hspi->TxXferCount))
 8003110:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003112:	320c      	adds	r2, #12
 8003114:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8003116:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8003118:	f7fe fbb2 	bl	8001880 <HAL_DMA_Start_IT>
 800311c:	4603      	mov	r3, r0
 800311e:	b168      	cbz	r0, 800313c <HAL_SPI_Transmit_DMA+0x98>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003120:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003122:	f043 0310 	orr.w	r3, r3, #16
 8003126:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 8003128:	2301      	movs	r3, #1
 800312a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    goto error;
 800312e:	e7c8      	b.n	80030c2 <HAL_SPI_Transmit_DMA+0x1e>
    SPI_1LINE_TX(hspi);
 8003130:	6802      	ldr	r2, [r0, #0]
 8003132:	6813      	ldr	r3, [r2, #0]
 8003134:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003138:	6013      	str	r3, [r2, #0]
 800313a:	e7dc      	b.n	80030f6 <HAL_SPI_Transmit_DMA+0x52>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800313c:	6822      	ldr	r2, [r4, #0]
 800313e:	6811      	ldr	r1, [r2, #0]
 8003140:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003144:	d103      	bne.n	800314e <HAL_SPI_Transmit_DMA+0xaa>
    __HAL_SPI_ENABLE(hspi);
 8003146:	6811      	ldr	r1, [r2, #0]
 8003148:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800314c:	6011      	str	r1, [r2, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800314e:	6821      	ldr	r1, [r4, #0]
 8003150:	684a      	ldr	r2, [r1, #4]
 8003152:	f042 0220 	orr.w	r2, r2, #32
 8003156:	604a      	str	r2, [r1, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003158:	6821      	ldr	r1, [r4, #0]
 800315a:	684a      	ldr	r2, [r1, #4]
 800315c:	f042 0202 	orr.w	r2, r2, #2
 8003160:	604a      	str	r2, [r1, #4]
 8003162:	e7ae      	b.n	80030c2 <HAL_SPI_Transmit_DMA+0x1e>
    errorcode = HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e7ac      	b.n	80030c2 <HAL_SPI_Transmit_DMA+0x1e>
 8003168:	2301      	movs	r3, #1
 800316a:	e7aa      	b.n	80030c2 <HAL_SPI_Transmit_DMA+0x1e>
  __HAL_LOCK(hspi);
 800316c:	2302      	movs	r3, #2
}
 800316e:	4618      	mov	r0, r3
 8003170:	4770      	bx	lr
 8003172:	bf00      	nop
 8003174:	08003185 	.word	0x08003185
 8003178:	080031b3 	.word	0x080031b3
 800317c:	08003191 	.word	0x08003191

08003180 <HAL_SPI_TxCpltCallback>:
}
 8003180:	4770      	bx	lr

08003182 <HAL_SPI_TxHalfCpltCallback>:
}
 8003182:	4770      	bx	lr

08003184 <SPI_DMAHalfTransmitCplt>:
{
 8003184:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 8003186:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8003188:	f7ff fffb 	bl	8003182 <HAL_SPI_TxHalfCpltCallback>
}
 800318c:	bd08      	pop	{r3, pc}

0800318e <HAL_SPI_ErrorCallback>:
}
 800318e:	4770      	bx	lr

08003190 <SPI_DMAError>:
{
 8003190:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003192:	6a40      	ldr	r0, [r0, #36]	; 0x24
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003194:	6802      	ldr	r2, [r0, #0]
 8003196:	6853      	ldr	r3, [r2, #4]
 8003198:	f023 0303 	bic.w	r3, r3, #3
 800319c:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800319e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80031a0:	f043 0310 	orr.w	r3, r3, #16
 80031a4:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80031a6:	2301      	movs	r3, #1
 80031a8:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  HAL_SPI_ErrorCallback(hspi);
 80031ac:	f7ff ffef 	bl	800318e <HAL_SPI_ErrorCallback>
}
 80031b0:	bd08      	pop	{r3, pc}

080031b2 <SPI_DMATransmitCplt>:
{
 80031b2:	b530      	push	{r4, r5, lr}
 80031b4:	b083      	sub	sp, #12
 80031b6:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80031b8:	6a44      	ldr	r4, [r0, #36]	; 0x24
  tickstart = HAL_GetTick();
 80031ba:	f7fe f813 	bl	80011e4 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80031be:	682b      	ldr	r3, [r5, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f013 0f20 	tst.w	r3, #32
 80031c6:	d123      	bne.n	8003210 <SPI_DMATransmitCplt+0x5e>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80031c8:	6822      	ldr	r2, [r4, #0]
 80031ca:	6853      	ldr	r3, [r2, #4]
 80031cc:	f023 0320 	bic.w	r3, r3, #32
 80031d0:	6053      	str	r3, [r2, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80031d2:	6822      	ldr	r2, [r4, #0]
 80031d4:	6853      	ldr	r3, [r2, #4]
 80031d6:	f023 0302 	bic.w	r3, r3, #2
 80031da:	6053      	str	r3, [r2, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80031dc:	4602      	mov	r2, r0
 80031de:	2164      	movs	r1, #100	; 0x64
 80031e0:	4620      	mov	r0, r4
 80031e2:	f7ff fe3f 	bl	8002e64 <SPI_EndRxTxTransaction>
 80031e6:	b118      	cbz	r0, 80031f0 <SPI_DMATransmitCplt+0x3e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80031e8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80031ea:	f043 0320 	orr.w	r3, r3, #32
 80031ee:	6563      	str	r3, [r4, #84]	; 0x54
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80031f0:	68a3      	ldr	r3, [r4, #8]
 80031f2:	b933      	cbnz	r3, 8003202 <SPI_DMATransmitCplt+0x50>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80031f4:	9301      	str	r3, [sp, #4]
 80031f6:	6823      	ldr	r3, [r4, #0]
 80031f8:	68da      	ldr	r2, [r3, #12]
 80031fa:	9201      	str	r2, [sp, #4]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	9301      	str	r3, [sp, #4]
 8003200:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 8003202:	2300      	movs	r3, #0
 8003204:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8003206:	2301      	movs	r3, #1
 8003208:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800320c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800320e:	b923      	cbnz	r3, 800321a <SPI_DMATransmitCplt+0x68>
  HAL_SPI_TxCpltCallback(hspi);
 8003210:	4620      	mov	r0, r4
 8003212:	f7ff ffb5 	bl	8003180 <HAL_SPI_TxCpltCallback>
}
 8003216:	b003      	add	sp, #12
 8003218:	bd30      	pop	{r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 800321a:	4620      	mov	r0, r4
 800321c:	f7ff ffb7 	bl	800318e <HAL_SPI_ErrorCallback>
      return;
 8003220:	e7f9      	b.n	8003216 <SPI_DMATransmitCplt+0x64>
	...

08003224 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003224:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003226:	6a03      	ldr	r3, [r0, #32]
 8003228:	f023 0301 	bic.w	r3, r3, #1
 800322c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800322e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003230:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003232:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003234:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003238:	680d      	ldr	r5, [r1, #0]
 800323a:	ea45 0604 	orr.w	r6, r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800323e:	f023 0402 	bic.w	r4, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003242:	688b      	ldr	r3, [r1, #8]
 8003244:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003246:	4d0d      	ldr	r5, [pc, #52]	; (800327c <TIM_OC1_SetConfig+0x58>)
 8003248:	42a8      	cmp	r0, r5
 800324a:	d009      	beq.n	8003260 <TIM_OC1_SetConfig+0x3c>
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800324c:	4d0b      	ldr	r5, [pc, #44]	; (800327c <TIM_OC1_SetConfig+0x58>)
 800324e:	42a8      	cmp	r0, r5
 8003250:	d00d      	beq.n	800326e <TIM_OC1_SetConfig+0x4a>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003252:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003254:	6186      	str	r6, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003256:	684a      	ldr	r2, [r1, #4]
 8003258:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800325a:	6203      	str	r3, [r0, #32]
}
 800325c:	bc70      	pop	{r4, r5, r6}
 800325e:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8003260:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003264:	68cc      	ldr	r4, [r1, #12]
 8003266:	4323      	orrs	r3, r4
    tmpccer &= ~TIM_CCER_CC1NE;
 8003268:	f023 0304 	bic.w	r3, r3, #4
 800326c:	e7ee      	b.n	800324c <TIM_OC1_SetConfig+0x28>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800326e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCIdleState;
 8003272:	694c      	ldr	r4, [r1, #20]
 8003274:	4314      	orrs	r4, r2
    tmpcr2 |= OC_Config->OCNIdleState;
 8003276:	698a      	ldr	r2, [r1, #24]
 8003278:	4322      	orrs	r2, r4
 800327a:	e7ea      	b.n	8003252 <TIM_OC1_SetConfig+0x2e>
 800327c:	40012c00 	.word	0x40012c00

08003280 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003280:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003282:	6a03      	ldr	r3, [r0, #32]
 8003284:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003288:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800328a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800328c:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800328e:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003290:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003294:	680d      	ldr	r5, [r1, #0]
 8003296:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003298:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800329c:	688d      	ldr	r5, [r1, #8]
 800329e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80032a2:	4d0f      	ldr	r5, [pc, #60]	; (80032e0 <TIM_OC3_SetConfig+0x60>)
 80032a4:	42a8      	cmp	r0, r5
 80032a6:	d009      	beq.n	80032bc <TIM_OC3_SetConfig+0x3c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032a8:	4d0d      	ldr	r5, [pc, #52]	; (80032e0 <TIM_OC3_SetConfig+0x60>)
 80032aa:	42a8      	cmp	r0, r5
 80032ac:	d00e      	beq.n	80032cc <TIM_OC3_SetConfig+0x4c>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032ae:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80032b0:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80032b2:	684a      	ldr	r2, [r1, #4]
 80032b4:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032b6:	6203      	str	r3, [r0, #32]
}
 80032b8:	bc30      	pop	{r4, r5}
 80032ba:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 80032bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032c0:	68cd      	ldr	r5, [r1, #12]
 80032c2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 80032c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80032ca:	e7ed      	b.n	80032a8 <TIM_OC3_SetConfig+0x28>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80032cc:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80032d0:	694d      	ldr	r5, [r1, #20]
 80032d2:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80032d6:	698d      	ldr	r5, [r1, #24]
 80032d8:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 80032dc:	e7e7      	b.n	80032ae <TIM_OC3_SetConfig+0x2e>
 80032de:	bf00      	nop
 80032e0:	40012c00 	.word	0x40012c00

080032e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80032e4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80032e6:	6a03      	ldr	r3, [r0, #32]
 80032e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80032ec:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032ee:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032f0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032f2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80032f4:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032f8:	680d      	ldr	r5, [r1, #0]
 80032fa:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80032fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003302:	688d      	ldr	r5, [r1, #8]
 8003304:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003308:	4d07      	ldr	r5, [pc, #28]	; (8003328 <TIM_OC4_SetConfig+0x44>)
 800330a:	42a8      	cmp	r0, r5
 800330c:	d006      	beq.n	800331c <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800330e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003310:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003312:	684a      	ldr	r2, [r1, #4]
 8003314:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003316:	6203      	str	r3, [r0, #32]
}
 8003318:	bc30      	pop	{r4, r5}
 800331a:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 800331c:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003320:	694d      	ldr	r5, [r1, #20]
 8003322:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8003326:	e7f2      	b.n	800330e <TIM_OC4_SetConfig+0x2a>
 8003328:	40012c00 	.word	0x40012c00

0800332c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800332c:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800332e:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003330:	6a04      	ldr	r4, [r0, #32]
 8003332:	f024 0401 	bic.w	r4, r4, #1
 8003336:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003338:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800333a:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800333e:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003342:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8003346:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003348:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800334a:	6203      	str	r3, [r0, #32]
}
 800334c:	bc10      	pop	{r4}
 800334e:	4770      	bx	lr

08003350 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003350:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003352:	6a03      	ldr	r3, [r0, #32]
 8003354:	f023 0310 	bic.w	r3, r3, #16
 8003358:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800335a:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800335c:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800335e:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003362:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003366:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800336a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800336e:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003370:	6203      	str	r3, [r0, #32]
}
 8003372:	bc10      	pop	{r4}
 8003374:	4770      	bx	lr

08003376 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003376:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003378:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800337c:	4319      	orrs	r1, r3
 800337e:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003382:	6081      	str	r1, [r0, #8]
}
 8003384:	4770      	bx	lr

08003386 <HAL_TIM_Base_MspInit>:
}
 8003386:	4770      	bx	lr

08003388 <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 8003388:	2302      	movs	r3, #2
 800338a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800338e:	6802      	ldr	r2, [r0, #0]
 8003390:	6893      	ldr	r3, [r2, #8]
 8003392:	f003 0307 	and.w	r3, r3, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003396:	2b06      	cmp	r3, #6
 8003398:	d003      	beq.n	80033a2 <HAL_TIM_Base_Start+0x1a>
    __HAL_TIM_ENABLE(htim);
 800339a:	6813      	ldr	r3, [r2, #0]
 800339c:	f043 0301 	orr.w	r3, r3, #1
 80033a0:	6013      	str	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_READY;
 80033a2:	2301      	movs	r3, #1
 80033a4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 80033a8:	2000      	movs	r0, #0
 80033aa:	4770      	bx	lr

080033ac <HAL_TIM_PWM_MspInit>:
}
 80033ac:	4770      	bx	lr
	...

080033b0 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80033b0:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033b2:	4a1b      	ldr	r2, [pc, #108]	; (8003420 <TIM_Base_SetConfig+0x70>)
 80033b4:	4290      	cmp	r0, r2
 80033b6:	d00a      	beq.n	80033ce <TIM_Base_SetConfig+0x1e>
 80033b8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80033bc:	d007      	beq.n	80033ce <TIM_Base_SetConfig+0x1e>
 80033be:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80033c2:	4290      	cmp	r0, r2
 80033c4:	d003      	beq.n	80033ce <TIM_Base_SetConfig+0x1e>
 80033c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80033ca:	4290      	cmp	r0, r2
 80033cc:	d103      	bne.n	80033d6 <TIM_Base_SetConfig+0x26>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80033d2:	684a      	ldr	r2, [r1, #4]
 80033d4:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033d6:	4a12      	ldr	r2, [pc, #72]	; (8003420 <TIM_Base_SetConfig+0x70>)
 80033d8:	4290      	cmp	r0, r2
 80033da:	d00a      	beq.n	80033f2 <TIM_Base_SetConfig+0x42>
 80033dc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80033e0:	d007      	beq.n	80033f2 <TIM_Base_SetConfig+0x42>
 80033e2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80033e6:	4290      	cmp	r0, r2
 80033e8:	d003      	beq.n	80033f2 <TIM_Base_SetConfig+0x42>
 80033ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80033ee:	4290      	cmp	r0, r2
 80033f0:	d103      	bne.n	80033fa <TIM_Base_SetConfig+0x4a>
    tmpcr1 &= ~TIM_CR1_CKD;
 80033f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033f6:	68ca      	ldr	r2, [r1, #12]
 80033f8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033fe:	694a      	ldr	r2, [r1, #20]
 8003400:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003402:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003404:	688b      	ldr	r3, [r1, #8]
 8003406:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003408:	680b      	ldr	r3, [r1, #0]
 800340a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800340c:	4b04      	ldr	r3, [pc, #16]	; (8003420 <TIM_Base_SetConfig+0x70>)
 800340e:	4298      	cmp	r0, r3
 8003410:	d002      	beq.n	8003418 <TIM_Base_SetConfig+0x68>
  TIMx->EGR = TIM_EGR_UG;
 8003412:	2301      	movs	r3, #1
 8003414:	6143      	str	r3, [r0, #20]
}
 8003416:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8003418:	690b      	ldr	r3, [r1, #16]
 800341a:	6303      	str	r3, [r0, #48]	; 0x30
 800341c:	e7f9      	b.n	8003412 <TIM_Base_SetConfig+0x62>
 800341e:	bf00      	nop
 8003420:	40012c00 	.word	0x40012c00

08003424 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8003424:	b1a8      	cbz	r0, 8003452 <HAL_TIM_Base_Init+0x2e>
{
 8003426:	b510      	push	{r4, lr}
 8003428:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800342a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800342e:	b15b      	cbz	r3, 8003448 <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 8003430:	2302      	movs	r3, #2
 8003432:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003436:	1d21      	adds	r1, r4, #4
 8003438:	6820      	ldr	r0, [r4, #0]
 800343a:	f7ff ffb9 	bl	80033b0 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800343e:	2301      	movs	r3, #1
 8003440:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003444:	2000      	movs	r0, #0
}
 8003446:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003448:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800344c:	f7ff ff9b 	bl	8003386 <HAL_TIM_Base_MspInit>
 8003450:	e7ee      	b.n	8003430 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8003452:	2001      	movs	r0, #1
}
 8003454:	4770      	bx	lr

08003456 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003456:	b1a8      	cbz	r0, 8003484 <HAL_TIM_PWM_Init+0x2e>
{
 8003458:	b510      	push	{r4, lr}
 800345a:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800345c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003460:	b15b      	cbz	r3, 800347a <HAL_TIM_PWM_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 8003462:	2302      	movs	r3, #2
 8003464:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003468:	1d21      	adds	r1, r4, #4
 800346a:	6820      	ldr	r0, [r4, #0]
 800346c:	f7ff ffa0 	bl	80033b0 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8003470:	2301      	movs	r3, #1
 8003472:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003476:	2000      	movs	r0, #0
}
 8003478:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800347a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800347e:	f7ff ff95 	bl	80033ac <HAL_TIM_PWM_MspInit>
 8003482:	e7ee      	b.n	8003462 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8003484:	2001      	movs	r0, #1
}
 8003486:	4770      	bx	lr

08003488 <TIM_OC2_SetConfig>:
{
 8003488:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800348a:	6a03      	ldr	r3, [r0, #32]
 800348c:	f023 0310 	bic.w	r3, r3, #16
 8003490:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003492:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003494:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003496:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003498:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800349c:	680d      	ldr	r5, [r1, #0]
 800349e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80034a2:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80034a6:	688d      	ldr	r5, [r1, #8]
 80034a8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80034ac:	4d0e      	ldr	r5, [pc, #56]	; (80034e8 <TIM_OC2_SetConfig+0x60>)
 80034ae:	42a8      	cmp	r0, r5
 80034b0:	d009      	beq.n	80034c6 <TIM_OC2_SetConfig+0x3e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034b2:	4d0d      	ldr	r5, [pc, #52]	; (80034e8 <TIM_OC2_SetConfig+0x60>)
 80034b4:	42a8      	cmp	r0, r5
 80034b6:	d00e      	beq.n	80034d6 <TIM_OC2_SetConfig+0x4e>
  TIMx->CR2 = tmpcr2;
 80034b8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80034ba:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80034bc:	684a      	ldr	r2, [r1, #4]
 80034be:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80034c0:	6203      	str	r3, [r0, #32]
}
 80034c2:	bc30      	pop	{r4, r5}
 80034c4:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 80034c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80034ca:	68cd      	ldr	r5, [r1, #12]
 80034cc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80034d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034d4:	e7ed      	b.n	80034b2 <TIM_OC2_SetConfig+0x2a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80034d6:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80034da:	694d      	ldr	r5, [r1, #20]
 80034dc:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80034e0:	698d      	ldr	r5, [r1, #24]
 80034e2:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 80034e6:	e7e7      	b.n	80034b8 <TIM_OC2_SetConfig+0x30>
 80034e8:	40012c00 	.word	0x40012c00

080034ec <HAL_TIM_PWM_ConfigChannel>:
{
 80034ec:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80034ee:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d066      	beq.n	80035c4 <HAL_TIM_PWM_ConfigChannel+0xd8>
 80034f6:	460d      	mov	r5, r1
 80034f8:	4604      	mov	r4, r0
 80034fa:	2301      	movs	r3, #1
 80034fc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8003500:	2302      	movs	r3, #2
 8003502:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8003506:	2a0c      	cmp	r2, #12
 8003508:	d81a      	bhi.n	8003540 <HAL_TIM_PWM_ConfigChannel+0x54>
 800350a:	e8df f002 	tbb	[pc, r2]
 800350e:	1907      	.short	0x1907
 8003510:	19201919 	.word	0x19201919
 8003514:	19341919 	.word	0x19341919
 8003518:	1919      	.short	0x1919
 800351a:	47          	.byte	0x47
 800351b:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800351c:	6800      	ldr	r0, [r0, #0]
 800351e:	f7ff fe81 	bl	8003224 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003522:	6822      	ldr	r2, [r4, #0]
 8003524:	6993      	ldr	r3, [r2, #24]
 8003526:	f043 0308 	orr.w	r3, r3, #8
 800352a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800352c:	6822      	ldr	r2, [r4, #0]
 800352e:	6993      	ldr	r3, [r2, #24]
 8003530:	f023 0304 	bic.w	r3, r3, #4
 8003534:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003536:	6822      	ldr	r2, [r4, #0]
 8003538:	6993      	ldr	r3, [r2, #24]
 800353a:	6929      	ldr	r1, [r5, #16]
 800353c:	430b      	orrs	r3, r1
 800353e:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 8003540:	2301      	movs	r3, #1
 8003542:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003546:	2000      	movs	r0, #0
 8003548:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800354c:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800354e:	6800      	ldr	r0, [r0, #0]
 8003550:	f7ff ff9a 	bl	8003488 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003554:	6822      	ldr	r2, [r4, #0]
 8003556:	6993      	ldr	r3, [r2, #24]
 8003558:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800355c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800355e:	6822      	ldr	r2, [r4, #0]
 8003560:	6993      	ldr	r3, [r2, #24]
 8003562:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003566:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003568:	6822      	ldr	r2, [r4, #0]
 800356a:	6993      	ldr	r3, [r2, #24]
 800356c:	6929      	ldr	r1, [r5, #16]
 800356e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003572:	6193      	str	r3, [r2, #24]
      break;
 8003574:	e7e4      	b.n	8003540 <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003576:	6800      	ldr	r0, [r0, #0]
 8003578:	f7ff fe82 	bl	8003280 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800357c:	6822      	ldr	r2, [r4, #0]
 800357e:	69d3      	ldr	r3, [r2, #28]
 8003580:	f043 0308 	orr.w	r3, r3, #8
 8003584:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003586:	6822      	ldr	r2, [r4, #0]
 8003588:	69d3      	ldr	r3, [r2, #28]
 800358a:	f023 0304 	bic.w	r3, r3, #4
 800358e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003590:	6822      	ldr	r2, [r4, #0]
 8003592:	69d3      	ldr	r3, [r2, #28]
 8003594:	6929      	ldr	r1, [r5, #16]
 8003596:	430b      	orrs	r3, r1
 8003598:	61d3      	str	r3, [r2, #28]
      break;
 800359a:	e7d1      	b.n	8003540 <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800359c:	6800      	ldr	r0, [r0, #0]
 800359e:	f7ff fea1 	bl	80032e4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80035a2:	6822      	ldr	r2, [r4, #0]
 80035a4:	69d3      	ldr	r3, [r2, #28]
 80035a6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80035aa:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035ac:	6822      	ldr	r2, [r4, #0]
 80035ae:	69d3      	ldr	r3, [r2, #28]
 80035b0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80035b4:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80035b6:	6822      	ldr	r2, [r4, #0]
 80035b8:	69d3      	ldr	r3, [r2, #28]
 80035ba:	6929      	ldr	r1, [r5, #16]
 80035bc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80035c0:	61d3      	str	r3, [r2, #28]
      break;
 80035c2:	e7bd      	b.n	8003540 <HAL_TIM_PWM_ConfigChannel+0x54>
  __HAL_LOCK(htim);
 80035c4:	2002      	movs	r0, #2
 80035c6:	e7c1      	b.n	800354c <HAL_TIM_PWM_ConfigChannel+0x60>

080035c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80035c8:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80035ca:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035cc:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80035d0:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80035d4:	430b      	orrs	r3, r1
 80035d6:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035d8:	6083      	str	r3, [r0, #8]
}
 80035da:	bc10      	pop	{r4}
 80035dc:	4770      	bx	lr

080035de <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80035de:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d066      	beq.n	80036b4 <HAL_TIM_ConfigClockSource+0xd6>
{
 80035e6:	b510      	push	{r4, lr}
 80035e8:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80035ea:	2301      	movs	r3, #1
 80035ec:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80035f0:	2302      	movs	r3, #2
 80035f2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80035f6:	6802      	ldr	r2, [r0, #0]
 80035f8:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80035fe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8003602:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8003604:	680b      	ldr	r3, [r1, #0]
 8003606:	2b40      	cmp	r3, #64	; 0x40
 8003608:	d04a      	beq.n	80036a0 <HAL_TIM_ConfigClockSource+0xc2>
 800360a:	d913      	bls.n	8003634 <HAL_TIM_ConfigClockSource+0x56>
 800360c:	2b60      	cmp	r3, #96	; 0x60
 800360e:	d03d      	beq.n	800368c <HAL_TIM_ConfigClockSource+0xae>
 8003610:	d91e      	bls.n	8003650 <HAL_TIM_ConfigClockSource+0x72>
 8003612:	2b70      	cmp	r3, #112	; 0x70
 8003614:	d028      	beq.n	8003668 <HAL_TIM_ConfigClockSource+0x8a>
 8003616:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800361a:	d130      	bne.n	800367e <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ETR_SetConfig(htim->Instance,
 800361c:	68cb      	ldr	r3, [r1, #12]
 800361e:	684a      	ldr	r2, [r1, #4]
 8003620:	6889      	ldr	r1, [r1, #8]
 8003622:	6800      	ldr	r0, [r0, #0]
 8003624:	f7ff ffd0 	bl	80035c8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003628:	6822      	ldr	r2, [r4, #0]
 800362a:	6893      	ldr	r3, [r2, #8]
 800362c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003630:	6093      	str	r3, [r2, #8]
      break;
 8003632:	e024      	b.n	800367e <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8003634:	2b10      	cmp	r3, #16
 8003636:	d006      	beq.n	8003646 <HAL_TIM_ConfigClockSource+0x68>
 8003638:	d904      	bls.n	8003644 <HAL_TIM_ConfigClockSource+0x66>
 800363a:	2b20      	cmp	r3, #32
 800363c:	d003      	beq.n	8003646 <HAL_TIM_ConfigClockSource+0x68>
 800363e:	2b30      	cmp	r3, #48	; 0x30
 8003640:	d001      	beq.n	8003646 <HAL_TIM_ConfigClockSource+0x68>
 8003642:	e01c      	b.n	800367e <HAL_TIM_ConfigClockSource+0xa0>
 8003644:	b9db      	cbnz	r3, 800367e <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003646:	4619      	mov	r1, r3
 8003648:	6820      	ldr	r0, [r4, #0]
 800364a:	f7ff fe94 	bl	8003376 <TIM_ITRx_SetConfig>
      break;
 800364e:	e016      	b.n	800367e <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8003650:	2b50      	cmp	r3, #80	; 0x50
 8003652:	d114      	bne.n	800367e <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003654:	68ca      	ldr	r2, [r1, #12]
 8003656:	6849      	ldr	r1, [r1, #4]
 8003658:	6800      	ldr	r0, [r0, #0]
 800365a:	f7ff fe67 	bl	800332c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800365e:	2150      	movs	r1, #80	; 0x50
 8003660:	6820      	ldr	r0, [r4, #0]
 8003662:	f7ff fe88 	bl	8003376 <TIM_ITRx_SetConfig>
      break;
 8003666:	e00a      	b.n	800367e <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ETR_SetConfig(htim->Instance,
 8003668:	68cb      	ldr	r3, [r1, #12]
 800366a:	684a      	ldr	r2, [r1, #4]
 800366c:	6889      	ldr	r1, [r1, #8]
 800366e:	6800      	ldr	r0, [r0, #0]
 8003670:	f7ff ffaa 	bl	80035c8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003674:	6822      	ldr	r2, [r4, #0]
 8003676:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003678:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800367c:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 800367e:	2301      	movs	r3, #1
 8003680:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003684:	2000      	movs	r0, #0
 8003686:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800368a:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 800368c:	68ca      	ldr	r2, [r1, #12]
 800368e:	6849      	ldr	r1, [r1, #4]
 8003690:	6800      	ldr	r0, [r0, #0]
 8003692:	f7ff fe5d 	bl	8003350 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003696:	2160      	movs	r1, #96	; 0x60
 8003698:	6820      	ldr	r0, [r4, #0]
 800369a:	f7ff fe6c 	bl	8003376 <TIM_ITRx_SetConfig>
      break;
 800369e:	e7ee      	b.n	800367e <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036a0:	68ca      	ldr	r2, [r1, #12]
 80036a2:	6849      	ldr	r1, [r1, #4]
 80036a4:	6800      	ldr	r0, [r0, #0]
 80036a6:	f7ff fe41 	bl	800332c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80036aa:	2140      	movs	r1, #64	; 0x40
 80036ac:	6820      	ldr	r0, [r4, #0]
 80036ae:	f7ff fe62 	bl	8003376 <TIM_ITRx_SetConfig>
      break;
 80036b2:	e7e4      	b.n	800367e <HAL_TIM_ConfigClockSource+0xa0>
  __HAL_LOCK(htim);
 80036b4:	2002      	movs	r0, #2
}
 80036b6:	4770      	bx	lr

080036b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80036b8:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80036ba:	f001 011f 	and.w	r1, r1, #31
 80036be:	2301      	movs	r3, #1
 80036c0:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80036c4:	6a03      	ldr	r3, [r0, #32]
 80036c6:	ea23 0304 	bic.w	r3, r3, r4
 80036ca:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80036cc:	6a03      	ldr	r3, [r0, #32]
 80036ce:	408a      	lsls	r2, r1
 80036d0:	4313      	orrs	r3, r2
 80036d2:	6203      	str	r3, [r0, #32]
}
 80036d4:	bc10      	pop	{r4}
 80036d6:	4770      	bx	lr

080036d8 <HAL_TIM_PWM_Start>:
{
 80036d8:	b510      	push	{r4, lr}
 80036da:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80036dc:	2201      	movs	r2, #1
 80036de:	6800      	ldr	r0, [r0, #0]
 80036e0:	f7ff ffea 	bl	80036b8 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80036e4:	6823      	ldr	r3, [r4, #0]
 80036e6:	4a0a      	ldr	r2, [pc, #40]	; (8003710 <HAL_TIM_PWM_Start+0x38>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d00b      	beq.n	8003704 <HAL_TIM_PWM_Start+0x2c>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036ec:	6822      	ldr	r2, [r4, #0]
 80036ee:	6893      	ldr	r3, [r2, #8]
 80036f0:	f003 0307 	and.w	r3, r3, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036f4:	2b06      	cmp	r3, #6
 80036f6:	d003      	beq.n	8003700 <HAL_TIM_PWM_Start+0x28>
    __HAL_TIM_ENABLE(htim);
 80036f8:	6813      	ldr	r3, [r2, #0]
 80036fa:	f043 0301 	orr.w	r3, r3, #1
 80036fe:	6013      	str	r3, [r2, #0]
}
 8003700:	2000      	movs	r0, #0
 8003702:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 8003704:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003706:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800370a:	645a      	str	r2, [r3, #68]	; 0x44
 800370c:	e7ee      	b.n	80036ec <HAL_TIM_PWM_Start+0x14>
 800370e:	bf00      	nop
 8003710:	40012c00 	.word	0x40012c00

08003714 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003714:	6802      	ldr	r2, [r0, #0]
 8003716:	68d3      	ldr	r3, [r2, #12]
 8003718:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800371c:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800371e:	6802      	ldr	r2, [r0, #0]
 8003720:	6953      	ldr	r3, [r2, #20]
 8003722:	f023 0301 	bic.w	r3, r3, #1
 8003726:	6153      	str	r3, [r2, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003728:	2320      	movs	r3, #32
 800372a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 800372e:	4770      	bx	lr

08003730 <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003730:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003734:	b2db      	uxtb	r3, r3
 8003736:	2b21      	cmp	r3, #33	; 0x21
 8003738:	d12a      	bne.n	8003790 <UART_Transmit_IT+0x60>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800373a:	6883      	ldr	r3, [r0, #8]
 800373c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003740:	d016      	beq.n	8003770 <UART_Transmit_IT+0x40>
        huart->pTxBuffPtr += 1U;
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003742:	6a03      	ldr	r3, [r0, #32]
 8003744:	1c5a      	adds	r2, r3, #1
 8003746:	6202      	str	r2, [r0, #32]
 8003748:	781a      	ldrb	r2, [r3, #0]
 800374a:	6803      	ldr	r3, [r0, #0]
 800374c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800374e:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 8003750:	3b01      	subs	r3, #1
 8003752:	b29b      	uxth	r3, r3
 8003754:	84c3      	strh	r3, [r0, #38]	; 0x26
 8003756:	b9eb      	cbnz	r3, 8003794 <UART_Transmit_IT+0x64>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003758:	6802      	ldr	r2, [r0, #0]
 800375a:	68d3      	ldr	r3, [r2, #12]
 800375c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003760:	60d3      	str	r3, [r2, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003762:	6802      	ldr	r2, [r0, #0]
 8003764:	68d3      	ldr	r3, [r2, #12]
 8003766:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800376a:	60d3      	str	r3, [r2, #12]
    }
    return HAL_OK;
 800376c:	2000      	movs	r0, #0
 800376e:	4770      	bx	lr
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003770:	6a03      	ldr	r3, [r0, #32]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003772:	881b      	ldrh	r3, [r3, #0]
 8003774:	6802      	ldr	r2, [r0, #0]
 8003776:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800377a:	6053      	str	r3, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800377c:	6903      	ldr	r3, [r0, #16]
 800377e:	b91b      	cbnz	r3, 8003788 <UART_Transmit_IT+0x58>
        huart->pTxBuffPtr += 2U;
 8003780:	6a03      	ldr	r3, [r0, #32]
 8003782:	3302      	adds	r3, #2
 8003784:	6203      	str	r3, [r0, #32]
 8003786:	e7e2      	b.n	800374e <UART_Transmit_IT+0x1e>
        huart->pTxBuffPtr += 1U;
 8003788:	6a03      	ldr	r3, [r0, #32]
 800378a:	3301      	adds	r3, #1
 800378c:	6203      	str	r3, [r0, #32]
 800378e:	e7de      	b.n	800374e <UART_Transmit_IT+0x1e>
  }
  else
  {
    return HAL_BUSY;
 8003790:	2002      	movs	r0, #2
 8003792:	4770      	bx	lr
    return HAL_OK;
 8003794:	2000      	movs	r0, #0
  }
}
 8003796:	4770      	bx	lr

08003798 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003798:	b538      	push	{r3, r4, r5, lr}
 800379a:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800379c:	6802      	ldr	r2, [r0, #0]
 800379e:	6913      	ldr	r3, [r2, #16]
 80037a0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80037a4:	68c1      	ldr	r1, [r0, #12]
 80037a6:	430b      	orrs	r3, r1
 80037a8:	6113      	str	r3, [r2, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80037aa:	6883      	ldr	r3, [r0, #8]
 80037ac:	6902      	ldr	r2, [r0, #16]
 80037ae:	4313      	orrs	r3, r2
 80037b0:	6942      	ldr	r2, [r0, #20]
 80037b2:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 80037b4:	6801      	ldr	r1, [r0, #0]
 80037b6:	68cb      	ldr	r3, [r1, #12]
 80037b8:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80037bc:	f023 030c 	bic.w	r3, r3, #12
 80037c0:	4313      	orrs	r3, r2
 80037c2:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037c4:	6802      	ldr	r2, [r0, #0]
 80037c6:	6953      	ldr	r3, [r2, #20]
 80037c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037cc:	6981      	ldr	r1, [r0, #24]
 80037ce:	430b      	orrs	r3, r1
 80037d0:	6153      	str	r3, [r2, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80037d2:	6802      	ldr	r2, [r0, #0]
 80037d4:	4b21      	ldr	r3, [pc, #132]	; (800385c <UART_SetConfig+0xc4>)
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d01f      	beq.n	800381a <UART_SetConfig+0x82>
    pclk = HAL_RCC_GetPCLK2Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80037da:	f7ff fa51 	bl	8002c80 <HAL_RCC_GetPCLK1Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80037de:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80037e2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80037e6:	6863      	ldr	r3, [r4, #4]
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	fbb0 f0f3 	udiv	r0, r0, r3
 80037ee:	4d1c      	ldr	r5, [pc, #112]	; (8003860 <UART_SetConfig+0xc8>)
 80037f0:	fba5 3200 	umull	r3, r2, r5, r0
 80037f4:	0951      	lsrs	r1, r2, #5
 80037f6:	2264      	movs	r2, #100	; 0x64
 80037f8:	fb02 0211 	mls	r2, r2, r1, r0
 80037fc:	0113      	lsls	r3, r2, #4
 80037fe:	3332      	adds	r3, #50	; 0x32
 8003800:	fba5 2303 	umull	r2, r3, r5, r3
 8003804:	095b      	lsrs	r3, r3, #5
 8003806:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800380a:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800380e:	f003 030f 	and.w	r3, r3, #15
 8003812:	6821      	ldr	r1, [r4, #0]
 8003814:	4413      	add	r3, r2
 8003816:	608b      	str	r3, [r1, #8]
  }
#endif /* USART_CR1_OVER8 */
}
 8003818:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 800381a:	f7ff fa41 	bl	8002ca0 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800381e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003822:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003826:	6863      	ldr	r3, [r4, #4]
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	fbb0 f0f3 	udiv	r0, r0, r3
 800382e:	4d0c      	ldr	r5, [pc, #48]	; (8003860 <UART_SetConfig+0xc8>)
 8003830:	fba5 3200 	umull	r3, r2, r5, r0
 8003834:	0951      	lsrs	r1, r2, #5
 8003836:	2264      	movs	r2, #100	; 0x64
 8003838:	fb02 0211 	mls	r2, r2, r1, r0
 800383c:	0113      	lsls	r3, r2, #4
 800383e:	3332      	adds	r3, #50	; 0x32
 8003840:	fba5 2303 	umull	r2, r3, r5, r3
 8003844:	095b      	lsrs	r3, r3, #5
 8003846:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800384a:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800384e:	f003 030f 	and.w	r3, r3, #15
 8003852:	6821      	ldr	r1, [r4, #0]
 8003854:	4413      	add	r3, r2
 8003856:	608b      	str	r3, [r1, #8]
 8003858:	e7de      	b.n	8003818 <UART_SetConfig+0x80>
 800385a:	bf00      	nop
 800385c:	40013800 	.word	0x40013800
 8003860:	51eb851f 	.word	0x51eb851f

08003864 <UART_WaitOnFlagUntilTimeout>:
{
 8003864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003868:	4605      	mov	r5, r0
 800386a:	460f      	mov	r7, r1
 800386c:	4616      	mov	r6, r2
 800386e:	4698      	mov	r8, r3
 8003870:	9c06      	ldr	r4, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003872:	682b      	ldr	r3, [r5, #0]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	ea37 0303 	bics.w	r3, r7, r3
 800387a:	bf0c      	ite	eq
 800387c:	2301      	moveq	r3, #1
 800387e:	2300      	movne	r3, #0
 8003880:	42b3      	cmp	r3, r6
 8003882:	d11d      	bne.n	80038c0 <UART_WaitOnFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 8003884:	f1b4 3fff 	cmp.w	r4, #4294967295
 8003888:	d0f3      	beq.n	8003872 <UART_WaitOnFlagUntilTimeout+0xe>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800388a:	b12c      	cbz	r4, 8003898 <UART_WaitOnFlagUntilTimeout+0x34>
 800388c:	f7fd fcaa 	bl	80011e4 <HAL_GetTick>
 8003890:	eba0 0008 	sub.w	r0, r0, r8
 8003894:	42a0      	cmp	r0, r4
 8003896:	d9ec      	bls.n	8003872 <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003898:	682a      	ldr	r2, [r5, #0]
 800389a:	68d3      	ldr	r3, [r2, #12]
 800389c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80038a0:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038a2:	682a      	ldr	r2, [r5, #0]
 80038a4:	6953      	ldr	r3, [r2, #20]
 80038a6:	f023 0301 	bic.w	r3, r3, #1
 80038aa:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80038ac:	2320      	movs	r3, #32
 80038ae:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80038b2:	f885 303a 	strb.w	r3, [r5, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80038b6:	2300      	movs	r3, #0
 80038b8:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
        return HAL_TIMEOUT;
 80038bc:	2003      	movs	r0, #3
 80038be:	e000      	b.n	80038c2 <UART_WaitOnFlagUntilTimeout+0x5e>
  return HAL_OK;
 80038c0:	2000      	movs	r0, #0
}
 80038c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080038c6 <HAL_UART_Init>:
  if (huart == NULL)
 80038c6:	b358      	cbz	r0, 8003920 <HAL_UART_Init+0x5a>
{
 80038c8:	b510      	push	{r4, lr}
 80038ca:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80038cc:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80038d0:	b30b      	cbz	r3, 8003916 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80038d2:	2324      	movs	r3, #36	; 0x24
 80038d4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80038d8:	6822      	ldr	r2, [r4, #0]
 80038da:	68d3      	ldr	r3, [r2, #12]
 80038dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80038e0:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80038e2:	4620      	mov	r0, r4
 80038e4:	f7ff ff58 	bl	8003798 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038e8:	6822      	ldr	r2, [r4, #0]
 80038ea:	6913      	ldr	r3, [r2, #16]
 80038ec:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80038f0:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038f2:	6822      	ldr	r2, [r4, #0]
 80038f4:	6953      	ldr	r3, [r2, #20]
 80038f6:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80038fa:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 80038fc:	6822      	ldr	r2, [r4, #0]
 80038fe:	68d3      	ldr	r3, [r2, #12]
 8003900:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003904:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003906:	2000      	movs	r0, #0
 8003908:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800390a:	2320      	movs	r3, #32
 800390c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003910:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8003914:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003916:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800391a:	f003 fe81 	bl	8007620 <HAL_UART_MspInit>
 800391e:	e7d8      	b.n	80038d2 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8003920:	2001      	movs	r0, #1
}
 8003922:	4770      	bx	lr

08003924 <HAL_HalfDuplex_Init>:
  if (huart == NULL)
 8003924:	2800      	cmp	r0, #0
 8003926:	d030      	beq.n	800398a <HAL_HalfDuplex_Init+0x66>
{
 8003928:	b510      	push	{r4, lr}
 800392a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800392c:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003930:	b333      	cbz	r3, 8003980 <HAL_HalfDuplex_Init+0x5c>
  huart->gState = HAL_UART_STATE_BUSY;
 8003932:	2324      	movs	r3, #36	; 0x24
 8003934:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8003938:	6822      	ldr	r2, [r4, #0]
 800393a:	68d3      	ldr	r3, [r2, #12]
 800393c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003940:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003942:	4620      	mov	r0, r4
 8003944:	f7ff ff28 	bl	8003798 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003948:	6822      	ldr	r2, [r4, #0]
 800394a:	6913      	ldr	r3, [r2, #16]
 800394c:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8003950:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8003952:	6822      	ldr	r2, [r4, #0]
 8003954:	6953      	ldr	r3, [r2, #20]
 8003956:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800395a:	6153      	str	r3, [r2, #20]
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800395c:	6822      	ldr	r2, [r4, #0]
 800395e:	6953      	ldr	r3, [r2, #20]
 8003960:	f043 0308 	orr.w	r3, r3, #8
 8003964:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8003966:	6822      	ldr	r2, [r4, #0]
 8003968:	68d3      	ldr	r3, [r2, #12]
 800396a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800396e:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003970:	2000      	movs	r0, #0
 8003972:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003974:	2320      	movs	r3, #32
 8003976:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800397a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 800397e:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003980:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8003984:	f003 fe4c 	bl	8007620 <HAL_UART_MspInit>
 8003988:	e7d3      	b.n	8003932 <HAL_HalfDuplex_Init+0xe>
    return HAL_ERROR;
 800398a:	2001      	movs	r0, #1
}
 800398c:	4770      	bx	lr

0800398e <HAL_UART_Transmit>:
{
 800398e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8003996:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800399a:	b2db      	uxtb	r3, r3
 800399c:	2b20      	cmp	r3, #32
 800399e:	d155      	bne.n	8003a4c <HAL_UART_Transmit+0xbe>
 80039a0:	4604      	mov	r4, r0
 80039a2:	460d      	mov	r5, r1
 80039a4:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 80039a6:	2900      	cmp	r1, #0
 80039a8:	d055      	beq.n	8003a56 <HAL_UART_Transmit+0xc8>
 80039aa:	2a00      	cmp	r2, #0
 80039ac:	d055      	beq.n	8003a5a <HAL_UART_Transmit+0xcc>
    __HAL_LOCK(huart);
 80039ae:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d053      	beq.n	8003a5e <HAL_UART_Transmit+0xd0>
 80039b6:	2301      	movs	r3, #1
 80039b8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039bc:	2300      	movs	r3, #0
 80039be:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039c0:	2321      	movs	r3, #33	; 0x21
 80039c2:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80039c6:	f7fd fc0d 	bl	80011e4 <HAL_GetTick>
 80039ca:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 80039cc:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 80039d0:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80039d4:	e010      	b.n	80039f8 <HAL_UART_Transmit+0x6a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039d6:	9600      	str	r6, [sp, #0]
 80039d8:	463b      	mov	r3, r7
 80039da:	2200      	movs	r2, #0
 80039dc:	2180      	movs	r1, #128	; 0x80
 80039de:	4620      	mov	r0, r4
 80039e0:	f7ff ff40 	bl	8003864 <UART_WaitOnFlagUntilTimeout>
 80039e4:	2800      	cmp	r0, #0
 80039e6:	d13c      	bne.n	8003a62 <HAL_UART_Transmit+0xd4>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80039e8:	882b      	ldrh	r3, [r5, #0]
 80039ea:	6822      	ldr	r2, [r4, #0]
 80039ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039f0:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80039f2:	6923      	ldr	r3, [r4, #16]
 80039f4:	b9c3      	cbnz	r3, 8003a28 <HAL_UART_Transmit+0x9a>
          pData += 2U;
 80039f6:	3502      	adds	r5, #2
    while (huart->TxXferCount > 0U)
 80039f8:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80039fa:	b29b      	uxth	r3, r3
 80039fc:	b1b3      	cbz	r3, 8003a2c <HAL_UART_Transmit+0x9e>
      huart->TxXferCount--;
 80039fe:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8003a00:	3b01      	subs	r3, #1
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003a06:	68a3      	ldr	r3, [r4, #8]
 8003a08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a0c:	d0e3      	beq.n	80039d6 <HAL_UART_Transmit+0x48>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a0e:	9600      	str	r6, [sp, #0]
 8003a10:	463b      	mov	r3, r7
 8003a12:	2200      	movs	r2, #0
 8003a14:	2180      	movs	r1, #128	; 0x80
 8003a16:	4620      	mov	r0, r4
 8003a18:	f7ff ff24 	bl	8003864 <UART_WaitOnFlagUntilTimeout>
 8003a1c:	bb18      	cbnz	r0, 8003a66 <HAL_UART_Transmit+0xd8>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003a1e:	782a      	ldrb	r2, [r5, #0]
 8003a20:	6823      	ldr	r3, [r4, #0]
 8003a22:	605a      	str	r2, [r3, #4]
 8003a24:	3501      	adds	r5, #1
 8003a26:	e7e7      	b.n	80039f8 <HAL_UART_Transmit+0x6a>
          pData += 1U;
 8003a28:	3501      	adds	r5, #1
 8003a2a:	e7e5      	b.n	80039f8 <HAL_UART_Transmit+0x6a>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a2c:	9600      	str	r6, [sp, #0]
 8003a2e:	463b      	mov	r3, r7
 8003a30:	2200      	movs	r2, #0
 8003a32:	2140      	movs	r1, #64	; 0x40
 8003a34:	4620      	mov	r0, r4
 8003a36:	f7ff ff15 	bl	8003864 <UART_WaitOnFlagUntilTimeout>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	b9a8      	cbnz	r0, 8003a6a <HAL_UART_Transmit+0xdc>
    huart->gState = HAL_UART_STATE_READY;
 8003a3e:	2220      	movs	r2, #32
 8003a40:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8003a44:	2200      	movs	r2, #0
 8003a46:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    return HAL_OK;
 8003a4a:	e000      	b.n	8003a4e <HAL_UART_Transmit+0xc0>
    return HAL_BUSY;
 8003a4c:	2302      	movs	r3, #2
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	b002      	add	sp, #8
 8003a52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e7f9      	b.n	8003a4e <HAL_UART_Transmit+0xc0>
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e7f7      	b.n	8003a4e <HAL_UART_Transmit+0xc0>
    __HAL_LOCK(huart);
 8003a5e:	2302      	movs	r3, #2
 8003a60:	e7f5      	b.n	8003a4e <HAL_UART_Transmit+0xc0>
          return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e7f3      	b.n	8003a4e <HAL_UART_Transmit+0xc0>
          return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e7f1      	b.n	8003a4e <HAL_UART_Transmit+0xc0>
      return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e7ef      	b.n	8003a4e <HAL_UART_Transmit+0xc0>

08003a6e <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8003a6e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	2b20      	cmp	r3, #32
 8003a76:	d120      	bne.n	8003aba <HAL_UART_Receive_IT+0x4c>
    if ((pData == NULL) || (Size == 0U))
 8003a78:	b309      	cbz	r1, 8003abe <HAL_UART_Receive_IT+0x50>
 8003a7a:	b312      	cbz	r2, 8003ac2 <HAL_UART_Receive_IT+0x54>
    __HAL_LOCK(huart);
 8003a7c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d020      	beq.n	8003ac6 <HAL_UART_Receive_IT+0x58>
    huart->pRxBuffPtr = pData;
 8003a84:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8003a86:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003a88:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003a8e:	2222      	movs	r2, #34	; 0x22
 8003a90:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UNLOCK(huart);
 8003a94:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003a98:	6801      	ldr	r1, [r0, #0]
 8003a9a:	68ca      	ldr	r2, [r1, #12]
 8003a9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003aa0:	60ca      	str	r2, [r1, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003aa2:	6801      	ldr	r1, [r0, #0]
 8003aa4:	694a      	ldr	r2, [r1, #20]
 8003aa6:	f042 0201 	orr.w	r2, r2, #1
 8003aaa:	614a      	str	r2, [r1, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003aac:	6801      	ldr	r1, [r0, #0]
 8003aae:	68ca      	ldr	r2, [r1, #12]
 8003ab0:	f042 0220 	orr.w	r2, r2, #32
 8003ab4:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	4770      	bx	lr
    return HAL_BUSY;
 8003aba:	2002      	movs	r0, #2
 8003abc:	4770      	bx	lr
      return HAL_ERROR;
 8003abe:	2001      	movs	r0, #1
 8003ac0:	4770      	bx	lr
 8003ac2:	2001      	movs	r0, #1
 8003ac4:	4770      	bx	lr
    __HAL_LOCK(huart);
 8003ac6:	2002      	movs	r0, #2
}
 8003ac8:	4770      	bx	lr

08003aca <HAL_UART_TxCpltCallback>:
}
 8003aca:	4770      	bx	lr

08003acc <UART_EndTransmit_IT>:
{
 8003acc:	b508      	push	{r3, lr}
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003ace:	6801      	ldr	r1, [r0, #0]
 8003ad0:	68cb      	ldr	r3, [r1, #12]
 8003ad2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ad6:	60cb      	str	r3, [r1, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003ad8:	2320      	movs	r3, #32
 8003ada:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8003ade:	f7ff fff4 	bl	8003aca <HAL_UART_TxCpltCallback>
}
 8003ae2:	2000      	movs	r0, #0
 8003ae4:	bd08      	pop	{r3, pc}

08003ae6 <UART_Receive_IT>:
{
 8003ae6:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ae8:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	2b22      	cmp	r3, #34	; 0x22
 8003af0:	d145      	bne.n	8003b7e <UART_Receive_IT+0x98>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003af2:	6883      	ldr	r3, [r0, #8]
 8003af4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003af8:	d00e      	beq.n	8003b18 <UART_Receive_IT+0x32>
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003afa:	6903      	ldr	r3, [r0, #16]
 8003afc:	bb03      	cbnz	r3, 8003b40 <UART_Receive_IT+0x5a>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003afe:	6803      	ldr	r3, [r0, #0]
 8003b00:	685a      	ldr	r2, [r3, #4]
 8003b02:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003b04:	1c59      	adds	r1, r3, #1
 8003b06:	6281      	str	r1, [r0, #40]	; 0x28
 8003b08:	701a      	strb	r2, [r3, #0]
    if (--huart->RxXferCount == 0U)
 8003b0a:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8003b0c:	3b01      	subs	r3, #1
 8003b0e:	b29b      	uxth	r3, r3
 8003b10:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8003b12:	b1f3      	cbz	r3, 8003b52 <UART_Receive_IT+0x6c>
    return HAL_OK;
 8003b14:	2000      	movs	r0, #0
 8003b16:	e033      	b.n	8003b80 <UART_Receive_IT+0x9a>
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8003b18:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003b1a:	6903      	ldr	r3, [r0, #16]
 8003b1c:	b943      	cbnz	r3, 8003b30 <UART_Receive_IT+0x4a>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003b1e:	6803      	ldr	r3, [r0, #0]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b26:	8013      	strh	r3, [r2, #0]
        huart->pRxBuffPtr += 2U;
 8003b28:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003b2a:	3302      	adds	r3, #2
 8003b2c:	6283      	str	r3, [r0, #40]	; 0x28
 8003b2e:	e7ec      	b.n	8003b0a <UART_Receive_IT+0x24>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003b30:	6803      	ldr	r3, [r0, #0]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	8013      	strh	r3, [r2, #0]
        huart->pRxBuffPtr += 1U;
 8003b38:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	6283      	str	r3, [r0, #40]	; 0x28
 8003b3e:	e7e4      	b.n	8003b0a <UART_Receive_IT+0x24>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003b40:	6803      	ldr	r3, [r0, #0]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8003b46:	1c51      	adds	r1, r2, #1
 8003b48:	6281      	str	r1, [r0, #40]	; 0x28
 8003b4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b4e:	7013      	strb	r3, [r2, #0]
 8003b50:	e7db      	b.n	8003b0a <UART_Receive_IT+0x24>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003b52:	6802      	ldr	r2, [r0, #0]
 8003b54:	68d3      	ldr	r3, [r2, #12]
 8003b56:	f023 0320 	bic.w	r3, r3, #32
 8003b5a:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003b5c:	6802      	ldr	r2, [r0, #0]
 8003b5e:	68d3      	ldr	r3, [r2, #12]
 8003b60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b64:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003b66:	6802      	ldr	r2, [r0, #0]
 8003b68:	6953      	ldr	r3, [r2, #20]
 8003b6a:	f023 0301 	bic.w	r3, r3, #1
 8003b6e:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8003b70:	2320      	movs	r3, #32
 8003b72:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8003b76:	f001 f9df 	bl	8004f38 <HAL_UART_RxCpltCallback>
      return HAL_OK;
 8003b7a:	2000      	movs	r0, #0
 8003b7c:	e000      	b.n	8003b80 <UART_Receive_IT+0x9a>
    return HAL_BUSY;
 8003b7e:	2002      	movs	r0, #2
}
 8003b80:	bd08      	pop	{r3, pc}

08003b82 <HAL_UART_ErrorCallback>:
}
 8003b82:	4770      	bx	lr

08003b84 <HAL_UART_IRQHandler>:
{
 8003b84:	b510      	push	{r4, lr}
 8003b86:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b88:	6802      	ldr	r2, [r0, #0]
 8003b8a:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b8c:	68d1      	ldr	r1, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b8e:	6952      	ldr	r2, [r2, #20]
  if (errorflags == RESET)
 8003b90:	f013 000f 	ands.w	r0, r3, #15
 8003b94:	d105      	bne.n	8003ba2 <HAL_UART_IRQHandler+0x1e>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b96:	f013 0f20 	tst.w	r3, #32
 8003b9a:	d002      	beq.n	8003ba2 <HAL_UART_IRQHandler+0x1e>
 8003b9c:	f011 0f20 	tst.w	r1, #32
 8003ba0:	d153      	bne.n	8003c4a <HAL_UART_IRQHandler+0xc6>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ba2:	2800      	cmp	r0, #0
 8003ba4:	d067      	beq.n	8003c76 <HAL_UART_IRQHandler+0xf2>
 8003ba6:	f012 0201 	ands.w	r2, r2, #1
 8003baa:	d102      	bne.n	8003bb2 <HAL_UART_IRQHandler+0x2e>
 8003bac:	f411 7f90 	tst.w	r1, #288	; 0x120
 8003bb0:	d061      	beq.n	8003c76 <HAL_UART_IRQHandler+0xf2>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003bb2:	f013 0f01 	tst.w	r3, #1
 8003bb6:	d006      	beq.n	8003bc6 <HAL_UART_IRQHandler+0x42>
 8003bb8:	f411 7f80 	tst.w	r1, #256	; 0x100
 8003bbc:	d003      	beq.n	8003bc6 <HAL_UART_IRQHandler+0x42>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003bbe:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003bc0:	f040 0001 	orr.w	r0, r0, #1
 8003bc4:	63e0      	str	r0, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bc6:	f013 0f04 	tst.w	r3, #4
 8003bca:	d004      	beq.n	8003bd6 <HAL_UART_IRQHandler+0x52>
 8003bcc:	b11a      	cbz	r2, 8003bd6 <HAL_UART_IRQHandler+0x52>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003bce:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003bd0:	f040 0002 	orr.w	r0, r0, #2
 8003bd4:	63e0      	str	r0, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bd6:	f013 0f02 	tst.w	r3, #2
 8003bda:	d004      	beq.n	8003be6 <HAL_UART_IRQHandler+0x62>
 8003bdc:	b11a      	cbz	r2, 8003be6 <HAL_UART_IRQHandler+0x62>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003bde:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003be0:	f040 0004 	orr.w	r0, r0, #4
 8003be4:	63e0      	str	r0, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003be6:	f013 0f08 	tst.w	r3, #8
 8003bea:	d004      	beq.n	8003bf6 <HAL_UART_IRQHandler+0x72>
 8003bec:	b11a      	cbz	r2, 8003bf6 <HAL_UART_IRQHandler+0x72>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003bee:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003bf0:	f042 0208 	orr.w	r2, r2, #8
 8003bf4:	63e2      	str	r2, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003bf6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003bf8:	2a00      	cmp	r2, #0
 8003bfa:	d048      	beq.n	8003c8e <HAL_UART_IRQHandler+0x10a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003bfc:	f013 0f20 	tst.w	r3, #32
 8003c00:	d002      	beq.n	8003c08 <HAL_UART_IRQHandler+0x84>
 8003c02:	f011 0f20 	tst.w	r1, #32
 8003c06:	d124      	bne.n	8003c52 <HAL_UART_IRQHandler+0xce>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003c08:	6823      	ldr	r3, [r4, #0]
 8003c0a:	695b      	ldr	r3, [r3, #20]
 8003c0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003c10:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003c12:	f012 0f08 	tst.w	r2, #8
 8003c16:	d100      	bne.n	8003c1a <HAL_UART_IRQHandler+0x96>
 8003c18:	b33b      	cbz	r3, 8003c6a <HAL_UART_IRQHandler+0xe6>
        UART_EndRxTransfer(huart);
 8003c1a:	4620      	mov	r0, r4
 8003c1c:	f7ff fd7a 	bl	8003714 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c20:	6823      	ldr	r3, [r4, #0]
 8003c22:	695a      	ldr	r2, [r3, #20]
 8003c24:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003c28:	d01b      	beq.n	8003c62 <HAL_UART_IRQHandler+0xde>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c2a:	695a      	ldr	r2, [r3, #20]
 8003c2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c30:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8003c32:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003c34:	b18b      	cbz	r3, 8003c5a <HAL_UART_IRQHandler+0xd6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c36:	4a1a      	ldr	r2, [pc, #104]	; (8003ca0 <HAL_UART_IRQHandler+0x11c>)
 8003c38:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c3a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003c3c:	f7fd fe5a 	bl	80018f4 <HAL_DMA_Abort_IT>
 8003c40:	b328      	cbz	r0, 8003c8e <HAL_UART_IRQHandler+0x10a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c42:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003c44:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003c46:	4798      	blx	r3
 8003c48:	e021      	b.n	8003c8e <HAL_UART_IRQHandler+0x10a>
      UART_Receive_IT(huart);
 8003c4a:	4620      	mov	r0, r4
 8003c4c:	f7ff ff4b 	bl	8003ae6 <UART_Receive_IT>
      return;
 8003c50:	e01d      	b.n	8003c8e <HAL_UART_IRQHandler+0x10a>
        UART_Receive_IT(huart);
 8003c52:	4620      	mov	r0, r4
 8003c54:	f7ff ff47 	bl	8003ae6 <UART_Receive_IT>
 8003c58:	e7d6      	b.n	8003c08 <HAL_UART_IRQHandler+0x84>
            HAL_UART_ErrorCallback(huart);
 8003c5a:	4620      	mov	r0, r4
 8003c5c:	f7ff ff91 	bl	8003b82 <HAL_UART_ErrorCallback>
 8003c60:	e015      	b.n	8003c8e <HAL_UART_IRQHandler+0x10a>
          HAL_UART_ErrorCallback(huart);
 8003c62:	4620      	mov	r0, r4
 8003c64:	f7ff ff8d 	bl	8003b82 <HAL_UART_ErrorCallback>
 8003c68:	e011      	b.n	8003c8e <HAL_UART_IRQHandler+0x10a>
        HAL_UART_ErrorCallback(huart);
 8003c6a:	4620      	mov	r0, r4
 8003c6c:	f7ff ff89 	bl	8003b82 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c70:	2300      	movs	r3, #0
 8003c72:	63e3      	str	r3, [r4, #60]	; 0x3c
 8003c74:	e00b      	b.n	8003c8e <HAL_UART_IRQHandler+0x10a>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003c76:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003c7a:	d002      	beq.n	8003c82 <HAL_UART_IRQHandler+0xfe>
 8003c7c:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003c80:	d106      	bne.n	8003c90 <HAL_UART_IRQHandler+0x10c>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003c82:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003c86:	d002      	beq.n	8003c8e <HAL_UART_IRQHandler+0x10a>
 8003c88:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003c8c:	d104      	bne.n	8003c98 <HAL_UART_IRQHandler+0x114>
}
 8003c8e:	bd10      	pop	{r4, pc}
    UART_Transmit_IT(huart);
 8003c90:	4620      	mov	r0, r4
 8003c92:	f7ff fd4d 	bl	8003730 <UART_Transmit_IT>
    return;
 8003c96:	e7fa      	b.n	8003c8e <HAL_UART_IRQHandler+0x10a>
    UART_EndTransmit_IT(huart);
 8003c98:	4620      	mov	r0, r4
 8003c9a:	f7ff ff17 	bl	8003acc <UART_EndTransmit_IT>
    return;
 8003c9e:	e7f6      	b.n	8003c8e <HAL_UART_IRQHandler+0x10a>
 8003ca0:	08003ca5 	.word	0x08003ca5

08003ca4 <UART_DMAAbortOnError>:
{
 8003ca4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ca6:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003cac:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8003cae:	f7ff ff68 	bl	8003b82 <HAL_UART_ErrorCallback>
}
 8003cb2:	bd08      	pop	{r3, pc}

08003cb4 <HAL_HalfDuplex_EnableReceiver>:
  __HAL_LOCK(huart);
 8003cb4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d014      	beq.n	8003ce6 <HAL_HalfDuplex_EnableReceiver+0x32>
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  huart->gState = HAL_UART_STATE_BUSY;
 8003cc2:	2324      	movs	r3, #36	; 0x24
 8003cc4:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpreg = huart->Instance->CR1;
 8003cc8:	6802      	ldr	r2, [r0, #0]
 8003cca:	68d3      	ldr	r3, [r2, #12]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8003ccc:	f023 030c 	bic.w	r3, r3, #12
  tmpreg |= (uint32_t)USART_CR1_RE;
 8003cd0:	f043 0304 	orr.w	r3, r3, #4
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8003cd4:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003cd6:	2320      	movs	r3, #32
 8003cd8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(huart);
 8003cdc:	2300      	movs	r3, #0
 8003cde:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK;
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	4770      	bx	lr
  __HAL_LOCK(huart);
 8003ce6:	2002      	movs	r0, #2
}
 8003ce8:	4770      	bx	lr

08003cea <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003cea:	b430      	push	{r4, r5}
 8003cec:	4603      	mov	r3, r0
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003cee:	780c      	ldrb	r4, [r1, #0]
 8003cf0:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8003cf4:	b292      	uxth	r2, r2
 8003cf6:	f422 42ec 	bic.w	r2, r2, #30208	; 0x7600
 8003cfa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003cfe:	b292      	uxth	r2, r2

  /* initialize Endpoint */
  switch (ep->type)
 8003d00:	78c8      	ldrb	r0, [r1, #3]
 8003d02:	2803      	cmp	r0, #3
 8003d04:	d85a      	bhi.n	8003dbc <USB_ActivateEndpoint+0xd2>
 8003d06:	e8df f000 	tbb	[pc, r0]
 8003d0a:	554d      	.short	0x554d
 8003d0c:	5102      	.short	0x5102
  HAL_StatusTypeDef ret = HAL_OK;
 8003d0e:	2000      	movs	r0, #0
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 8003d10:	f248 0580 	movw	r5, #32896	; 0x8080
 8003d14:	432a      	orrs	r2, r5
 8003d16:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003d1a:	780c      	ldrb	r4, [r1, #0]
 8003d1c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003d20:	b292      	uxth	r2, r2
 8003d22:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003d26:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003d2a:	4322      	orrs	r2, r4
 8003d2c:	432a      	orrs	r2, r5
 8003d2e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

  if (ep->doublebuffer == 0U)
 8003d32:	7b0a      	ldrb	r2, [r1, #12]
 8003d34:	2a00      	cmp	r2, #0
 8003d36:	f040 80b1 	bne.w	8003e9c <USB_ActivateEndpoint+0x1b2>
  {
    if (ep->is_in != 0U)
 8003d3a:	784a      	ldrb	r2, [r1, #1]
 8003d3c:	2a00      	cmp	r2, #0
 8003d3e:	d04e      	beq.n	8003dde <USB_ActivateEndpoint+0xf4>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003d40:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8003d44:	441a      	add	r2, r3
 8003d46:	780c      	ldrb	r4, [r1, #0]
 8003d48:	eb02 1204 	add.w	r2, r2, r4, lsl #4
 8003d4c:	88cc      	ldrh	r4, [r1, #6]
 8003d4e:	0864      	lsrs	r4, r4, #1
 8003d50:	0064      	lsls	r4, r4, #1
 8003d52:	f8a2 4400 	strh.w	r4, [r2, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003d56:	780c      	ldrb	r4, [r1, #0]
 8003d58:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003d5c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003d60:	d00c      	beq.n	8003d7c <USB_ActivateEndpoint+0x92>
 8003d62:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003d66:	b292      	uxth	r2, r2
 8003d68:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003d6c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003d70:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d74:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003d78:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8003d7c:	78ca      	ldrb	r2, [r1, #3]
 8003d7e:	2a01      	cmp	r2, #1
 8003d80:	d01e      	beq.n	8003dc0 <USB_ActivateEndpoint+0xd6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003d82:	7809      	ldrb	r1, [r1, #0]
 8003d84:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003d88:	b292      	uxth	r2, r2
 8003d8a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003d8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d92:	f082 0220 	eor.w	r2, r2, #32
 8003d96:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d9a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d9e:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8003da2:	e060      	b.n	8003e66 <USB_ActivateEndpoint+0x17c>
      wEpRegVal |= USB_EP_CONTROL;
 8003da4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  HAL_StatusTypeDef ret = HAL_OK;
 8003da8:	2000      	movs	r0, #0
      break;
 8003daa:	e7b1      	b.n	8003d10 <USB_ActivateEndpoint+0x26>
      wEpRegVal |= USB_EP_INTERRUPT;
 8003dac:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
  HAL_StatusTypeDef ret = HAL_OK;
 8003db0:	2000      	movs	r0, #0
      break;
 8003db2:	e7ad      	b.n	8003d10 <USB_ActivateEndpoint+0x26>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8003db4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
  HAL_StatusTypeDef ret = HAL_OK;
 8003db8:	2000      	movs	r0, #0
      break;
 8003dba:	e7a9      	b.n	8003d10 <USB_ActivateEndpoint+0x26>
      ret = HAL_ERROR;
 8003dbc:	2001      	movs	r0, #1
 8003dbe:	e7a7      	b.n	8003d10 <USB_ActivateEndpoint+0x26>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003dc0:	7809      	ldrb	r1, [r1, #0]
 8003dc2:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003dc6:	b292      	uxth	r2, r2
 8003dc8:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003dcc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003dd0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003dd4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003dd8:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8003ddc:	e043      	b.n	8003e66 <USB_ActivateEndpoint+0x17c>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003dde:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8003de2:	441a      	add	r2, r3
 8003de4:	780c      	ldrb	r4, [r1, #0]
 8003de6:	eb02 1204 	add.w	r2, r2, r4, lsl #4
 8003dea:	88cc      	ldrh	r4, [r1, #6]
 8003dec:	0864      	lsrs	r4, r4, #1
 8003dee:	0064      	lsls	r4, r4, #1
 8003df0:	f8a2 4408 	strh.w	r4, [r2, #1032]	; 0x408
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003df4:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8003df8:	441a      	add	r2, r3
 8003dfa:	780c      	ldrb	r4, [r1, #0]
 8003dfc:	eb02 1204 	add.w	r2, r2, r4, lsl #4
 8003e00:	690c      	ldr	r4, [r1, #16]
 8003e02:	bb94      	cbnz	r4, 8003e6a <USB_ActivateEndpoint+0x180>
 8003e04:	f8b2 440c 	ldrh.w	r4, [r2, #1036]	; 0x40c
 8003e08:	b2a4      	uxth	r4, r4
 8003e0a:	f424 44f8 	bic.w	r4, r4, #31744	; 0x7c00
 8003e0e:	b2a4      	uxth	r4, r4
 8003e10:	f8a2 440c 	strh.w	r4, [r2, #1036]	; 0x40c
 8003e14:	f8b2 440c 	ldrh.w	r4, [r2, #1036]	; 0x40c
 8003e18:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8003e1c:	f8a2 440c 	strh.w	r4, [r2, #1036]	; 0x40c
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003e20:	780c      	ldrb	r4, [r1, #0]
 8003e22:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003e26:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8003e2a:	d00c      	beq.n	8003e46 <USB_ActivateEndpoint+0x15c>
 8003e2c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003e30:	b292      	uxth	r2, r2
 8003e32:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003e36:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003e3a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003e3e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003e42:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003e46:	7809      	ldrb	r1, [r1, #0]
 8003e48:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003e4c:	b292      	uxth	r2, r2
 8003e4e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003e52:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003e56:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8003e5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e5e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003e62:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
    }
  }

  return ret;
}
 8003e66:	bc30      	pop	{r4, r5}
 8003e68:	4770      	bx	lr
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003e6a:	2c3e      	cmp	r4, #62	; 0x3e
 8003e6c:	d809      	bhi.n	8003e82 <USB_ActivateEndpoint+0x198>
 8003e6e:	0865      	lsrs	r5, r4, #1
 8003e70:	f014 0f01 	tst.w	r4, #1
 8003e74:	d000      	beq.n	8003e78 <USB_ActivateEndpoint+0x18e>
 8003e76:	3501      	adds	r5, #1
 8003e78:	02ad      	lsls	r5, r5, #10
 8003e7a:	b2ad      	uxth	r5, r5
 8003e7c:	f8a2 540c 	strh.w	r5, [r2, #1036]	; 0x40c
 8003e80:	e7ce      	b.n	8003e20 <USB_ActivateEndpoint+0x136>
 8003e82:	0965      	lsrs	r5, r4, #5
 8003e84:	f014 0f1f 	tst.w	r4, #31
 8003e88:	d100      	bne.n	8003e8c <USB_ActivateEndpoint+0x1a2>
 8003e8a:	3d01      	subs	r5, #1
 8003e8c:	ea6f 64c5 	mvn.w	r4, r5, lsl #27
 8003e90:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 8003e94:	b2a4      	uxth	r4, r4
 8003e96:	f8a2 440c 	strh.w	r4, [r2, #1036]	; 0x40c
 8003e9a:	e7c1      	b.n	8003e20 <USB_ActivateEndpoint+0x136>
    PCD_SET_EP_DBUF(USBx, ep->num);
 8003e9c:	780c      	ldrb	r4, [r1, #0]
 8003e9e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003ea2:	b292      	uxth	r2, r2
 8003ea4:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003ea8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003eac:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 8003eb0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003eb4:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8003eb8:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8003ebc:	441a      	add	r2, r3
 8003ebe:	780c      	ldrb	r4, [r1, #0]
 8003ec0:	eb02 1204 	add.w	r2, r2, r4, lsl #4
 8003ec4:	890c      	ldrh	r4, [r1, #8]
 8003ec6:	0864      	lsrs	r4, r4, #1
 8003ec8:	0064      	lsls	r4, r4, #1
 8003eca:	f8a2 4400 	strh.w	r4, [r2, #1024]	; 0x400
 8003ece:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8003ed2:	441a      	add	r2, r3
 8003ed4:	780c      	ldrb	r4, [r1, #0]
 8003ed6:	eb02 1204 	add.w	r2, r2, r4, lsl #4
 8003eda:	894c      	ldrh	r4, [r1, #10]
 8003edc:	0864      	lsrs	r4, r4, #1
 8003ede:	0064      	lsls	r4, r4, #1
 8003ee0:	f8a2 4408 	strh.w	r4, [r2, #1032]	; 0x408
    if (ep->is_in == 0U)
 8003ee4:	784a      	ldrb	r2, [r1, #1]
 8003ee6:	2a00      	cmp	r2, #0
 8003ee8:	d14e      	bne.n	8003f88 <USB_ActivateEndpoint+0x29e>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003eea:	780c      	ldrb	r4, [r1, #0]
 8003eec:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003ef0:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8003ef4:	d00c      	beq.n	8003f10 <USB_ActivateEndpoint+0x226>
 8003ef6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003efa:	b292      	uxth	r2, r2
 8003efc:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003f00:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003f04:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003f08:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003f0c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003f10:	780c      	ldrb	r4, [r1, #0]
 8003f12:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003f16:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003f1a:	d00c      	beq.n	8003f36 <USB_ActivateEndpoint+0x24c>
 8003f1c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003f20:	b292      	uxth	r2, r2
 8003f22:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003f26:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003f2a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f2e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003f32:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8003f36:	780c      	ldrb	r4, [r1, #0]
 8003f38:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003f3c:	b292      	uxth	r2, r2
 8003f3e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003f42:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003f46:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f4a:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003f4e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003f52:	780d      	ldrb	r5, [r1, #0]
 8003f54:	f833 2025 	ldrh.w	r2, [r3, r5, lsl #2]
 8003f58:	b292      	uxth	r2, r2
 8003f5a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003f5e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003f62:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8003f66:	f248 0480 	movw	r4, #32896	; 0x8080
 8003f6a:	4322      	orrs	r2, r4
 8003f6c:	f823 2025 	strh.w	r2, [r3, r5, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003f70:	7809      	ldrb	r1, [r1, #0]
 8003f72:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003f76:	b292      	uxth	r2, r2
 8003f78:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003f7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f80:	4322      	orrs	r2, r4
 8003f82:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8003f86:	e76e      	b.n	8003e66 <USB_ActivateEndpoint+0x17c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003f88:	780c      	ldrb	r4, [r1, #0]
 8003f8a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003f8e:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8003f92:	d00c      	beq.n	8003fae <USB_ActivateEndpoint+0x2c4>
 8003f94:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003f98:	b292      	uxth	r2, r2
 8003f9a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003f9e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003fa2:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003fa6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003faa:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003fae:	780c      	ldrb	r4, [r1, #0]
 8003fb0:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003fb4:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003fb8:	d00c      	beq.n	8003fd4 <USB_ActivateEndpoint+0x2ea>
 8003fba:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003fbe:	b292      	uxth	r2, r2
 8003fc0:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003fc4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003fc8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003fcc:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003fd0:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8003fd4:	780c      	ldrb	r4, [r1, #0]
 8003fd6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003fda:	b292      	uxth	r2, r2
 8003fdc:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003fe0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003fe4:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003fe8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003fec:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      if (ep->type != EP_TYPE_ISOC)
 8003ff0:	78ca      	ldrb	r2, [r1, #3]
 8003ff2:	2a01      	cmp	r2, #1
 8003ff4:	d01e      	beq.n	8004034 <USB_ActivateEndpoint+0x34a>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003ff6:	780c      	ldrb	r4, [r1, #0]
 8003ff8:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003ffc:	b292      	uxth	r2, r2
 8003ffe:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8004002:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004006:	f082 0220 	eor.w	r2, r2, #32
 800400a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800400e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004012:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004016:	7809      	ldrb	r1, [r1, #0]
 8004018:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800401c:	b292      	uxth	r2, r2
 800401e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004022:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004026:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800402a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800402e:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8004032:	e718      	b.n	8003e66 <USB_ActivateEndpoint+0x17c>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004034:	780c      	ldrb	r4, [r1, #0]
 8004036:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800403a:	b292      	uxth	r2, r2
 800403c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8004040:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004044:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004048:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800404c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 8004050:	e7e1      	b.n	8004016 <USB_ActivateEndpoint+0x32c>

08004052 <USB_EPSetStall>:
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 8004052:	784b      	ldrb	r3, [r1, #1]
 8004054:	b98b      	cbnz	r3, 800407a <USB_EPSetStall+0x28>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8004056:	780a      	ldrb	r2, [r1, #0]
 8004058:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800405c:	b29b      	uxth	r3, r3
 800405e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004062:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004066:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800406a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800406e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004072:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 8004076:	2000      	movs	r0, #0
 8004078:	4770      	bx	lr
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800407a:	780a      	ldrb	r2, [r1, #0]
 800407c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004080:	b29b      	uxth	r3, r3
 8004082:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004086:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800408a:	f083 0310 	eor.w	r3, r3, #16
 800408e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004092:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004096:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 800409a:	e7ec      	b.n	8004076 <USB_EPSetStall+0x24>

0800409c <USB_EPClearStall>:
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 800409c:	7b0b      	ldrb	r3, [r1, #12]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d14b      	bne.n	800413a <USB_EPClearStall+0x9e>
  {
    if (ep->is_in != 0U)
 80040a2:	784b      	ldrb	r3, [r1, #1]
 80040a4:	b333      	cbz	r3, 80040f4 <USB_EPClearStall+0x58>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80040a6:	780a      	ldrb	r2, [r1, #0]
 80040a8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80040ac:	f013 0f40 	tst.w	r3, #64	; 0x40
 80040b0:	d00c      	beq.n	80040cc <USB_EPClearStall+0x30>
 80040b2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040c4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80040c8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 80040cc:	78cb      	ldrb	r3, [r1, #3]
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d033      	beq.n	800413a <USB_EPClearStall+0x9e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80040d2:	780a      	ldrb	r2, [r1, #0]
 80040d4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80040d8:	b29b      	uxth	r3, r3
 80040da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040e2:	f083 0320 	eor.w	r3, r3, #32
 80040e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040ee:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 80040f2:	e022      	b.n	800413a <USB_EPClearStall+0x9e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80040f4:	780a      	ldrb	r2, [r1, #0]
 80040f6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80040fa:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80040fe:	d00c      	beq.n	800411a <USB_EPClearStall+0x7e>
 8004100:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004104:	b29b      	uxth	r3, r3
 8004106:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800410a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800410e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004112:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004116:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800411a:	780a      	ldrb	r2, [r1, #0]
 800411c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004120:	b29b      	uxth	r3, r3
 8004122:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004126:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800412a:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800412e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004132:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004136:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }

  return HAL_OK;
}
 800413a:	2000      	movs	r0, #0
 800413c:	4770      	bx	lr

0800413e <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 800413e:	b911      	cbnz	r1, 8004146 <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8004140:	2380      	movs	r3, #128	; 0x80
 8004142:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }

  return HAL_OK;
}
 8004146:	2000      	movs	r0, #0
 8004148:	4770      	bx	lr

0800414a <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800414a:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 800414e:	4770      	bx	lr

08004150 <USB_EP0_OutStart>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8004150:	2000      	movs	r0, #0
 8004152:	4770      	bx	lr

08004154 <USB_WritePMA>:
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8004154:	3301      	adds	r3, #1
 8004156:	085b      	lsrs	r3, r3, #1
  uint32_t BaseAddr = (uint32_t)USBx;
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8004158:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800415c:	f502 6280 	add.w	r2, r2, #1024	; 0x400

  for (i = n; i != 0U; i--)
 8004160:	b163      	cbz	r3, 800417c <USB_WritePMA+0x28>
{
 8004162:	b410      	push	{r4}
  {
    temp1 = *pBuf;
 8004164:	780c      	ldrb	r4, [r1, #0]
    pBuf++;
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8004166:	7848      	ldrb	r0, [r1, #1]
    *pdwVal = (uint16_t)temp2;
 8004168:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
 800416c:	f822 4b04 	strh.w	r4, [r2], #4

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 8004170:	3102      	adds	r1, #2
  for (i = n; i != 0U; i--)
 8004172:	3b01      	subs	r3, #1
 8004174:	2b00      	cmp	r3, #0
 8004176:	d1f5      	bne.n	8004164 <USB_WritePMA+0x10>
  }
}
 8004178:	bc10      	pop	{r4}
 800417a:	4770      	bx	lr
 800417c:	4770      	bx	lr

0800417e <USB_EPStartXfer>:
{
 800417e:	b570      	push	{r4, r5, r6, lr}
  if (ep->is_in == 1U)
 8004180:	784e      	ldrb	r6, [r1, #1]
 8004182:	2e01      	cmp	r6, #1
 8004184:	d033      	beq.n	80041ee <USB_EPStartXfer+0x70>
    if (ep->xfer_len > ep->maxpacket)
 8004186:	698a      	ldr	r2, [r1, #24]
 8004188:	690b      	ldr	r3, [r1, #16]
 800418a:	429a      	cmp	r2, r3
 800418c:	f240 80fc 	bls.w	8004388 <USB_EPStartXfer+0x20a>
      ep->xfer_len -= len;
 8004190:	1ad2      	subs	r2, r2, r3
 8004192:	618a      	str	r2, [r1, #24]
    if (ep->doublebuffer == 0U)
 8004194:	7b0a      	ldrb	r2, [r1, #12]
 8004196:	2a00      	cmp	r2, #0
 8004198:	f040 8113 	bne.w	80043c2 <USB_EPStartXfer+0x244>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800419c:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 80041a0:	4402      	add	r2, r0
 80041a2:	780c      	ldrb	r4, [r1, #0]
 80041a4:	eb02 1204 	add.w	r2, r2, r4, lsl #4
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f040 80f1 	bne.w	8004390 <USB_EPStartXfer+0x212>
 80041ae:	f8b2 340c 	ldrh.w	r3, [r2, #1036]	; 0x40c
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	f8a2 340c 	strh.w	r3, [r2, #1036]	; 0x40c
 80041be:	f8b2 340c 	ldrh.w	r3, [r2, #1036]	; 0x40c
 80041c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041c6:	f8a2 340c 	strh.w	r3, [r2, #1036]	; 0x40c
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80041ca:	780a      	ldrb	r2, [r1, #0]
 80041cc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80041d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041da:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80041de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041e6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
}
 80041ea:	2000      	movs	r0, #0
 80041ec:	bd70      	pop	{r4, r5, r6, pc}
    if (ep->xfer_len > ep->maxpacket)
 80041ee:	698a      	ldr	r2, [r1, #24]
 80041f0:	690b      	ldr	r3, [r1, #16]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d922      	bls.n	800423c <USB_EPStartXfer+0xbe>
      ep->xfer_len -= len;
 80041f6:	1ad2      	subs	r2, r2, r3
 80041f8:	618a      	str	r2, [r1, #24]
 80041fa:	460c      	mov	r4, r1
 80041fc:	4605      	mov	r5, r0
    if (ep->doublebuffer == 0U)
 80041fe:	7b0a      	ldrb	r2, [r1, #12]
 8004200:	b302      	cbz	r2, 8004244 <USB_EPStartXfer+0xc6>
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004202:	780a      	ldrb	r2, [r1, #0]
 8004204:	f830 1022 	ldrh.w	r1, [r0, r2, lsl #2]
 8004208:	f011 0f40 	tst.w	r1, #64	; 0x40
 800420c:	d072      	beq.n	80042f4 <USB_EPStartXfer+0x176>
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800420e:	2e00      	cmp	r6, #0
 8004210:	d140      	bne.n	8004294 <USB_EPStartXfer+0x116>
 8004212:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
 8004216:	4401      	add	r1, r0
 8004218:	eb01 1202 	add.w	r2, r1, r2, lsl #4
 800421c:	bb0b      	cbnz	r3, 8004262 <USB_EPStartXfer+0xe4>
 800421e:	f8b2 140c 	ldrh.w	r1, [r2, #1036]	; 0x40c
 8004222:	b289      	uxth	r1, r1
 8004224:	f421 41f8 	bic.w	r1, r1, #31744	; 0x7c00
 8004228:	b289      	uxth	r1, r1
 800422a:	f8a2 140c 	strh.w	r1, [r2, #1036]	; 0x40c
 800422e:	f8b2 140c 	ldrh.w	r1, [r2, #1036]	; 0x40c
 8004232:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8004236:	f8a2 140c 	strh.w	r1, [r2, #1036]	; 0x40c
 800423a:	e033      	b.n	80042a4 <USB_EPStartXfer+0x126>
      ep->xfer_len = 0U;
 800423c:	2300      	movs	r3, #0
 800423e:	618b      	str	r3, [r1, #24]
      len = ep->xfer_len;
 8004240:	4613      	mov	r3, r2
 8004242:	e7da      	b.n	80041fa <USB_EPStartXfer+0x7c>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004244:	b29e      	uxth	r6, r3
 8004246:	4633      	mov	r3, r6
 8004248:	88ca      	ldrh	r2, [r1, #6]
 800424a:	6949      	ldr	r1, [r1, #20]
 800424c:	f7ff ff82 	bl	8004154 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004250:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8004254:	442b      	add	r3, r5
 8004256:	7822      	ldrb	r2, [r4, #0]
 8004258:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800425c:	f8a3 6404 	strh.w	r6, [r3, #1028]	; 0x404
 8004260:	e037      	b.n	80042d2 <USB_EPStartXfer+0x154>
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004262:	2b3e      	cmp	r3, #62	; 0x3e
 8004264:	d809      	bhi.n	800427a <USB_EPStartXfer+0xfc>
 8004266:	0859      	lsrs	r1, r3, #1
 8004268:	f013 0f01 	tst.w	r3, #1
 800426c:	d000      	beq.n	8004270 <USB_EPStartXfer+0xf2>
 800426e:	3101      	adds	r1, #1
 8004270:	0289      	lsls	r1, r1, #10
 8004272:	b289      	uxth	r1, r1
 8004274:	f8a2 140c 	strh.w	r1, [r2, #1036]	; 0x40c
 8004278:	e014      	b.n	80042a4 <USB_EPStartXfer+0x126>
 800427a:	0959      	lsrs	r1, r3, #5
 800427c:	f013 0f1f 	tst.w	r3, #31
 8004280:	d100      	bne.n	8004284 <USB_EPStartXfer+0x106>
 8004282:	3901      	subs	r1, #1
 8004284:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 8004288:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 800428c:	b289      	uxth	r1, r1
 800428e:	f8a2 140c 	strh.w	r1, [r2, #1036]	; 0x40c
 8004292:	e007      	b.n	80042a4 <USB_EPStartXfer+0x126>
 8004294:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
 8004298:	4401      	add	r1, r0
 800429a:	eb01 1202 	add.w	r2, r1, r2, lsl #4
 800429e:	b299      	uxth	r1, r3
 80042a0:	f8a2 140c 	strh.w	r1, [r2, #1036]	; 0x40c
        pmabuffer = ep->pmaaddr1;
 80042a4:	8962      	ldrh	r2, [r4, #10]
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	6961      	ldr	r1, [r4, #20]
 80042aa:	4628      	mov	r0, r5
 80042ac:	f7ff ff52 	bl	8004154 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80042b0:	7863      	ldrb	r3, [r4, #1]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d157      	bne.n	8004366 <USB_EPStartXfer+0x1e8>
 80042b6:	7822      	ldrb	r2, [r4, #0]
 80042b8:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 80042bc:	b29b      	uxth	r3, r3
 80042be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042ca:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80042ce:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80042d2:	7822      	ldrb	r2, [r4, #0]
 80042d4:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 80042d8:	b29b      	uxth	r3, r3
 80042da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042e2:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 80042e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042ee:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
 80042f2:	e77a      	b.n	80041ea <USB_EPStartXfer+0x6c>
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80042f4:	bb6e      	cbnz	r6, 8004352 <USB_EPStartXfer+0x1d4>
 80042f6:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
 80042fa:	4401      	add	r1, r0
 80042fc:	eb01 1202 	add.w	r2, r1, r2, lsl #4
 8004300:	b973      	cbnz	r3, 8004320 <USB_EPStartXfer+0x1a2>
 8004302:	f8b2 1404 	ldrh.w	r1, [r2, #1028]	; 0x404
 8004306:	b289      	uxth	r1, r1
 8004308:	f421 41f8 	bic.w	r1, r1, #31744	; 0x7c00
 800430c:	b289      	uxth	r1, r1
 800430e:	f8a2 1404 	strh.w	r1, [r2, #1028]	; 0x404
 8004312:	f8b2 1404 	ldrh.w	r1, [r2, #1028]	; 0x404
 8004316:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800431a:	f8a2 1404 	strh.w	r1, [r2, #1028]	; 0x404
 800431e:	e020      	b.n	8004362 <USB_EPStartXfer+0x1e4>
 8004320:	2b3e      	cmp	r3, #62	; 0x3e
 8004322:	d809      	bhi.n	8004338 <USB_EPStartXfer+0x1ba>
 8004324:	0859      	lsrs	r1, r3, #1
 8004326:	f013 0f01 	tst.w	r3, #1
 800432a:	d000      	beq.n	800432e <USB_EPStartXfer+0x1b0>
 800432c:	3101      	adds	r1, #1
 800432e:	0289      	lsls	r1, r1, #10
 8004330:	b289      	uxth	r1, r1
 8004332:	f8a2 1404 	strh.w	r1, [r2, #1028]	; 0x404
 8004336:	e014      	b.n	8004362 <USB_EPStartXfer+0x1e4>
 8004338:	0959      	lsrs	r1, r3, #5
 800433a:	f013 0f1f 	tst.w	r3, #31
 800433e:	d100      	bne.n	8004342 <USB_EPStartXfer+0x1c4>
 8004340:	3901      	subs	r1, #1
 8004342:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 8004346:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 800434a:	b289      	uxth	r1, r1
 800434c:	f8a2 1404 	strh.w	r1, [r2, #1028]	; 0x404
 8004350:	e007      	b.n	8004362 <USB_EPStartXfer+0x1e4>
 8004352:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
 8004356:	4401      	add	r1, r0
 8004358:	eb01 1202 	add.w	r2, r1, r2, lsl #4
 800435c:	b299      	uxth	r1, r3
 800435e:	f8a2 1404 	strh.w	r1, [r2, #1028]	; 0x404
        pmabuffer = ep->pmaaddr0;
 8004362:	8922      	ldrh	r2, [r4, #8]
 8004364:	e79f      	b.n	80042a6 <USB_EPStartXfer+0x128>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8004366:	2b01      	cmp	r3, #1
 8004368:	d1b3      	bne.n	80042d2 <USB_EPStartXfer+0x154>
 800436a:	7822      	ldrb	r2, [r4, #0]
 800436c:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8004370:	b29b      	uxth	r3, r3
 8004372:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004376:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800437a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800437e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004382:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
 8004386:	e7a4      	b.n	80042d2 <USB_EPStartXfer+0x154>
      ep->xfer_len = 0U;
 8004388:	2300      	movs	r3, #0
 800438a:	618b      	str	r3, [r1, #24]
      len = ep->xfer_len;
 800438c:	4613      	mov	r3, r2
 800438e:	e701      	b.n	8004194 <USB_EPStartXfer+0x16>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8004390:	2b3e      	cmp	r3, #62	; 0x3e
 8004392:	d809      	bhi.n	80043a8 <USB_EPStartXfer+0x22a>
 8004394:	085c      	lsrs	r4, r3, #1
 8004396:	f013 0f01 	tst.w	r3, #1
 800439a:	d000      	beq.n	800439e <USB_EPStartXfer+0x220>
 800439c:	3401      	adds	r4, #1
 800439e:	02a4      	lsls	r4, r4, #10
 80043a0:	b2a4      	uxth	r4, r4
 80043a2:	f8a2 440c 	strh.w	r4, [r2, #1036]	; 0x40c
 80043a6:	e710      	b.n	80041ca <USB_EPStartXfer+0x4c>
 80043a8:	095c      	lsrs	r4, r3, #5
 80043aa:	f013 0f1f 	tst.w	r3, #31
 80043ae:	d100      	bne.n	80043b2 <USB_EPStartXfer+0x234>
 80043b0:	3c01      	subs	r4, #1
 80043b2:	ea6f 64c4 	mvn.w	r4, r4, lsl #27
 80043b6:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 80043ba:	b2a4      	uxth	r4, r4
 80043bc:	f8a2 440c 	strh.w	r4, [r2, #1036]	; 0x40c
 80043c0:	e703      	b.n	80041ca <USB_EPStartXfer+0x4c>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80043c2:	b9a6      	cbnz	r6, 80043ee <USB_EPStartXfer+0x270>
 80043c4:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 80043c8:	4402      	add	r2, r0
 80043ca:	780c      	ldrb	r4, [r1, #0]
 80043cc:	eb02 1204 	add.w	r2, r2, r4, lsl #4
 80043d0:	bb33      	cbnz	r3, 8004420 <USB_EPStartXfer+0x2a2>
 80043d2:	f8b2 4404 	ldrh.w	r4, [r2, #1028]	; 0x404
 80043d6:	b2a4      	uxth	r4, r4
 80043d8:	f424 44f8 	bic.w	r4, r4, #31744	; 0x7c00
 80043dc:	b2a4      	uxth	r4, r4
 80043de:	f8a2 4404 	strh.w	r4, [r2, #1028]	; 0x404
 80043e2:	f8b2 4404 	ldrh.w	r4, [r2, #1028]	; 0x404
 80043e6:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 80043ea:	f8a2 4404 	strh.w	r4, [r2, #1028]	; 0x404
 80043ee:	784a      	ldrb	r2, [r1, #1]
 80043f0:	2a00      	cmp	r2, #0
 80043f2:	d147      	bne.n	8004484 <USB_EPStartXfer+0x306>
 80043f4:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 80043f8:	4402      	add	r2, r0
 80043fa:	780c      	ldrb	r4, [r1, #0]
 80043fc:	eb02 1204 	add.w	r2, r2, r4, lsl #4
 8004400:	bb3b      	cbnz	r3, 8004452 <USB_EPStartXfer+0x2d4>
 8004402:	f8b2 340c 	ldrh.w	r3, [r2, #1036]	; 0x40c
 8004406:	b29b      	uxth	r3, r3
 8004408:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800440c:	b29b      	uxth	r3, r3
 800440e:	f8a2 340c 	strh.w	r3, [r2, #1036]	; 0x40c
 8004412:	f8b2 340c 	ldrh.w	r3, [r2, #1036]	; 0x40c
 8004416:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800441a:	f8a2 340c 	strh.w	r3, [r2, #1036]	; 0x40c
 800441e:	e6d4      	b.n	80041ca <USB_EPStartXfer+0x4c>
 8004420:	2b3e      	cmp	r3, #62	; 0x3e
 8004422:	d809      	bhi.n	8004438 <USB_EPStartXfer+0x2ba>
 8004424:	085c      	lsrs	r4, r3, #1
 8004426:	f013 0f01 	tst.w	r3, #1
 800442a:	d000      	beq.n	800442e <USB_EPStartXfer+0x2b0>
 800442c:	3401      	adds	r4, #1
 800442e:	02a4      	lsls	r4, r4, #10
 8004430:	b2a4      	uxth	r4, r4
 8004432:	f8a2 4404 	strh.w	r4, [r2, #1028]	; 0x404
 8004436:	e7da      	b.n	80043ee <USB_EPStartXfer+0x270>
 8004438:	095c      	lsrs	r4, r3, #5
 800443a:	f013 0f1f 	tst.w	r3, #31
 800443e:	d100      	bne.n	8004442 <USB_EPStartXfer+0x2c4>
 8004440:	3c01      	subs	r4, #1
 8004442:	ea6f 64c4 	mvn.w	r4, r4, lsl #27
 8004446:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 800444a:	b2a4      	uxth	r4, r4
 800444c:	f8a2 4404 	strh.w	r4, [r2, #1028]	; 0x404
 8004450:	e7cd      	b.n	80043ee <USB_EPStartXfer+0x270>
 8004452:	2b3e      	cmp	r3, #62	; 0x3e
 8004454:	d809      	bhi.n	800446a <USB_EPStartXfer+0x2ec>
 8004456:	085c      	lsrs	r4, r3, #1
 8004458:	f013 0f01 	tst.w	r3, #1
 800445c:	d000      	beq.n	8004460 <USB_EPStartXfer+0x2e2>
 800445e:	3401      	adds	r4, #1
 8004460:	02a4      	lsls	r4, r4, #10
 8004462:	b2a4      	uxth	r4, r4
 8004464:	f8a2 440c 	strh.w	r4, [r2, #1036]	; 0x40c
 8004468:	e6af      	b.n	80041ca <USB_EPStartXfer+0x4c>
 800446a:	095c      	lsrs	r4, r3, #5
 800446c:	f013 0f1f 	tst.w	r3, #31
 8004470:	d100      	bne.n	8004474 <USB_EPStartXfer+0x2f6>
 8004472:	3c01      	subs	r4, #1
 8004474:	ea6f 63c4 	mvn.w	r3, r4, lsl #27
 8004478:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800447c:	b29b      	uxth	r3, r3
 800447e:	f8a2 340c 	strh.w	r3, [r2, #1036]	; 0x40c
 8004482:	e6a2      	b.n	80041ca <USB_EPStartXfer+0x4c>
 8004484:	2a01      	cmp	r2, #1
 8004486:	f47f aea0 	bne.w	80041ca <USB_EPStartXfer+0x4c>
 800448a:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 800448e:	4402      	add	r2, r0
 8004490:	780c      	ldrb	r4, [r1, #0]
 8004492:	eb02 1204 	add.w	r2, r2, r4, lsl #4
 8004496:	b29b      	uxth	r3, r3
 8004498:	f8a2 340c 	strh.w	r3, [r2, #1036]	; 0x40c
 800449c:	e695      	b.n	80041ca <USB_EPStartXfer+0x4c>

0800449e <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800449e:	b430      	push	{r4, r5}
  uint32_t n = (uint32_t)wNBytes >> 1;
 80044a0:	085d      	lsrs	r5, r3, #1
  uint32_t BaseAddr = (uint32_t)USBx;
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80044a2:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 80044a6:	f502 6280 	add.w	r2, r2, #1024	; 0x400

  for (i = n; i != 0U; i--)
 80044aa:	e007      	b.n	80044bc <USB_ReadPMA+0x1e>
  {
    temp = *(__IO uint16_t *)pdwVal;
 80044ac:	f832 4b04 	ldrh.w	r4, [r2], #4
 80044b0:	b2a4      	uxth	r4, r4
    pdwVal++;
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80044b2:	700c      	strb	r4, [r1, #0]
    pBuf++;
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 80044b4:	0a24      	lsrs	r4, r4, #8
 80044b6:	704c      	strb	r4, [r1, #1]
    pBuf++;
 80044b8:	3102      	adds	r1, #2
  for (i = n; i != 0U; i--)
 80044ba:	3d01      	subs	r5, #1
 80044bc:	2d00      	cmp	r5, #0
 80044be:	d1f5      	bne.n	80044ac <USB_ReadPMA+0xe>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 80044c0:	f013 0f01 	tst.w	r3, #1
 80044c4:	d001      	beq.n	80044ca <USB_ReadPMA+0x2c>
  {
    temp = *pdwVal;
 80044c6:	8813      	ldrh	r3, [r2, #0]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80044c8:	700b      	strb	r3, [r1, #0]
  }
}
 80044ca:	bc30      	pop	{r4, r5}
 80044cc:	4770      	bx	lr

080044ce <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80044ce:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 80044d0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80044d4:	b133      	cbz	r3, 80044e4 <USBD_SetClassConfig+0x16>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4798      	blx	r3
 80044da:	b908      	cbnz	r0, 80044e0 <USBD_SetClassConfig+0x12>
    {
      ret = USBD_OK;
 80044dc:	2000      	movs	r0, #0
    }
  }

  return ret;
}
 80044de:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_FAIL;
 80044e0:	2002      	movs	r0, #2
 80044e2:	e7fc      	b.n	80044de <USBD_SetClassConfig+0x10>
 80044e4:	2002      	movs	r0, #2
 80044e6:	e7fa      	b.n	80044de <USBD_SetClassConfig+0x10>

080044e8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80044e8:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80044ea:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	4798      	blx	r3

  return USBD_OK;
}
 80044f2:	2000      	movs	r0, #0
 80044f4:	bd08      	pop	{r3, pc}

080044f6 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80044f6:	b538      	push	{r3, r4, r5, lr}
 80044f8:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80044fa:	f500 752a 	add.w	r5, r0, #680	; 0x2a8
 80044fe:	4628      	mov	r0, r5
 8004500:	f000 f92f 	bl	8004762 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8004504:	2301      	movs	r3, #1
 8004506:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800450a:	f8b4 32ae 	ldrh.w	r3, [r4, #686]	; 0x2ae
 800450e:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8004512:	f894 12a8 	ldrb.w	r1, [r4, #680]	; 0x2a8
 8004516:	f001 031f 	and.w	r3, r1, #31
 800451a:	2b01      	cmp	r3, #1
 800451c:	d00e      	beq.n	800453c <USBD_LL_SetupStage+0x46>
 800451e:	b13b      	cbz	r3, 8004530 <USBD_LL_SetupStage+0x3a>
 8004520:	2b02      	cmp	r3, #2
 8004522:	d010      	beq.n	8004546 <USBD_LL_SetupStage+0x50>
    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8004524:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8004528:	4620      	mov	r0, r4
 800452a:	f003 fb2a 	bl	8007b82 <USBD_LL_StallEP>
      break;
 800452e:	e003      	b.n	8004538 <USBD_LL_SetupStage+0x42>
      USBD_StdDevReq(pdev, &pdev->request);
 8004530:	4629      	mov	r1, r5
 8004532:	4620      	mov	r0, r4
 8004534:	f000 fac3 	bl	8004abe <USBD_StdDevReq>
  }

  return USBD_OK;
}
 8004538:	2000      	movs	r0, #0
 800453a:	bd38      	pop	{r3, r4, r5, pc}
      USBD_StdItfReq(pdev, &pdev->request);
 800453c:	4629      	mov	r1, r5
 800453e:	4620      	mov	r0, r4
 8004540:	f000 faf1 	bl	8004b26 <USBD_StdItfReq>
      break;
 8004544:	e7f8      	b.n	8004538 <USBD_LL_SetupStage+0x42>
      USBD_StdEPReq(pdev, &pdev->request);
 8004546:	4629      	mov	r1, r5
 8004548:	4620      	mov	r0, r4
 800454a:	f000 fb1c 	bl	8004b86 <USBD_StdEPReq>
      break;
 800454e:	e7f3      	b.n	8004538 <USBD_LL_SetupStage+0x42>

08004550 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8004550:	b538      	push	{r3, r4, r5, lr}
 8004552:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8004554:	bba1      	cbnz	r1, 80045c0 <USBD_LL_DataOutStage+0x70>
 8004556:	4610      	mov	r0, r2
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8004558:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
 800455c:	2b03      	cmp	r3, #3
 800455e:	d003      	beq.n	8004568 <USBD_LL_DataOutStage+0x18>
        USBD_CtlSendStatus(pdev);
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8004560:	2b05      	cmp	r3, #5
 8004562:	d024      	beq.n	80045ae <USBD_LL_DataOutStage+0x5e>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8004564:	2000      	movs	r0, #0
 8004566:	e037      	b.n	80045d8 <USBD_LL_DataOutStage+0x88>
      if (pep->rem_length > pep->maxpacket)
 8004568:	f8d4 3160 	ldr.w	r3, [r4, #352]	; 0x160
 800456c:	f8d4 2164 	ldr.w	r2, [r4, #356]	; 0x164
 8004570:	4293      	cmp	r3, r2
 8004572:	d90d      	bls.n	8004590 <USBD_LL_DataOutStage+0x40>
        pep->rem_length -= pep->maxpacket;
 8004574:	1a9b      	subs	r3, r3, r2
 8004576:	f8c4 3160 	str.w	r3, [r4, #352]	; 0x160
        USBD_CtlContinueRx(pdev, pdata,
 800457a:	429a      	cmp	r2, r3
 800457c:	d906      	bls.n	800458c <USBD_LL_DataOutStage+0x3c>
 800457e:	b29a      	uxth	r2, r3
 8004580:	4601      	mov	r1, r0
 8004582:	4620      	mov	r0, r4
 8004584:	f000 fc1b 	bl	8004dbe <USBD_CtlContinueRx>
  return USBD_OK;
 8004588:	2000      	movs	r0, #0
 800458a:	e025      	b.n	80045d8 <USBD_LL_DataOutStage+0x88>
        USBD_CtlContinueRx(pdev, pdata,
 800458c:	b292      	uxth	r2, r2
 800458e:	e7f7      	b.n	8004580 <USBD_LL_DataOutStage+0x30>
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8004590:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 8004594:	691b      	ldr	r3, [r3, #16]
 8004596:	b12b      	cbz	r3, 80045a4 <USBD_LL_DataOutStage+0x54>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8004598:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800459c:	2a03      	cmp	r2, #3
 800459e:	d101      	bne.n	80045a4 <USBD_LL_DataOutStage+0x54>
          pdev->pClass->EP0_RxReady(pdev);
 80045a0:	4620      	mov	r0, r4
 80045a2:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 80045a4:	4620      	mov	r0, r4
 80045a6:	f000 fc12 	bl	8004dce <USBD_CtlSendStatus>
  return USBD_OK;
 80045aa:	2000      	movs	r0, #0
 80045ac:	e014      	b.n	80045d8 <USBD_LL_DataOutStage+0x88>
        pdev->ep0_state = USBD_EP0_IDLE;
 80045ae:	2500      	movs	r5, #0
 80045b0:	f8c4 5294 	str.w	r5, [r4, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80045b4:	4629      	mov	r1, r5
 80045b6:	4620      	mov	r0, r4
 80045b8:	f003 fae3 	bl	8007b82 <USBD_LL_StallEP>
  return USBD_OK;
 80045bc:	4628      	mov	r0, r5
 80045be:	e00b      	b.n	80045d8 <USBD_LL_DataOutStage+0x88>
 80045c0:	460a      	mov	r2, r1
  else if ((pdev->pClass->DataOut != NULL) &&
 80045c2:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80045c6:	699b      	ldr	r3, [r3, #24]
 80045c8:	b13b      	cbz	r3, 80045da <USBD_LL_DataOutStage+0x8a>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80045ca:	f890 129c 	ldrb.w	r1, [r0, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80045ce:	2903      	cmp	r1, #3
 80045d0:	d105      	bne.n	80045de <USBD_LL_DataOutStage+0x8e>
    pdev->pClass->DataOut(pdev, epnum);
 80045d2:	4611      	mov	r1, r2
 80045d4:	4798      	blx	r3
  return USBD_OK;
 80045d6:	2000      	movs	r0, #0
}
 80045d8:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 80045da:	2002      	movs	r0, #2
 80045dc:	e7fc      	b.n	80045d8 <USBD_LL_DataOutStage+0x88>
 80045de:	2002      	movs	r0, #2
 80045e0:	e7fa      	b.n	80045d8 <USBD_LL_DataOutStage+0x88>

080045e2 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80045e2:	b510      	push	{r4, lr}
 80045e4:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80045e6:	2900      	cmp	r1, #0
 80045e8:	d153      	bne.n	8004692 <USBD_LL_DataInStage+0xb0>
 80045ea:	4610      	mov	r0, r2
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80045ec:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
 80045f0:	2b02      	cmp	r3, #2
 80045f2:	d00c      	beq.n	800460e <USBD_LL_DataInStage+0x2c>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80045f4:	2b04      	cmp	r3, #4
 80045f6:	d000      	beq.n	80045fa <USBD_LL_DataInStage+0x18>
 80045f8:	b91b      	cbnz	r3, 8004602 <USBD_LL_DataInStage+0x20>
          (pdev->ep0_state == USBD_EP0_IDLE))
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80045fa:	2180      	movs	r1, #128	; 0x80
 80045fc:	4620      	mov	r0, r4
 80045fe:	f003 fac0 	bl	8007b82 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8004602:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8004606:	2b01      	cmp	r3, #1
 8004608:	d03f      	beq.n	800468a <USBD_LL_DataInStage+0xa8>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 800460a:	2000      	movs	r0, #0
 800460c:	e04d      	b.n	80046aa <USBD_LL_DataInStage+0xc8>
      if (pep->rem_length > pep->maxpacket)
 800460e:	6a23      	ldr	r3, [r4, #32]
 8004610:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004612:	4293      	cmp	r3, r2
 8004614:	d81d      	bhi.n	8004652 <USBD_LL_DataInStage+0x70>
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8004616:	69e1      	ldr	r1, [r4, #28]
 8004618:	fbb1 f3f2 	udiv	r3, r1, r2
 800461c:	fb02 1313 	mls	r3, r2, r3, r1
 8004620:	b92b      	cbnz	r3, 800462e <USBD_LL_DataInStage+0x4c>
 8004622:	428a      	cmp	r2, r1
 8004624:	d803      	bhi.n	800462e <USBD_LL_DataInStage+0x4c>
            (pep->total_length < pdev->ep0_data_len))
 8004626:	f8d4 3298 	ldr.w	r3, [r4, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800462a:	4299      	cmp	r1, r3
 800462c:	d31f      	bcc.n	800466e <USBD_LL_DataInStage+0x8c>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800462e:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	b12b      	cbz	r3, 8004642 <USBD_LL_DataInStage+0x60>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8004636:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800463a:	2a03      	cmp	r2, #3
 800463c:	d101      	bne.n	8004642 <USBD_LL_DataInStage+0x60>
            pdev->pClass->EP0_TxSent(pdev);
 800463e:	4620      	mov	r0, r4
 8004640:	4798      	blx	r3
          USBD_LL_StallEP(pdev, 0x80U);
 8004642:	2180      	movs	r1, #128	; 0x80
 8004644:	4620      	mov	r0, r4
 8004646:	f003 fa9c 	bl	8007b82 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800464a:	4620      	mov	r0, r4
 800464c:	f000 fbca 	bl	8004de4 <USBD_CtlReceiveStatus>
 8004650:	e7d7      	b.n	8004602 <USBD_LL_DataInStage+0x20>
        pep->rem_length -= pep->maxpacket;
 8004652:	1a9a      	subs	r2, r3, r2
 8004654:	6222      	str	r2, [r4, #32]
        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8004656:	b292      	uxth	r2, r2
 8004658:	4601      	mov	r1, r0
 800465a:	4620      	mov	r0, r4
 800465c:	f000 fba7 	bl	8004dae <USBD_CtlContinueSendData>
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8004660:	2300      	movs	r3, #0
 8004662:	461a      	mov	r2, r3
 8004664:	4619      	mov	r1, r3
 8004666:	4620      	mov	r0, r4
 8004668:	f003 fabe 	bl	8007be8 <USBD_LL_PrepareReceive>
 800466c:	e7c9      	b.n	8004602 <USBD_LL_DataInStage+0x20>
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800466e:	2200      	movs	r2, #0
 8004670:	4611      	mov	r1, r2
 8004672:	4620      	mov	r0, r4
 8004674:	f000 fb9b 	bl	8004dae <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8004678:	2100      	movs	r1, #0
 800467a:	f8c4 1298 	str.w	r1, [r4, #664]	; 0x298
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800467e:	460b      	mov	r3, r1
 8004680:	460a      	mov	r2, r1
 8004682:	4620      	mov	r0, r4
 8004684:	f003 fab0 	bl	8007be8 <USBD_LL_PrepareReceive>
 8004688:	e7bb      	b.n	8004602 <USBD_LL_DataInStage+0x20>
      pdev->dev_test_mode = 0U;
 800468a:	2000      	movs	r0, #0
 800468c:	f884 02a0 	strb.w	r0, [r4, #672]	; 0x2a0
 8004690:	e00b      	b.n	80046aa <USBD_LL_DataInStage+0xc8>
 8004692:	460a      	mov	r2, r1
  else if ((pdev->pClass->DataIn != NULL) &&
 8004694:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	b13b      	cbz	r3, 80046ac <USBD_LL_DataInStage+0xca>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800469c:	f890 129c 	ldrb.w	r1, [r0, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80046a0:	2903      	cmp	r1, #3
 80046a2:	d105      	bne.n	80046b0 <USBD_LL_DataInStage+0xce>
    pdev->pClass->DataIn(pdev, epnum);
 80046a4:	4611      	mov	r1, r2
 80046a6:	4798      	blx	r3
  return USBD_OK;
 80046a8:	2000      	movs	r0, #0
}
 80046aa:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 80046ac:	2002      	movs	r0, #2
 80046ae:	e7fc      	b.n	80046aa <USBD_LL_DataInStage+0xc8>
 80046b0:	2002      	movs	r0, #2
 80046b2:	e7fa      	b.n	80046aa <USBD_LL_DataInStage+0xc8>

080046b4 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80046b4:	b570      	push	{r4, r5, r6, lr}
 80046b6:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80046b8:	2340      	movs	r3, #64	; 0x40
 80046ba:	2200      	movs	r2, #0
 80046bc:	4611      	mov	r1, r2
 80046be:	f003 fa55 	bl	8007b6c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80046c2:	2501      	movs	r5, #1
 80046c4:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80046c8:	2640      	movs	r6, #64	; 0x40
 80046ca:	f8c4 6164 	str.w	r6, [r4, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80046ce:	4633      	mov	r3, r6
 80046d0:	2200      	movs	r2, #0
 80046d2:	2180      	movs	r1, #128	; 0x80
 80046d4:	4620      	mov	r0, r4
 80046d6:	f003 fa49 	bl	8007b6c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80046da:	61a5      	str	r5, [r4, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80046dc:	6266      	str	r6, [r4, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80046de:	f884 529c 	strb.w	r5, [r4, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80046e2:	2300      	movs	r3, #0
 80046e4:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294
  pdev->dev_config = 0U;
 80046e8:	6063      	str	r3, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 80046ea:	f8c4 32a4 	str.w	r3, [r4, #676]	; 0x2a4

  if (pdev->pClassData)
 80046ee:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 80046f2:	b12b      	cbz	r3, 8004700 <USBD_LL_Reset+0x4c>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80046f4:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	2100      	movs	r1, #0
 80046fc:	4620      	mov	r0, r4
 80046fe:	4798      	blx	r3
  }

  return USBD_OK;
}
 8004700:	2000      	movs	r0, #0
 8004702:	bd70      	pop	{r4, r5, r6, pc}

08004704 <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8004704:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8004706:	2000      	movs	r0, #0
 8004708:	4770      	bx	lr

0800470a <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 800470a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800470e:	f880 329d 	strb.w	r3, [r0, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8004712:	2304      	movs	r3, #4
 8004714:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  return USBD_OK;
}
 8004718:	2000      	movs	r0, #0
 800471a:	4770      	bx	lr

0800471c <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800471c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004720:	2b04      	cmp	r3, #4
 8004722:	d001      	beq.n	8004728 <USBD_LL_Resume+0xc>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 8004724:	2000      	movs	r0, #0
 8004726:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 8004728:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 800472c:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
 8004730:	e7f8      	b.n	8004724 <USBD_LL_Resume+0x8>

08004732 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8004732:	b508      	push	{r3, lr}
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004734:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004738:	2b03      	cmp	r3, #3
 800473a:	d001      	beq.n	8004740 <USBD_LL_SOF+0xe>
      pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
}
 800473c:	2000      	movs	r0, #0
 800473e:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 8004740:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004744:	69db      	ldr	r3, [r3, #28]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d0f8      	beq.n	800473c <USBD_LL_SOF+0xa>
      pdev->pClass->SOF(pdev);
 800474a:	4798      	blx	r3
 800474c:	e7f6      	b.n	800473c <USBD_LL_SOF+0xa>

0800474e <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800474e:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8004750:	884b      	ldrh	r3, [r1, #2]
 8004752:	2b01      	cmp	r3, #1
 8004754:	d000      	beq.n	8004758 <USBD_SetFeature+0xa>
  {
    pdev->dev_remote_wakeup = 1U;
    USBD_CtlSendStatus(pdev);
  }
}
 8004756:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 8004758:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800475c:	f000 fb37 	bl	8004dce <USBD_CtlSendStatus>
}
 8004760:	e7f9      	b.n	8004756 <USBD_SetFeature+0x8>

08004762 <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
  req->bmRequest = *(uint8_t *)(pdata);
 8004762:	780b      	ldrb	r3, [r1, #0]
 8004764:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8004766:	784b      	ldrb	r3, [r1, #1]
 8004768:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800476a:	788b      	ldrb	r3, [r1, #2]
 800476c:	78ca      	ldrb	r2, [r1, #3]
 800476e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004772:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8004774:	790b      	ldrb	r3, [r1, #4]
 8004776:	794a      	ldrb	r2, [r1, #5]
 8004778:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800477c:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800477e:	798b      	ldrb	r3, [r1, #6]
 8004780:	79ca      	ldrb	r2, [r1, #7]
 8004782:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004786:	80c3      	strh	r3, [r0, #6]

}
 8004788:	4770      	bx	lr

0800478a <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800478a:	b510      	push	{r4, lr}
 800478c:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev, 0x80U);
 800478e:	2180      	movs	r1, #128	; 0x80
 8004790:	f003 f9f7 	bl	8007b82 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8004794:	2100      	movs	r1, #0
 8004796:	4620      	mov	r0, r4
 8004798:	f003 f9f3 	bl	8007b82 <USBD_LL_StallEP>
}
 800479c:	bd10      	pop	{r4, pc}

0800479e <USBD_GetDescriptor>:
{
 800479e:	b530      	push	{r4, r5, lr}
 80047a0:	b083      	sub	sp, #12
 80047a2:	4605      	mov	r5, r0
 80047a4:	460c      	mov	r4, r1
  uint16_t len = 0U;
 80047a6:	2300      	movs	r3, #0
 80047a8:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 80047ac:	884a      	ldrh	r2, [r1, #2]
 80047ae:	0a13      	lsrs	r3, r2, #8
 80047b0:	3b01      	subs	r3, #1
 80047b2:	2b06      	cmp	r3, #6
 80047b4:	f200 80a4 	bhi.w	8004900 <USBD_GetDescriptor+0x162>
 80047b8:	e8df f003 	tbb	[pc, r3]
 80047bc:	a22c1804 	.word	0xa22c1804
 80047c0:	86a2      	.short	0x86a2
 80047c2:	93          	.byte	0x93
 80047c3:	00          	.byte	0x00
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80047c4:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f10d 0106 	add.w	r1, sp, #6
 80047ce:	7c00      	ldrb	r0, [r0, #16]
 80047d0:	4798      	blx	r3
    if ((len != 0U) && (req->wLength != 0U))
 80047d2:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80047d6:	b11a      	cbz	r2, 80047e0 <USBD_GetDescriptor+0x42>
 80047d8:	88e3      	ldrh	r3, [r4, #6]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	f040 8094 	bne.w	8004908 <USBD_GetDescriptor+0x16a>
    if (req->wLength == 0U)
 80047e0:	88e3      	ldrh	r3, [r4, #6]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	f000 809a 	beq.w	800491c <USBD_GetDescriptor+0x17e>
}
 80047e8:	b003      	add	sp, #12
 80047ea:	bd30      	pop	{r4, r5, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80047ec:	7c03      	ldrb	r3, [r0, #16]
 80047ee:	b943      	cbnz	r3, 8004802 <USBD_GetDescriptor+0x64>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80047f0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80047f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047f6:	f10d 0006 	add.w	r0, sp, #6
 80047fa:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80047fc:	2302      	movs	r3, #2
 80047fe:	7043      	strb	r3, [r0, #1]
 8004800:	e7e7      	b.n	80047d2 <USBD_GetDescriptor+0x34>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8004802:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004808:	f10d 0006 	add.w	r0, sp, #6
 800480c:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800480e:	2302      	movs	r3, #2
 8004810:	7043      	strb	r3, [r0, #1]
 8004812:	e7de      	b.n	80047d2 <USBD_GetDescriptor+0x34>
      switch ((uint8_t)(req->wValue))
 8004814:	b2d2      	uxtb	r2, r2
 8004816:	2a05      	cmp	r2, #5
 8004818:	d852      	bhi.n	80048c0 <USBD_GetDescriptor+0x122>
 800481a:	e8df f002 	tbb	[pc, r2]
 800481e:	1003      	.short	0x1003
 8004820:	44372a1d 	.word	0x44372a1d
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8004824:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	b123      	cbz	r3, 8004836 <USBD_GetDescriptor+0x98>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800482c:	f10d 0106 	add.w	r1, sp, #6
 8004830:	7c00      	ldrb	r0, [r0, #16]
 8004832:	4798      	blx	r3
 8004834:	e7cd      	b.n	80047d2 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8004836:	4621      	mov	r1, r4
 8004838:	f7ff ffa7 	bl	800478a <USBD_CtlError>
 800483c:	e7d4      	b.n	80047e8 <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800483e:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	b123      	cbz	r3, 8004850 <USBD_GetDescriptor+0xb2>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8004846:	f10d 0106 	add.w	r1, sp, #6
 800484a:	7c00      	ldrb	r0, [r0, #16]
 800484c:	4798      	blx	r3
 800484e:	e7c0      	b.n	80047d2 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8004850:	4621      	mov	r1, r4
 8004852:	f7ff ff9a 	bl	800478a <USBD_CtlError>
 8004856:	e7c7      	b.n	80047e8 <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8004858:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	b123      	cbz	r3, 800486a <USBD_GetDescriptor+0xcc>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8004860:	f10d 0106 	add.w	r1, sp, #6
 8004864:	7c00      	ldrb	r0, [r0, #16]
 8004866:	4798      	blx	r3
 8004868:	e7b3      	b.n	80047d2 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800486a:	4621      	mov	r1, r4
 800486c:	f7ff ff8d 	bl	800478a <USBD_CtlError>
 8004870:	e7ba      	b.n	80047e8 <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8004872:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004876:	691b      	ldr	r3, [r3, #16]
 8004878:	b123      	cbz	r3, 8004884 <USBD_GetDescriptor+0xe6>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800487a:	f10d 0106 	add.w	r1, sp, #6
 800487e:	7c00      	ldrb	r0, [r0, #16]
 8004880:	4798      	blx	r3
 8004882:	e7a6      	b.n	80047d2 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8004884:	4621      	mov	r1, r4
 8004886:	f7ff ff80 	bl	800478a <USBD_CtlError>
 800488a:	e7ad      	b.n	80047e8 <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800488c:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004890:	695b      	ldr	r3, [r3, #20]
 8004892:	b123      	cbz	r3, 800489e <USBD_GetDescriptor+0x100>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8004894:	f10d 0106 	add.w	r1, sp, #6
 8004898:	7c00      	ldrb	r0, [r0, #16]
 800489a:	4798      	blx	r3
 800489c:	e799      	b.n	80047d2 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800489e:	4621      	mov	r1, r4
 80048a0:	f7ff ff73 	bl	800478a <USBD_CtlError>
 80048a4:	e7a0      	b.n	80047e8 <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80048a6:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 80048aa:	699b      	ldr	r3, [r3, #24]
 80048ac:	b123      	cbz	r3, 80048b8 <USBD_GetDescriptor+0x11a>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80048ae:	f10d 0106 	add.w	r1, sp, #6
 80048b2:	7c00      	ldrb	r0, [r0, #16]
 80048b4:	4798      	blx	r3
 80048b6:	e78c      	b.n	80047d2 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 80048b8:	4621      	mov	r1, r4
 80048ba:	f7ff ff66 	bl	800478a <USBD_CtlError>
 80048be:	e793      	b.n	80047e8 <USBD_GetDescriptor+0x4a>
          USBD_CtlError(pdev, req);
 80048c0:	4621      	mov	r1, r4
 80048c2:	f7ff ff62 	bl	800478a <USBD_CtlError>
 80048c6:	e78f      	b.n	80047e8 <USBD_GetDescriptor+0x4a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80048c8:	7c03      	ldrb	r3, [r0, #16]
 80048ca:	b933      	cbnz	r3, 80048da <USBD_GetDescriptor+0x13c>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80048cc:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80048d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048d2:	f10d 0006 	add.w	r0, sp, #6
 80048d6:	4798      	blx	r3
 80048d8:	e77b      	b.n	80047d2 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 80048da:	4621      	mov	r1, r4
 80048dc:	f7ff ff55 	bl	800478a <USBD_CtlError>
 80048e0:	e782      	b.n	80047e8 <USBD_GetDescriptor+0x4a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80048e2:	7c03      	ldrb	r3, [r0, #16]
 80048e4:	b943      	cbnz	r3, 80048f8 <USBD_GetDescriptor+0x15a>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80048e6:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80048ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ec:	f10d 0006 	add.w	r0, sp, #6
 80048f0:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80048f2:	2307      	movs	r3, #7
 80048f4:	7043      	strb	r3, [r0, #1]
 80048f6:	e76c      	b.n	80047d2 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 80048f8:	4621      	mov	r1, r4
 80048fa:	f7ff ff46 	bl	800478a <USBD_CtlError>
 80048fe:	e773      	b.n	80047e8 <USBD_GetDescriptor+0x4a>
      USBD_CtlError(pdev, req);
 8004900:	4621      	mov	r1, r4
 8004902:	f7ff ff42 	bl	800478a <USBD_CtlError>
 8004906:	e76f      	b.n	80047e8 <USBD_GetDescriptor+0x4a>
      len = MIN(len, req->wLength);
 8004908:	429a      	cmp	r2, r3
 800490a:	bf28      	it	cs
 800490c:	461a      	movcs	r2, r3
 800490e:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8004912:	4601      	mov	r1, r0
 8004914:	4628      	mov	r0, r5
 8004916:	f000 fa3d 	bl	8004d94 <USBD_CtlSendData>
 800491a:	e761      	b.n	80047e0 <USBD_GetDescriptor+0x42>
      (void)USBD_CtlSendStatus(pdev);
 800491c:	4628      	mov	r0, r5
 800491e:	f000 fa56 	bl	8004dce <USBD_CtlSendStatus>
 8004922:	e761      	b.n	80047e8 <USBD_GetDescriptor+0x4a>

08004924 <USBD_SetAddress>:
{
 8004924:	b538      	push	{r3, r4, r5, lr}
 8004926:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8004928:	888b      	ldrh	r3, [r1, #4]
 800492a:	b9f3      	cbnz	r3, 800496a <USBD_SetAddress+0x46>
 800492c:	88cb      	ldrh	r3, [r1, #6]
 800492e:	b9e3      	cbnz	r3, 800496a <USBD_SetAddress+0x46>
 8004930:	884b      	ldrh	r3, [r1, #2]
 8004932:	2b7f      	cmp	r3, #127	; 0x7f
 8004934:	d819      	bhi.n	800496a <USBD_SetAddress+0x46>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8004936:	f003 057f 	and.w	r5, r3, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800493a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800493e:	2b03      	cmp	r3, #3
 8004940:	d00c      	beq.n	800495c <USBD_SetAddress+0x38>
      pdev->dev_address = dev_addr;
 8004942:	f880 529e 	strb.w	r5, [r0, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8004946:	4629      	mov	r1, r5
 8004948:	f003 f93e 	bl	8007bc8 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800494c:	4620      	mov	r0, r4
 800494e:	f000 fa3e 	bl	8004dce <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8004952:	b135      	cbz	r5, 8004962 <USBD_SetAddress+0x3e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8004954:	2302      	movs	r3, #2
 8004956:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800495a:	e009      	b.n	8004970 <USBD_SetAddress+0x4c>
      USBD_CtlError(pdev, req);
 800495c:	f7ff ff15 	bl	800478a <USBD_CtlError>
 8004960:	e006      	b.n	8004970 <USBD_SetAddress+0x4c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8004962:	2301      	movs	r3, #1
 8004964:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8004968:	e002      	b.n	8004970 <USBD_SetAddress+0x4c>
    USBD_CtlError(pdev, req);
 800496a:	4620      	mov	r0, r4
 800496c:	f7ff ff0d 	bl	800478a <USBD_CtlError>
}
 8004970:	bd38      	pop	{r3, r4, r5, pc}
	...

08004974 <USBD_SetConfig>:
{
 8004974:	b538      	push	{r3, r4, r5, lr}
 8004976:	4604      	mov	r4, r0
 8004978:	460d      	mov	r5, r1
  cfgidx = (uint8_t)(req->wValue);
 800497a:	7889      	ldrb	r1, [r1, #2]
 800497c:	4b28      	ldr	r3, [pc, #160]	; (8004a20 <USBD_SetConfig+0xac>)
 800497e:	7019      	strb	r1, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8004980:	2901      	cmp	r1, #1
 8004982:	d80e      	bhi.n	80049a2 <USBD_SetConfig+0x2e>
    switch (pdev->dev_state)
 8004984:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004988:	2b02      	cmp	r3, #2
 800498a:	d00e      	beq.n	80049aa <USBD_SetConfig+0x36>
 800498c:	2b03      	cmp	r3, #3
 800498e:	d021      	beq.n	80049d4 <USBD_SetConfig+0x60>
        USBD_CtlError(pdev, req);
 8004990:	4629      	mov	r1, r5
 8004992:	f7ff fefa 	bl	800478a <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8004996:	4b22      	ldr	r3, [pc, #136]	; (8004a20 <USBD_SetConfig+0xac>)
 8004998:	7819      	ldrb	r1, [r3, #0]
 800499a:	4620      	mov	r0, r4
 800499c:	f7ff fda4 	bl	80044e8 <USBD_ClrClassConfig>
        break;
 80049a0:	e002      	b.n	80049a8 <USBD_SetConfig+0x34>
    USBD_CtlError(pdev, req);
 80049a2:	4629      	mov	r1, r5
 80049a4:	f7ff fef1 	bl	800478a <USBD_CtlError>
}
 80049a8:	bd38      	pop	{r3, r4, r5, pc}
        if (cfgidx)
 80049aa:	b181      	cbz	r1, 80049ce <USBD_SetConfig+0x5a>
          pdev->dev_config = cfgidx;
 80049ac:	6041      	str	r1, [r0, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80049ae:	2303      	movs	r3, #3
 80049b0:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80049b4:	f7ff fd8b 	bl	80044ce <USBD_SetClassConfig>
 80049b8:	2802      	cmp	r0, #2
 80049ba:	d003      	beq.n	80049c4 <USBD_SetConfig+0x50>
          USBD_CtlSendStatus(pdev);
 80049bc:	4620      	mov	r0, r4
 80049be:	f000 fa06 	bl	8004dce <USBD_CtlSendStatus>
 80049c2:	e7f1      	b.n	80049a8 <USBD_SetConfig+0x34>
            USBD_CtlError(pdev, req);
 80049c4:	4629      	mov	r1, r5
 80049c6:	4620      	mov	r0, r4
 80049c8:	f7ff fedf 	bl	800478a <USBD_CtlError>
            return;
 80049cc:	e7ec      	b.n	80049a8 <USBD_SetConfig+0x34>
          USBD_CtlSendStatus(pdev);
 80049ce:	f000 f9fe 	bl	8004dce <USBD_CtlSendStatus>
 80049d2:	e7e9      	b.n	80049a8 <USBD_SetConfig+0x34>
        if (cfgidx == 0U)
 80049d4:	b189      	cbz	r1, 80049fa <USBD_SetConfig+0x86>
        else if (cfgidx != pdev->dev_config)
 80049d6:	6843      	ldr	r3, [r0, #4]
 80049d8:	4299      	cmp	r1, r3
 80049da:	d01d      	beq.n	8004a18 <USBD_SetConfig+0xa4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80049dc:	b2d9      	uxtb	r1, r3
 80049de:	f7ff fd83 	bl	80044e8 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80049e2:	4b0f      	ldr	r3, [pc, #60]	; (8004a20 <USBD_SetConfig+0xac>)
 80049e4:	7819      	ldrb	r1, [r3, #0]
 80049e6:	6061      	str	r1, [r4, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80049e8:	4620      	mov	r0, r4
 80049ea:	f7ff fd70 	bl	80044ce <USBD_SetClassConfig>
 80049ee:	2802      	cmp	r0, #2
 80049f0:	d00d      	beq.n	8004a0e <USBD_SetConfig+0x9a>
          USBD_CtlSendStatus(pdev);
 80049f2:	4620      	mov	r0, r4
 80049f4:	f000 f9eb 	bl	8004dce <USBD_CtlSendStatus>
 80049f8:	e7d6      	b.n	80049a8 <USBD_SetConfig+0x34>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80049fa:	2302      	movs	r3, #2
 80049fc:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8004a00:	6041      	str	r1, [r0, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8004a02:	f7ff fd71 	bl	80044e8 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8004a06:	4620      	mov	r0, r4
 8004a08:	f000 f9e1 	bl	8004dce <USBD_CtlSendStatus>
 8004a0c:	e7cc      	b.n	80049a8 <USBD_SetConfig+0x34>
            USBD_CtlError(pdev, req);
 8004a0e:	4629      	mov	r1, r5
 8004a10:	4620      	mov	r0, r4
 8004a12:	f7ff feba 	bl	800478a <USBD_CtlError>
            return;
 8004a16:	e7c7      	b.n	80049a8 <USBD_SetConfig+0x34>
          USBD_CtlSendStatus(pdev);
 8004a18:	f000 f9d9 	bl	8004dce <USBD_CtlSendStatus>
 8004a1c:	e7c4      	b.n	80049a8 <USBD_SetConfig+0x34>
 8004a1e:	bf00      	nop
 8004a20:	20000284 	.word	0x20000284

08004a24 <USBD_GetConfig>:
{
 8004a24:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 8004a26:	88cb      	ldrh	r3, [r1, #6]
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d10b      	bne.n	8004a44 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 8004a2c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004a30:	b19b      	cbz	r3, 8004a5a <USBD_GetConfig+0x36>
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d909      	bls.n	8004a4a <USBD_GetConfig+0x26>
 8004a36:	2b03      	cmp	r3, #3
 8004a38:	d10f      	bne.n	8004a5a <USBD_GetConfig+0x36>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	1d01      	adds	r1, r0, #4
 8004a3e:	f000 f9a9 	bl	8004d94 <USBD_CtlSendData>
        break;
 8004a42:	e001      	b.n	8004a48 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 8004a44:	f7ff fea1 	bl	800478a <USBD_CtlError>
}
 8004a48:	bd08      	pop	{r3, pc}
        pdev->dev_default_config = 0U;
 8004a4a:	4601      	mov	r1, r0
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	f841 3f08 	str.w	r3, [r1, #8]!
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8004a52:	2201      	movs	r2, #1
 8004a54:	f000 f99e 	bl	8004d94 <USBD_CtlSendData>
        break;
 8004a58:	e7f6      	b.n	8004a48 <USBD_GetConfig+0x24>
        USBD_CtlError(pdev, req);
 8004a5a:	f7ff fe96 	bl	800478a <USBD_CtlError>
}
 8004a5e:	e7f3      	b.n	8004a48 <USBD_GetConfig+0x24>

08004a60 <USBD_GetStatus>:
{
 8004a60:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8004a62:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004a66:	3b01      	subs	r3, #1
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	d812      	bhi.n	8004a92 <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 8004a6c:	88cb      	ldrh	r3, [r1, #6]
 8004a6e:	2b02      	cmp	r3, #2
 8004a70:	d10c      	bne.n	8004a8c <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8004a72:	2301      	movs	r3, #1
 8004a74:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup)
 8004a76:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
 8004a7a:	b10b      	cbz	r3, 8004a80 <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8004a7c:	2303      	movs	r3, #3
 8004a7e:	60c3      	str	r3, [r0, #12]
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8004a80:	2202      	movs	r2, #2
 8004a82:	f100 010c 	add.w	r1, r0, #12
 8004a86:	f000 f985 	bl	8004d94 <USBD_CtlSendData>
}
 8004a8a:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 8004a8c:	f7ff fe7d 	bl	800478a <USBD_CtlError>
        break;
 8004a90:	e7fb      	b.n	8004a8a <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 8004a92:	f7ff fe7a 	bl	800478a <USBD_CtlError>
}
 8004a96:	e7f8      	b.n	8004a8a <USBD_GetStatus+0x2a>

08004a98 <USBD_ClrFeature>:
{
 8004a98:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8004a9a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004a9e:	3b01      	subs	r3, #1
 8004aa0:	2b02      	cmp	r3, #2
 8004aa2:	d809      	bhi.n	8004ab8 <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8004aa4:	884b      	ldrh	r3, [r1, #2]
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d000      	beq.n	8004aac <USBD_ClrFeature+0x14>
}
 8004aaa:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 8004aac:	2300      	movs	r3, #0
 8004aae:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8004ab2:	f000 f98c 	bl	8004dce <USBD_CtlSendStatus>
 8004ab6:	e7f8      	b.n	8004aaa <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 8004ab8:	f7ff fe67 	bl	800478a <USBD_CtlError>
}
 8004abc:	e7f5      	b.n	8004aaa <USBD_ClrFeature+0x12>

08004abe <USBD_StdDevReq>:
{
 8004abe:	b508      	push	{r3, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004ac0:	780b      	ldrb	r3, [r1, #0]
 8004ac2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8004ac6:	2b20      	cmp	r3, #32
 8004ac8:	d005      	beq.n	8004ad6 <USBD_StdDevReq+0x18>
 8004aca:	2b40      	cmp	r3, #64	; 0x40
 8004acc:	d003      	beq.n	8004ad6 <USBD_StdDevReq+0x18>
 8004ace:	b143      	cbz	r3, 8004ae2 <USBD_StdDevReq+0x24>
      USBD_CtlError(pdev, req);
 8004ad0:	f7ff fe5b 	bl	800478a <USBD_CtlError>
      break;
 8004ad4:	e003      	b.n	8004ade <USBD_StdDevReq+0x20>
      pdev->pClass->Setup(pdev, req);
 8004ad6:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	4798      	blx	r3
}
 8004ade:	2000      	movs	r0, #0
 8004ae0:	bd08      	pop	{r3, pc}
      switch (req->bRequest)
 8004ae2:	784b      	ldrb	r3, [r1, #1]
 8004ae4:	2b09      	cmp	r3, #9
 8004ae6:	d81b      	bhi.n	8004b20 <USBD_StdDevReq+0x62>
 8004ae8:	e8df f003 	tbb	[pc, r3]
 8004aec:	141a1711 	.word	0x141a1711
 8004af0:	1a05081a 	.word	0x1a05081a
 8004af4:	0b0e      	.short	0x0b0e
          USBD_GetDescriptor(pdev, req);
 8004af6:	f7ff fe52 	bl	800479e <USBD_GetDescriptor>
          break;
 8004afa:	e7f0      	b.n	8004ade <USBD_StdDevReq+0x20>
          USBD_SetAddress(pdev, req);
 8004afc:	f7ff ff12 	bl	8004924 <USBD_SetAddress>
          break;
 8004b00:	e7ed      	b.n	8004ade <USBD_StdDevReq+0x20>
          USBD_SetConfig(pdev, req);
 8004b02:	f7ff ff37 	bl	8004974 <USBD_SetConfig>
          break;
 8004b06:	e7ea      	b.n	8004ade <USBD_StdDevReq+0x20>
          USBD_GetConfig(pdev, req);
 8004b08:	f7ff ff8c 	bl	8004a24 <USBD_GetConfig>
          break;
 8004b0c:	e7e7      	b.n	8004ade <USBD_StdDevReq+0x20>
          USBD_GetStatus(pdev, req);
 8004b0e:	f7ff ffa7 	bl	8004a60 <USBD_GetStatus>
          break;
 8004b12:	e7e4      	b.n	8004ade <USBD_StdDevReq+0x20>
          USBD_SetFeature(pdev, req);
 8004b14:	f7ff fe1b 	bl	800474e <USBD_SetFeature>
          break;
 8004b18:	e7e1      	b.n	8004ade <USBD_StdDevReq+0x20>
          USBD_ClrFeature(pdev, req);
 8004b1a:	f7ff ffbd 	bl	8004a98 <USBD_ClrFeature>
          break;
 8004b1e:	e7de      	b.n	8004ade <USBD_StdDevReq+0x20>
          USBD_CtlError(pdev, req);
 8004b20:	f7ff fe33 	bl	800478a <USBD_CtlError>
          break;
 8004b24:	e7db      	b.n	8004ade <USBD_StdDevReq+0x20>

08004b26 <USBD_StdItfReq>:
{
 8004b26:	b538      	push	{r3, r4, r5, lr}
 8004b28:	4605      	mov	r5, r0
 8004b2a:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004b2c:	780b      	ldrb	r3, [r1, #0]
 8004b2e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8004b32:	2b20      	cmp	r3, #32
 8004b34:	d006      	beq.n	8004b44 <USBD_StdItfReq+0x1e>
 8004b36:	2b40      	cmp	r3, #64	; 0x40
 8004b38:	d004      	beq.n	8004b44 <USBD_StdItfReq+0x1e>
 8004b3a:	b11b      	cbz	r3, 8004b44 <USBD_StdItfReq+0x1e>
      USBD_CtlError(pdev, req);
 8004b3c:	f7ff fe25 	bl	800478a <USBD_CtlError>
}
 8004b40:	2000      	movs	r0, #0
 8004b42:	bd38      	pop	{r3, r4, r5, pc}
      switch (pdev->dev_state)
 8004b44:	f895 329c 	ldrb.w	r3, [r5, #668]	; 0x29c
 8004b48:	3b01      	subs	r3, #1
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d816      	bhi.n	8004b7c <USBD_StdItfReq+0x56>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8004b4e:	7923      	ldrb	r3, [r4, #4]
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d80e      	bhi.n	8004b72 <USBD_StdItfReq+0x4c>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8004b54:	f8d5 32b4 	ldr.w	r3, [r5, #692]	; 0x2b4
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	4621      	mov	r1, r4
 8004b5c:	4628      	mov	r0, r5
 8004b5e:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8004b60:	88e3      	ldrh	r3, [r4, #6]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d1ec      	bne.n	8004b40 <USBD_StdItfReq+0x1a>
 8004b66:	2800      	cmp	r0, #0
 8004b68:	d1ea      	bne.n	8004b40 <USBD_StdItfReq+0x1a>
              USBD_CtlSendStatus(pdev);
 8004b6a:	4628      	mov	r0, r5
 8004b6c:	f000 f92f 	bl	8004dce <USBD_CtlSendStatus>
 8004b70:	e7e6      	b.n	8004b40 <USBD_StdItfReq+0x1a>
            USBD_CtlError(pdev, req);
 8004b72:	4621      	mov	r1, r4
 8004b74:	4628      	mov	r0, r5
 8004b76:	f7ff fe08 	bl	800478a <USBD_CtlError>
 8004b7a:	e7e1      	b.n	8004b40 <USBD_StdItfReq+0x1a>
          USBD_CtlError(pdev, req);
 8004b7c:	4621      	mov	r1, r4
 8004b7e:	4628      	mov	r0, r5
 8004b80:	f7ff fe03 	bl	800478a <USBD_CtlError>
          break;
 8004b84:	e7dc      	b.n	8004b40 <USBD_StdItfReq+0x1a>

08004b86 <USBD_StdEPReq>:
{
 8004b86:	b538      	push	{r3, r4, r5, lr}
 8004b88:	4604      	mov	r4, r0
  ep_addr  = LOBYTE(req->wIndex);
 8004b8a:	888a      	ldrh	r2, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004b8c:	780b      	ldrb	r3, [r1, #0]
 8004b8e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8004b92:	2b20      	cmp	r3, #32
 8004b94:	d008      	beq.n	8004ba8 <USBD_StdEPReq+0x22>
 8004b96:	b2d0      	uxtb	r0, r2
 8004b98:	2b40      	cmp	r3, #64	; 0x40
 8004b9a:	d005      	beq.n	8004ba8 <USBD_StdEPReq+0x22>
 8004b9c:	b15b      	cbz	r3, 8004bb6 <USBD_StdEPReq+0x30>
      USBD_CtlError(pdev, req);
 8004b9e:	4620      	mov	r0, r4
 8004ba0:	f7ff fdf3 	bl	800478a <USBD_CtlError>
  return ret;
 8004ba4:	2000      	movs	r0, #0
      break;
 8004ba6:	e005      	b.n	8004bb4 <USBD_StdEPReq+0x2e>
      pdev->pClass->Setup(pdev, req);
 8004ba8:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	4620      	mov	r0, r4
 8004bb0:	4798      	blx	r3
  return ret;
 8004bb2:	2000      	movs	r0, #0
}
 8004bb4:	bd38      	pop	{r3, r4, r5, pc}
      if ((req->bmRequest & 0x60U) == 0x20U)
 8004bb6:	2b20      	cmp	r3, #32
 8004bb8:	d105      	bne.n	8004bc6 <USBD_StdEPReq+0x40>
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8004bba:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	4620      	mov	r0, r4
 8004bc2:	4798      	blx	r3
        return ret;
 8004bc4:	e7f6      	b.n	8004bb4 <USBD_StdEPReq+0x2e>
      switch (req->bRequest)
 8004bc6:	784b      	ldrb	r3, [r1, #1]
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d032      	beq.n	8004c32 <USBD_StdEPReq+0xac>
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d05e      	beq.n	8004c8e <USBD_StdEPReq+0x108>
 8004bd0:	2b03      	cmp	r3, #3
 8004bd2:	f040 80d8 	bne.w	8004d86 <USBD_StdEPReq+0x200>
          switch (pdev->dev_state)
 8004bd6:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d006      	beq.n	8004bec <USBD_StdEPReq+0x66>
 8004bde:	2b03      	cmp	r3, #3
 8004be0:	d016      	beq.n	8004c10 <USBD_StdEPReq+0x8a>
              USBD_CtlError(pdev, req);
 8004be2:	4620      	mov	r0, r4
 8004be4:	f7ff fdd1 	bl	800478a <USBD_CtlError>
  return ret;
 8004be8:	2000      	movs	r0, #0
              break;
 8004bea:	e7e3      	b.n	8004bb4 <USBD_StdEPReq+0x2e>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8004bec:	b108      	cbz	r0, 8004bf2 <USBD_StdEPReq+0x6c>
 8004bee:	2880      	cmp	r0, #128	; 0x80
 8004bf0:	d104      	bne.n	8004bfc <USBD_StdEPReq+0x76>
                USBD_CtlError(pdev, req);
 8004bf2:	4620      	mov	r0, r4
 8004bf4:	f7ff fdc9 	bl	800478a <USBD_CtlError>
  return ret;
 8004bf8:	2000      	movs	r0, #0
 8004bfa:	e7db      	b.n	8004bb4 <USBD_StdEPReq+0x2e>
                USBD_LL_StallEP(pdev, ep_addr);
 8004bfc:	4601      	mov	r1, r0
 8004bfe:	4620      	mov	r0, r4
 8004c00:	f002 ffbf 	bl	8007b82 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8004c04:	2180      	movs	r1, #128	; 0x80
 8004c06:	4620      	mov	r0, r4
 8004c08:	f002 ffbb 	bl	8007b82 <USBD_LL_StallEP>
  return ret;
 8004c0c:	2000      	movs	r0, #0
                USBD_LL_StallEP(pdev, 0x80U);
 8004c0e:	e7d1      	b.n	8004bb4 <USBD_StdEPReq+0x2e>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8004c10:	884b      	ldrh	r3, [r1, #2]
 8004c12:	b923      	cbnz	r3, 8004c1e <USBD_StdEPReq+0x98>
                if ((ep_addr != 0x00U) &&
 8004c14:	b118      	cbz	r0, 8004c1e <USBD_StdEPReq+0x98>
 8004c16:	2880      	cmp	r0, #128	; 0x80
 8004c18:	d001      	beq.n	8004c1e <USBD_StdEPReq+0x98>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8004c1a:	88cb      	ldrh	r3, [r1, #6]
 8004c1c:	b123      	cbz	r3, 8004c28 <USBD_StdEPReq+0xa2>
              USBD_CtlSendStatus(pdev);
 8004c1e:	4620      	mov	r0, r4
 8004c20:	f000 f8d5 	bl	8004dce <USBD_CtlSendStatus>
  return ret;
 8004c24:	2000      	movs	r0, #0
              break;
 8004c26:	e7c5      	b.n	8004bb4 <USBD_StdEPReq+0x2e>
                  USBD_LL_StallEP(pdev, ep_addr);
 8004c28:	4601      	mov	r1, r0
 8004c2a:	4620      	mov	r0, r4
 8004c2c:	f002 ffa9 	bl	8007b82 <USBD_LL_StallEP>
 8004c30:	e7f5      	b.n	8004c1e <USBD_StdEPReq+0x98>
          switch (pdev->dev_state)
 8004c32:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d006      	beq.n	8004c48 <USBD_StdEPReq+0xc2>
 8004c3a:	2b03      	cmp	r3, #3
 8004c3c:	d016      	beq.n	8004c6c <USBD_StdEPReq+0xe6>
              USBD_CtlError(pdev, req);
 8004c3e:	4620      	mov	r0, r4
 8004c40:	f7ff fda3 	bl	800478a <USBD_CtlError>
  return ret;
 8004c44:	2000      	movs	r0, #0
              break;
 8004c46:	e7b5      	b.n	8004bb4 <USBD_StdEPReq+0x2e>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8004c48:	b108      	cbz	r0, 8004c4e <USBD_StdEPReq+0xc8>
 8004c4a:	2880      	cmp	r0, #128	; 0x80
 8004c4c:	d104      	bne.n	8004c58 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8004c4e:	4620      	mov	r0, r4
 8004c50:	f7ff fd9b 	bl	800478a <USBD_CtlError>
  return ret;
 8004c54:	2000      	movs	r0, #0
 8004c56:	e7ad      	b.n	8004bb4 <USBD_StdEPReq+0x2e>
                USBD_LL_StallEP(pdev, ep_addr);
 8004c58:	4601      	mov	r1, r0
 8004c5a:	4620      	mov	r0, r4
 8004c5c:	f002 ff91 	bl	8007b82 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8004c60:	2180      	movs	r1, #128	; 0x80
 8004c62:	4620      	mov	r0, r4
 8004c64:	f002 ff8d 	bl	8007b82 <USBD_LL_StallEP>
  return ret;
 8004c68:	2000      	movs	r0, #0
                USBD_LL_StallEP(pdev, 0x80U);
 8004c6a:	e7a3      	b.n	8004bb4 <USBD_StdEPReq+0x2e>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8004c6c:	884b      	ldrh	r3, [r1, #2]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	f040 808e 	bne.w	8004d90 <USBD_StdEPReq+0x20a>
                if ((ep_addr & 0x7FU) != 0x00U)
 8004c74:	f010 0f7f 	tst.w	r0, #127	; 0x7f
 8004c78:	d104      	bne.n	8004c84 <USBD_StdEPReq+0xfe>
                USBD_CtlSendStatus(pdev);
 8004c7a:	4620      	mov	r0, r4
 8004c7c:	f000 f8a7 	bl	8004dce <USBD_CtlSendStatus>
  return ret;
 8004c80:	2000      	movs	r0, #0
 8004c82:	e797      	b.n	8004bb4 <USBD_StdEPReq+0x2e>
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8004c84:	4601      	mov	r1, r0
 8004c86:	4620      	mov	r0, r4
 8004c88:	f002 ff83 	bl	8007b92 <USBD_LL_ClearStallEP>
 8004c8c:	e7f5      	b.n	8004c7a <USBD_StdEPReq+0xf4>
          switch (pdev->dev_state)
 8004c8e:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d006      	beq.n	8004ca4 <USBD_StdEPReq+0x11e>
 8004c96:	2b03      	cmp	r3, #3
 8004c98:	d02a      	beq.n	8004cf0 <USBD_StdEPReq+0x16a>
              USBD_CtlError(pdev, req);
 8004c9a:	4620      	mov	r0, r4
 8004c9c:	f7ff fd75 	bl	800478a <USBD_CtlError>
  return ret;
 8004ca0:	2000      	movs	r0, #0
              break;
 8004ca2:	e787      	b.n	8004bb4 <USBD_StdEPReq+0x2e>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8004ca4:	b108      	cbz	r0, 8004caa <USBD_StdEPReq+0x124>
 8004ca6:	2880      	cmp	r0, #128	; 0x80
 8004ca8:	d113      	bne.n	8004cd2 <USBD_StdEPReq+0x14c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8004caa:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004cae:	d115      	bne.n	8004cdc <USBD_StdEPReq+0x156>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8004cb0:	f000 007f 	and.w	r0, r0, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8004cb4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004cb8:	0083      	lsls	r3, r0, #2
 8004cba:	f503 71a8 	add.w	r1, r3, #336	; 0x150
 8004cbe:	4421      	add	r1, r4
 8004cc0:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 8004cc2:	2500      	movs	r5, #0
 8004cc4:	600d      	str	r5, [r1, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8004cc6:	2202      	movs	r2, #2
 8004cc8:	4620      	mov	r0, r4
 8004cca:	f000 f863 	bl	8004d94 <USBD_CtlSendData>
  return ret;
 8004cce:	4628      	mov	r0, r5
              break;
 8004cd0:	e770      	b.n	8004bb4 <USBD_StdEPReq+0x2e>
                USBD_CtlError(pdev, req);
 8004cd2:	4620      	mov	r0, r4
 8004cd4:	f7ff fd59 	bl	800478a <USBD_CtlError>
  return ret;
 8004cd8:	2000      	movs	r0, #0
                break;
 8004cda:	e76b      	b.n	8004bb4 <USBD_StdEPReq+0x2e>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8004cdc:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8004ce0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004ce4:	0083      	lsls	r3, r0, #2
 8004ce6:	f103 0110 	add.w	r1, r3, #16
 8004cea:	4421      	add	r1, r4
 8004cec:	3104      	adds	r1, #4
 8004cee:	e7e8      	b.n	8004cc2 <USBD_StdEPReq+0x13c>
              if ((ep_addr & 0x80U) == 0x80U)
 8004cf0:	b252      	sxtb	r2, r2
 8004cf2:	2a00      	cmp	r2, #0
 8004cf4:	db1f      	blt.n	8004d36 <USBD_StdEPReq+0x1b0>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8004cf6:	f000 030f 	and.w	r3, r0, #15
 8004cfa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004cfe:	009d      	lsls	r5, r3, #2
 8004d00:	4425      	add	r5, r4
 8004d02:	f8d5 3158 	ldr.w	r3, [r5, #344]	; 0x158
 8004d06:	b323      	cbz	r3, 8004d52 <USBD_StdEPReq+0x1cc>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8004d08:	2a00      	cmp	r2, #0
 8004d0a:	db27      	blt.n	8004d5c <USBD_StdEPReq+0x1d6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8004d0c:	f000 027f 	and.w	r2, r0, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8004d10:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8004d14:	0093      	lsls	r3, r2, #2
 8004d16:	f503 75a8 	add.w	r5, r3, #336	; 0x150
 8004d1a:	4425      	add	r5, r4
 8004d1c:	3504      	adds	r5, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8004d1e:	b108      	cbz	r0, 8004d24 <USBD_StdEPReq+0x19e>
 8004d20:	2880      	cmp	r0, #128	; 0x80
 8004d22:	d125      	bne.n	8004d70 <USBD_StdEPReq+0x1ea>
                pep->status = 0x0000U;
 8004d24:	2300      	movs	r3, #0
 8004d26:	602b      	str	r3, [r5, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8004d28:	2202      	movs	r2, #2
 8004d2a:	4629      	mov	r1, r5
 8004d2c:	4620      	mov	r0, r4
 8004d2e:	f000 f831 	bl	8004d94 <USBD_CtlSendData>
  return ret;
 8004d32:	2000      	movs	r0, #0
              break;
 8004d34:	e73e      	b.n	8004bb4 <USBD_StdEPReq+0x2e>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8004d36:	f000 030f 	and.w	r3, r0, #15
 8004d3a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004d3e:	009d      	lsls	r5, r3, #2
 8004d40:	4425      	add	r5, r4
 8004d42:	69ab      	ldr	r3, [r5, #24]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d1df      	bne.n	8004d08 <USBD_StdEPReq+0x182>
                  USBD_CtlError(pdev, req);
 8004d48:	4620      	mov	r0, r4
 8004d4a:	f7ff fd1e 	bl	800478a <USBD_CtlError>
  return ret;
 8004d4e:	2000      	movs	r0, #0
                  break;
 8004d50:	e730      	b.n	8004bb4 <USBD_StdEPReq+0x2e>
                  USBD_CtlError(pdev, req);
 8004d52:	4620      	mov	r0, r4
 8004d54:	f7ff fd19 	bl	800478a <USBD_CtlError>
  return ret;
 8004d58:	2000      	movs	r0, #0
                  break;
 8004d5a:	e72b      	b.n	8004bb4 <USBD_StdEPReq+0x2e>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8004d5c:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8004d60:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8004d64:	0093      	lsls	r3, r2, #2
 8004d66:	f103 0510 	add.w	r5, r3, #16
 8004d6a:	4425      	add	r5, r4
 8004d6c:	3504      	adds	r5, #4
 8004d6e:	e7d6      	b.n	8004d1e <USBD_StdEPReq+0x198>
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8004d70:	4601      	mov	r1, r0
 8004d72:	4620      	mov	r0, r4
 8004d74:	f002 ff15 	bl	8007ba2 <USBD_LL_IsStallEP>
 8004d78:	b110      	cbz	r0, 8004d80 <USBD_StdEPReq+0x1fa>
                pep->status = 0x0001U;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	602b      	str	r3, [r5, #0]
 8004d7e:	e7d3      	b.n	8004d28 <USBD_StdEPReq+0x1a2>
                pep->status = 0x0000U;
 8004d80:	2300      	movs	r3, #0
 8004d82:	602b      	str	r3, [r5, #0]
 8004d84:	e7d0      	b.n	8004d28 <USBD_StdEPReq+0x1a2>
          USBD_CtlError(pdev, req);
 8004d86:	4620      	mov	r0, r4
 8004d88:	f7ff fcff 	bl	800478a <USBD_CtlError>
  return ret;
 8004d8c:	2000      	movs	r0, #0
          break;
 8004d8e:	e711      	b.n	8004bb4 <USBD_StdEPReq+0x2e>
  return ret;
 8004d90:	2000      	movs	r0, #0
 8004d92:	e70f      	b.n	8004bb4 <USBD_StdEPReq+0x2e>

08004d94 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8004d94:	b510      	push	{r4, lr}
 8004d96:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8004d98:	2202      	movs	r2, #2
 8004d9a:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8004d9e:	61c3      	str	r3, [r0, #28]
  pdev->ep_in[0].rem_length   = len;
 8004da0:	6203      	str	r3, [r0, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8004da2:	460a      	mov	r2, r1
 8004da4:	2100      	movs	r1, #0
 8004da6:	f002 ff17 	bl	8007bd8 <USBD_LL_Transmit>

  return USBD_OK;
}
 8004daa:	2000      	movs	r0, #0
 8004dac:	bd10      	pop	{r4, pc}

08004dae <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8004dae:	b508      	push	{r3, lr}
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8004db0:	4613      	mov	r3, r2
 8004db2:	460a      	mov	r2, r1
 8004db4:	2100      	movs	r1, #0
 8004db6:	f002 ff0f 	bl	8007bd8 <USBD_LL_Transmit>

  return USBD_OK;
}
 8004dba:	2000      	movs	r0, #0
 8004dbc:	bd08      	pop	{r3, pc}

08004dbe <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8004dbe:	b508      	push	{r3, lr}
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8004dc0:	4613      	mov	r3, r2
 8004dc2:	460a      	mov	r2, r1
 8004dc4:	2100      	movs	r1, #0
 8004dc6:	f002 ff0f 	bl	8007be8 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8004dca:	2000      	movs	r0, #0
 8004dcc:	bd08      	pop	{r3, pc}

08004dce <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8004dce:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8004dd0:	2304      	movs	r3, #4
 8004dd2:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	461a      	mov	r2, r3
 8004dda:	4619      	mov	r1, r3
 8004ddc:	f002 fefc 	bl	8007bd8 <USBD_LL_Transmit>

  return USBD_OK;
}
 8004de0:	2000      	movs	r0, #0
 8004de2:	bd08      	pop	{r3, pc}

08004de4 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8004de4:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8004de6:	2305      	movs	r3, #5
 8004de8:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8004dec:	2300      	movs	r3, #0
 8004dee:	461a      	mov	r2, r3
 8004df0:	4619      	mov	r1, r3
 8004df2:	f002 fef9 	bl	8007be8 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8004df6:	2000      	movs	r0, #0
 8004df8:	bd08      	pop	{r3, pc}
	...

08004dfc <set_addr>:
	init_regs();
}

void set_addr(uint32_t addr)
{
	reg_addr = addr;
 8004dfc:	4b01      	ldr	r3, [pc, #4]	; (8004e04 <set_addr+0x8>)
 8004dfe:	6018      	str	r0, [r3, #0]
}
 8004e00:	4770      	bx	lr
 8004e02:	bf00      	nop
 8004e04:	20000288 	.word	0x20000288

08004e08 <get_addr>:

uint32_t get_addr(void)
{
	return reg_addr;
}
 8004e08:	4b01      	ldr	r3, [pc, #4]	; (8004e10 <get_addr+0x8>)
 8004e0a:	6818      	ldr	r0, [r3, #0]
 8004e0c:	4770      	bx	lr
 8004e0e:	bf00      	nop
 8004e10:	20000288 	.word	0x20000288

08004e14 <get_mode>:

dmxmode_t get_mode(void)
{
	return dmx_mode;
}
 8004e14:	4b01      	ldr	r3, [pc, #4]	; (8004e1c <get_mode+0x8>)
 8004e16:	7818      	ldrb	r0, [r3, #0]
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop
 8004e1c:	20000285 	.word	0x20000285

08004e20 <set_reg_length>:

void set_reg_length(uint32_t len)
{
	reg_len = len;
 8004e20:	4b01      	ldr	r3, [pc, #4]	; (8004e28 <set_reg_length+0x8>)
 8004e22:	6018      	str	r0, [r3, #0]
}
 8004e24:	4770      	bx	lr
 8004e26:	bf00      	nop
 8004e28:	20000290 	.word	0x20000290

08004e2c <get_reg_length>:

uint32_t get_reg_length(void)
{
	return reg_len;
}
 8004e2c:	4b01      	ldr	r3, [pc, #4]	; (8004e34 <get_reg_length+0x8>)
 8004e2e:	6818      	ldr	r0, [r3, #0]
 8004e30:	4770      	bx	lr
 8004e32:	bf00      	nop
 8004e34:	20000290 	.word	0x20000290

08004e38 <init_regs>:

void init_regs(void)
{
 8004e38:	b508      	push	{r3, lr}
	//allocate memory
	if (reg_data != NULL)
 8004e3a:	4b06      	ldr	r3, [pc, #24]	; (8004e54 <init_regs+0x1c>)
 8004e3c:	6818      	ldr	r0, [r3, #0]
 8004e3e:	b108      	cbz	r0, 8004e44 <init_regs+0xc>
		free(reg_data);
 8004e40:	f003 fcf6 	bl	8008830 <free>

	reg_data = calloc(reg_len, sizeof(uint8_t));
 8004e44:	2101      	movs	r1, #1
 8004e46:	4b04      	ldr	r3, [pc, #16]	; (8004e58 <init_regs+0x20>)
 8004e48:	6818      	ldr	r0, [r3, #0]
 8004e4a:	f003 fcb7 	bl	80087bc <calloc>
 8004e4e:	4b01      	ldr	r3, [pc, #4]	; (8004e54 <init_regs+0x1c>)
 8004e50:	6018      	str	r0, [r3, #0]
}
 8004e52:	bd08      	pop	{r3, pc}
 8004e54:	2000028c 	.word	0x2000028c
 8004e58:	20000290 	.word	0x20000290

08004e5c <dmx512_init>:
{
 8004e5c:	b510      	push	{r4, lr}
 8004e5e:	4604      	mov	r4, r0
	set_addr(addr);
 8004e60:	4608      	mov	r0, r1
 8004e62:	f7ff ffcb 	bl	8004dfc <set_addr>
	if ((mode & 0x01) != 0)
 8004e66:	f014 0f01 	tst.w	r4, #1
 8004e6a:	d002      	beq.n	8004e72 <dmx512_init+0x16>
		dmx_mode = DMX_MODE2;
 8004e6c:	4b08      	ldr	r3, [pc, #32]	; (8004e90 <dmx512_init+0x34>)
 8004e6e:	2201      	movs	r2, #1
 8004e70:	701a      	strb	r2, [r3, #0]
	switch (dmx_mode)
 8004e72:	4b07      	ldr	r3, [pc, #28]	; (8004e90 <dmx512_init+0x34>)
 8004e74:	781b      	ldrb	r3, [r3, #0]
 8004e76:	2b01      	cmp	r3, #1
 8004e78:	d105      	bne.n	8004e86 <dmx512_init+0x2a>
			set_reg_length(DMX512_MODE2_LENGTH);
 8004e7a:	201a      	movs	r0, #26
 8004e7c:	f7ff ffd0 	bl	8004e20 <set_reg_length>
	init_regs();
 8004e80:	f7ff ffda 	bl	8004e38 <init_regs>
}
 8004e84:	bd10      	pop	{r4, pc}
			 set_reg_length(DMX512_MODE1_LENGTH);
 8004e86:	200b      	movs	r0, #11
 8004e88:	f7ff ffca 	bl	8004e20 <set_reg_length>
			break;
 8004e8c:	e7f8      	b.n	8004e80 <dmx512_init+0x24>
 8004e8e:	bf00      	nop
 8004e90:	20000285 	.word	0x20000285

08004e94 <set_reg>:

void set_reg(uint32_t reg, uint8_t val)
{
	if ((reg_data != NULL) && (reg<reg_len))
 8004e94:	4b04      	ldr	r3, [pc, #16]	; (8004ea8 <set_reg+0x14>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	b123      	cbz	r3, 8004ea4 <set_reg+0x10>
 8004e9a:	4a04      	ldr	r2, [pc, #16]	; (8004eac <set_reg+0x18>)
 8004e9c:	6812      	ldr	r2, [r2, #0]
 8004e9e:	4282      	cmp	r2, r0
 8004ea0:	d900      	bls.n	8004ea4 <set_reg+0x10>
	{
		reg_data[reg] = val;
 8004ea2:	5419      	strb	r1, [r3, r0]
	}
}
 8004ea4:	4770      	bx	lr
 8004ea6:	bf00      	nop
 8004ea8:	2000028c 	.word	0x2000028c
 8004eac:	20000290 	.word	0x20000290

08004eb0 <get_reg>:

uint8_t get_reg(uint32_t reg)
{
	if ((reg_data != NULL) && (reg<reg_len))
 8004eb0:	4b06      	ldr	r3, [pc, #24]	; (8004ecc <get_reg+0x1c>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	b12b      	cbz	r3, 8004ec2 <get_reg+0x12>
 8004eb6:	4a06      	ldr	r2, [pc, #24]	; (8004ed0 <get_reg+0x20>)
 8004eb8:	6812      	ldr	r2, [r2, #0]
 8004eba:	4282      	cmp	r2, r0
 8004ebc:	d903      	bls.n	8004ec6 <get_reg+0x16>
	{
		return reg_data[reg];
 8004ebe:	5c18      	ldrb	r0, [r3, r0]
 8004ec0:	4770      	bx	lr
	}
	else
	{
		return 0;
 8004ec2:	2000      	movs	r0, #0
 8004ec4:	4770      	bx	lr
 8004ec6:	2000      	movs	r0, #0
	}
}
 8004ec8:	4770      	bx	lr
 8004eca:	bf00      	nop
 8004ecc:	2000028c 	.word	0x2000028c
 8004ed0:	20000290 	.word	0x20000290

08004ed4 <get_reg_name>:
}


const char* get_reg_name(uint32_t reg)
{
	if (reg<reg_len)
 8004ed4:	4b04      	ldr	r3, [pc, #16]	; (8004ee8 <get_reg_name+0x14>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4283      	cmp	r3, r0
 8004eda:	d903      	bls.n	8004ee4 <get_reg_name+0x10>
		return regnames[reg];
 8004edc:	4b03      	ldr	r3, [pc, #12]	; (8004eec <get_reg_name+0x18>)
 8004ede:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8004ee2:	4770      	bx	lr
	else
		return 0;
 8004ee4:	2000      	movs	r0, #0
}
 8004ee6:	4770      	bx	lr
 8004ee8:	20000290 	.word	0x20000290
 8004eec:	20000008 	.word	0x20000008

08004ef0 <USART1_IRQHandler>:
//END TODO
#endif

/* UART1 Interrupt Service Routine */
void USART1_IRQHandler(void)
{
 8004ef0:	b500      	push	{lr}
 8004ef2:	b083      	sub	sp, #12
	//Get the received byte and clear Frame Error IRQ flag
	//On Framing Error restart Timer to search for a start condition
	if (__HAL_UART_GET_FLAG(&huart1,UART_FLAG_FE))
 8004ef4:	4b0a      	ldr	r3, [pc, #40]	; (8004f20 <USART1_IRQHandler+0x30>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	f012 0f02 	tst.w	r2, #2
 8004efe:	d009      	beq.n	8004f14 <USART1_IRQHandler+0x24>
	{
		__HAL_UART_CLEAR_FEFLAG(&huart1);
 8004f00:	2200      	movs	r2, #0
 8004f02:	9201      	str	r2, [sp, #4]
 8004f04:	681a      	ldr	r2, [r3, #0]
 8004f06:	9201      	str	r2, [sp, #4]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	9301      	str	r3, [sp, #4]
 8004f0c:	9b01      	ldr	r3, [sp, #4]
#ifdef USE_TIMER
		TIM_ITConfig(TIM1, TIM_IT_CC1, ENABLE);
#else
		start_flag = 1;
 8004f0e:	4b05      	ldr	r3, [pc, #20]	; (8004f24 <USART1_IRQHandler+0x34>)
 8004f10:	2201      	movs	r2, #1
 8004f12:	701a      	strb	r2, [r3, #0]
#endif
	}
	HAL_UART_IRQHandler(&huart1);
 8004f14:	4802      	ldr	r0, [pc, #8]	; (8004f20 <USART1_IRQHandler+0x30>)
 8004f16:	f7fe fe35 	bl	8003b84 <HAL_UART_IRQHandler>
}
 8004f1a:	b003      	add	sp, #12
 8004f1c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004f20:	200008c0 	.word	0x200008c0
 8004f24:	200002a0 	.word	0x200002a0

08004f28 <USART3_IRQHandler>:

#ifdef USE_UART_IRQ
/* UART3 Interrupt Service Routine */
void USART3_IRQHandler(void)
{
 8004f28:	b508      	push	{r3, lr}
	HAL_UART_IRQHandler(&huart3);
 8004f2a:	4802      	ldr	r0, [pc, #8]	; (8004f34 <USART3_IRQHandler+0xc>)
 8004f2c:	f7fe fe2a 	bl	8003b84 <HAL_UART_IRQHandler>
}
 8004f30:	bd08      	pop	{r3, pc}
 8004f32:	bf00      	nop
 8004f34:	200007e4 	.word	0x200007e4

08004f38 <HAL_UART_RxCpltCallback>:
#endif

//UART IRQ Triggered by incoming characters
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f38:	b510      	push	{r4, lr}
 8004f3a:	b082      	sub	sp, #8
	volatile uint8_t rx_byte;

	if (huart->Instance == USART1)
 8004f3c:	6803      	ldr	r3, [r0, #0]
 8004f3e:	4a42      	ldr	r2, [pc, #264]	; (8005048 <HAL_UART_RxCpltCallback+0x110>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d004      	beq.n	8004f4e <HAL_UART_RxCpltCallback+0x16>

		//Get more data
		HAL_UART_Receive_IT(&huart1, &buffer, 1);
    }
#ifdef USE_UART_IRQ
	else if (huart->Instance == USART3)
 8004f44:	4a41      	ldr	r2, [pc, #260]	; (800504c <HAL_UART_RxCpltCallback+0x114>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d069      	beq.n	800501e <HAL_UART_RxCpltCallback+0xe6>

		//Get more data
		HAL_UART_Receive_IT(&huart3, &buffer2, 1);
    }
#endif
}
 8004f4a:	b002      	add	sp, #8
 8004f4c:	bd10      	pop	{r4, pc}
		rx_byte = buffer;
 8004f4e:	4b40      	ldr	r3, [pc, #256]	; (8005050 <HAL_UART_RxCpltCallback+0x118>)
 8004f50:	781b      	ldrb	r3, [r3, #0]
 8004f52:	f88d 3007 	strb.w	r3, [sp, #7]
		if (start_flag)
 8004f56:	4b3f      	ldr	r3, [pc, #252]	; (8005054 <HAL_UART_RxCpltCallback+0x11c>)
 8004f58:	781b      	ldrb	r3, [r3, #0]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d031      	beq.n	8004fc2 <HAL_UART_RxCpltCallback+0x8a>
			msg_cnt++;
 8004f5e:	4a3e      	ldr	r2, [pc, #248]	; (8005058 <HAL_UART_RxCpltCallback+0x120>)
 8004f60:	7813      	ldrb	r3, [r2, #0]
 8004f62:	3301      	adds	r3, #1
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	7013      	strb	r3, [r2, #0]
			if (msg_cnt == 44)
 8004f68:	7813      	ldrb	r3, [r2, #0]
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	2b2c      	cmp	r3, #44	; 0x2c
 8004f6e:	d015      	beq.n	8004f9c <HAL_UART_RxCpltCallback+0x64>
			dmx_error = 0;
 8004f70:	2300      	movs	r3, #0
 8004f72:	4a3a      	ldr	r2, [pc, #232]	; (800505c <HAL_UART_RxCpltCallback+0x124>)
 8004f74:	7013      	strb	r3, [r2, #0]
			byte_count = 0;
 8004f76:	4a3a      	ldr	r2, [pc, #232]	; (8005060 <HAL_UART_RxCpltCallback+0x128>)
 8004f78:	8013      	strh	r3, [r2, #0]
			start_flag = 0;
 8004f7a:	4a36      	ldr	r2, [pc, #216]	; (8005054 <HAL_UART_RxCpltCallback+0x11c>)
 8004f7c:	7013      	strb	r3, [r2, #0]
			switch (rx_byte)
 8004f7e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004f82:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004f86:	b1cb      	cbz	r3, 8004fbc <HAL_UART_RxCpltCallback+0x84>
 8004f88:	2a17      	cmp	r2, #23
 8004f8a:	d02f      	beq.n	8004fec <HAL_UART_RxCpltCallback+0xb4>
				dmx_error = 1;
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	4b33      	ldr	r3, [pc, #204]	; (800505c <HAL_UART_RxCpltCallback+0x124>)
 8004f90:	701a      	strb	r2, [r3, #0]
				HAL_UART_Receive_IT(&huart1, &buffer, 1);
 8004f92:	492f      	ldr	r1, [pc, #188]	; (8005050 <HAL_UART_RxCpltCallback+0x118>)
 8004f94:	4833      	ldr	r0, [pc, #204]	; (8005064 <HAL_UART_RxCpltCallback+0x12c>)
 8004f96:	f7fe fd6a 	bl	8003a6e <HAL_UART_Receive_IT>
				return;
 8004f9a:	e7d6      	b.n	8004f4a <HAL_UART_RxCpltCallback+0x12>
				msg_cnt = 0;
 8004f9c:	4613      	mov	r3, r2
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	701a      	strb	r2, [r3, #0]
				led_status =!led_status;
 8004fa2:	4a31      	ldr	r2, [pc, #196]	; (8005068 <HAL_UART_RxCpltCallback+0x130>)
 8004fa4:	7813      	ldrb	r3, [r2, #0]
 8004fa6:	fab3 f383 	clz	r3, r3
 8004faa:	095b      	lsrs	r3, r3, #5
 8004fac:	7013      	strb	r3, [r2, #0]
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, led_status);
 8004fae:	7812      	ldrb	r2, [r2, #0]
 8004fb0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004fb4:	482d      	ldr	r0, [pc, #180]	; (800506c <HAL_UART_RxCpltCallback+0x134>)
 8004fb6:	f7fc ffe4 	bl	8001f82 <HAL_GPIO_WritePin>
 8004fba:	e7d9      	b.n	8004f70 <HAL_UART_RxCpltCallback+0x38>
				packet_type = DATA_PACKET;
 8004fbc:	4b2c      	ldr	r3, [pc, #176]	; (8005070 <HAL_UART_RxCpltCallback+0x138>)
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	701a      	strb	r2, [r3, #0]
		if (packet_type == DATA_PACKET)
 8004fc2:	4b2b      	ldr	r3, [pc, #172]	; (8005070 <HAL_UART_RxCpltCallback+0x138>)
 8004fc4:	781b      	ldrb	r3, [r3, #0]
 8004fc6:	b933      	cbnz	r3, 8004fd6 <HAL_UART_RxCpltCallback+0x9e>
			if (byte_count >= start_addr && byte_count < start_addr + get_reg_length())
 8004fc8:	4b25      	ldr	r3, [pc, #148]	; (8005060 <HAL_UART_RxCpltCallback+0x128>)
 8004fca:	881b      	ldrh	r3, [r3, #0]
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	4a29      	ldr	r2, [pc, #164]	; (8005074 <HAL_UART_RxCpltCallback+0x13c>)
 8004fd0:	6812      	ldr	r2, [r2, #0]
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d20e      	bcs.n	8004ff4 <HAL_UART_RxCpltCallback+0xbc>
		byte_count++;
 8004fd6:	4a22      	ldr	r2, [pc, #136]	; (8005060 <HAL_UART_RxCpltCallback+0x128>)
 8004fd8:	8813      	ldrh	r3, [r2, #0]
 8004fda:	3301      	adds	r3, #1
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	8013      	strh	r3, [r2, #0]
		HAL_UART_Receive_IT(&huart1, &buffer, 1);
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	491b      	ldr	r1, [pc, #108]	; (8005050 <HAL_UART_RxCpltCallback+0x118>)
 8004fe4:	481f      	ldr	r0, [pc, #124]	; (8005064 <HAL_UART_RxCpltCallback+0x12c>)
 8004fe6:	f7fe fd42 	bl	8003a6e <HAL_UART_Receive_IT>
 8004fea:	e7ae      	b.n	8004f4a <HAL_UART_RxCpltCallback+0x12>
				packet_type = TEST_PACKET;
 8004fec:	4b20      	ldr	r3, [pc, #128]	; (8005070 <HAL_UART_RxCpltCallback+0x138>)
 8004fee:	2201      	movs	r2, #1
 8004ff0:	701a      	strb	r2, [r3, #0]
				break;
 8004ff2:	e7e6      	b.n	8004fc2 <HAL_UART_RxCpltCallback+0x8a>
			if (byte_count >= start_addr && byte_count < start_addr + get_reg_length())
 8004ff4:	4b1a      	ldr	r3, [pc, #104]	; (8005060 <HAL_UART_RxCpltCallback+0x128>)
 8004ff6:	881c      	ldrh	r4, [r3, #0]
 8004ff8:	b2a4      	uxth	r4, r4
 8004ffa:	f7ff ff17 	bl	8004e2c <get_reg_length>
 8004ffe:	4b1d      	ldr	r3, [pc, #116]	; (8005074 <HAL_UART_RxCpltCallback+0x13c>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4418      	add	r0, r3
 8005004:	4284      	cmp	r4, r0
 8005006:	d2e6      	bcs.n	8004fd6 <HAL_UART_RxCpltCallback+0x9e>
				set_reg(byte_count - start_addr-1, rx_byte);
 8005008:	4b15      	ldr	r3, [pc, #84]	; (8005060 <HAL_UART_RxCpltCallback+0x128>)
 800500a:	8818      	ldrh	r0, [r3, #0]
 800500c:	4b19      	ldr	r3, [pc, #100]	; (8005074 <HAL_UART_RxCpltCallback+0x13c>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	1ac0      	subs	r0, r0, r3
 8005012:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8005016:	3801      	subs	r0, #1
 8005018:	f7ff ff3c 	bl	8004e94 <set_reg>
 800501c:	e7db      	b.n	8004fd6 <HAL_UART_RxCpltCallback+0x9e>
		if (UART_mode_SERIAL)
 800501e:	4b16      	ldr	r3, [pc, #88]	; (8005078 <HAL_UART_RxCpltCallback+0x140>)
 8005020:	781b      	ldrb	r3, [r3, #0]
 8005022:	b153      	cbz	r3, 800503a <HAL_UART_RxCpltCallback+0x102>
			ring_buffer_put(&rx_buff_dmx, &buffer2, 1);
 8005024:	2201      	movs	r2, #1
 8005026:	4915      	ldr	r1, [pc, #84]	; (800507c <HAL_UART_RxCpltCallback+0x144>)
 8005028:	4815      	ldr	r0, [pc, #84]	; (8005080 <HAL_UART_RxCpltCallback+0x148>)
 800502a:	f001 f9e6 	bl	80063fa <ring_buffer_put>
		HAL_UART_Receive_IT(&huart3, &buffer2, 1);
 800502e:	2201      	movs	r2, #1
 8005030:	4912      	ldr	r1, [pc, #72]	; (800507c <HAL_UART_RxCpltCallback+0x144>)
 8005032:	4814      	ldr	r0, [pc, #80]	; (8005084 <HAL_UART_RxCpltCallback+0x14c>)
 8005034:	f7fe fd1b 	bl	8003a6e <HAL_UART_Receive_IT>
 8005038:	e787      	b.n	8004f4a <HAL_UART_RxCpltCallback+0x12>
			ring_buffer_put(&rx_buff_shell, &buffer2, 1);
 800503a:	2201      	movs	r2, #1
 800503c:	490f      	ldr	r1, [pc, #60]	; (800507c <HAL_UART_RxCpltCallback+0x144>)
 800503e:	4812      	ldr	r0, [pc, #72]	; (8005088 <HAL_UART_RxCpltCallback+0x150>)
 8005040:	f001 f9db 	bl	80063fa <ring_buffer_put>
 8005044:	e7f3      	b.n	800502e <HAL_UART_RxCpltCallback+0xf6>
 8005046:	bf00      	nop
 8005048:	40013800 	.word	0x40013800
 800504c:	40004800 	.word	0x40004800
 8005050:	20000294 	.word	0x20000294
 8005054:	200002a0 	.word	0x200002a0
 8005058:	20000299 	.word	0x20000299
 800505c:	20000070 	.word	0x20000070
 8005060:	20000296 	.word	0x20000296
 8005064:	200008c0 	.word	0x200008c0
 8005068:	20000298 	.word	0x20000298
 800506c:	40011000 	.word	0x40011000
 8005070:	2000029a 	.word	0x2000029a
 8005074:	2000029c 	.word	0x2000029c
 8005078:	200002b0 	.word	0x200002b0
 800507c:	20000295 	.word	0x20000295
 8005080:	20000600 	.word	0x20000600
 8005084:	200007e4 	.word	0x200007e4
 8005088:	20000618 	.word	0x20000618

0800508c <dmx512_setRx>:
}



void dmx512_setRx(void)
{
 800508c:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 800508e:	2200      	movs	r2, #0
 8005090:	2180      	movs	r1, #128	; 0x80
 8005092:	4803      	ldr	r0, [pc, #12]	; (80050a0 <dmx512_setRx+0x14>)
 8005094:	f7fc ff75 	bl	8001f82 <HAL_GPIO_WritePin>
    HAL_HalfDuplex_EnableReceiver(&huart1);
 8005098:	4802      	ldr	r0, [pc, #8]	; (80050a4 <dmx512_setRx+0x18>)
 800509a:	f7fe fe0b 	bl	8003cb4 <HAL_HalfDuplex_EnableReceiver>
}
 800509e:	bd08      	pop	{r3, pc}
 80050a0:	40010c00 	.word	0x40010c00
 80050a4:	200008c0 	.word	0x200008c0

080050a8 <dmx512_rec_enable>:
	HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_SET);
	HAL_HalfDuplex_EnableTransmitter(&huart1);
}

void dmx512_rec_enable(uint8_t on)
{
 80050a8:	b508      	push	{r3, lr}
	if (on)
 80050aa:	b930      	cbnz	r0, 80050ba <dmx512_rec_enable+0x12>
#endif
	}
	else
	{
		//Disable UART
		__HAL_UART_DISABLE(&huart1);
 80050ac:	4b09      	ldr	r3, [pc, #36]	; (80050d4 <dmx512_rec_enable+0x2c>)
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	68d3      	ldr	r3, [r2, #12]
 80050b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80050b6:	60d3      	str	r3, [r2, #12]
		//Disable Timer
#ifdef USE_TIMER
		TIM_ITConfig(dmx512_config.tim, TIM_IT_CC1, DISABLE);
#endif
	}
}
 80050b8:	bd08      	pop	{r3, pc}
		start_addr = get_addr();
 80050ba:	f7ff fea5 	bl	8004e08 <get_addr>
 80050be:	4b06      	ldr	r3, [pc, #24]	; (80050d8 <dmx512_rec_enable+0x30>)
 80050c0:	6018      	str	r0, [r3, #0]
		dmx512_setRx();
 80050c2:	f7ff ffe3 	bl	800508c <dmx512_setRx>
    	HAL_UART_Receive_IT(&huart1, &buffer, 1);
 80050c6:	2201      	movs	r2, #1
 80050c8:	4904      	ldr	r1, [pc, #16]	; (80050dc <dmx512_rec_enable+0x34>)
 80050ca:	4802      	ldr	r0, [pc, #8]	; (80050d4 <dmx512_rec_enable+0x2c>)
 80050cc:	f7fe fccf 	bl	8003a6e <HAL_UART_Receive_IT>
 80050d0:	e7f2      	b.n	80050b8 <dmx512_rec_enable+0x10>
 80050d2:	bf00      	nop
 80050d4:	200008c0 	.word	0x200008c0
 80050d8:	2000029c 	.word	0x2000029c
 80050dc:	20000294 	.word	0x20000294

080050e0 <dmx512_rec_init>:
{
 80050e0:	b508      	push	{r3, lr}
	dmx512_rec_enable(1);
 80050e2:	2001      	movs	r0, #1
 80050e4:	f7ff ffe0 	bl	80050a8 <dmx512_rec_enable>
	HAL_UART_Receive_IT(&huart3, &buffer2, 1);
 80050e8:	2201      	movs	r2, #1
 80050ea:	4902      	ldr	r1, [pc, #8]	; (80050f4 <dmx512_rec_init+0x14>)
 80050ec:	4802      	ldr	r0, [pc, #8]	; (80050f8 <dmx512_rec_init+0x18>)
 80050ee:	f7fe fcbe 	bl	8003a6e <HAL_UART_Receive_IT>
}
 80050f2:	bd08      	pop	{r3, pc}
 80050f4:	20000295 	.word	0x20000295
 80050f8:	200007e4 	.word	0x200007e4

080050fc <EE_LL_Format>:
//##########################################################################################################
//##########################################################################################################


bool    EE_LL_Format(uint16_t startpage, uint16_t pages)
{
 80050fc:	b530      	push	{r4, r5, lr}
 80050fe:	b087      	sub	sp, #28
 8005100:	4604      	mov	r4, r0
 8005102:	460d      	mov	r5, r1
  uint32_t    error;
    HAL_FLASH_Unlock();
 8005104:	f7fc fd2c 	bl	8001b60 <HAL_FLASH_Unlock>
    FLASH_EraseInitTypeDef  flashErase;
    flashErase.NbPages=pages;
 8005108:	9504      	str	r5, [sp, #16]
    flashErase.Banks = FLASH_BANK_1;
 800510a:	2301      	movs	r3, #1
 800510c:	9302      	str	r3, [sp, #8]
    flashErase.PageAddress = (ADDR_FLASH_PAGE_0|(_EEPROM_FLASH_PAGE_SIZE*startpage));
 800510e:	02a4      	lsls	r4, r4, #10
 8005110:	f044 6400 	orr.w	r4, r4, #134217728	; 0x8000000
 8005114:	9403      	str	r4, [sp, #12]
    flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 8005116:	2300      	movs	r3, #0
 8005118:	9301      	str	r3, [sp, #4]
    if(HAL_FLASHEx_Erase(&flashErase,&error)==HAL_OK)
 800511a:	a905      	add	r1, sp, #20
 800511c:	a801      	add	r0, sp, #4
 800511e:	f7fc fdeb 	bl	8001cf8 <HAL_FLASHEx_Erase>
 8005122:	b938      	cbnz	r0, 8005134 <EE_LL_Format+0x38>
    {
        HAL_FLASH_Lock();
 8005124:	f7fc fd36 	bl	8001b94 <HAL_FLASH_Lock>
        if(error != 0xFFFFFFFF)
 8005128:	9b05      	ldr	r3, [sp, #20]
 800512a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800512e:	d006      	beq.n	800513e <EE_LL_Format+0x42>
            return false;
 8005130:	2000      	movs	r0, #0
 8005132:	e002      	b.n	800513a <EE_LL_Format+0x3e>
        else
            return true;
    }
    HAL_FLASH_Lock();
 8005134:	f7fc fd2e 	bl	8001b94 <HAL_FLASH_Lock>
    return false;
 8005138:	2000      	movs	r0, #0
}
 800513a:	b007      	add	sp, #28
 800513c:	bd30      	pop	{r4, r5, pc}
            return true;
 800513e:	2001      	movs	r0, #1
 8005140:	e7fb      	b.n	800513a <EE_LL_Format+0x3e>

08005142 <EE_LL_Read>:

bool    EE_LL_Read(uint16_t startpage, uint16_t addr, uint16_t size, uint8_t* Data)
{
 8005142:	b430      	push	{r4, r5}
    for(uint16_t ii=addr;ii<size+addr;ii++)
 8005144:	460c      	mov	r4, r1
 8005146:	e007      	b.n	8005158 <EE_LL_Read+0x16>
    {
        *Data =  (*(__IO uint8_t*)(ii+(ADDR_FLASH_PAGE_0|(_EEPROM_FLASH_PAGE_SIZE*startpage))));
 8005148:	0285      	lsls	r5, r0, #10
 800514a:	f045 6500 	orr.w	r5, r5, #134217728	; 0x8000000
 800514e:	5d65      	ldrb	r5, [r4, r5]
 8005150:	f803 5b01 	strb.w	r5, [r3], #1
    for(uint16_t ii=addr;ii<size+addr;ii++)
 8005154:	3401      	adds	r4, #1
 8005156:	b2a4      	uxth	r4, r4
 8005158:	1855      	adds	r5, r2, r1
 800515a:	42ac      	cmp	r4, r5
 800515c:	dbf4      	blt.n	8005148 <EE_LL_Read+0x6>
        Data++;
    }
    return true;
}
 800515e:	2001      	movs	r0, #1
 8005160:	bc30      	pop	{r4, r5}
 8005162:	4770      	bx	lr

08005164 <EE_Format>:

//##########################################################################################################
//##########################################################################################################

bool	EE_Format()
{
 8005164:	b508      	push	{r3, lr}
  return EE_LL_Format(_EEPROM_USE_FLASH_PAGE,1);
 8005166:	2101      	movs	r1, #1
 8005168:	207f      	movs	r0, #127	; 0x7f
 800516a:	f7ff ffc7 	bl	80050fc <EE_LL_Format>
}
 800516e:	bd08      	pop	{r3, pc}

08005170 <EE_Reads>:
}

//##########################################################################################################
bool EE_Reads(uint16_t VirtualAddress,uint16_t HowMuchToRead,uint32_t* Data)
{
	if((VirtualAddress+HowMuchToRead) >	(_EEPROM_FLASH_PAGE_SIZE/4))
 8005170:	4401      	add	r1, r0
 8005172:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8005176:	dd0b      	ble.n	8005190 <EE_Reads+0x20>
		return false;
 8005178:	2000      	movs	r0, #0
	{
		*Data =  (*(__IO uint32_t*)((i*4)+_EEPROM_FLASH_PAGE_ADDRESS));
		Data++;
	}
	return true;
}
 800517a:	4770      	bx	lr
		*Data =  (*(__IO uint32_t*)((i*4)+_EEPROM_FLASH_PAGE_ADDRESS));
 800517c:	0083      	lsls	r3, r0, #2
 800517e:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8005182:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f842 3b04 	str.w	r3, [r2], #4
	for(uint16_t i=VirtualAddress ; i<HowMuchToRead+VirtualAddress ; i++)
 800518c:	3001      	adds	r0, #1
 800518e:	b280      	uxth	r0, r0
 8005190:	4281      	cmp	r1, r0
 8005192:	dcf3      	bgt.n	800517c <EE_Reads+0xc>
	return true;
 8005194:	2001      	movs	r0, #1
 8005196:	4770      	bx	lr

08005198 <EE_Writes>:

//##########################################################################################################
bool 	EE_Writes(uint16_t VirtualAddress,uint16_t HowMuchToWrite,uint32_t* Data)
{
 8005198:	b570      	push	{r4, r5, r6, lr}
	if((VirtualAddress+HowMuchToWrite) >	(_EEPROM_FLASH_PAGE_SIZE/4))
 800519a:	4401      	add	r1, r0
 800519c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80051a0:	dd02      	ble.n	80051a8 <EE_Writes+0x10>
		return false;
 80051a2:	2600      	movs	r6, #0
		}
		Data++;
	}
	HAL_FLASH_Lock();
	return true;
}
 80051a4:	4630      	mov	r0, r6
 80051a6:	bd70      	pop	{r4, r5, r6, pc}
 80051a8:	4615      	mov	r5, r2
	if(EE_Format()==false)
 80051aa:	f7ff ffdb 	bl	8005164 <EE_Format>
 80051ae:	4606      	mov	r6, r0
 80051b0:	2800      	cmp	r0, #0
 80051b2:	d0f7      	beq.n	80051a4 <EE_Writes+0xc>
	HAL_FLASH_Unlock();
 80051b4:	f7fc fcd4 	bl	8001b60 <HAL_FLASH_Unlock>
	for(uint16_t	i=0 ; i<(_EEPROM_FLASH_PAGE_SIZE/4); i++)
 80051b8:	2400      	movs	r4, #0
 80051ba:	2cff      	cmp	r4, #255	; 0xff
 80051bc:	d812      	bhi.n	80051e4 <EE_Writes+0x4c>
		if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,(i*4)+_EEPROM_FLASH_PAGE_ADDRESS,(uint64_t)*Data)!=HAL_OK)
 80051be:	00a1      	lsls	r1, r4, #2
 80051c0:	682a      	ldr	r2, [r5, #0]
 80051c2:	2300      	movs	r3, #0
 80051c4:	f101 6100 	add.w	r1, r1, #134217728	; 0x8000000
 80051c8:	f501 31fe 	add.w	r1, r1, #130048	; 0x1fc00
 80051cc:	2002      	movs	r0, #2
 80051ce:	f7fc fd21 	bl	8001c14 <HAL_FLASH_Program>
 80051d2:	b918      	cbnz	r0, 80051dc <EE_Writes+0x44>
		Data++;
 80051d4:	3504      	adds	r5, #4
	for(uint16_t	i=0 ; i<(_EEPROM_FLASH_PAGE_SIZE/4); i++)
 80051d6:	3401      	adds	r4, #1
 80051d8:	b2a4      	uxth	r4, r4
 80051da:	e7ee      	b.n	80051ba <EE_Writes+0x22>
			HAL_FLASH_Lock();
 80051dc:	f7fc fcda 	bl	8001b94 <HAL_FLASH_Lock>
			return false;
 80051e0:	2600      	movs	r6, #0
 80051e2:	e7df      	b.n	80051a4 <EE_Writes+0xc>
	HAL_FLASH_Lock();
 80051e4:	f7fc fcd6 	bl	8001b94 <HAL_FLASH_Lock>
	return true;
 80051e8:	e7dc      	b.n	80051a4 <EE_Writes+0xc>
	...

080051ec <init_fx_list>:

//Point all pointers to the same "empty" FX
void init_fx_list(void)
{
	uint8_t cnt = 0;
	for(cnt = 0;cnt < MAX_FX;cnt++)
 80051ec:	2300      	movs	r3, #0
 80051ee:	e005      	b.n	80051fc <init_fx_list+0x10>
		pfx_list[cnt] = &param;
 80051f0:	4a04      	ldr	r2, [pc, #16]	; (8005204 <init_fx_list+0x18>)
 80051f2:	4905      	ldr	r1, [pc, #20]	; (8005208 <init_fx_list+0x1c>)
 80051f4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(cnt = 0;cnt < MAX_FX;cnt++)
 80051f8:	3301      	adds	r3, #1
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	2b3f      	cmp	r3, #63	; 0x3f
 80051fe:	d9f7      	bls.n	80051f0 <init_fx_list+0x4>
}
 8005200:	4770      	bx	lr
 8005202:	bf00      	nop
 8005204:	20000630 	.word	0x20000630
 8005208:	0800b450 	.word	0x0800b450

0800520c <register_fx>:

uint8_t register_fx(const s_fx_param* pfx_param, uint8_t fx_num)
{
 800520c:	b538      	push	{r3, r4, r5, lr}
	uint8_t fx_cnt = 1;
	//If FX = 0 we find the first empty slot and install it there
	if (fx_num == 0)
 800520e:	460d      	mov	r5, r1
 8005210:	b909      	cbnz	r1, 8005216 <register_fx+0xa>
	uint8_t fx_cnt = 1;
 8005212:	2401      	movs	r4, #1
 8005214:	e003      	b.n	800521e <register_fx+0x12>
 8005216:	460c      	mov	r4, r1
 8005218:	e00a      	b.n	8005230 <register_fx+0x24>
	{
		while ((pfx_list[fx_cnt]->fx_run_pointer != NULL) && (fx_cnt < MAX_FX-1))
		{
			fx_cnt++;
 800521a:	3401      	adds	r4, #1
 800521c:	b2e4      	uxtb	r4, r4
		while ((pfx_list[fx_cnt]->fx_run_pointer != NULL) && (fx_cnt < MAX_FX-1))
 800521e:	4b0c      	ldr	r3, [pc, #48]	; (8005250 <register_fx+0x44>)
 8005220:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8005224:	691b      	ldr	r3, [r3, #16]
 8005226:	b10b      	cbz	r3, 800522c <register_fx+0x20>
 8005228:	2c3e      	cmp	r4, #62	; 0x3e
 800522a:	d9f6      	bls.n	800521a <register_fx+0xe>
		}

		//No slots available
		if (fx_cnt == MAX_FX-1)
 800522c:	2c3f      	cmp	r4, #63	; 0x3f
 800522e:	d009      	beq.n	8005244 <register_fx+0x38>
			return 0;
		}
		fx_num = fx_cnt;
	}

	pfx_list[fx_num] = pfx_param;
 8005230:	4b07      	ldr	r3, [pc, #28]	; (8005250 <register_fx+0x44>)
 8005232:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
	print("ID:%d\t FX: %s",fx_num,pfx_param->fxname);
 8005236:	1cc2      	adds	r2, r0, #3
 8005238:	4621      	mov	r1, r4
 800523a:	4806      	ldr	r0, [pc, #24]	; (8005254 <register_fx+0x48>)
 800523c:	f001 fd88 	bl	8006d50 <print>
	return fx_num;
}
 8005240:	4620      	mov	r0, r4
 8005242:	bd38      	pop	{r3, r4, r5, pc}
			print("FX Space full");
 8005244:	4804      	ldr	r0, [pc, #16]	; (8005258 <register_fx+0x4c>)
 8005246:	f001 fd83 	bl	8006d50 <print>
			return 0;
 800524a:	462c      	mov	r4, r5
 800524c:	e7f8      	b.n	8005240 <register_fx+0x34>
 800524e:	bf00      	nop
 8005250:	20000630 	.word	0x20000630
 8005254:	0800b474 	.word	0x0800b474
 8005258:	0800b464 	.word	0x0800b464

0800525c <fx_install>:
#include "fx_strip_running_light.h"
#include "fx_strip_rainbow.h"
#include "fx_strip_cylon.h"

void fx_install(void)
{
 800525c:	b508      	push	{r3, lr}
	//REGISTER FX HERE !!!
    fx_pwm_running_light(0);
 800525e:	2000      	movs	r0, #0
 8005260:	f002 fe2e 	bl	8007ec0 <fx_pwm_running_light>
    fx_pwm_running_pulse_light(0);
 8005264:	2000      	movs	r0, #0
 8005266:	f002 fe33 	bl	8007ed0 <fx_pwm_running_pulse_light>
    fx_pwm_pulsing_light(0);
 800526a:	2000      	movs	r0, #0
 800526c:	f002 fda6 	bl	8007dbc <fx_pwm_pulsing_light>
    fx_pwm_pulsing_pulse_light(0);
 8005270:	2000      	movs	r0, #0
 8005272:	f002 fdab 	bl	8007dcc <fx_pwm_pulsing_pulse_light>
    fx_strip_running_light(0);
 8005276:	2000      	movs	r0, #0
 8005278:	f003 f802 	bl	8008280 <fx_strip_running_light>
    fx_strip_rainbow(0);
 800527c:	2000      	movs	r0, #0
 800527e:	f002 ff53 	bl	8008128 <fx_strip_rainbow>
    fx_strip_cylon(0);
 8005282:	2000      	movs	r0, #0
 8005284:	f002 fed2 	bl	800802c <fx_strip_cylon>
}
 8005288:	bd08      	pop	{r3, pc}

0800528a <install_fx>:

extern const s_fx_param* pfx_list[MAX_FX];
extern uint8_t fxcnt;

void install_fx(void)
{
 800528a:	b508      	push	{r3, lr}
	fx_install();
 800528c:	f7ff ffe6 	bl	800525c <fx_install>
}
 8005290:	bd08      	pop	{r3, pc}
	...

08005294 <start_fx>:
//Called to start a new effect. Return the effect that was actually enabled
uint8_t start_fx(uint8_t id)
{

	//Check if FX is installed (We assume at future calls to the routine that the pointer is valid...
	if ((NULL != pfx_list[id]->fx_run_pointer) || (id == 0))
 8005294:	4b2b      	ldr	r3, [pc, #172]	; (8005344 <start_fx+0xb0>)
 8005296:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800529a:	691b      	ldr	r3, [r3, #16]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d03d      	beq.n	800531c <start_fx+0x88>
{
 80052a0:	b510      	push	{r4, lr}
 80052a2:	4604      	mov	r4, r0
	{
		//Call the last FX once with the END State
		if (current_fx_state != FX_DONE)
 80052a4:	4b28      	ldr	r3, [pc, #160]	; (8005348 <start_fx+0xb4>)
 80052a6:	781b      	ldrb	r3, [r3, #0]
 80052a8:	2b03      	cmp	r3, #3
 80052aa:	d016      	beq.n	80052da <start_fx+0x46>
		{
			if (NULL != pfx_list[current_fx]->fx_run_pointer)
 80052ac:	4b27      	ldr	r3, [pc, #156]	; (800534c <start_fx+0xb8>)
 80052ae:	781a      	ldrb	r2, [r3, #0]
 80052b0:	4b24      	ldr	r3, [pc, #144]	; (8005344 <start_fx+0xb0>)
 80052b2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80052b6:	690b      	ldr	r3, [r1, #16]
 80052b8:	b11b      	cbz	r3, 80052c2 <start_fx+0x2e>
				pfx_list[current_fx]->fx_run_pointer(FX_END,pfx_list[current_fx]->duration,0);
 80052ba:	2200      	movs	r2, #0
 80052bc:	68c9      	ldr	r1, [r1, #12]
 80052be:	2002      	movs	r0, #2
 80052c0:	4798      	blx	r3
			print("Completed FX ID:%d FX: %s ",current_fx,pfx_list[current_fx]->fxname);
 80052c2:	4b22      	ldr	r3, [pc, #136]	; (800534c <start_fx+0xb8>)
 80052c4:	7819      	ldrb	r1, [r3, #0]
 80052c6:	4b1f      	ldr	r3, [pc, #124]	; (8005344 <start_fx+0xb0>)
 80052c8:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 80052cc:	3203      	adds	r2, #3
 80052ce:	4820      	ldr	r0, [pc, #128]	; (8005350 <start_fx+0xbc>)
 80052d0:	f001 fd3e 	bl	8006d50 <print>
			current_fx_state = FX_DONE;
 80052d4:	4b1c      	ldr	r3, [pc, #112]	; (8005348 <start_fx+0xb4>)
 80052d6:	2203      	movs	r2, #3
 80052d8:	701a      	strb	r2, [r3, #0]
		}
		//ID is valid, setup parameters
		fx_frame_count = 0;
 80052da:	4b1e      	ldr	r3, [pc, #120]	; (8005354 <start_fx+0xc0>)
 80052dc:	2200      	movs	r2, #0
 80052de:	601a      	str	r2, [r3, #0]
		last_fx = current_fx;
 80052e0:	4b1a      	ldr	r3, [pc, #104]	; (800534c <start_fx+0xb8>)
 80052e2:	7819      	ldrb	r1, [r3, #0]
 80052e4:	4a1c      	ldr	r2, [pc, #112]	; (8005358 <start_fx+0xc4>)
 80052e6:	7011      	strb	r1, [r2, #0]
		current_fx = id;
 80052e8:	701c      	strb	r4, [r3, #0]
		if (id == 0)
 80052ea:	b34c      	cbz	r4, 8005340 <start_fx+0xac>
			return current_fx;

		//Call run routine once with INIT state
		if (FX_OK == pfx_list[current_fx]->fx_run_pointer(FX_INIT,0,pfx_list[current_fx]->duration))
 80052ec:	4b15      	ldr	r3, [pc, #84]	; (8005344 <start_fx+0xb0>)
 80052ee:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80052f2:	691c      	ldr	r4, [r3, #16]
 80052f4:	68da      	ldr	r2, [r3, #12]
 80052f6:	2100      	movs	r1, #0
 80052f8:	4608      	mov	r0, r1
 80052fa:	47a0      	blx	r4
 80052fc:	b998      	cbnz	r0, 8005326 <start_fx+0x92>
		{
			current_fx_state = FX_INIT;
 80052fe:	4b12      	ldr	r3, [pc, #72]	; (8005348 <start_fx+0xb4>)
 8005300:	2200      	movs	r2, #0
 8005302:	701a      	strb	r2, [r3, #0]
			print("Started FX ID:%d FX: %s ",current_fx,pfx_list[current_fx]->fxname);
 8005304:	4b11      	ldr	r3, [pc, #68]	; (800534c <start_fx+0xb8>)
 8005306:	7819      	ldrb	r1, [r3, #0]
 8005308:	4b0e      	ldr	r3, [pc, #56]	; (8005344 <start_fx+0xb0>)
 800530a:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 800530e:	3203      	adds	r2, #3
 8005310:	4812      	ldr	r0, [pc, #72]	; (800535c <start_fx+0xc8>)
 8005312:	f001 fd1d 	bl	8006d50 <print>
			print("FX ID:%d FX: %s failed to start",current_fx,pfx_list[current_fx]->fxname);
			current_fx = last_fx;
		}
	}
	//return new ID
	return current_fx;
 8005316:	4b0d      	ldr	r3, [pc, #52]	; (800534c <start_fx+0xb8>)
 8005318:	7818      	ldrb	r0, [r3, #0]
}
 800531a:	bd10      	pop	{r4, pc}
	if ((NULL != pfx_list[id]->fx_run_pointer) || (id == 0))
 800531c:	2800      	cmp	r0, #0
 800531e:	d0bf      	beq.n	80052a0 <start_fx+0xc>
	return current_fx;
 8005320:	4b0a      	ldr	r3, [pc, #40]	; (800534c <start_fx+0xb8>)
 8005322:	7818      	ldrb	r0, [r3, #0]
}
 8005324:	4770      	bx	lr
			print("FX ID:%d FX: %s failed to start",current_fx,pfx_list[current_fx]->fxname);
 8005326:	4c09      	ldr	r4, [pc, #36]	; (800534c <start_fx+0xb8>)
 8005328:	7821      	ldrb	r1, [r4, #0]
 800532a:	4b06      	ldr	r3, [pc, #24]	; (8005344 <start_fx+0xb0>)
 800532c:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 8005330:	3203      	adds	r2, #3
 8005332:	480b      	ldr	r0, [pc, #44]	; (8005360 <start_fx+0xcc>)
 8005334:	f001 fd0c 	bl	8006d50 <print>
			current_fx = last_fx;
 8005338:	4b07      	ldr	r3, [pc, #28]	; (8005358 <start_fx+0xc4>)
 800533a:	781b      	ldrb	r3, [r3, #0]
 800533c:	7023      	strb	r3, [r4, #0]
 800533e:	e7ea      	b.n	8005316 <start_fx+0x82>
			return current_fx;
 8005340:	4620      	mov	r0, r4
 8005342:	e7ea      	b.n	800531a <start_fx+0x86>
 8005344:	20000630 	.word	0x20000630
 8005348:	200002a2 	.word	0x200002a2
 800534c:	200002a1 	.word	0x200002a1
 8005350:	0800b484 	.word	0x0800b484
 8005354:	200002a4 	.word	0x200002a4
 8005358:	200002a8 	.word	0x200002a8
 800535c:	0800b4a0 	.word	0x0800b4a0
 8005360:	0800b4bc 	.word	0x0800b4bc

08005364 <fx_done>:


void fx_done(void)
{
 8005364:	b570      	push	{r4, r5, r6, lr}
	pfx_list[current_fx]->fx_run_pointer(FX_END,pfx_list[current_fx]->duration,0);
 8005366:	4c10      	ldr	r4, [pc, #64]	; (80053a8 <fx_done+0x44>)
 8005368:	4d10      	ldr	r5, [pc, #64]	; (80053ac <fx_done+0x48>)
 800536a:	782b      	ldrb	r3, [r5, #0]
 800536c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8005370:	691e      	ldr	r6, [r3, #16]
 8005372:	2200      	movs	r2, #0
 8005374:	68d9      	ldr	r1, [r3, #12]
 8005376:	2002      	movs	r0, #2
 8005378:	47b0      	blx	r6
	print("Completed FX ID:%d FX: %s ",current_fx,pfx_list[current_fx]->fxname);
 800537a:	7829      	ldrb	r1, [r5, #0]
 800537c:	f854 2021 	ldr.w	r2, [r4, r1, lsl #2]
 8005380:	3203      	adds	r2, #3
 8005382:	480b      	ldr	r0, [pc, #44]	; (80053b0 <fx_done+0x4c>)
 8005384:	f001 fce4 	bl	8006d50 <print>
	current_fx_state = FX_DONE;
 8005388:	4b0a      	ldr	r3, [pc, #40]	; (80053b4 <fx_done+0x50>)
 800538a:	2203      	movs	r2, #3
 800538c:	701a      	strb	r2, [r3, #0]
	if (pfx_list[current_fx]->next_fx != 0)
 800538e:	782b      	ldrb	r3, [r5, #0]
 8005390:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8005394:	7898      	ldrb	r0, [r3, #2]
 8005396:	b920      	cbnz	r0, 80053a2 <fx_done+0x3e>
		start_fx(pfx_list[current_fx]->next_fx);
	}
	else
	{
		//Go back to last FX
		start_fx(last_fx);
 8005398:	4b07      	ldr	r3, [pc, #28]	; (80053b8 <fx_done+0x54>)
 800539a:	7818      	ldrb	r0, [r3, #0]
 800539c:	f7ff ff7a 	bl	8005294 <start_fx>
	}
	return;
}
 80053a0:	bd70      	pop	{r4, r5, r6, pc}
		start_fx(pfx_list[current_fx]->next_fx);
 80053a2:	f7ff ff77 	bl	8005294 <start_fx>
 80053a6:	e7fb      	b.n	80053a0 <fx_done+0x3c>
 80053a8:	20000630 	.word	0x20000630
 80053ac:	200002a1 	.word	0x200002a1
 80053b0:	0800b484 	.word	0x0800b484
 80053b4:	200002a2 	.word	0x200002a2
 80053b8:	200002a8 	.word	0x200002a8

080053bc <run_fx>:

//Called every frame
void run_fx(void)
{
	//No FX Active...
	if (current_fx == 0)
 80053bc:	4b1e      	ldr	r3, [pc, #120]	; (8005438 <run_fx+0x7c>)
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d037      	beq.n	8005434 <run_fx+0x78>
{
 80053c4:	b510      	push	{r4, lr}
		return;

	//Check if FX Has expired
	if (pfx_list[current_fx]->mode == MODE_SINGLE_SHOT)
 80053c6:	4a1d      	ldr	r2, [pc, #116]	; (800543c <run_fx+0x80>)
 80053c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053cc:	785a      	ldrb	r2, [r3, #1]
 80053ce:	2a01      	cmp	r2, #1
 80053d0:	d016      	beq.n	8005400 <run_fx+0x44>
			fx_done();
			return;
		}
	}
	//Or needs to be looped...
	else if (pfx_list[current_fx]->mode == MODE_LOOP)
 80053d2:	2a02      	cmp	r2, #2
 80053d4:	d01c      	beq.n	8005410 <run_fx+0x54>
			current_fx_state = FX_INIT;
		}
	}

	//Call FX
	if (FX_COMPLETED == pfx_list[current_fx]->fx_run_pointer(FX_RUN,fx_frame_count,pfx_list[current_fx]->duration))
 80053d6:	4b18      	ldr	r3, [pc, #96]	; (8005438 <run_fx+0x7c>)
 80053d8:	781a      	ldrb	r2, [r3, #0]
 80053da:	4b18      	ldr	r3, [pc, #96]	; (800543c <run_fx+0x80>)
 80053dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053e0:	691c      	ldr	r4, [r3, #16]
 80053e2:	68da      	ldr	r2, [r3, #12]
 80053e4:	4b16      	ldr	r3, [pc, #88]	; (8005440 <run_fx+0x84>)
 80053e6:	6819      	ldr	r1, [r3, #0]
 80053e8:	2001      	movs	r0, #1
 80053ea:	47a0      	blx	r4
 80053ec:	2801      	cmp	r0, #1
 80053ee:	d01e      	beq.n	800542e <run_fx+0x72>
		//FX Self-ended...
		fx_done();
		return;
	}

	current_fx_state = FX_RUN;
 80053f0:	4b14      	ldr	r3, [pc, #80]	; (8005444 <run_fx+0x88>)
 80053f2:	2201      	movs	r2, #1
 80053f4:	701a      	strb	r2, [r3, #0]
	fx_frame_count++;
 80053f6:	4a12      	ldr	r2, [pc, #72]	; (8005440 <run_fx+0x84>)
 80053f8:	6813      	ldr	r3, [r2, #0]
 80053fa:	3301      	adds	r3, #1
 80053fc:	6013      	str	r3, [r2, #0]
}
 80053fe:	bd10      	pop	{r4, pc}
		if (pfx_list[current_fx]->duration == fx_frame_count)
 8005400:	68da      	ldr	r2, [r3, #12]
 8005402:	4b0f      	ldr	r3, [pc, #60]	; (8005440 <run_fx+0x84>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	429a      	cmp	r2, r3
 8005408:	d1e5      	bne.n	80053d6 <run_fx+0x1a>
			fx_done();
 800540a:	f7ff ffab 	bl	8005364 <fx_done>
			return;
 800540e:	e7f6      	b.n	80053fe <run_fx+0x42>
		if (pfx_list[current_fx]->duration == fx_frame_count)
 8005410:	68d9      	ldr	r1, [r3, #12]
 8005412:	4a0b      	ldr	r2, [pc, #44]	; (8005440 <run_fx+0x84>)
 8005414:	6812      	ldr	r2, [r2, #0]
 8005416:	4291      	cmp	r1, r2
 8005418:	d1dd      	bne.n	80053d6 <run_fx+0x1a>
			fx_frame_count = 0;
 800541a:	2400      	movs	r4, #0
 800541c:	4a08      	ldr	r2, [pc, #32]	; (8005440 <run_fx+0x84>)
 800541e:	6014      	str	r4, [r2, #0]
			pfx_list[current_fx]->fx_run_pointer(FX_INIT,pfx_list[current_fx]->duration,0);
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	4622      	mov	r2, r4
 8005424:	4620      	mov	r0, r4
 8005426:	4798      	blx	r3
			current_fx_state = FX_INIT;
 8005428:	4b06      	ldr	r3, [pc, #24]	; (8005444 <run_fx+0x88>)
 800542a:	701c      	strb	r4, [r3, #0]
 800542c:	e7d3      	b.n	80053d6 <run_fx+0x1a>
		fx_done();
 800542e:	f7ff ff99 	bl	8005364 <fx_done>
		return;
 8005432:	e7e4      	b.n	80053fe <run_fx+0x42>
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop
 8005438:	200002a1 	.word	0x200002a1
 800543c:	20000630 	.word	0x20000630
 8005440:	200002a4 	.word	0x200002a4
 8005444:	200002a2 	.word	0x200002a2

08005448 <calc_gamma_val>:

#define GAMMA_TABLE_PAGE 126


uint8_t calc_gamma_val(int16_t gamma, uint8_t val)
{
 8005448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800544a:	460d      	mov	r5, r1
	float gf = ((float)gamma/100.0);
 800544c:	f7fb fc26 	bl	8000c9c <__aeabi_i2f>
 8005450:	4921      	ldr	r1, [pc, #132]	; (80054d8 <calc_gamma_val+0x90>)
 8005452:	f7fb fd2b 	bl	8000eac <__aeabi_fdiv>
 8005456:	4604      	mov	r4, r0
	float res;

	res = 255.0 * pow(((float)val/255.0),(1.0/gf));
 8005458:	4628      	mov	r0, r5
 800545a:	f7fb fc1b 	bl	8000c94 <__aeabi_ui2f>
 800545e:	f7fa ffe3 	bl	8000428 <__aeabi_f2d>
 8005462:	4606      	mov	r6, r0
 8005464:	460f      	mov	r7, r1
 8005466:	4620      	mov	r0, r4
 8005468:	f7fa ffde 	bl	8000428 <__aeabi_f2d>
 800546c:	4602      	mov	r2, r0
 800546e:	460b      	mov	r3, r1
 8005470:	2000      	movs	r0, #0
 8005472:	491a      	ldr	r1, [pc, #104]	; (80054dc <calc_gamma_val+0x94>)
 8005474:	f7fb f95a 	bl	800072c <__aeabi_ddiv>
 8005478:	4604      	mov	r4, r0
 800547a:	460d      	mov	r5, r1
 800547c:	a314      	add	r3, pc, #80	; (adr r3, 80054d0 <calc_gamma_val+0x88>)
 800547e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005482:	4630      	mov	r0, r6
 8005484:	4639      	mov	r1, r7
 8005486:	f7fb f951 	bl	800072c <__aeabi_ddiv>
 800548a:	4622      	mov	r2, r4
 800548c:	462b      	mov	r3, r5
 800548e:	f003 ffcb 	bl	8009428 <pow>
 8005492:	a30f      	add	r3, pc, #60	; (adr r3, 80054d0 <calc_gamma_val+0x88>)
 8005494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005498:	f7fb f81e 	bl	80004d8 <__aeabi_dmul>
 800549c:	f7fb faf4 	bl	8000a88 <__aeabi_d2f>
	res = round(res);
 80054a0:	f7fa ffc2 	bl	8000428 <__aeabi_f2d>
 80054a4:	f003 ff40 	bl	8009328 <round>
 80054a8:	f7fb faee 	bl	8000a88 <__aeabi_d2f>
 80054ac:	4604      	mov	r4, r0
	if (res > 255.0)
 80054ae:	490c      	ldr	r1, [pc, #48]	; (80054e0 <calc_gamma_val+0x98>)
 80054b0:	f7fb fe04 	bl	80010bc <__aeabi_fcmpgt>
 80054b4:	b930      	cbnz	r0, 80054c4 <calc_gamma_val+0x7c>
		res = 255.0;
	else if (res<0)
 80054b6:	2100      	movs	r1, #0
 80054b8:	4620      	mov	r0, r4
 80054ba:	f7fb fde1 	bl	8001080 <__aeabi_fcmplt>
 80054be:	b110      	cbz	r0, 80054c6 <calc_gamma_val+0x7e>
		res = 0;
 80054c0:	2400      	movs	r4, #0
 80054c2:	e000      	b.n	80054c6 <calc_gamma_val+0x7e>
		res = 255.0;
 80054c4:	4c06      	ldr	r4, [pc, #24]	; (80054e0 <calc_gamma_val+0x98>)
	return (uint8_t)res;
 80054c6:	4620      	mov	r0, r4
 80054c8:	f7fb fe28 	bl	800111c <__aeabi_f2uiz>
}
 80054cc:	b2c0      	uxtb	r0, r0
 80054ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054d0:	00000000 	.word	0x00000000
 80054d4:	406fe000 	.word	0x406fe000
 80054d8:	42c80000 	.word	0x42c80000
 80054dc:	3ff00000 	.word	0x3ff00000
 80054e0:	437f0000 	.word	0x437f0000

080054e4 <recalcGamma>:

bool recalcGamma(void)
{
 80054e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054e8:	b087      	sub	sp, #28

	//All 4 tables are recreated every time a gamma value changes
	//The tables are stored in Flash at page 126

    //First format page
    if(EE_LL_Format(GAMMA_TABLE_PAGE,1)==false)
 80054ea:	2101      	movs	r1, #1
 80054ec:	207e      	movs	r0, #126	; 0x7e
 80054ee:	f7ff fe05 	bl	80050fc <EE_LL_Format>
 80054f2:	9004      	str	r0, [sp, #16]
 80054f4:	b918      	cbnz	r0, 80054fe <recalcGamma+0x1a>
    	    }
    	}
    }
    HAL_FLASH_Lock();
    return true;
}
 80054f6:	9804      	ldr	r0, [sp, #16]
 80054f8:	b007      	add	sp, #28
 80054fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    HAL_FLASH_Unlock();
 80054fe:	f7fc fb2f 	bl	8001b60 <HAL_FLASH_Unlock>
	int16_t gamma = 220;
 8005502:	23dc      	movs	r3, #220	; 0xdc
 8005504:	9301      	str	r3, [sp, #4]
    for (ii=0;ii<4;ii++)
 8005506:	2300      	movs	r3, #0
 8005508:	9305      	str	r3, [sp, #20]
 800550a:	9b05      	ldr	r3, [sp, #20]
 800550c:	2b03      	cmp	r3, #3
 800550e:	d878      	bhi.n	8005602 <recalcGamma+0x11e>
    	switch(ii)
 8005510:	9b05      	ldr	r3, [sp, #20]
 8005512:	4699      	mov	r9, r3
 8005514:	2b03      	cmp	r3, #3
 8005516:	d807      	bhi.n	8005528 <recalcGamma+0x44>
 8005518:	e8df f003 	tbb	[pc, r3]
 800551c:	645f5a02 	.word	0x645f5a02
    		gamma = settings.gamma_red;
 8005520:	4b39      	ldr	r3, [pc, #228]	; (8005608 <recalcGamma+0x124>)
 8005522:	f9b3 304a 	ldrsh.w	r3, [r3, #74]	; 0x4a
 8005526:	9301      	str	r3, [sp, #4]
    	index = 0;
 8005528:	f04f 0800 	mov.w	r8, #0
    	for (jj = 0; jj<64;jj++)  //We'll need to loop through with words....
 800552c:	4647      	mov	r7, r8
 800552e:	464e      	mov	r6, r9
 8005530:	4645      	mov	r5, r8
 8005532:	2f3f      	cmp	r7, #63	; 0x3f
 8005534:	d860      	bhi.n	80055f8 <recalcGamma+0x114>
    	    pdata = ((uint64_t)calc_gamma_val(gamma, index)   << 24)
 8005536:	b2ec      	uxtb	r4, r5
 8005538:	4621      	mov	r1, r4
 800553a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800553e:	4640      	mov	r0, r8
 8005540:	f7ff ff82 	bl	8005448 <calc_gamma_val>
 8005544:	b2c0      	uxtb	r0, r0
 8005546:	ea4f 2b10 	mov.w	fp, r0, lsr #8
 800554a:	ea4f 6a00 	mov.w	sl, r0, lsl #24
    	          + ((uint64_t)calc_gamma_val(gamma, index+1) << 16)
 800554e:	1c61      	adds	r1, r4, #1
 8005550:	b2c9      	uxtb	r1, r1
 8005552:	f8cd 8004 	str.w	r8, [sp, #4]
 8005556:	4640      	mov	r0, r8
 8005558:	f7ff ff76 	bl	8005448 <calc_gamma_val>
 800555c:	b2c0      	uxtb	r0, r0
 800555e:	f04f 0900 	mov.w	r9, #0
 8005562:	ea4f 4800 	mov.w	r8, r0, lsl #16
 8005566:	eb1a 0208 	adds.w	r2, sl, r8
 800556a:	eb4b 0309 	adc.w	r3, fp, r9
 800556e:	e9cd 2302 	strd	r2, r3, [sp, #8]
				  + ((uint64_t)calc_gamma_val(gamma, index+2) << 8)
 8005572:	1ca1      	adds	r1, r4, #2
 8005574:	b2c9      	uxtb	r1, r1
 8005576:	9801      	ldr	r0, [sp, #4]
 8005578:	f7ff ff66 	bl	8005448 <calc_gamma_val>
 800557c:	b2c0      	uxtb	r0, r0
 800557e:	f04f 0900 	mov.w	r9, #0
 8005582:	ea4f 2800 	mov.w	r8, r0, lsl #8
 8005586:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800558a:	eb12 0208 	adds.w	r2, r2, r8
 800558e:	eb43 0309 	adc.w	r3, r3, r9
 8005592:	4690      	mov	r8, r2
 8005594:	4699      	mov	r9, r3
				  + ((uint64_t)calc_gamma_val(gamma, index+3));
 8005596:	1ce1      	adds	r1, r4, #3
 8005598:	b2c9      	uxtb	r1, r1
 800559a:	9801      	ldr	r0, [sp, #4]
 800559c:	f7ff ff54 	bl	8005448 <calc_gamma_val>
 80055a0:	b2c3      	uxtb	r3, r0
 80055a2:	2400      	movs	r4, #0
    	    index = index + 4;
 80055a4:	3504      	adds	r5, #4
 80055a6:	b22d      	sxth	r5, r5
    	    waddr = (jj*4)+(ii*256)+(ADDR_FLASH_PAGE_0|(_EEPROM_FLASH_PAGE_SIZE*GAMMA_TABLE_PAGE));
 80055a8:	eb07 1186 	add.w	r1, r7, r6, lsl #6
 80055ac:	0089      	lsls	r1, r1, #2
    	    if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,waddr,pdata)!=HAL_OK)
 80055ae:	eb13 0308 	adds.w	r3, r3, r8
 80055b2:	eb44 0409 	adc.w	r4, r4, r9
 80055b6:	461a      	mov	r2, r3
 80055b8:	4623      	mov	r3, r4
 80055ba:	f101 6100 	add.w	r1, r1, #134217728	; 0x8000000
 80055be:	f501 31fc 	add.w	r1, r1, #129024	; 0x1f800
 80055c2:	2002      	movs	r0, #2
 80055c4:	f7fc fb26 	bl	8001c14 <HAL_FLASH_Program>
 80055c8:	b988      	cbnz	r0, 80055ee <recalcGamma+0x10a>
    	for (jj = 0; jj<64;jj++)  //We'll need to loop through with words....
 80055ca:	3701      	adds	r7, #1
 80055cc:	b2ff      	uxtb	r7, r7
 80055ce:	e7b0      	b.n	8005532 <recalcGamma+0x4e>
    		gamma = settings.gamma_green;
 80055d0:	4b0d      	ldr	r3, [pc, #52]	; (8005608 <recalcGamma+0x124>)
 80055d2:	f9b3 3050 	ldrsh.w	r3, [r3, #80]	; 0x50
 80055d6:	9301      	str	r3, [sp, #4]
    		break;
 80055d8:	e7a6      	b.n	8005528 <recalcGamma+0x44>
    		gamma = settings.gamma_blue;
 80055da:	4b0b      	ldr	r3, [pc, #44]	; (8005608 <recalcGamma+0x124>)
 80055dc:	f9b3 3056 	ldrsh.w	r3, [r3, #86]	; 0x56
 80055e0:	9301      	str	r3, [sp, #4]
    		break;
 80055e2:	e7a1      	b.n	8005528 <recalcGamma+0x44>
    		gamma = settings.gamma_strip;
 80055e4:	4b08      	ldr	r3, [pc, #32]	; (8005608 <recalcGamma+0x124>)
 80055e6:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 80055ea:	9301      	str	r3, [sp, #4]
    		break;
 80055ec:	e79c      	b.n	8005528 <recalcGamma+0x44>
    	      HAL_FLASH_Lock();
 80055ee:	f7fc fad1 	bl	8001b94 <HAL_FLASH_Lock>
    	      return false;
 80055f2:	2300      	movs	r3, #0
 80055f4:	9304      	str	r3, [sp, #16]
 80055f6:	e77e      	b.n	80054f6 <recalcGamma+0x12>
    for (ii=0;ii<4;ii++)
 80055f8:	9b05      	ldr	r3, [sp, #20]
 80055fa:	3301      	adds	r3, #1
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	9305      	str	r3, [sp, #20]
 8005600:	e783      	b.n	800550a <recalcGamma+0x26>
    HAL_FLASH_Lock();
 8005602:	f7fc fac7 	bl	8001b94 <HAL_FLASH_Lock>
    return true;
 8005606:	e776      	b.n	80054f6 <recalcGamma+0x12>
 8005608:	20000730 	.word	0x20000730

0800560c <getGamma>:

uint8_t getGamma(t_gammactrl ch,uint8_t val)
{
 800560c:	b500      	push	{lr}
 800560e:	b083      	sub	sp, #12
	uint8_t data;
	uint16_t addr = ((uint8_t)ch * 256) + val;
 8005610:	eb01 2100 	add.w	r1, r1, r0, lsl #8
	EE_LL_Read(GAMMA_TABLE_PAGE, addr, 1, &data);
 8005614:	f10d 0307 	add.w	r3, sp, #7
 8005618:	2201      	movs	r2, #1
 800561a:	b289      	uxth	r1, r1
 800561c:	207e      	movs	r0, #126	; 0x7e
 800561e:	f7ff fd90 	bl	8005142 <EE_LL_Read>
	return data;
}
 8005622:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8005626:	b003      	add	sp, #12
 8005628:	f85d fb04 	ldr.w	pc, [sp], #4

0800562c <get_mode_from_pins>:
#include <stm32f103xb.h>
#include <stm32f1xx.h>
#include <stm32f1xx_hal_gpio.h>

uint8_t get_mode_from_pins(void)
{
 800562c:	b510      	push	{r4, lr}
	uint8_t mode = 0;
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(MODE_0_GPIO_Port, MODE_0_Pin))
 800562e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005632:	4808      	ldr	r0, [pc, #32]	; (8005654 <get_mode_from_pins+0x28>)
 8005634:	f7fc fc9e 	bl	8001f74 <HAL_GPIO_ReadPin>
 8005638:	b150      	cbz	r0, 8005650 <get_mode_from_pins+0x24>
	uint8_t mode = 0;
 800563a:	2400      	movs	r4, #0
		mode = mode | 0x01;
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(MODE_1_GPIO_Port, MODE_1_Pin))
 800563c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005640:	4804      	ldr	r0, [pc, #16]	; (8005654 <get_mode_from_pins+0x28>)
 8005642:	f7fc fc97 	bl	8001f74 <HAL_GPIO_ReadPin>
 8005646:	b908      	cbnz	r0, 800564c <get_mode_from_pins+0x20>
		mode = mode | 0x02;
 8005648:	f044 0402 	orr.w	r4, r4, #2
	return mode;
}
 800564c:	4620      	mov	r0, r4
 800564e:	bd10      	pop	{r4, pc}
		mode = mode | 0x01;
 8005650:	2401      	movs	r4, #1
 8005652:	e7f3      	b.n	800563c <get_mode_from_pins+0x10>
 8005654:	40011000 	.word	0x40011000

08005658 <get_addr_from_pins>:

uint8_t get_addr_from_pins(void)
{
 8005658:	b510      	push	{r4, lr}
	uint8_t addr = 0;
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_0_GPIO_Port, ADDR_0_Pin))
 800565a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800565e:	481f      	ldr	r0, [pc, #124]	; (80056dc <get_addr_from_pins+0x84>)
 8005660:	f7fc fc88 	bl	8001f74 <HAL_GPIO_ReadPin>
 8005664:	b3c0      	cbz	r0, 80056d8 <get_addr_from_pins+0x80>
	uint8_t addr = 0;
 8005666:	2400      	movs	r4, #0
		addr = addr | 0x01;
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_1_GPIO_Port, ADDR_1_Pin))
 8005668:	2108      	movs	r1, #8
 800566a:	481d      	ldr	r0, [pc, #116]	; (80056e0 <get_addr_from_pins+0x88>)
 800566c:	f7fc fc82 	bl	8001f74 <HAL_GPIO_ReadPin>
 8005670:	b908      	cbnz	r0, 8005676 <get_addr_from_pins+0x1e>
		addr = addr | 0x02;
 8005672:	f044 0402 	orr.w	r4, r4, #2
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_2_GPIO_Port, ADDR_2_Pin))
 8005676:	2110      	movs	r1, #16
 8005678:	4819      	ldr	r0, [pc, #100]	; (80056e0 <get_addr_from_pins+0x88>)
 800567a:	f7fc fc7b 	bl	8001f74 <HAL_GPIO_ReadPin>
 800567e:	b908      	cbnz	r0, 8005684 <get_addr_from_pins+0x2c>
		addr = addr | 0x04;
 8005680:	f044 0404 	orr.w	r4, r4, #4
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_3_GPIO_Port, ADDR_3_Pin))
 8005684:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005688:	4815      	ldr	r0, [pc, #84]	; (80056e0 <get_addr_from_pins+0x88>)
 800568a:	f7fc fc73 	bl	8001f74 <HAL_GPIO_ReadPin>
 800568e:	b908      	cbnz	r0, 8005694 <get_addr_from_pins+0x3c>
		addr = addr | 0x08;
 8005690:	f044 0408 	orr.w	r4, r4, #8
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_4_GPIO_Port, ADDR_4_Pin))
 8005694:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005698:	4811      	ldr	r0, [pc, #68]	; (80056e0 <get_addr_from_pins+0x88>)
 800569a:	f7fc fc6b 	bl	8001f74 <HAL_GPIO_ReadPin>
 800569e:	b908      	cbnz	r0, 80056a4 <get_addr_from_pins+0x4c>
		addr = addr | 0x10;
 80056a0:	f044 0410 	orr.w	r4, r4, #16
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_5_GPIO_Port, ADDR_5_Pin))
 80056a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80056a8:	480d      	ldr	r0, [pc, #52]	; (80056e0 <get_addr_from_pins+0x88>)
 80056aa:	f7fc fc63 	bl	8001f74 <HAL_GPIO_ReadPin>
 80056ae:	b908      	cbnz	r0, 80056b4 <get_addr_from_pins+0x5c>
		addr = addr | 0x20;
 80056b0:	f044 0420 	orr.w	r4, r4, #32
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_6_GPIO_Port, ADDR_6_Pin))
 80056b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80056b8:	4809      	ldr	r0, [pc, #36]	; (80056e0 <get_addr_from_pins+0x88>)
 80056ba:	f7fc fc5b 	bl	8001f74 <HAL_GPIO_ReadPin>
 80056be:	b908      	cbnz	r0, 80056c4 <get_addr_from_pins+0x6c>
		addr = addr | 0x40;
 80056c0:	f044 0440 	orr.w	r4, r4, #64	; 0x40
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(ADDR_7_GPIO_Port, ADDR_7_Pin))
 80056c4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80056c8:	4805      	ldr	r0, [pc, #20]	; (80056e0 <get_addr_from_pins+0x88>)
 80056ca:	f7fc fc53 	bl	8001f74 <HAL_GPIO_ReadPin>
 80056ce:	b908      	cbnz	r0, 80056d4 <get_addr_from_pins+0x7c>
		addr = addr | 0x80;
 80056d0:	f044 0480 	orr.w	r4, r4, #128	; 0x80
	return addr;
}
 80056d4:	4620      	mov	r0, r4
 80056d6:	bd10      	pop	{r4, pc}
		addr = addr | 0x01;
 80056d8:	2401      	movs	r4, #1
 80056da:	e7c5      	b.n	8005668 <get_addr_from_pins+0x10>
 80056dc:	40010800 	.word	0x40010800
 80056e0:	40010c00 	.word	0x40010c00

080056e4 <check_button>:

uint8_t check_button(void)
{
 80056e4:	b508      	push	{r3, lr}
	if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin))
 80056e6:	2120      	movs	r1, #32
 80056e8:	4803      	ldr	r0, [pc, #12]	; (80056f8 <check_button+0x14>)
 80056ea:	f7fc fc43 	bl	8001f74 <HAL_GPIO_ReadPin>
 80056ee:	b108      	cbz	r0, 80056f4 <check_button+0x10>
		return 1;

	return 0;
 80056f0:	2000      	movs	r0, #0
}
 80056f2:	bd08      	pop	{r3, pc}
		return 1;
 80056f4:	2001      	movs	r0, #1
 80056f6:	e7fc      	b.n	80056f2 <check_button+0xe>
 80056f8:	40010800 	.word	0x40010800

080056fc <scale_value>:
//Scales the value to the output range and applies correction


//output = gammatable[((input - offset) * gain)]
uint16_t scale_value( uint8_t val,int16_t offset, int16_t gain, t_gammactrl gamma_ch)
{
 80056fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005700:	4606      	mov	r6, r0
 8005702:	4614      	mov	r4, r2
 8005704:	461f      	mov	r7, r3
	int32_t res = 0;
	uint8_t gamma = 0;
	//1) Scale input between 0 and max
	res = ((uint32_t)val * (uint32_t) MAX_PWM)/(uint32_t)255;
 8005706:	f240 4034 	movw	r0, #1076	; 0x434
 800570a:	fb00 f006 	mul.w	r0, r0, r6
 800570e:	4d1a      	ldr	r5, [pc, #104]	; (8005778 <scale_value+0x7c>)
 8005710:	fba5 3000 	umull	r3, r0, r5, r0
 8005714:	09c0      	lsrs	r0, r0, #7
	res = (res * (uint32_t)brightness_scale) / (uint32_t) MAX_PWM;
 8005716:	4b19      	ldr	r3, [pc, #100]	; (800577c <scale_value+0x80>)
 8005718:	881b      	ldrh	r3, [r3, #0]
 800571a:	fb03 f000 	mul.w	r0, r3, r0
 800571e:	4b18      	ldr	r3, [pc, #96]	; (8005780 <scale_value+0x84>)
 8005720:	fba3 3000 	umull	r3, r0, r3, r0

	//Subtract offset
	res = res - offset;

	//Apply Gain
	res = (int16_t) ((float)res * ((float)gain)/100);
 8005724:	ebc1 2090 	rsb	r0, r1, r0, lsr #10
 8005728:	f7fb fab8 	bl	8000c9c <__aeabi_i2f>
 800572c:	4680      	mov	r8, r0
 800572e:	4620      	mov	r0, r4
 8005730:	f7fb fab4 	bl	8000c9c <__aeabi_i2f>
 8005734:	4601      	mov	r1, r0
 8005736:	4640      	mov	r0, r8
 8005738:	f7fb fb04 	bl	8000d44 <__aeabi_fmul>
 800573c:	4911      	ldr	r1, [pc, #68]	; (8005784 <scale_value+0x88>)
 800573e:	f7fb fbb5 	bl	8000eac <__aeabi_fdiv>
 8005742:	f7fb fcc5 	bl	80010d0 <__aeabi_f2iz>
 8005746:	b204      	sxth	r4, r0

	//Gamma Curve
	//-----------

	//Get Gamma Value from Input
	gamma = getGamma(gamma_ch,val);
 8005748:	4631      	mov	r1, r6
 800574a:	4638      	mov	r0, r7
 800574c:	f7ff ff5e 	bl	800560c <getGamma>

	//Apply as multiplier to output
	res = ((int16_t)gamma * res)/255;
 8005750:	fb04 f000 	mul.w	r0, r4, r0
 8005754:	fb85 3500 	smull	r3, r5, r5, r0
 8005758:	4405      	add	r5, r0
 800575a:	17c0      	asrs	r0, r0, #31


	//Limit output to valid range
	if (res<0)
 800575c:	ebd0 10e5 	rsbs	r0, r0, r5, asr #7
 8005760:	d408      	bmi.n	8005774 <scale_value+0x78>
		res = 0;
	if (res > MAX_PWM)
 8005762:	f240 4334 	movw	r3, #1076	; 0x434
 8005766:	4298      	cmp	r0, r3
 8005768:	dd01      	ble.n	800576e <scale_value+0x72>
		res = MAX_PWM;
 800576a:	f240 4034 	movw	r0, #1076	; 0x434
	return res;
}
 800576e:	b280      	uxth	r0, r0
 8005770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		res = 0;
 8005774:	2000      	movs	r0, #0
 8005776:	e7fa      	b.n	800576e <scale_value+0x72>
 8005778:	80808081 	.word	0x80808081
 800577c:	200002aa 	.word	0x200002aa
 8005780:	f3a0d52d 	.word	0xf3a0d52d
 8005784:	42c80000 	.word	0x42c80000

08005788 <update_pwm_lights>:

//Check what has changed and update Lights
//We only update parameters that have changed otherwise we might have waveform-artifacts...
void update_pwm_lights(uint8_t force)
{
 8005788:	b538      	push	{r3, r4, r5, lr}
 800578a:	4604      	mov	r4, r0

	//Check if global brightness has changed and scale value
	if ((reg_shadow[MAX_BRIGHTNESS])!= get_reg(MAX_BRIGHTNESS) || force)
 800578c:	4ba8      	ldr	r3, [pc, #672]	; (8005a30 <update_pwm_lights+0x2a8>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	781d      	ldrb	r5, [r3, #0]
 8005792:	2000      	movs	r0, #0
 8005794:	f7ff fb8c 	bl	8004eb0 <get_reg>
 8005798:	4285      	cmp	r5, r0
 800579a:	d100      	bne.n	800579e <update_pwm_lights+0x16>
 800579c:	b19c      	cbz	r4, 80057c6 <update_pwm_lights+0x3e>
	{
		brightness_scale = ((uint32_t)get_reg(MAX_BRIGHTNESS) * (uint32_t) MAX_PWM)/(uint32_t)255;
 800579e:	2000      	movs	r0, #0
 80057a0:	f7ff fb86 	bl	8004eb0 <get_reg>
 80057a4:	f240 4334 	movw	r3, #1076	; 0x434
 80057a8:	fb03 f000 	mul.w	r0, r3, r0
 80057ac:	4ba1      	ldr	r3, [pc, #644]	; (8005a34 <update_pwm_lights+0x2ac>)
 80057ae:	fba3 3000 	umull	r3, r0, r3, r0
 80057b2:	09c0      	lsrs	r0, r0, #7
 80057b4:	4ba0      	ldr	r3, [pc, #640]	; (8005a38 <update_pwm_lights+0x2b0>)
 80057b6:	8018      	strh	r0, [r3, #0]
		//After a brightness update we need to update all the over PWM outputs
		force = 1;
		reg_shadow[MAX_BRIGHTNESS] = get_reg(MAX_BRIGHTNESS);
 80057b8:	4b9d      	ldr	r3, [pc, #628]	; (8005a30 <update_pwm_lights+0x2a8>)
 80057ba:	681c      	ldr	r4, [r3, #0]
 80057bc:	2000      	movs	r0, #0
 80057be:	f7ff fb77 	bl	8004eb0 <get_reg>
 80057c2:	7020      	strb	r0, [r4, #0]
		force = 1;
 80057c4:	2401      	movs	r4, #1
	}

	//Update PWM Values if needed
	if ((reg_shadow[CH1_RED])!= get_reg(CH1_RED) || force)
 80057c6:	4b9a      	ldr	r3, [pc, #616]	; (8005a30 <update_pwm_lights+0x2a8>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	785d      	ldrb	r5, [r3, #1]
 80057cc:	2001      	movs	r0, #1
 80057ce:	f7ff fb6f 	bl	8004eb0 <get_reg>
 80057d2:	4285      	cmp	r5, r0
 80057d4:	d100      	bne.n	80057d8 <update_pwm_lights+0x50>
 80057d6:	b1ac      	cbz	r4, 8005804 <update_pwm_lights+0x7c>
	{
		configPWM(PWM_CH1,CH_RED,scale_value(get_reg(CH1_RED),settings.offset_red,settings.gain_red,GAMMA_RED));
 80057d8:	2001      	movs	r0, #1
 80057da:	f7ff fb69 	bl	8004eb0 <get_reg>
 80057de:	4997      	ldr	r1, [pc, #604]	; (8005a3c <update_pwm_lights+0x2b4>)
 80057e0:	2300      	movs	r3, #0
 80057e2:	f9b1 2048 	ldrsh.w	r2, [r1, #72]	; 0x48
 80057e6:	f9b1 1046 	ldrsh.w	r1, [r1, #70]	; 0x46
 80057ea:	f7ff ff87 	bl	80056fc <scale_value>
 80057ee:	4602      	mov	r2, r0
 80057f0:	2100      	movs	r1, #0
 80057f2:	4608      	mov	r0, r1
 80057f4:	f000 fdc0 	bl	8006378 <configPWM>
		reg_shadow[CH1_RED] = get_reg(CH1_RED);
 80057f8:	4b8d      	ldr	r3, [pc, #564]	; (8005a30 <update_pwm_lights+0x2a8>)
 80057fa:	681d      	ldr	r5, [r3, #0]
 80057fc:	2001      	movs	r0, #1
 80057fe:	f7ff fb57 	bl	8004eb0 <get_reg>
 8005802:	7068      	strb	r0, [r5, #1]
	}

	if ((reg_shadow[CH1_GREEN])!= get_reg(CH1_GREEN) || force)
 8005804:	4b8a      	ldr	r3, [pc, #552]	; (8005a30 <update_pwm_lights+0x2a8>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	789d      	ldrb	r5, [r3, #2]
 800580a:	2002      	movs	r0, #2
 800580c:	f7ff fb50 	bl	8004eb0 <get_reg>
 8005810:	4285      	cmp	r5, r0
 8005812:	d100      	bne.n	8005816 <update_pwm_lights+0x8e>
 8005814:	b1ac      	cbz	r4, 8005842 <update_pwm_lights+0xba>
	{
		configPWM(PWM_CH1,CH_GREEN,scale_value(get_reg(CH1_GREEN),settings.offset_green,settings.gain_green,GAMMA_GREEN));
 8005816:	2002      	movs	r0, #2
 8005818:	f7ff fb4a 	bl	8004eb0 <get_reg>
 800581c:	4987      	ldr	r1, [pc, #540]	; (8005a3c <update_pwm_lights+0x2b4>)
 800581e:	2301      	movs	r3, #1
 8005820:	f9b1 204e 	ldrsh.w	r2, [r1, #78]	; 0x4e
 8005824:	f9b1 104c 	ldrsh.w	r1, [r1, #76]	; 0x4c
 8005828:	f7ff ff68 	bl	80056fc <scale_value>
 800582c:	4602      	mov	r2, r0
 800582e:	2101      	movs	r1, #1
 8005830:	2000      	movs	r0, #0
 8005832:	f000 fda1 	bl	8006378 <configPWM>
		reg_shadow[CH1_GREEN] = get_reg(CH1_GREEN);
 8005836:	4b7e      	ldr	r3, [pc, #504]	; (8005a30 <update_pwm_lights+0x2a8>)
 8005838:	681d      	ldr	r5, [r3, #0]
 800583a:	2002      	movs	r0, #2
 800583c:	f7ff fb38 	bl	8004eb0 <get_reg>
 8005840:	70a8      	strb	r0, [r5, #2]
	}

	if ((reg_shadow[CH1_BLUE])!= get_reg(CH1_BLUE) || force)
 8005842:	4b7b      	ldr	r3, [pc, #492]	; (8005a30 <update_pwm_lights+0x2a8>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	78dd      	ldrb	r5, [r3, #3]
 8005848:	2003      	movs	r0, #3
 800584a:	f7ff fb31 	bl	8004eb0 <get_reg>
 800584e:	4285      	cmp	r5, r0
 8005850:	d100      	bne.n	8005854 <update_pwm_lights+0xcc>
 8005852:	b1ac      	cbz	r4, 8005880 <update_pwm_lights+0xf8>
	{
		configPWM(PWM_CH1,CH_BLUE,scale_value(get_reg(CH1_BLUE),settings.offset_blue,settings.gain_blue,GAMMA_BLUE));
 8005854:	2003      	movs	r0, #3
 8005856:	f7ff fb2b 	bl	8004eb0 <get_reg>
 800585a:	4978      	ldr	r1, [pc, #480]	; (8005a3c <update_pwm_lights+0x2b4>)
 800585c:	2302      	movs	r3, #2
 800585e:	f9b1 2054 	ldrsh.w	r2, [r1, #84]	; 0x54
 8005862:	f9b1 1052 	ldrsh.w	r1, [r1, #82]	; 0x52
 8005866:	f7ff ff49 	bl	80056fc <scale_value>
 800586a:	4602      	mov	r2, r0
 800586c:	2102      	movs	r1, #2
 800586e:	2000      	movs	r0, #0
 8005870:	f000 fd82 	bl	8006378 <configPWM>
		reg_shadow[CH1_BLUE] = get_reg(CH1_BLUE);
 8005874:	4b6e      	ldr	r3, [pc, #440]	; (8005a30 <update_pwm_lights+0x2a8>)
 8005876:	681d      	ldr	r5, [r3, #0]
 8005878:	2003      	movs	r0, #3
 800587a:	f7ff fb19 	bl	8004eb0 <get_reg>
 800587e:	70e8      	strb	r0, [r5, #3]
	}

	if ((reg_shadow[CH2_RED])!= get_reg(CH2_RED) || force)
 8005880:	4b6b      	ldr	r3, [pc, #428]	; (8005a30 <update_pwm_lights+0x2a8>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	791d      	ldrb	r5, [r3, #4]
 8005886:	2004      	movs	r0, #4
 8005888:	f7ff fb12 	bl	8004eb0 <get_reg>
 800588c:	4285      	cmp	r5, r0
 800588e:	d100      	bne.n	8005892 <update_pwm_lights+0x10a>
 8005890:	b1ac      	cbz	r4, 80058be <update_pwm_lights+0x136>
	{
		configPWM(PWM_CH2,CH_RED,scale_value(get_reg(CH2_RED),settings.offset_red,settings.gain_red,GAMMA_RED));
 8005892:	2004      	movs	r0, #4
 8005894:	f7ff fb0c 	bl	8004eb0 <get_reg>
 8005898:	4968      	ldr	r1, [pc, #416]	; (8005a3c <update_pwm_lights+0x2b4>)
 800589a:	2300      	movs	r3, #0
 800589c:	f9b1 2048 	ldrsh.w	r2, [r1, #72]	; 0x48
 80058a0:	f9b1 1046 	ldrsh.w	r1, [r1, #70]	; 0x46
 80058a4:	f7ff ff2a 	bl	80056fc <scale_value>
 80058a8:	4602      	mov	r2, r0
 80058aa:	2100      	movs	r1, #0
 80058ac:	2001      	movs	r0, #1
 80058ae:	f000 fd63 	bl	8006378 <configPWM>
		reg_shadow[CH2_RED] = get_reg(CH2_RED);
 80058b2:	4b5f      	ldr	r3, [pc, #380]	; (8005a30 <update_pwm_lights+0x2a8>)
 80058b4:	681d      	ldr	r5, [r3, #0]
 80058b6:	2004      	movs	r0, #4
 80058b8:	f7ff fafa 	bl	8004eb0 <get_reg>
 80058bc:	7128      	strb	r0, [r5, #4]
	}

	if ((reg_shadow[CH2_GREEN])!= get_reg(CH2_GREEN) || force)
 80058be:	4b5c      	ldr	r3, [pc, #368]	; (8005a30 <update_pwm_lights+0x2a8>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	795d      	ldrb	r5, [r3, #5]
 80058c4:	2005      	movs	r0, #5
 80058c6:	f7ff faf3 	bl	8004eb0 <get_reg>
 80058ca:	4285      	cmp	r5, r0
 80058cc:	d100      	bne.n	80058d0 <update_pwm_lights+0x148>
 80058ce:	b1ac      	cbz	r4, 80058fc <update_pwm_lights+0x174>
	{
		configPWM(PWM_CH2,CH_GREEN,scale_value(get_reg(CH2_GREEN),settings.offset_green,settings.gain_green,GAMMA_GREEN));
 80058d0:	2005      	movs	r0, #5
 80058d2:	f7ff faed 	bl	8004eb0 <get_reg>
 80058d6:	4959      	ldr	r1, [pc, #356]	; (8005a3c <update_pwm_lights+0x2b4>)
 80058d8:	2301      	movs	r3, #1
 80058da:	f9b1 204e 	ldrsh.w	r2, [r1, #78]	; 0x4e
 80058de:	f9b1 104c 	ldrsh.w	r1, [r1, #76]	; 0x4c
 80058e2:	f7ff ff0b 	bl	80056fc <scale_value>
 80058e6:	4602      	mov	r2, r0
 80058e8:	2101      	movs	r1, #1
 80058ea:	4608      	mov	r0, r1
 80058ec:	f000 fd44 	bl	8006378 <configPWM>
		reg_shadow[CH2_GREEN] = get_reg(CH2_GREEN);
 80058f0:	4b4f      	ldr	r3, [pc, #316]	; (8005a30 <update_pwm_lights+0x2a8>)
 80058f2:	681d      	ldr	r5, [r3, #0]
 80058f4:	2005      	movs	r0, #5
 80058f6:	f7ff fadb 	bl	8004eb0 <get_reg>
 80058fa:	7168      	strb	r0, [r5, #5]
	}

	if ((reg_shadow[CH2_BLUE])!= get_reg(CH2_BLUE) || force)
 80058fc:	4b4c      	ldr	r3, [pc, #304]	; (8005a30 <update_pwm_lights+0x2a8>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	799d      	ldrb	r5, [r3, #6]
 8005902:	2006      	movs	r0, #6
 8005904:	f7ff fad4 	bl	8004eb0 <get_reg>
 8005908:	4285      	cmp	r5, r0
 800590a:	d100      	bne.n	800590e <update_pwm_lights+0x186>
 800590c:	b1ac      	cbz	r4, 800593a <update_pwm_lights+0x1b2>
	{
		configPWM(PWM_CH2,CH_BLUE,scale_value(get_reg(CH2_BLUE),settings.offset_blue,settings.gain_blue,GAMMA_BLUE));
 800590e:	2006      	movs	r0, #6
 8005910:	f7ff face 	bl	8004eb0 <get_reg>
 8005914:	4949      	ldr	r1, [pc, #292]	; (8005a3c <update_pwm_lights+0x2b4>)
 8005916:	2302      	movs	r3, #2
 8005918:	f9b1 2054 	ldrsh.w	r2, [r1, #84]	; 0x54
 800591c:	f9b1 1052 	ldrsh.w	r1, [r1, #82]	; 0x52
 8005920:	f7ff feec 	bl	80056fc <scale_value>
 8005924:	4602      	mov	r2, r0
 8005926:	2102      	movs	r1, #2
 8005928:	2001      	movs	r0, #1
 800592a:	f000 fd25 	bl	8006378 <configPWM>
		reg_shadow[CH2_BLUE] = get_reg(CH2_BLUE);
 800592e:	4b40      	ldr	r3, [pc, #256]	; (8005a30 <update_pwm_lights+0x2a8>)
 8005930:	681d      	ldr	r5, [r3, #0]
 8005932:	2006      	movs	r0, #6
 8005934:	f7ff fabc 	bl	8004eb0 <get_reg>
 8005938:	71a8      	strb	r0, [r5, #6]
	}

	if ((reg_shadow[CH3_RED])!= get_reg(CH3_RED) || force)
 800593a:	4b3d      	ldr	r3, [pc, #244]	; (8005a30 <update_pwm_lights+0x2a8>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	79dd      	ldrb	r5, [r3, #7]
 8005940:	2007      	movs	r0, #7
 8005942:	f7ff fab5 	bl	8004eb0 <get_reg>
 8005946:	4285      	cmp	r5, r0
 8005948:	d100      	bne.n	800594c <update_pwm_lights+0x1c4>
 800594a:	b1ac      	cbz	r4, 8005978 <update_pwm_lights+0x1f0>
	{
		configPWM(PWM_CH3,CH_RED,scale_value(get_reg(CH3_RED),settings.offset_red,settings.gain_red,GAMMA_RED));
 800594c:	2007      	movs	r0, #7
 800594e:	f7ff faaf 	bl	8004eb0 <get_reg>
 8005952:	493a      	ldr	r1, [pc, #232]	; (8005a3c <update_pwm_lights+0x2b4>)
 8005954:	2300      	movs	r3, #0
 8005956:	f9b1 2048 	ldrsh.w	r2, [r1, #72]	; 0x48
 800595a:	f9b1 1046 	ldrsh.w	r1, [r1, #70]	; 0x46
 800595e:	f7ff fecd 	bl	80056fc <scale_value>
 8005962:	4602      	mov	r2, r0
 8005964:	2100      	movs	r1, #0
 8005966:	2002      	movs	r0, #2
 8005968:	f000 fd06 	bl	8006378 <configPWM>
		reg_shadow[CH3_RED] = get_reg(CH3_RED);
 800596c:	4b30      	ldr	r3, [pc, #192]	; (8005a30 <update_pwm_lights+0x2a8>)
 800596e:	681d      	ldr	r5, [r3, #0]
 8005970:	2007      	movs	r0, #7
 8005972:	f7ff fa9d 	bl	8004eb0 <get_reg>
 8005976:	71e8      	strb	r0, [r5, #7]
	}

	if ((reg_shadow[CH3_GREEN])!= get_reg(CH3_GREEN) || force)
 8005978:	4b2d      	ldr	r3, [pc, #180]	; (8005a30 <update_pwm_lights+0x2a8>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	7a1d      	ldrb	r5, [r3, #8]
 800597e:	2008      	movs	r0, #8
 8005980:	f7ff fa96 	bl	8004eb0 <get_reg>
 8005984:	4285      	cmp	r5, r0
 8005986:	d100      	bne.n	800598a <update_pwm_lights+0x202>
 8005988:	b1ac      	cbz	r4, 80059b6 <update_pwm_lights+0x22e>
	{
		configPWM(PWM_CH3,CH_GREEN,scale_value(get_reg(CH3_GREEN),settings.offset_green,settings.gain_green,GAMMA_GREEN));
 800598a:	2008      	movs	r0, #8
 800598c:	f7ff fa90 	bl	8004eb0 <get_reg>
 8005990:	492a      	ldr	r1, [pc, #168]	; (8005a3c <update_pwm_lights+0x2b4>)
 8005992:	2301      	movs	r3, #1
 8005994:	f9b1 204e 	ldrsh.w	r2, [r1, #78]	; 0x4e
 8005998:	f9b1 104c 	ldrsh.w	r1, [r1, #76]	; 0x4c
 800599c:	f7ff feae 	bl	80056fc <scale_value>
 80059a0:	4602      	mov	r2, r0
 80059a2:	2101      	movs	r1, #1
 80059a4:	2002      	movs	r0, #2
 80059a6:	f000 fce7 	bl	8006378 <configPWM>
		reg_shadow[CH3_GREEN] = get_reg(CH3_GREEN);
 80059aa:	4b21      	ldr	r3, [pc, #132]	; (8005a30 <update_pwm_lights+0x2a8>)
 80059ac:	681d      	ldr	r5, [r3, #0]
 80059ae:	2008      	movs	r0, #8
 80059b0:	f7ff fa7e 	bl	8004eb0 <get_reg>
 80059b4:	7228      	strb	r0, [r5, #8]
	}

	if ((reg_shadow[CH3_BLUE])!= get_reg(CH3_BLUE) || force)
 80059b6:	4b1e      	ldr	r3, [pc, #120]	; (8005a30 <update_pwm_lights+0x2a8>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	7a5d      	ldrb	r5, [r3, #9]
 80059bc:	2009      	movs	r0, #9
 80059be:	f7ff fa77 	bl	8004eb0 <get_reg>
 80059c2:	4285      	cmp	r5, r0
 80059c4:	d100      	bne.n	80059c8 <update_pwm_lights+0x240>
 80059c6:	b1ac      	cbz	r4, 80059f4 <update_pwm_lights+0x26c>
	{
		configPWM(PWM_CH3,CH_BLUE,scale_value(get_reg(CH3_BLUE),settings.offset_blue,settings.gain_blue,GAMMA_BLUE));
 80059c8:	2009      	movs	r0, #9
 80059ca:	f7ff fa71 	bl	8004eb0 <get_reg>
 80059ce:	491b      	ldr	r1, [pc, #108]	; (8005a3c <update_pwm_lights+0x2b4>)
 80059d0:	2302      	movs	r3, #2
 80059d2:	f9b1 2054 	ldrsh.w	r2, [r1, #84]	; 0x54
 80059d6:	f9b1 1052 	ldrsh.w	r1, [r1, #82]	; 0x52
 80059da:	f7ff fe8f 	bl	80056fc <scale_value>
 80059de:	4602      	mov	r2, r0
 80059e0:	2102      	movs	r1, #2
 80059e2:	4608      	mov	r0, r1
 80059e4:	f000 fcc8 	bl	8006378 <configPWM>
		reg_shadow[CH3_BLUE] = get_reg(CH3_BLUE);
 80059e8:	4b11      	ldr	r3, [pc, #68]	; (8005a30 <update_pwm_lights+0x2a8>)
 80059ea:	681d      	ldr	r5, [r3, #0]
 80059ec:	2009      	movs	r0, #9
 80059ee:	f7ff fa5f 	bl	8004eb0 <get_reg>
 80059f2:	7268      	strb	r0, [r5, #9]
	}

	if ((reg_shadow[CH3_WHITE])!= get_reg(CH3_WHITE) || force)
 80059f4:	4b0e      	ldr	r3, [pc, #56]	; (8005a30 <update_pwm_lights+0x2a8>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	7a9d      	ldrb	r5, [r3, #10]
 80059fa:	200a      	movs	r0, #10
 80059fc:	f7ff fa58 	bl	8004eb0 <get_reg>
 8005a00:	4285      	cmp	r5, r0
 8005a02:	d100      	bne.n	8005a06 <update_pwm_lights+0x27e>
 8005a04:	b194      	cbz	r4, 8005a2c <update_pwm_lights+0x2a4>
	{
		configPWM(PWM_CH3,CH_WHITE,scale_value(get_reg(CH3_WHITE),0,100,GAMMA_STRIP));  //TBD, no settings?
 8005a06:	200a      	movs	r0, #10
 8005a08:	f7ff fa52 	bl	8004eb0 <get_reg>
 8005a0c:	2303      	movs	r3, #3
 8005a0e:	2264      	movs	r2, #100	; 0x64
 8005a10:	2100      	movs	r1, #0
 8005a12:	f7ff fe73 	bl	80056fc <scale_value>
 8005a16:	4602      	mov	r2, r0
 8005a18:	2103      	movs	r1, #3
 8005a1a:	2002      	movs	r0, #2
 8005a1c:	f000 fcac 	bl	8006378 <configPWM>
		reg_shadow[CH3_WHITE] = get_reg(CH3_WHITE);
 8005a20:	4b03      	ldr	r3, [pc, #12]	; (8005a30 <update_pwm_lights+0x2a8>)
 8005a22:	681c      	ldr	r4, [r3, #0]
 8005a24:	200a      	movs	r0, #10
 8005a26:	f7ff fa43 	bl	8004eb0 <get_reg>
 8005a2a:	72a0      	strb	r0, [r4, #10]
	}

}
 8005a2c:	bd38      	pop	{r3, r4, r5, pc}
 8005a2e:	bf00      	nop
 8005a30:	200002ac 	.word	0x200002ac
 8005a34:	80808081 	.word	0x80808081
 8005a38:	200002aa 	.word	0x200002aa
 8005a3c:	20000730 	.word	0x20000730

08005a40 <init_update_lights>:
{
 8005a40:	b508      	push	{r3, lr}
	if (reg_shadow != NULL)
 8005a42:	4b09      	ldr	r3, [pc, #36]	; (8005a68 <init_update_lights+0x28>)
 8005a44:	6818      	ldr	r0, [r3, #0]
 8005a46:	b108      	cbz	r0, 8005a4c <init_update_lights+0xc>
		free(reg_shadow);
 8005a48:	f002 fef2 	bl	8008830 <free>
	reg_shadow = calloc(get_reg_length()+1, sizeof(uint8_t));
 8005a4c:	f7ff f9ee 	bl	8004e2c <get_reg_length>
 8005a50:	2101      	movs	r1, #1
 8005a52:	4408      	add	r0, r1
 8005a54:	f002 feb2 	bl	80087bc <calloc>
 8005a58:	4b03      	ldr	r3, [pc, #12]	; (8005a68 <init_update_lights+0x28>)
 8005a5a:	6018      	str	r0, [r3, #0]
	reg_shadow[MAX_BRIGHTNESS] = 255;
 8005a5c:	23ff      	movs	r3, #255	; 0xff
 8005a5e:	7003      	strb	r3, [r0, #0]
	update_pwm_lights(1);
 8005a60:	2001      	movs	r0, #1
 8005a62:	f7ff fe91 	bl	8005788 <update_pwm_lights>
}
 8005a66:	bd08      	pop	{r3, pc}
 8005a68:	200002ac 	.word	0x200002ac

08005a6c <update_fx>:

void update_fx(void)
{
 8005a6c:	b510      	push	{r4, lr}
	uint8_t val = 0;

	//Deal with LED Strip Registers/Effects
	if (DMX_MODE2 == get_mode())
 8005a6e:	f7ff f9d1 	bl	8004e14 <get_mode>
 8005a72:	2801      	cmp	r0, #1
 8005a74:	d000      	beq.n	8005a78 <update_fx+0xc>
			val = start_fx(val);
			set_reg(FX_SELECT,val);
			reg_shadow[FX_SELECT] = val;
		}
	}
}
 8005a76:	bd10      	pop	{r4, pc}
		val = get_reg(FX_SELECT)/settings.fx_multiplier;
 8005a78:	200b      	movs	r0, #11
 8005a7a:	f7ff fa19 	bl	8004eb0 <get_reg>
 8005a7e:	4b0b      	ldr	r3, [pc, #44]	; (8005aac <update_fx+0x40>)
 8005a80:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005a84:	fbb0 f0f3 	udiv	r0, r0, r3
 8005a88:	b2c0      	uxtb	r0, r0
		if (reg_shadow[FX_SELECT]!= val)
 8005a8a:	4b09      	ldr	r3, [pc, #36]	; (8005ab0 <update_fx+0x44>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	7adb      	ldrb	r3, [r3, #11]
 8005a90:	4283      	cmp	r3, r0
 8005a92:	d0f0      	beq.n	8005a76 <update_fx+0xa>
			val = start_fx(val);
 8005a94:	f7ff fbfe 	bl	8005294 <start_fx>
 8005a98:	4604      	mov	r4, r0
			set_reg(FX_SELECT,val);
 8005a9a:	4601      	mov	r1, r0
 8005a9c:	200b      	movs	r0, #11
 8005a9e:	f7ff f9f9 	bl	8004e94 <set_reg>
			reg_shadow[FX_SELECT] = val;
 8005aa2:	4b03      	ldr	r3, [pc, #12]	; (8005ab0 <update_fx+0x44>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	72dc      	strb	r4, [r3, #11]
}
 8005aa8:	e7e5      	b.n	8005a76 <update_fx+0xa>
 8005aaa:	bf00      	nop
 8005aac:	20000730 	.word	0x20000730
 8005ab0:	200002ac 	.word	0x200002ac

08005ab4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ab8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005aba:	2400      	movs	r4, #0
 8005abc:	9406      	str	r4, [sp, #24]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005abe:	4b48      	ldr	r3, [pc, #288]	; (8005be0 <MX_GPIO_Init+0x12c>)
 8005ac0:	699a      	ldr	r2, [r3, #24]
 8005ac2:	f042 0210 	orr.w	r2, r2, #16
 8005ac6:	619a      	str	r2, [r3, #24]
 8005ac8:	699a      	ldr	r2, [r3, #24]
 8005aca:	f002 0210 	and.w	r2, r2, #16
 8005ace:	9200      	str	r2, [sp, #0]
 8005ad0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005ad2:	699a      	ldr	r2, [r3, #24]
 8005ad4:	f042 0220 	orr.w	r2, r2, #32
 8005ad8:	619a      	str	r2, [r3, #24]
 8005ada:	699a      	ldr	r2, [r3, #24]
 8005adc:	f002 0220 	and.w	r2, r2, #32
 8005ae0:	9201      	str	r2, [sp, #4]
 8005ae2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ae4:	699a      	ldr	r2, [r3, #24]
 8005ae6:	f042 0204 	orr.w	r2, r2, #4
 8005aea:	619a      	str	r2, [r3, #24]
 8005aec:	699a      	ldr	r2, [r3, #24]
 8005aee:	f002 0204 	and.w	r2, r2, #4
 8005af2:	9202      	str	r2, [sp, #8]
 8005af4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005af6:	699a      	ldr	r2, [r3, #24]
 8005af8:	f042 0208 	orr.w	r2, r2, #8
 8005afc:	619a      	str	r2, [r3, #24]
 8005afe:	699b      	ldr	r3, [r3, #24]
 8005b00:	f003 0308 	and.w	r3, r3, #8
 8005b04:	9303      	str	r3, [sp, #12]
 8005b06:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
 8005b08:	f04f 0880 	mov.w	r8, #128	; 0x80
 8005b0c:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b10:	2701      	movs	r7, #1
 8005b12:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b14:	2602      	movs	r6, #2
 8005b16:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 8005b18:	4d32      	ldr	r5, [pc, #200]	; (8005be4 <MX_GPIO_Init+0x130>)
 8005b1a:	a904      	add	r1, sp, #16
 8005b1c:	4628      	mov	r0, r5
 8005b1e:	f7fc f93d 	bl	8001d9c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 8005b22:	4622      	mov	r2, r4
 8005b24:	4641      	mov	r1, r8
 8005b26:	4628      	mov	r0, r5
 8005b28:	f7fc fa2b 	bl	8001f82 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin MODE_0_Pin MODE_1_Pin */
  GPIO_InitStruct.Pin = MODE_0_Pin|MODE_1_Pin;
 8005b2c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8005b30:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005b32:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b34:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b36:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 8005bec <MX_GPIO_Init+0x138>
 8005b3a:	a904      	add	r1, sp, #16
 8005b3c:	4640      	mov	r0, r8
 8005b3e:	f7fc f92d 	bl	8001d9c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LED_Pin;
 8005b42:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005b46:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b48:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b4a:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b4c:	a904      	add	r1, sp, #16
 8005b4e:	4640      	mov	r0, r8
 8005b50:	f7fc f924 	bl	8001d9c <HAL_GPIO_Init>

  /*Configure GPIO pins : CH1_R_Pin CH1_G_Pin CH1_B_Pin CH2_R_Pin 
                           CH2_G_Pin CH3_R_Pin CH3_G_Pin CH3_B_Pin */
  GPIO_InitStruct.Pin = CH1_R_Pin|CH1_G_Pin|CH1_B_Pin|CH2_R_Pin 
 8005b54:	f240 73ce 	movw	r3, #1998	; 0x7ce
 8005b58:	9304      	str	r3, [sp, #16]
                          |CH2_G_Pin|CH3_R_Pin|CH3_G_Pin|CH3_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b5a:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005b5c:	f04f 0803 	mov.w	r8, #3
 8005b60:	f8cd 801c 	str.w	r8, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b64:	f8df a088 	ldr.w	sl, [pc, #136]	; 8005bf0 <MX_GPIO_Init+0x13c>
 8005b68:	a904      	add	r1, sp, #16
 8005b6a:	4650      	mov	r0, sl
 8005b6c:	f7fc f916 	bl	8001d9c <HAL_GPIO_Init>

  /*Configure GPIO pins : CH2_B_Pin CH2_W_Pin */
  GPIO_InitStruct.Pin = CH2_B_Pin|CH2_W_Pin;
 8005b70:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b74:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005b76:	f8cd 801c 	str.w	r8, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b7a:	a904      	add	r1, sp, #16
 8005b7c:	4628      	mov	r0, r5
 8005b7e:	f7fc f90d 	bl	8001d9c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_Pin ADDR_0_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin|ADDR_0_Pin;
 8005b82:	f248 0920 	movw	r9, #32800	; 0x8020
 8005b86:	f8cd 9010 	str.w	r9, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005b8a:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005b8c:	9706      	str	r7, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b8e:	a904      	add	r1, sp, #16
 8005b90:	4650      	mov	r0, sl
 8005b92:	f7fc f903 	bl	8001d9c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADDR_5_Pin ADDR_6_Pin ADDR_7_Pin ADDR_1_Pin 
                           ADDR_2_Pin ADDR_3_Pin ADDR_4_Pin */
  GPIO_InitStruct.Pin = ADDR_5_Pin|ADDR_6_Pin|ADDR_7_Pin|ADDR_1_Pin 
 8005b96:	f247 3318 	movw	r3, #29464	; 0x7318
 8005b9a:	9304      	str	r3, [sp, #16]
                          |ADDR_2_Pin|ADDR_3_Pin|ADDR_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005b9c:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005b9e:	9706      	str	r7, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ba0:	a904      	add	r1, sp, #16
 8005ba2:	4628      	mov	r0, r5
 8005ba4:	f7fc f8fa 	bl	8001d9c <HAL_GPIO_Init>

  /*Configure GPIO pins : WS8212_CH2_Pin WS8212_CH1_Pin */
  GPIO_InitStruct.Pin = WS8212_CH2_Pin|WS8212_CH1_Pin;
 8005ba8:	f8cd 9010 	str.w	r9, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bac:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005bae:	f8cd 801c 	str.w	r8, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005bb2:	a904      	add	r1, sp, #16
 8005bb4:	4628      	mov	r0, r5
 8005bb6:	f7fc f8f1 	bl	8001d9c <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS232_TX_Pin;
 8005bba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005bbe:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005bc0:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bc2:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005bc4:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 8005bc6:	a904      	add	r1, sp, #16
 8005bc8:	4628      	mov	r0, r5
 8005bca:	f7fc f8e7 	bl	8001d9c <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_SPI1_ENABLE();
 8005bce:	4a06      	ldr	r2, [pc, #24]	; (8005be8 <MX_GPIO_Init+0x134>)
 8005bd0:	6853      	ldr	r3, [r2, #4]
 8005bd2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8005bd6:	433b      	orrs	r3, r7
 8005bd8:	6053      	str	r3, [r2, #4]
}
 8005bda:	b008      	add	sp, #32
 8005bdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005be0:	40021000 	.word	0x40021000
 8005be4:	40010c00 	.word	0x40010c00
 8005be8:	40010000 	.word	0x40010000
 8005bec:	40011000 	.word	0x40011000
 8005bf0:	40010800 	.word	0x40010800

08005bf4 <MX_ADC1_Init>:
{
 8005bf4:	b570      	push	{r4, r5, r6, lr}
 8005bf6:	b084      	sub	sp, #16
  ADC_ChannelConfTypeDef sConfig = {0};
 8005bf8:	2500      	movs	r5, #0
 8005bfa:	9501      	str	r5, [sp, #4]
 8005bfc:	9502      	str	r5, [sp, #8]
 8005bfe:	9503      	str	r5, [sp, #12]
  hadc1.Instance = ADC1;
 8005c00:	4c0b      	ldr	r4, [pc, #44]	; (8005c30 <MX_ADC1_Init+0x3c>)
 8005c02:	4b0c      	ldr	r3, [pc, #48]	; (8005c34 <MX_ADC1_Init+0x40>)
 8005c04:	6023      	str	r3, [r4, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005c06:	60a5      	str	r5, [r4, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8005c08:	7325      	strb	r5, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005c0a:	7525      	strb	r5, [r4, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005c0c:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8005c10:	61e3      	str	r3, [r4, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005c12:	6065      	str	r5, [r4, #4]
  hadc1.Init.NbrOfConversion = 1;
 8005c14:	2601      	movs	r6, #1
 8005c16:	6126      	str	r6, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005c18:	4620      	mov	r0, r4
 8005c1a:	f7fb fcf1 	bl	8001600 <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_0;
 8005c1e:	9501      	str	r5, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005c20:	9602      	str	r6, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8005c22:	9503      	str	r5, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005c24:	a901      	add	r1, sp, #4
 8005c26:	4620      	mov	r0, r4
 8005c28:	f7fb fb6c 	bl	8001304 <HAL_ADC_ConfigChannel>
}
 8005c2c:	b004      	add	sp, #16
 8005c2e:	bd70      	pop	{r4, r5, r6, pc}
 8005c30:	20000890 	.word	0x20000890
 8005c34:	40012400 	.word	0x40012400

08005c38 <MX_ADC2_Init>:
{
 8005c38:	b570      	push	{r4, r5, r6, lr}
 8005c3a:	b084      	sub	sp, #16
  ADC_ChannelConfTypeDef sConfig = {0};
 8005c3c:	2500      	movs	r5, #0
 8005c3e:	9501      	str	r5, [sp, #4]
 8005c40:	9502      	str	r5, [sp, #8]
 8005c42:	9503      	str	r5, [sp, #12]
  hadc2.Instance = ADC2;
 8005c44:	4c0c      	ldr	r4, [pc, #48]	; (8005c78 <MX_ADC2_Init+0x40>)
 8005c46:	4b0d      	ldr	r3, [pc, #52]	; (8005c7c <MX_ADC2_Init+0x44>)
 8005c48:	6023      	str	r3, [r4, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005c4a:	60a5      	str	r5, [r4, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8005c4c:	7325      	strb	r5, [r4, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8005c4e:	7525      	strb	r5, [r4, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005c50:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8005c54:	61e3      	str	r3, [r4, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005c56:	6065      	str	r5, [r4, #4]
  hadc2.Init.NbrOfConversion = 1;
 8005c58:	2601      	movs	r6, #1
 8005c5a:	6126      	str	r6, [r4, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005c5c:	4620      	mov	r0, r4
 8005c5e:	f7fb fccf 	bl	8001600 <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_4;
 8005c62:	2304      	movs	r3, #4
 8005c64:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005c66:	9602      	str	r6, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8005c68:	9503      	str	r5, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005c6a:	eb0d 0103 	add.w	r1, sp, r3
 8005c6e:	4620      	mov	r0, r4
 8005c70:	f7fb fb48 	bl	8001304 <HAL_ADC_ConfigChannel>
}
 8005c74:	b004      	add	sp, #16
 8005c76:	bd70      	pop	{r4, r5, r6, pc}
 8005c78:	20000824 	.word	0x20000824
 8005c7c:	40012800 	.word	0x40012800

08005c80 <MX_DMA_Init>:
{
 8005c80:	b500      	push	{lr}
 8005c82:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005c84:	4b0e      	ldr	r3, [pc, #56]	; (8005cc0 <MX_DMA_Init+0x40>)
 8005c86:	695a      	ldr	r2, [r3, #20]
 8005c88:	f042 0201 	orr.w	r2, r2, #1
 8005c8c:	615a      	str	r2, [r3, #20]
 8005c8e:	695b      	ldr	r3, [r3, #20]
 8005c90:	f003 0301 	and.w	r3, r3, #1
 8005c94:	9301      	str	r3, [sp, #4]
 8005c96:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8005c98:	2200      	movs	r2, #0
 8005c9a:	4611      	mov	r1, r2
 8005c9c:	200d      	movs	r0, #13
 8005c9e:	f7fb fd4b 	bl	8001738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8005ca2:	200d      	movs	r0, #13
 8005ca4:	f7fb fd7c 	bl	80017a0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8005ca8:	2200      	movs	r2, #0
 8005caa:	4611      	mov	r1, r2
 8005cac:	200e      	movs	r0, #14
 8005cae:	f7fb fd43 	bl	8001738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8005cb2:	200e      	movs	r0, #14
 8005cb4:	f7fb fd74 	bl	80017a0 <HAL_NVIC_EnableIRQ>
}
 8005cb8:	b003      	add	sp, #12
 8005cba:	f85d fb04 	ldr.w	pc, [sp], #4
 8005cbe:	bf00      	nop
 8005cc0:	40021000 	.word	0x40021000

08005cc4 <MX_USART1_UART_Init>:
{
 8005cc4:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 8005cc6:	480d      	ldr	r0, [pc, #52]	; (8005cfc <MX_USART1_UART_Init+0x38>)
 8005cc8:	4b0d      	ldr	r3, [pc, #52]	; (8005d00 <MX_USART1_UART_Init+0x3c>)
 8005cca:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 250000;
 8005ccc:	4b0d      	ldr	r3, [pc, #52]	; (8005d04 <MX_USART1_UART_Init+0x40>)
 8005cce:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005cd0:	2400      	movs	r4, #0
 8005cd2:	6084      	str	r4, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8005cd4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005cd8:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005cda:	6104      	str	r4, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005cdc:	230c      	movs	r3, #12
 8005cde:	6143      	str	r3, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005ce0:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005ce2:	61c4      	str	r4, [r0, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8005ce4:	f7fd fe1e 	bl	8003924 <HAL_HalfDuplex_Init>
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005ce8:	4622      	mov	r2, r4
 8005cea:	4621      	mov	r1, r4
 8005cec:	2025      	movs	r0, #37	; 0x25
 8005cee:	f7fb fd23 	bl	8001738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005cf2:	2025      	movs	r0, #37	; 0x25
 8005cf4:	f7fb fd54 	bl	80017a0 <HAL_NVIC_EnableIRQ>
}
 8005cf8:	bd10      	pop	{r4, pc}
 8005cfa:	bf00      	nop
 8005cfc:	200008c0 	.word	0x200008c0
 8005d00:	40013800 	.word	0x40013800
 8005d04:	0003d090 	.word	0x0003d090

08005d08 <MX_USART3_UART_Init>:
{
 8005d08:	b508      	push	{r3, lr}
  huart3.Instance = USART3;
 8005d0a:	480a      	ldr	r0, [pc, #40]	; (8005d34 <MX_USART3_UART_Init+0x2c>)
 8005d0c:	4b0a      	ldr	r3, [pc, #40]	; (8005d38 <MX_USART3_UART_Init+0x30>)
 8005d0e:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 115200;
 8005d10:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8005d14:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005d16:	2300      	movs	r3, #0
 8005d18:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005d1a:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005d1c:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005d1e:	220c      	movs	r2, #12
 8005d20:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005d22:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005d24:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005d26:	f7fd fdce 	bl	80038c6 <HAL_UART_Init>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d2a:	4b04      	ldr	r3, [pc, #16]	; (8005d3c <MX_USART3_UART_Init+0x34>)
 8005d2c:	2280      	movs	r2, #128	; 0x80
 8005d2e:	605a      	str	r2, [r3, #4]
}
 8005d30:	bd08      	pop	{r3, pc}
 8005d32:	bf00      	nop
 8005d34:	200007e4 	.word	0x200007e4
 8005d38:	40004800 	.word	0x40004800
 8005d3c:	e000e100 	.word	0xe000e100

08005d40 <MX_SPI1_Init>:
{
 8005d40:	b500      	push	{lr}
 8005d42:	b083      	sub	sp, #12
  __HAL_RCC_SPI1_CLK_ENABLE();
 8005d44:	4b11      	ldr	r3, [pc, #68]	; (8005d8c <MX_SPI1_Init+0x4c>)
 8005d46:	699a      	ldr	r2, [r3, #24]
 8005d48:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005d4c:	619a      	str	r2, [r3, #24]
 8005d4e:	699b      	ldr	r3, [r3, #24]
 8005d50:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005d54:	9301      	str	r3, [sp, #4]
 8005d56:	9b01      	ldr	r3, [sp, #4]
  hspi1.Instance = SPI1;
 8005d58:	480d      	ldr	r0, [pc, #52]	; (8005d90 <MX_SPI1_Init+0x50>)
 8005d5a:	4b0e      	ldr	r3, [pc, #56]	; (8005d94 <MX_SPI1_Init+0x54>)
 8005d5c:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005d5e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005d62:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005d64:	2300      	movs	r3, #0
 8005d66:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005d68:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005d6a:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005d6c:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005d6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d72:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8005d74:	2220      	movs	r2, #32
 8005d76:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005d78:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005d7a:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d7c:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8005d7e:	230a      	movs	r3, #10
 8005d80:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005d82:	f7fd f884 	bl	8002e8e <HAL_SPI_Init>
}
 8005d86:	b003      	add	sp, #12
 8005d88:	f85d fb04 	ldr.w	pc, [sp], #4
 8005d8c:	40021000 	.word	0x40021000
 8005d90:	20000904 	.word	0x20000904
 8005d94:	40013000 	.word	0x40013000

08005d98 <MX_SPI2_Init>:
{
 8005d98:	b500      	push	{lr}
 8005d9a:	b083      	sub	sp, #12
  __HAL_RCC_SPI2_CLK_ENABLE();
 8005d9c:	4b11      	ldr	r3, [pc, #68]	; (8005de4 <MX_SPI2_Init+0x4c>)
 8005d9e:	69da      	ldr	r2, [r3, #28]
 8005da0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005da4:	61da      	str	r2, [r3, #28]
 8005da6:	69db      	ldr	r3, [r3, #28]
 8005da8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005dac:	9301      	str	r3, [sp, #4]
 8005dae:	9b01      	ldr	r3, [sp, #4]
  hspi2.Instance = SPI2;
 8005db0:	480d      	ldr	r0, [pc, #52]	; (8005de8 <MX_SPI2_Init+0x50>)
 8005db2:	4b0e      	ldr	r3, [pc, #56]	; (8005dec <MX_SPI2_Init+0x54>)
 8005db4:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8005db6:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005dba:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8005dc0:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005dc2:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005dc4:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8005dc6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005dca:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8005dcc:	2220      	movs	r2, #32
 8005dce:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005dd0:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8005dd2:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005dd4:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8005dd6:	230a      	movs	r3, #10
 8005dd8:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8005dda:	f7fd f858 	bl	8002e8e <HAL_SPI_Init>
}
 8005dde:	b003      	add	sp, #12
 8005de0:	f85d fb04 	ldr.w	pc, [sp], #4
 8005de4:	40021000 	.word	0x40021000
 8005de8:	2000078c 	.word	0x2000078c
 8005dec:	40003800 	.word	0x40003800

08005df0 <SystemClock_Config>:
{
 8005df0:	b530      	push	{r4, r5, lr}
 8005df2:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005df4:	2400      	movs	r4, #0
 8005df6:	940c      	str	r4, [sp, #48]	; 0x30
 8005df8:	940d      	str	r4, [sp, #52]	; 0x34
 8005dfa:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005dfc:	9405      	str	r4, [sp, #20]
 8005dfe:	9406      	str	r4, [sp, #24]
 8005e00:	9407      	str	r4, [sp, #28]
 8005e02:	9408      	str	r4, [sp, #32]
 8005e04:	9409      	str	r4, [sp, #36]	; 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005e06:	9401      	str	r4, [sp, #4]
 8005e08:	9402      	str	r4, [sp, #8]
 8005e0a:	9403      	str	r4, [sp, #12]
 8005e0c:	9404      	str	r4, [sp, #16]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8005e0e:	2309      	movs	r3, #9
 8005e10:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005e12:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005e16:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005e18:	2201      	movs	r2, #1
 8005e1a:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8005e1c:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005e1e:	2502      	movs	r5, #2
 8005e20:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005e22:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8005e24:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8005e28:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005e2a:	a80a      	add	r0, sp, #40	; 0x28
 8005e2c:	f7fc fc2e 	bl	800268c <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005e30:	230f      	movs	r3, #15
 8005e32:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005e34:	9506      	str	r5, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005e36:	9407      	str	r4, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005e38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e3c:	9308      	str	r3, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005e3e:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005e40:	4629      	mov	r1, r5
 8005e42:	a805      	add	r0, sp, #20
 8005e44:	f7fc fe62 	bl	8002b0c <HAL_RCC_ClockConfig>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8005e48:	2312      	movs	r3, #18
 8005e4a:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8005e4c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e50:	9303      	str	r3, [sp, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8005e52:	9404      	str	r4, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005e54:	a801      	add	r0, sp, #4
 8005e56:	f7fc ff33 	bl	8002cc0 <HAL_RCCEx_PeriphCLKConfig>
}
 8005e5a:	b015      	add	sp, #84	; 0x54
 8005e5c:	bd30      	pop	{r4, r5, pc}
	...

08005e60 <main>:
{
 8005e60:	b538      	push	{r3, r4, r5, lr}
  HAL_Init();
 8005e62:	f7fb f9a1 	bl	80011a8 <HAL_Init>
  SystemClock_Config();
 8005e66:	f7ff ffc3 	bl	8005df0 <SystemClock_Config>
  MX_GPIO_Init();
 8005e6a:	f7ff fe23 	bl	8005ab4 <MX_GPIO_Init>
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005e74:	48aa      	ldr	r0, [pc, #680]	; (8006120 <main+0x2c0>)
 8005e76:	f7fc f884 	bl	8001f82 <HAL_GPIO_WritePin>
  MX_ADC1_Init();
 8005e7a:	f7ff febb 	bl	8005bf4 <MX_ADC1_Init>
  MX_ADC2_Init();
 8005e7e:	f7ff fedb 	bl	8005c38 <MX_ADC2_Init>
  MX_USART1_UART_Init();
 8005e82:	f7ff ff1f 	bl	8005cc4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8005e86:	f7ff ff3f 	bl	8005d08 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8005e8a:	f7ff ff59 	bl	8005d40 <MX_SPI1_Init>
  MX_SPI2_Init();
 8005e8e:	f7ff ff83 	bl	8005d98 <MX_SPI2_Init>
  MX_DMA_Init();
 8005e92:	f7ff fef5 	bl	8005c80 <MX_DMA_Init>
  for (uint32_t w = 0;w<5000;w++)
 8005e96:	2400      	movs	r4, #0
 8005e98:	e003      	b.n	8005ea2 <main+0x42>
      print_no_newline(" ");
 8005e9a:	48a2      	ldr	r0, [pc, #648]	; (8006124 <main+0x2c4>)
 8005e9c:	f000 ffe6 	bl	8006e6c <print_no_newline>
  for (uint32_t w = 0;w<5000;w++)
 8005ea0:	3401      	adds	r4, #1
 8005ea2:	f241 3387 	movw	r3, #4999	; 0x1387
 8005ea6:	429c      	cmp	r4, r3
 8005ea8:	d9f7      	bls.n	8005e9a <main+0x3a>
  print("");
 8005eaa:	4c9f      	ldr	r4, [pc, #636]	; (8006128 <main+0x2c8>)
 8005eac:	4620      	mov	r0, r4
 8005eae:	f000 ff4f 	bl	8006d50 <print>
  print("-------------");
 8005eb2:	4d9e      	ldr	r5, [pc, #632]	; (800612c <main+0x2cc>)
 8005eb4:	4628      	mov	r0, r5
 8005eb6:	f000 ff4b 	bl	8006d50 <print>
  print("%s V%d.%d",PROG_NAME,VERSION_MAJOR,VERSION_MINOR);
 8005eba:	2301      	movs	r3, #1
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	499c      	ldr	r1, [pc, #624]	; (8006130 <main+0x2d0>)
 8005ec0:	489c      	ldr	r0, [pc, #624]	; (8006134 <main+0x2d4>)
 8005ec2:	f000 ff45 	bl	8006d50 <print>
  print("-------------");
 8005ec6:	4628      	mov	r0, r5
 8005ec8:	f000 ff42 	bl	8006d50 <print>
  print("");
 8005ecc:	4620      	mov	r0, r4
 8005ece:	f000 ff3f 	bl	8006d50 <print>
 if(__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST) == SET)
 8005ed2:	4b99      	ldr	r3, [pc, #612]	; (8006138 <main+0x2d8>)
 8005ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 dmx512_init(get_mode_from_pins(),get_addr_from_pins()*2);  //Address x2 so we can spread out the 8 Jumpers over 512 Addresses
 8005ed6:	f7ff fba9 	bl	800562c <get_mode_from_pins>
 8005eda:	4604      	mov	r4, r0
 8005edc:	f7ff fbbc 	bl	8005658 <get_addr_from_pins>
 8005ee0:	0041      	lsls	r1, r0, #1
 8005ee2:	4620      	mov	r0, r4
 8005ee4:	f7fe ffba 	bl	8004e5c <dmx512_init>
 print("DMX512 Config complete");
 8005ee8:	4894      	ldr	r0, [pc, #592]	; (800613c <main+0x2dc>)
 8005eea:	f000 ff31 	bl	8006d50 <print>
 print("USB Hard Disabled");
 8005eee:	4894      	ldr	r0, [pc, #592]	; (8006140 <main+0x2e0>)
 8005ef0:	f000 ff2e 	bl	8006d50 <print>
 if(ring_buffer_init(&rx_buff_shell, RX_BUFF_SIZE) != RB_OK)
 8005ef4:	2180      	movs	r1, #128	; 0x80
 8005ef6:	4893      	ldr	r0, [pc, #588]	; (8006144 <main+0x2e4>)
 8005ef8:	f000 fa62 	bl	80063c0 <ring_buffer_init>
 8005efc:	2800      	cmp	r0, #0
 8005efe:	f000 808b 	beq.w	8006018 <main+0x1b8>
	 print("Shell Ring Buffer Init FAILED");
 8005f02:	4891      	ldr	r0, [pc, #580]	; (8006148 <main+0x2e8>)
 8005f04:	f000 ff24 	bl	8006d50 <print>
 if(ring_buffer_init(&rx_buff_dmx, RX_BUFF_SIZE) != RB_OK)
 8005f08:	2180      	movs	r1, #128	; 0x80
 8005f0a:	4890      	ldr	r0, [pc, #576]	; (800614c <main+0x2ec>)
 8005f0c:	f000 fa58 	bl	80063c0 <ring_buffer_init>
 8005f10:	2800      	cmp	r0, #0
 8005f12:	f000 8085 	beq.w	8006020 <main+0x1c0>
	 print("Serial DMX Ring Buffer Init FAILED");
 8005f16:	488e      	ldr	r0, [pc, #568]	; (8006150 <main+0x2f0>)
 8005f18:	f000 ff1a 	bl	8006d50 <print>
 dmx512_rec_init();
 8005f1c:	f7ff f8e0 	bl	80050e0 <dmx512_rec_init>
 print("DMX512 Init complete");
 8005f20:	488c      	ldr	r0, [pc, #560]	; (8006154 <main+0x2f4>)
 8005f22:	f000 ff15 	bl	8006d50 <print>
  init_timers();
 8005f26:	f000 f9fb 	bl	8006320 <init_timers>
  print("Timer Init complete");
 8005f2a:	488b      	ldr	r0, [pc, #556]	; (8006158 <main+0x2f8>)
 8005f2c:	f000 ff10 	bl	8006d50 <print>
  init_settings();
 8005f30:	f000 fbaa 	bl	8006688 <init_settings>
  print("Default Settings Initialized");
 8005f34:	4889      	ldr	r0, [pc, #548]	; (800615c <main+0x2fc>)
 8005f36:	f000 ff0b 	bl	8006d50 <print>
  print("Loading Settings...");
 8005f3a:	4889      	ldr	r0, [pc, #548]	; (8006160 <main+0x300>)
 8005f3c:	f000 ff08 	bl	8006d50 <print>
  if (0 == check_button())
 8005f40:	f7ff fbd0 	bl	80056e4 <check_button>
 8005f44:	2800      	cmp	r0, #0
 8005f46:	d16f      	bne.n	8006028 <main+0x1c8>
	  if (false == load_settings())
 8005f48:	f000 fc56 	bl	80067f8 <load_settings>
 8005f4c:	b940      	cbnz	r0, 8005f60 <main+0x100>
		  init_settings();
 8005f4e:	f000 fb9b 	bl	8006688 <init_settings>
		  recalcGamma();
 8005f52:	f7ff fac7 	bl	80054e4 <recalcGamma>
		  save_settings();
 8005f56:	f000 fc7b 	bl	8006850 <save_settings>
		  print("Defaults created");
 8005f5a:	4882      	ldr	r0, [pc, #520]	; (8006164 <main+0x304>)
 8005f5c:	f000 fef8 	bl	8006d50 <print>
	  UART_mode_SERIAL = settings.UART_Mode_UART;
 8005f60:	4b81      	ldr	r3, [pc, #516]	; (8006168 <main+0x308>)
 8005f62:	f893 1036 	ldrb.w	r1, [r3, #54]	; 0x36
 8005f66:	4a81      	ldr	r2, [pc, #516]	; (800616c <main+0x30c>)
 8005f68:	7011      	strb	r1, [r2, #0]
	  UART_mode_USB = settings.UART_Mode_USB;
 8005f6a:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 8005f6e:	4b80      	ldr	r3, [pc, #512]	; (8006170 <main+0x310>)
 8005f70:	701a      	strb	r2, [r3, #0]
	  print("Setting loaded");
 8005f72:	4880      	ldr	r0, [pc, #512]	; (8006174 <main+0x314>)
 8005f74:	f000 feec 	bl	8006d50 <print>
  apply_settings();
 8005f78:	f000 fbc0 	bl	80066fc <apply_settings>
  print("Settings complete");
 8005f7c:	487e      	ldr	r0, [pc, #504]	; (8006178 <main+0x318>)
 8005f7e:	f000 fee7 	bl	8006d50 <print>
  if (DMX_MODE2 == get_mode())
 8005f82:	f7fe ff47 	bl	8004e14 <get_mode>
 8005f86:	2801      	cmp	r0, #1
 8005f88:	d15e      	bne.n	8006048 <main+0x1e8>
	  print("FX Installation Start");
 8005f8a:	487c      	ldr	r0, [pc, #496]	; (800617c <main+0x31c>)
 8005f8c:	f000 fee0 	bl	8006d50 <print>
	  init_fx_list();
 8005f90:	f7ff f92c 	bl	80051ec <init_fx_list>
	  install_fx();
 8005f94:	f7ff f979 	bl	800528a <install_fx>
	  print("FX Installation Finished");
 8005f98:	4879      	ldr	r0, [pc, #484]	; (8006180 <main+0x320>)
 8005f9a:	f000 fed9 	bl	8006d50 <print>
     if (WS2812B_init(CH1,settings.strip1_length))
 8005f9e:	4b72      	ldr	r3, [pc, #456]	; (8006168 <main+0x308>)
 8005fa0:	8e59      	ldrh	r1, [r3, #50]	; 0x32
 8005fa2:	2000      	movs	r0, #0
 8005fa4:	f002 faca 	bl	800853c <WS2812B_init>
 8005fa8:	2800      	cmp	r0, #0
 8005faa:	d045      	beq.n	8006038 <main+0x1d8>
	   print("WS2812B CH1 Init complete");
 8005fac:	4875      	ldr	r0, [pc, #468]	; (8006184 <main+0x324>)
 8005fae:	f000 fecf 	bl	8006d50 <print>
	   WS2812B_clear(CH1);
 8005fb2:	2000      	movs	r0, #0
 8005fb4:	f002 faa2 	bl	80084fc <WS2812B_clear>
	   WS2812B_show(CH1);
 8005fb8:	2000      	movs	r0, #0
 8005fba:	f002 f9fb 	bl	80083b4 <WS2812B_show>
     if (WS2812B_init(CH2,settings.strip1_length))
 8005fbe:	4b6a      	ldr	r3, [pc, #424]	; (8006168 <main+0x308>)
 8005fc0:	8e59      	ldrh	r1, [r3, #50]	; 0x32
 8005fc2:	2001      	movs	r0, #1
 8005fc4:	f002 faba 	bl	800853c <WS2812B_init>
 8005fc8:	2800      	cmp	r0, #0
 8005fca:	d039      	beq.n	8006040 <main+0x1e0>
	   print("WS2812B CH2 Init complete");
 8005fcc:	486e      	ldr	r0, [pc, #440]	; (8006188 <main+0x328>)
 8005fce:	f000 febf 	bl	8006d50 <print>
	   WS2812B_clear(CH2);
 8005fd2:	2001      	movs	r0, #1
 8005fd4:	f002 fa92 	bl	80084fc <WS2812B_clear>
	   WS2812B_show(CH2);
 8005fd8:	2001      	movs	r0, #1
 8005fda:	f002 f9eb 	bl	80083b4 <WS2812B_show>
     print("DMX Mode 2 Active");
 8005fde:	486b      	ldr	r0, [pc, #428]	; (800618c <main+0x32c>)
 8005fe0:	f000 feb6 	bl	8006d50 <print>
  init_update_lights();
 8005fe4:	f7ff fd2c 	bl	8005a40 <init_update_lights>
  print("PWM Update Init complete");
 8005fe8:	4869      	ldr	r0, [pc, #420]	; (8006190 <main+0x330>)
 8005fea:	f000 feb1 	bl	8006d50 <print>
  init_trigger();
 8005fee:	f001 fcb1 	bl	8007954 <init_trigger>
  print("Trigger Init complete");
 8005ff2:	4868      	ldr	r0, [pc, #416]	; (8006194 <main+0x334>)
 8005ff4:	f000 feac 	bl	8006d50 <print>
  print("Shell Active");
 8005ff8:	4867      	ldr	r0, [pc, #412]	; (8006198 <main+0x338>)
 8005ffa:	f000 fea9 	bl	8006d50 <print>
  print_no_newline("DBG>");
 8005ffe:	4867      	ldr	r0, [pc, #412]	; (800619c <main+0x33c>)
 8006000:	f000 ff34 	bl	8006e6c <print_no_newline>
  last_frame_ms = HAL_GetTick();
 8006004:	f7fb f8ee 	bl	80011e4 <HAL_GetTick>
 8006008:	4605      	mov	r5, r0
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800600a:	2201      	movs	r2, #1
 800600c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006010:	4843      	ldr	r0, [pc, #268]	; (8006120 <main+0x2c0>)
 8006012:	f7fb ffb6 	bl	8001f82 <HAL_GPIO_WritePin>
 8006016:	e049      	b.n	80060ac <main+0x24c>
	 print("Shell Ring Buffer Init Complete");
 8006018:	4861      	ldr	r0, [pc, #388]	; (80061a0 <main+0x340>)
 800601a:	f000 fe99 	bl	8006d50 <print>
 800601e:	e773      	b.n	8005f08 <main+0xa8>
	 print("Serial DMX Ring Buffer Init Complete");
 8006020:	4860      	ldr	r0, [pc, #384]	; (80061a4 <main+0x344>)
 8006022:	f000 fe95 	bl	8006d50 <print>
 8006026:	e779      	b.n	8005f1c <main+0xbc>
	  recalcGamma();
 8006028:	f7ff fa5c 	bl	80054e4 <recalcGamma>
	  save_settings();
 800602c:	f000 fc10 	bl	8006850 <save_settings>
	  print("Defaults restored");
 8006030:	485d      	ldr	r0, [pc, #372]	; (80061a8 <main+0x348>)
 8006032:	f000 fe8d 	bl	8006d50 <print>
 8006036:	e79f      	b.n	8005f78 <main+0x118>
	   print("WS2812B CH1 Init FAILED");
 8006038:	485c      	ldr	r0, [pc, #368]	; (80061ac <main+0x34c>)
 800603a:	f000 fe89 	bl	8006d50 <print>
 800603e:	e7be      	b.n	8005fbe <main+0x15e>
	   print("WS2812B CH2 Init FAILED");
 8006040:	485b      	ldr	r0, [pc, #364]	; (80061b0 <main+0x350>)
 8006042:	f000 fe85 	bl	8006d50 <print>
 8006046:	e7ca      	b.n	8005fde <main+0x17e>
	  print("DMX Mode 1 Active");
 8006048:	485a      	ldr	r0, [pc, #360]	; (80061b4 <main+0x354>)
 800604a:	f000 fe81 	bl	8006d50 <print>
 800604e:	e7c9      	b.n	8005fe4 <main+0x184>
			shell_process();
 8006050:	f000 ff26 	bl	8006ea0 <shell_process>
			dmx_serial_process();
 8006054:	f000 fa56 	bl	8006504 <dmx_serial_process>
			current_frame_ms = HAL_GetTick();
 8006058:	f7fb f8c4 	bl	80011e4 <HAL_GetTick>
 800605c:	4604      	mov	r4, r0
		while ((current_frame_ms - last_frame_ms) < settings.frame_ms_target)
 800605e:	1b63      	subs	r3, r4, r5
 8006060:	4a41      	ldr	r2, [pc, #260]	; (8006168 <main+0x308>)
 8006062:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006064:	4293      	cmp	r3, r2
 8006066:	d3f3      	bcc.n	8006050 <main+0x1f0>
 8006068:	e02b      	b.n	80060c2 <main+0x262>
			if (DMX_MODE2 == get_mode())
 800606a:	f7fe fed3 	bl	8004e14 <get_mode>
 800606e:	2801      	cmp	r0, #1
 8006070:	d11b      	bne.n	80060aa <main+0x24a>
				WS2812B_test(CH1);
 8006072:	2000      	movs	r0, #0
 8006074:	f002 fb5c 	bl	8008730 <WS2812B_test>
				WS2812B_show(CH1);
 8006078:	2000      	movs	r0, #0
 800607a:	f002 f99b 	bl	80083b4 <WS2812B_show>
				WS2812B_test(CH2);
 800607e:	2001      	movs	r0, #1
 8006080:	f002 fb56 	bl	8008730 <WS2812B_test>
				WS2812B_show(CH2);
 8006084:	2001      	movs	r0, #1
 8006086:	f002 f995 	bl	80083b4 <WS2812B_show>
 800608a:	e00e      	b.n	80060aa <main+0x24a>
		if (1 == check_button())
 800608c:	f7ff fb2a 	bl	80056e4 <check_button>
 8006090:	2801      	cmp	r0, #1
 8006092:	d037      	beq.n	8006104 <main+0x2a4>
		process_trigger();
 8006094:	f001 fc7e 	bl	8007994 <process_trigger>
		if (DMX_MODE2 == get_mode())
 8006098:	f7fe febc 	bl	8004e14 <get_mode>
 800609c:	2801      	cmp	r0, #1
 800609e:	d035      	beq.n	800610c <main+0x2ac>
		update_pwm_lights(0);
 80060a0:	2000      	movs	r0, #0
 80060a2:	f7ff fb71 	bl	8005788 <update_pwm_lights>
		update_fx();
 80060a6:	f7ff fce1 	bl	8005a6c <update_fx>
  for (uint32_t w = 0;w<5000;w++)
 80060aa:	4625      	mov	r5, r4
	shell_process();
 80060ac:	f000 fef8 	bl	8006ea0 <shell_process>
	dmx_serial_process();
 80060b0:	f000 fa28 	bl	8006504 <dmx_serial_process>
	current_frame_ms = HAL_GetTick();
 80060b4:	f7fb f896 	bl	80011e4 <HAL_GetTick>
 80060b8:	4604      	mov	r4, r0
	if (settings.frame_ms_target > 0)
 80060ba:	4b2b      	ldr	r3, [pc, #172]	; (8006168 <main+0x308>)
 80060bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d1cd      	bne.n	800605e <main+0x1fe>
	frame_ms = current_frame_ms - last_frame_ms;
 80060c2:	1b65      	subs	r5, r4, r5
 80060c4:	4b3c      	ldr	r3, [pc, #240]	; (80061b8 <main+0x358>)
 80060c6:	601d      	str	r5, [r3, #0]
	if (testmode)
 80060c8:	4b3c      	ldr	r3, [pc, #240]	; (80061bc <main+0x35c>)
 80060ca:	781b      	ldrb	r3, [r3, #0]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d0dd      	beq.n	800608c <main+0x22c>
		testmode = process_testmode();
 80060d0:	f001 fb8c 	bl	80077ec <process_testmode>
 80060d4:	4b39      	ldr	r3, [pc, #228]	; (80061bc <main+0x35c>)
 80060d6:	7018      	strb	r0, [r3, #0]
		if (testmode == 0)
 80060d8:	2800      	cmp	r0, #0
 80060da:	d1c6      	bne.n	800606a <main+0x20a>
			update_pwm_lights(1);
 80060dc:	2001      	movs	r0, #1
 80060de:	f7ff fb53 	bl	8005788 <update_pwm_lights>
			if (DMX_MODE2 == get_mode())
 80060e2:	f7fe fe97 	bl	8004e14 <get_mode>
 80060e6:	2801      	cmp	r0, #1
 80060e8:	d1df      	bne.n	80060aa <main+0x24a>
				WS2812B_clear(CH1);
 80060ea:	2000      	movs	r0, #0
 80060ec:	f002 fa06 	bl	80084fc <WS2812B_clear>
				WS2812B_show(CH1);
 80060f0:	2000      	movs	r0, #0
 80060f2:	f002 f95f 	bl	80083b4 <WS2812B_show>
				WS2812B_clear(CH2);
 80060f6:	2001      	movs	r0, #1
 80060f8:	f002 fa00 	bl	80084fc <WS2812B_clear>
				WS2812B_show(CH2);
 80060fc:	2001      	movs	r0, #1
 80060fe:	f002 f959 	bl	80083b4 <WS2812B_show>
 8006102:	e7d2      	b.n	80060aa <main+0x24a>
			testmode = 1;
 8006104:	4b2d      	ldr	r3, [pc, #180]	; (80061bc <main+0x35c>)
 8006106:	2201      	movs	r2, #1
 8006108:	701a      	strb	r2, [r3, #0]
 800610a:	e7c3      	b.n	8006094 <main+0x234>
			run_fx();
 800610c:	f7ff f956 	bl	80053bc <run_fx>
			WS2812B_show(CH1);
 8006110:	2000      	movs	r0, #0
 8006112:	f002 f94f 	bl	80083b4 <WS2812B_show>
			WS2812B_show(CH2);
 8006116:	2001      	movs	r0, #1
 8006118:	f002 f94c 	bl	80083b4 <WS2812B_show>
 800611c:	e7c0      	b.n	80060a0 <main+0x240>
 800611e:	bf00      	nop
 8006120:	40011000 	.word	0x40011000
 8006124:	0800b4dc 	.word	0x0800b4dc
 8006128:	0800c0cc 	.word	0x0800c0cc
 800612c:	0800b4e0 	.word	0x0800b4e0
 8006130:	0800b4f0 	.word	0x0800b4f0
 8006134:	0800b4fc 	.word	0x0800b4fc
 8006138:	40021000 	.word	0x40021000
 800613c:	0800b508 	.word	0x0800b508
 8006140:	0800b520 	.word	0x0800b520
 8006144:	20000618 	.word	0x20000618
 8006148:	0800b534 	.word	0x0800b534
 800614c:	20000600 	.word	0x20000600
 8006150:	0800b574 	.word	0x0800b574
 8006154:	0800b5c0 	.word	0x0800b5c0
 8006158:	0800b5d8 	.word	0x0800b5d8
 800615c:	0800b5ec 	.word	0x0800b5ec
 8006160:	0800b60c 	.word	0x0800b60c
 8006164:	0800b620 	.word	0x0800b620
 8006168:	20000730 	.word	0x20000730
 800616c:	200002b0 	.word	0x200002b0
 8006170:	200002b1 	.word	0x200002b1
 8006174:	0800b634 	.word	0x0800b634
 8006178:	0800b658 	.word	0x0800b658
 800617c:	0800b66c 	.word	0x0800b66c
 8006180:	0800b684 	.word	0x0800b684
 8006184:	0800b6a0 	.word	0x0800b6a0
 8006188:	0800b6d4 	.word	0x0800b6d4
 800618c:	0800b708 	.word	0x0800b708
 8006190:	0800b730 	.word	0x0800b730
 8006194:	0800b74c 	.word	0x0800b74c
 8006198:	0800b764 	.word	0x0800b764
 800619c:	0800b774 	.word	0x0800b774
 80061a0:	0800b554 	.word	0x0800b554
 80061a4:	0800b598 	.word	0x0800b598
 80061a8:	0800b644 	.word	0x0800b644
 80061ac:	0800b6bc 	.word	0x0800b6bc
 80061b0:	0800b6f0 	.word	0x0800b6f0
 80061b4:	0800b71c 	.word	0x0800b71c
 80061b8:	20000900 	.word	0x20000900
 80061bc:	200002b2 	.word	0x200002b2

080061c0 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80061c0:	4770      	bx	lr
	...

080061c4 <PWM_Timer_Init>:
	PWM_Timer_Init(PWM_CH2);
	PWM_Timer_Init(PWM_CH3);
}

void PWM_Timer_Init(pwmtimerid_t ID)
{
 80061c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061c8:	b08e      	sub	sp, #56	; 0x38
 80061ca:	4605      	mov	r5, r0

	  TIM_MasterConfigTypeDef sMasterConfig;
	  TIM_OC_InitTypeDef sConfigOC;
	  TIM_ClockConfigTypeDef sClockSourceConfig;

	  memset(&sConfigOC, 0, sizeof(sConfigOC));
 80061cc:	2300      	movs	r3, #0
 80061ce:	9305      	str	r3, [sp, #20]
 80061d0:	9306      	str	r3, [sp, #24]
 80061d2:	9307      	str	r3, [sp, #28]
 80061d4:	9308      	str	r3, [sp, #32]
 80061d6:	9309      	str	r3, [sp, #36]	; 0x24
 80061d8:	930a      	str	r3, [sp, #40]	; 0x28
 80061da:	930b      	str	r3, [sp, #44]	; 0x2c
	  memset(&sMasterConfig, 0, sizeof(sMasterConfig));
 80061dc:	930c      	str	r3, [sp, #48]	; 0x30
 80061de:	930d      	str	r3, [sp, #52]	; 0x34
	  memset(&sClockSourceConfig, 0, sizeof(sClockSourceConfig));
 80061e0:	9301      	str	r3, [sp, #4]
 80061e2:	9302      	str	r3, [sp, #8]
 80061e4:	9303      	str	r3, [sp, #12]
 80061e6:	9304      	str	r3, [sp, #16]

	  switch(ID)
 80061e8:	4606      	mov	r6, r0
 80061ea:	2801      	cmp	r0, #1
 80061ec:	d037      	beq.n	800625e <PWM_Timer_Init+0x9a>
 80061ee:	b380      	cbz	r0, 8006252 <PWM_Timer_Init+0x8e>
 80061f0:	2802      	cmp	r0, #2
 80061f2:	d039      	beq.n	8006268 <PWM_Timer_Init+0xa4>
	  	  case PWM_CH3:
	  		timerinfo[ID].Instance = TIM1;
		  break;
	  }

	  timerinfo[(uint8_t)ID].Init.Prescaler = 0;
 80061f4:	4b41      	ldr	r3, [pc, #260]	; (80062fc <PWM_Timer_Init+0x138>)
 80061f6:	eb03 1885 	add.w	r8, r3, r5, lsl #6
 80061fa:	2300      	movs	r3, #0
 80061fc:	f8c8 3004 	str.w	r3, [r8, #4]
	  timerinfo[(uint8_t)ID].Init.CounterMode = TIM_COUNTERMODE_UP;
 8006200:	f8c8 3008 	str.w	r3, [r8, #8]
	  timerinfo[(uint8_t)ID].Init.Period = 1066; //TBD....
 8006204:	f240 422a 	movw	r2, #1066	; 0x42a
 8006208:	f8c8 200c 	str.w	r2, [r8, #12]
	  timerinfo[(uint8_t)ID].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800620c:	f8c8 3010 	str.w	r3, [r8, #16]
	  timerinfo[(uint8_t)ID].Init.RepetitionCounter = 0;
 8006210:	f8c8 3014 	str.w	r3, [r8, #20]
	  if (HAL_TIM_Base_Init(&timerinfo[(uint8_t)ID]) != HAL_OK)/* to use the Timer to generate a simple time base for TIM1 */
 8006214:	4647      	mov	r7, r8
 8006216:	4640      	mov	r0, r8
 8006218:	f7fd f904 	bl	8003424 <HAL_TIM_Base_Init>
 800621c:	bb48      	cbnz	r0, 8006272 <PWM_Timer_Init+0xae>
	  {
		  print("Timer Init Error 1");
	  }

	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;//the default clock is the internal clock from the APBx, using this function
 800621e:	a90e      	add	r1, sp, #56	; 0x38
 8006220:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006224:	f841 3d34 	str.w	r3, [r1, #-52]!
	  if (HAL_TIM_ConfigClockSource(&timerinfo[(uint8_t)ID], &sClockSourceConfig) != HAL_OK)//Initializes the TIM PWM Time Base according to the specified
 8006228:	4640      	mov	r0, r8
 800622a:	f7fd f9d8 	bl	80035de <HAL_TIM_ConfigClockSource>
 800622e:	bb20      	cbnz	r0, 800627a <PWM_Timer_Init+0xb6>
	   {
		  print("Timer Init Error 2");
	   }


	  if (HAL_TIM_PWM_Init(&timerinfo[(uint8_t)ID]) != HAL_OK)
 8006230:	4640      	mov	r0, r8
 8006232:	f7fd f910 	bl	8003456 <HAL_TIM_PWM_Init>
 8006236:	bb20      	cbnz	r0, 8006282 <PWM_Timer_Init+0xbe>
	  {
		  print("Timer Init Error 3");
	  }


	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006238:	2360      	movs	r3, #96	; 0x60
 800623a:	9305      	str	r3, [sp, #20]
	  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
	  sConfigOC.Pulse = MAX_PWM/2; /* 50% duty cycle is 538, set to 0 initially*///
 800623c:	f240 231a 	movw	r3, #538	; 0x21a
 8006240:	9306      	str	r3, [sp, #24]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006242:	2400      	movs	r4, #0
 8006244:	9407      	str	r4, [sp, #28]
	  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006246:	9408      	str	r4, [sp, #32]
	  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8006248:	2304      	movs	r3, #4
 800624a:	9309      	str	r3, [sp, #36]	; 0x24
	  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800624c:	940a      	str	r4, [sp, #40]	; 0x28
	  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800624e:	940b      	str	r4, [sp, #44]	; 0x2c

	  for (int ii=0;ii<4;ii++)
 8006250:	e01c      	b.n	800628c <PWM_Timer_Init+0xc8>
	  		timerinfo[ID].Instance = TIM2;
 8006252:	0183      	lsls	r3, r0, #6
 8006254:	4a29      	ldr	r2, [pc, #164]	; (80062fc <PWM_Timer_Init+0x138>)
 8006256:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800625a:	50d1      	str	r1, [r2, r3]
		  break;
 800625c:	e7ca      	b.n	80061f4 <PWM_Timer_Init+0x30>
	  		timerinfo[ID].Instance = TIM3;
 800625e:	0183      	lsls	r3, r0, #6
 8006260:	4a26      	ldr	r2, [pc, #152]	; (80062fc <PWM_Timer_Init+0x138>)
 8006262:	4927      	ldr	r1, [pc, #156]	; (8006300 <PWM_Timer_Init+0x13c>)
 8006264:	50d1      	str	r1, [r2, r3]
		  break;
 8006266:	e7c5      	b.n	80061f4 <PWM_Timer_Init+0x30>
	  		timerinfo[ID].Instance = TIM1;
 8006268:	0183      	lsls	r3, r0, #6
 800626a:	4a24      	ldr	r2, [pc, #144]	; (80062fc <PWM_Timer_Init+0x138>)
 800626c:	4925      	ldr	r1, [pc, #148]	; (8006304 <PWM_Timer_Init+0x140>)
 800626e:	50d1      	str	r1, [r2, r3]
		  break;
 8006270:	e7c0      	b.n	80061f4 <PWM_Timer_Init+0x30>
		  print("Timer Init Error 1");
 8006272:	4825      	ldr	r0, [pc, #148]	; (8006308 <PWM_Timer_Init+0x144>)
 8006274:	f000 fd6c 	bl	8006d50 <print>
 8006278:	e7d1      	b.n	800621e <PWM_Timer_Init+0x5a>
		  print("Timer Init Error 2");
 800627a:	4824      	ldr	r0, [pc, #144]	; (800630c <PWM_Timer_Init+0x148>)
 800627c:	f000 fd68 	bl	8006d50 <print>
 8006280:	e7d6      	b.n	8006230 <PWM_Timer_Init+0x6c>
		  print("Timer Init Error 3");
 8006282:	4823      	ldr	r0, [pc, #140]	; (8006310 <PWM_Timer_Init+0x14c>)
 8006284:	f000 fd64 	bl	8006d50 <print>
 8006288:	e7d6      	b.n	8006238 <PWM_Timer_Init+0x74>
	  for (int ii=0;ii<4;ii++)
 800628a:	3401      	adds	r4, #1
 800628c:	2c03      	cmp	r4, #3
 800628e:	dc15      	bgt.n	80062bc <PWM_Timer_Init+0xf8>
	  {
		  if (channelinfo[(uint8_t) ID][ii] != 255)
 8006290:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006294:	4a1f      	ldr	r2, [pc, #124]	; (8006314 <PWM_Timer_Init+0x150>)
 8006296:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800629a:	2bff      	cmp	r3, #255	; 0xff
 800629c:	d0f5      	beq.n	800628a <PWM_Timer_Init+0xc6>
		  {
			  if (HAL_OK != HAL_TIM_PWM_ConfigChannel(&timerinfo[(uint8_t)ID], &sConfigOC, channelinfo[(int8_t)ID][ii]))
 800629e:	b26b      	sxtb	r3, r5
 80062a0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80062a4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80062a8:	a905      	add	r1, sp, #20
 80062aa:	4638      	mov	r0, r7
 80062ac:	f7fd f91e 	bl	80034ec <HAL_TIM_PWM_ConfigChannel>
 80062b0:	2800      	cmp	r0, #0
 80062b2:	d0ea      	beq.n	800628a <PWM_Timer_Init+0xc6>
			  {
				  print("Timer Init Error 4");
 80062b4:	4818      	ldr	r0, [pc, #96]	; (8006318 <PWM_Timer_Init+0x154>)
 80062b6:	f000 fd4b 	bl	8006d50 <print>
 80062ba:	e7e6      	b.n	800628a <PWM_Timer_Init+0xc6>

		  }
	  }

	 // HAL_TIM_MspPostInit(&timerinfo[(uint8_t)ID]);//output pin assignment
	  HAL_TIM_Base_Start(&timerinfo[(uint8_t)ID]); //Starts the TIM Base generation
 80062bc:	4640      	mov	r0, r8
 80062be:	f7fd f863 	bl	8003388 <HAL_TIM_Base_Start>

	  for (int ii=0;ii<4;ii++)
 80062c2:	2400      	movs	r4, #0
 80062c4:	e000      	b.n	80062c8 <PWM_Timer_Init+0x104>
 80062c6:	3401      	adds	r4, #1
 80062c8:	2c03      	cmp	r4, #3
 80062ca:	dc14      	bgt.n	80062f6 <PWM_Timer_Init+0x132>
	  {
		  if (channelinfo[(uint8_t) ID][ii] != 255)
 80062cc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80062d0:	4a10      	ldr	r2, [pc, #64]	; (8006314 <PWM_Timer_Init+0x150>)
 80062d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062d6:	2bff      	cmp	r3, #255	; 0xff
 80062d8:	d0f5      	beq.n	80062c6 <PWM_Timer_Init+0x102>
		  {
			  if (HAL_OK != HAL_TIM_PWM_Start(&timerinfo[(uint8_t)ID], channelinfo[(int8_t)ID][ii]))
 80062da:	b26b      	sxtb	r3, r5
 80062dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80062e0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80062e4:	4638      	mov	r0, r7
 80062e6:	f7fd f9f7 	bl	80036d8 <HAL_TIM_PWM_Start>
 80062ea:	2800      	cmp	r0, #0
 80062ec:	d0eb      	beq.n	80062c6 <PWM_Timer_Init+0x102>
			  {
				  print("Timer Init Error 5");
 80062ee:	480b      	ldr	r0, [pc, #44]	; (800631c <PWM_Timer_Init+0x158>)
 80062f0:	f000 fd2e 	bl	8006d50 <print>
 80062f4:	e7e7      	b.n	80062c6 <PWM_Timer_Init+0x102>
			  }

		  }
	  }
}
 80062f6:	b00e      	add	sp, #56	; 0x38
 80062f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062fc:	200009e4 	.word	0x200009e4
 8006300:	40000400 	.word	0x40000400
 8006304:	40012c00 	.word	0x40012c00
 8006308:	0800b77c 	.word	0x0800b77c
 800630c:	0800b790 	.word	0x0800b790
 8006310:	0800b7a4 	.word	0x0800b7a4
 8006314:	0800b7e0 	.word	0x0800b7e0
 8006318:	0800b7b8 	.word	0x0800b7b8
 800631c:	0800b7cc 	.word	0x0800b7cc

08006320 <init_timers>:
{
 8006320:	b500      	push	{lr}
 8006322:	b085      	sub	sp, #20
	__HAL_RCC_TIM1_CLK_ENABLE();
 8006324:	4b13      	ldr	r3, [pc, #76]	; (8006374 <init_timers+0x54>)
 8006326:	699a      	ldr	r2, [r3, #24]
 8006328:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800632c:	619a      	str	r2, [r3, #24]
 800632e:	699a      	ldr	r2, [r3, #24]
 8006330:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8006334:	9201      	str	r2, [sp, #4]
 8006336:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_TIM2_CLK_ENABLE();
 8006338:	69da      	ldr	r2, [r3, #28]
 800633a:	f042 0201 	orr.w	r2, r2, #1
 800633e:	61da      	str	r2, [r3, #28]
 8006340:	69da      	ldr	r2, [r3, #28]
 8006342:	f002 0201 	and.w	r2, r2, #1
 8006346:	9202      	str	r2, [sp, #8]
 8006348:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_TIM3_CLK_ENABLE();
 800634a:	69da      	ldr	r2, [r3, #28]
 800634c:	f042 0202 	orr.w	r2, r2, #2
 8006350:	61da      	str	r2, [r3, #28]
 8006352:	69db      	ldr	r3, [r3, #28]
 8006354:	f003 0302 	and.w	r3, r3, #2
 8006358:	9303      	str	r3, [sp, #12]
 800635a:	9b03      	ldr	r3, [sp, #12]
	PWM_Timer_Init(PWM_CH1);
 800635c:	2000      	movs	r0, #0
 800635e:	f7ff ff31 	bl	80061c4 <PWM_Timer_Init>
	PWM_Timer_Init(PWM_CH2);
 8006362:	2001      	movs	r0, #1
 8006364:	f7ff ff2e 	bl	80061c4 <PWM_Timer_Init>
	PWM_Timer_Init(PWM_CH3);
 8006368:	2002      	movs	r0, #2
 800636a:	f7ff ff2b 	bl	80061c4 <PWM_Timer_Init>
}
 800636e:	b005      	add	sp, #20
 8006370:	f85d fb04 	ldr.w	pc, [sp], #4
 8006374:	40021000 	.word	0x40021000

08006378 <configPWM>:


//Setup PWM
void configPWM(pwmtimerid_t ID,pwmchid_t channel, uint16_t duty)
{
	  if (channelinfo[(uint8_t) ID][channel] != 255)
 8006378:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 800637c:	4b0e      	ldr	r3, [pc, #56]	; (80063b8 <configPWM+0x40>)
 800637e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006382:	2bff      	cmp	r3, #255	; 0xff
 8006384:	d008      	beq.n	8006398 <configPWM+0x20>
	  {
	  __HAL_TIM_SET_COMPARE(&timerinfo[ID],  channelinfo[(uint8_t)ID][(uint8_t)channel], duty);
 8006386:	b143      	cbz	r3, 800639a <configPWM+0x22>
 8006388:	2b04      	cmp	r3, #4
 800638a:	d00b      	beq.n	80063a4 <configPWM+0x2c>
 800638c:	2b08      	cmp	r3, #8
 800638e:	d00e      	beq.n	80063ae <configPWM+0x36>
 8006390:	0180      	lsls	r0, r0, #6
 8006392:	4b0a      	ldr	r3, [pc, #40]	; (80063bc <configPWM+0x44>)
 8006394:	581b      	ldr	r3, [r3, r0]
 8006396:	641a      	str	r2, [r3, #64]	; 0x40
	  }
}
 8006398:	4770      	bx	lr
	  __HAL_TIM_SET_COMPARE(&timerinfo[ID],  channelinfo[(uint8_t)ID][(uint8_t)channel], duty);
 800639a:	0180      	lsls	r0, r0, #6
 800639c:	4b07      	ldr	r3, [pc, #28]	; (80063bc <configPWM+0x44>)
 800639e:	581b      	ldr	r3, [r3, r0]
 80063a0:	635a      	str	r2, [r3, #52]	; 0x34
 80063a2:	4770      	bx	lr
 80063a4:	0180      	lsls	r0, r0, #6
 80063a6:	4b05      	ldr	r3, [pc, #20]	; (80063bc <configPWM+0x44>)
 80063a8:	581b      	ldr	r3, [r3, r0]
 80063aa:	639a      	str	r2, [r3, #56]	; 0x38
 80063ac:	4770      	bx	lr
 80063ae:	0180      	lsls	r0, r0, #6
 80063b0:	4b02      	ldr	r3, [pc, #8]	; (80063bc <configPWM+0x44>)
 80063b2:	581b      	ldr	r3, [r3, r0]
 80063b4:	63da      	str	r2, [r3, #60]	; 0x3c
 80063b6:	4770      	bx	lr
 80063b8:	0800b7e0 	.word	0x0800b7e0
 80063bc:	200009e4 	.word	0x200009e4

080063c0 <ring_buffer_init>:
 * @param *rbd - pointer to the ring buffer descriptor
 * @param size - ring buffer size in number of bytes
 * @return RB_ERROR, RB_OK
 */
rb_status_t ring_buffer_init(rb_att_t *rbd, uint32_t size)
{
 80063c0:	b538      	push	{r3, r4, r5, lr}
 80063c2:	4604      	mov	r4, r0
  rbd->status = RB_ERROR;
 80063c4:	2301      	movs	r3, #1
 80063c6:	7503      	strb	r3, [r0, #20]

  if(rbd != NULL) // rbd must not be pointer to nowhere
 80063c8:	b168      	cbz	r0, 80063e6 <ring_buffer_init+0x26>
 80063ca:	460d      	mov	r5, r1
  {
    rbd->buff = calloc(size, sizeof(uint8_t)); // allocate memory of "size" bytes, set all values to 0.
 80063cc:	4619      	mov	r1, r3
 80063ce:	4628      	mov	r0, r5
 80063d0:	f002 f9f4 	bl	80087bc <calloc>
 80063d4:	6020      	str	r0, [r4, #0]
    //rbd->buff = malloc(size * sizeof(uint8_t)); // Use this instead of calloc() if you don't wish to set all values to 0 by default.

    if(rbd->buff != NULL)  // buff must not be pointer to nowhere
 80063d6:	6823      	ldr	r3, [r4, #0]
 80063d8:	b12b      	cbz	r3, 80063e6 <ring_buffer_init+0x26>
    {
      rbd->n_elem = size;
 80063da:	6065      	str	r5, [r4, #4]

      // Initialize the ring buffer internal variables
      rbd->head = 0;
 80063dc:	2300      	movs	r3, #0
 80063de:	60a3      	str	r3, [r4, #8]
      rbd->tail = 0;
 80063e0:	60e3      	str	r3, [r4, #12]
      rbd->count = 0;
 80063e2:	6123      	str	r3, [r4, #16]
      rbd->status = RB_OK;
 80063e4:	7523      	strb	r3, [r4, #20]
    }
  }

  return rbd->status;
 80063e6:	7d20      	ldrb	r0, [r4, #20]
}
 80063e8:	bd38      	pop	{r3, r4, r5, pc}

080063ea <ring_buffer_free_elements>:
 */
uint32_t ring_buffer_free_elements(rb_att_t *rbd)
{
  uint32_t ret_val = 0;

  if(rbd != NULL)  // rbd must not be a pointer to nowhere
 80063ea:	4603      	mov	r3, r0
 80063ec:	b118      	cbz	r0, 80063f6 <ring_buffer_free_elements+0xc>
  {
   ret_val = rbd->n_elem - rbd->count;
 80063ee:	6840      	ldr	r0, [r0, #4]
 80063f0:	691b      	ldr	r3, [r3, #16]
 80063f2:	1ac0      	subs	r0, r0, r3
 80063f4:	4770      	bx	lr
  uint32_t ret_val = 0;
 80063f6:	2000      	movs	r0, #0
  }
  return ret_val;
}
 80063f8:	4770      	bx	lr

080063fa <ring_buffer_put>:
{
 80063fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(rbd != NULL)  // rbd must not be a pointer to nowhere
 80063fe:	4604      	mov	r4, r0
 8006400:	2800      	cmp	r0, #0
 8006402:	d034      	beq.n	800646e <ring_buffer_put+0x74>
 8006404:	460f      	mov	r7, r1
 8006406:	4615      	mov	r5, r2
    if(ring_buffer_free_elements(rbd) >= num)  // is there enough space in buffer for num of data
 8006408:	f7ff ffef 	bl	80063ea <ring_buffer_free_elements>
 800640c:	42a8      	cmp	r0, r5
 800640e:	d332      	bcc.n	8006476 <ring_buffer_put+0x7c>
    	if(rbd->head >= rbd->n_elem) // reset ring buffer head
 8006410:	68a2      	ldr	r2, [r4, #8]
 8006412:	6863      	ldr	r3, [r4, #4]
 8006414:	429a      	cmp	r2, r3
 8006416:	d301      	bcc.n	800641c <ring_buffer_put+0x22>
          rbd->head = 0;
 8006418:	2300      	movs	r3, #0
 800641a:	60a3      	str	r3, [r4, #8]
      num_to_end = rbd->n_elem - rbd->head; // that many data can be written into buffer, before reaching buffer last element
 800641c:	6866      	ldr	r6, [r4, #4]
 800641e:	68a3      	ldr	r3, [r4, #8]
 8006420:	1af6      	subs	r6, r6, r3
      if(num_to_end < num) // if there is not enough space for "num" of data before reaching buffer last element
 8006422:	42b5      	cmp	r5, r6
 8006424:	d80e      	bhi.n	8006444 <ring_buffer_put+0x4a>
    	memcpy(&(rbd->buff[rbd->head]), data, num); //write to buffer all num of data in one piece
 8006426:	6820      	ldr	r0, [r4, #0]
 8006428:	68a3      	ldr	r3, [r4, #8]
 800642a:	462a      	mov	r2, r5
 800642c:	4639      	mov	r1, r7
 800642e:	4418      	add	r0, r3
 8006430:	f002 fa06 	bl	8008840 <memcpy>
        rbd->head = rbd->head + num;  // increment head
 8006434:	68a3      	ldr	r3, [r4, #8]
 8006436:	442b      	add	r3, r5
 8006438:	60a3      	str	r3, [r4, #8]
        rbd->count = rbd->count + num; // increment counter for num of data
 800643a:	6923      	ldr	r3, [r4, #16]
 800643c:	441d      	add	r5, r3
 800643e:	6125      	str	r5, [r4, #16]
      status = RB_OK;
 8006440:	2000      	movs	r0, #0
 8006442:	e015      	b.n	8006470 <ring_buffer_put+0x76>
    	memcpy(&(rbd->buff[rbd->head]), data, num_to_end); //write to buffer partial data
 8006444:	6820      	ldr	r0, [r4, #0]
 8006446:	68a3      	ldr	r3, [r4, #8]
 8006448:	4632      	mov	r2, r6
 800644a:	4639      	mov	r1, r7
 800644c:	4418      	add	r0, r3
 800644e:	f002 f9f7 	bl	8008840 <memcpy>
        memcpy(rbd->buff, (data + num_to_end), (num - num_to_end)); //write to buffer rest of the data, starting with buffer[0]
 8006452:	6820      	ldr	r0, [r4, #0]
 8006454:	eba5 0806 	sub.w	r8, r5, r6
 8006458:	4642      	mov	r2, r8
 800645a:	19b9      	adds	r1, r7, r6
 800645c:	f002 f9f0 	bl	8008840 <memcpy>
        rbd->head = num - num_to_end;  //head
 8006460:	f8c4 8008 	str.w	r8, [r4, #8]
        rbd->count = rbd->count + num; // increment counter for num of data
 8006464:	6923      	ldr	r3, [r4, #16]
 8006466:	441d      	add	r5, r3
 8006468:	6125      	str	r5, [r4, #16]
      status = RB_OK;
 800646a:	2000      	movs	r0, #0
 800646c:	e000      	b.n	8006470 <ring_buffer_put+0x76>
  rb_status_t status = RB_ERROR;
 800646e:	2001      	movs	r0, #1
  rbd->status = status;
 8006470:	7520      	strb	r0, [r4, #20]
}
 8006472:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    	status = RB_NOT_ENOUGH_SPACE;
 8006476:	2004      	movs	r0, #4
 8006478:	e7fa      	b.n	8006470 <ring_buffer_put+0x76>

0800647a <ring_buffer_size>:
 */
uint32_t ring_buffer_size(rb_att_t *rbd)
{
  uint32_t size = 0;

  if(rbd != NULL)  // rbd must not be a pointer to nowhere
 800647a:	b108      	cbz	r0, 8006480 <ring_buffer_size+0x6>
  {
	  size = rbd->count;
 800647c:	6900      	ldr	r0, [r0, #16]
 800647e:	4770      	bx	lr
  uint32_t size = 0;
 8006480:	2000      	movs	r0, #0
  }
  return size;
}
 8006482:	4770      	bx	lr

08006484 <ring_buffer_get>:
{
 8006484:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(rbd != NULL)  // rbd must not be a pointer to nowhere
 8006488:	4604      	mov	r4, r0
 800648a:	2800      	cmp	r0, #0
 800648c:	d034      	beq.n	80064f8 <ring_buffer_get+0x74>
 800648e:	460f      	mov	r7, r1
 8006490:	4615      	mov	r5, r2
	  if(ring_buffer_size(rbd) >= num) //buffer is not empty and there is at least num of data stored
 8006492:	f7ff fff2 	bl	800647a <ring_buffer_size>
 8006496:	42a8      	cmp	r0, r5
 8006498:	d332      	bcc.n	8006500 <ring_buffer_get+0x7c>
		  if(rbd->tail >= rbd->n_elem) // reset ring buffer tail
 800649a:	68e2      	ldr	r2, [r4, #12]
 800649c:	6863      	ldr	r3, [r4, #4]
 800649e:	429a      	cmp	r2, r3
 80064a0:	d301      	bcc.n	80064a6 <ring_buffer_get+0x22>
			  rbd->tail = 0;
 80064a2:	2300      	movs	r3, #0
 80064a4:	60e3      	str	r3, [r4, #12]
      num_to_end = rbd->n_elem - rbd->tail;
 80064a6:	6866      	ldr	r6, [r4, #4]
 80064a8:	68e3      	ldr	r3, [r4, #12]
 80064aa:	1af6      	subs	r6, r6, r3
      if(num >= num_to_end) // is there enough ("num") of data to read before reaching buffer last element
 80064ac:	42b5      	cmp	r5, r6
 80064ae:	d20e      	bcs.n	80064ce <ring_buffer_get+0x4a>
        memcpy(data, &(rbd->buff[rbd->tail]), num); //read from buffer
 80064b0:	6821      	ldr	r1, [r4, #0]
 80064b2:	68e3      	ldr	r3, [r4, #12]
 80064b4:	462a      	mov	r2, r5
 80064b6:	4419      	add	r1, r3
 80064b8:	4638      	mov	r0, r7
 80064ba:	f002 f9c1 	bl	8008840 <memcpy>
        rbd->tail = rbd->tail + num;  // increment tail
 80064be:	68e3      	ldr	r3, [r4, #12]
 80064c0:	442b      	add	r3, r5
 80064c2:	60e3      	str	r3, [r4, #12]
        rbd->count = rbd->count - num; // decrement counter for num of data
 80064c4:	6923      	ldr	r3, [r4, #16]
 80064c6:	1b5d      	subs	r5, r3, r5
 80064c8:	6125      	str	r5, [r4, #16]
      status = RB_OK;
 80064ca:	2000      	movs	r0, #0
 80064cc:	e015      	b.n	80064fa <ring_buffer_get+0x76>
        memcpy(data, &(rbd->buff[rbd->tail]), num_to_end); //read from buffer partial data
 80064ce:	6821      	ldr	r1, [r4, #0]
 80064d0:	68e3      	ldr	r3, [r4, #12]
 80064d2:	4632      	mov	r2, r6
 80064d4:	4419      	add	r1, r3
 80064d6:	4638      	mov	r0, r7
 80064d8:	f002 f9b2 	bl	8008840 <memcpy>
        memcpy(data + num_to_end, rbd->buff, (num - num_to_end)); //read from buffer remaining partial data
 80064dc:	6821      	ldr	r1, [r4, #0]
 80064de:	eba5 0806 	sub.w	r8, r5, r6
 80064e2:	4642      	mov	r2, r8
 80064e4:	19b8      	adds	r0, r7, r6
 80064e6:	f002 f9ab 	bl	8008840 <memcpy>
        rbd->tail = num - num_to_end;  // tail increment
 80064ea:	f8c4 800c 	str.w	r8, [r4, #12]
        rbd->count = rbd->count - num; // decrement counter for num of data
 80064ee:	6923      	ldr	r3, [r4, #16]
 80064f0:	1b5d      	subs	r5, r3, r5
 80064f2:	6125      	str	r5, [r4, #16]
      status = RB_OK;
 80064f4:	2000      	movs	r0, #0
 80064f6:	e000      	b.n	80064fa <ring_buffer_get+0x76>
  rb_status_t status = RB_ERROR;
 80064f8:	2001      	movs	r0, #1
  rbd->status = status;
 80064fa:	7520      	strb	r0, [r4, #20]
}
 80064fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      status = RB_NOT_ENOUGH_DATA;
 8006500:	2005      	movs	r0, #5
 8006502:	e7fa      	b.n	80064fa <ring_buffer_get+0x76>

08006504 <dmx_serial_process>:
uint8_t escaped = 0;

#define ESC_CHAR 0x5C

void dmx_serial_process(void)
{
 8006504:	b510      	push	{r4, lr}
 8006506:	b082      	sub	sp, #8
	uint8_t data;
	uint32_t regsize =  get_reg_length();
 8006508:	f7fe fc90 	bl	8004e2c <get_reg_length>
 800650c:	4604      	mov	r4, r0

	//Both Ports are set to Shell
	if ((UART_mode_SERIAL==0) && (UART_mode_USB==0))
 800650e:	4b44      	ldr	r3, [pc, #272]	; (8006620 <dmx_serial_process+0x11c>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	b983      	cbnz	r3, 8006536 <dmx_serial_process+0x32>
 8006514:	4b43      	ldr	r3, [pc, #268]	; (8006624 <dmx_serial_process+0x120>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	b96b      	cbnz	r3, 8006536 <dmx_serial_process+0x32>
		else
		{
			return;
		}
	}
}
 800651a:	b002      	add	sp, #8
 800651c:	bd10      	pop	{r4, pc}
		if (escaped)
 800651e:	4b42      	ldr	r3, [pc, #264]	; (8006628 <dmx_serial_process+0x124>)
 8006520:	781b      	ldrb	r3, [r3, #0]
 8006522:	bb1b      	cbnz	r3, 800656c <dmx_serial_process+0x68>
		set_reg(reg_count, data);
 8006524:	f7fe fcb6 	bl	8004e94 <set_reg>
		reg_count++;
 8006528:	4a40      	ldr	r2, [pc, #256]	; (800662c <dmx_serial_process+0x128>)
 800652a:	8813      	ldrh	r3, [r2, #0]
 800652c:	3301      	adds	r3, #1
 800652e:	b29b      	uxth	r3, r3
 8006530:	8013      	strh	r3, [r2, #0]
		if (reg_count >=regsize)
 8006532:	42a3      	cmp	r3, r4
 8006534:	d258      	bcs.n	80065e8 <dmx_serial_process+0xe4>
	while ((RB_OK == ring_buffer_get(&rx_buff_dmx, &data, 1)) && (reg_count<regsize) && (syncstart == 1))
 8006536:	2201      	movs	r2, #1
 8006538:	f10d 0107 	add.w	r1, sp, #7
 800653c:	483c      	ldr	r0, [pc, #240]	; (8006630 <dmx_serial_process+0x12c>)
 800653e:	f7ff ffa1 	bl	8006484 <ring_buffer_get>
 8006542:	b9d8      	cbnz	r0, 800657c <dmx_serial_process+0x78>
 8006544:	4b39      	ldr	r3, [pc, #228]	; (800662c <dmx_serial_process+0x128>)
 8006546:	8818      	ldrh	r0, [r3, #0]
 8006548:	42a0      	cmp	r0, r4
 800654a:	d217      	bcs.n	800657c <dmx_serial_process+0x78>
 800654c:	4b39      	ldr	r3, [pc, #228]	; (8006634 <dmx_serial_process+0x130>)
 800654e:	781b      	ldrb	r3, [r3, #0]
 8006550:	2b01      	cmp	r3, #1
 8006552:	d113      	bne.n	800657c <dmx_serial_process+0x78>
		if ((data == ESC_CHAR) && (escaped == 0))
 8006554:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8006558:	295c      	cmp	r1, #92	; 0x5c
 800655a:	d1e0      	bne.n	800651e <dmx_serial_process+0x1a>
 800655c:	4b32      	ldr	r3, [pc, #200]	; (8006628 <dmx_serial_process+0x124>)
 800655e:	781b      	ldrb	r3, [r3, #0]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d1dc      	bne.n	800651e <dmx_serial_process+0x1a>
			escaped = 1;
 8006564:	4b30      	ldr	r3, [pc, #192]	; (8006628 <dmx_serial_process+0x124>)
 8006566:	2201      	movs	r2, #1
 8006568:	701a      	strb	r2, [r3, #0]
			break;
 800656a:	e007      	b.n	800657c <dmx_serial_process+0x78>
			switch (data)
 800656c:	295c      	cmp	r1, #92	; 0x5c
 800656e:	d033      	beq.n	80065d8 <dmx_serial_process+0xd4>
 8006570:	296d      	cmp	r1, #109	; 0x6d
 8006572:	d029      	beq.n	80065c8 <dmx_serial_process+0xc4>
 8006574:	b309      	cbz	r1, 80065ba <dmx_serial_process+0xb6>
			escaped = 0;
 8006576:	4b2c      	ldr	r3, [pc, #176]	; (8006628 <dmx_serial_process+0x124>)
 8006578:	2200      	movs	r2, #0
 800657a:	701a      	strb	r2, [r3, #0]
	if ((reg_count>=regsize) || (syncstart == 0))
 800657c:	4b2b      	ldr	r3, [pc, #172]	; (800662c <dmx_serial_process+0x128>)
 800657e:	881b      	ldrh	r3, [r3, #0]
 8006580:	42a3      	cmp	r3, r4
 8006582:	d203      	bcs.n	800658c <dmx_serial_process+0x88>
 8006584:	4b2b      	ldr	r3, [pc, #172]	; (8006634 <dmx_serial_process+0x130>)
 8006586:	781b      	ldrb	r3, [r3, #0]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d1c6      	bne.n	800651a <dmx_serial_process+0x16>
		if (RB_OK == ring_buffer_get(&rx_buff_dmx, &data, 1))
 800658c:	2201      	movs	r2, #1
 800658e:	f10d 0107 	add.w	r1, sp, #7
 8006592:	4827      	ldr	r0, [pc, #156]	; (8006630 <dmx_serial_process+0x12c>)
 8006594:	f7ff ff76 	bl	8006484 <ring_buffer_get>
 8006598:	2800      	cmp	r0, #0
 800659a:	d1be      	bne.n	800651a <dmx_serial_process+0x16>
			if ((data == ESC_CHAR) && (escaped == 0))
 800659c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80065a0:	2b5c      	cmp	r3, #92	; 0x5c
 80065a2:	d025      	beq.n	80065f0 <dmx_serial_process+0xec>
			if (escaped)
 80065a4:	4a20      	ldr	r2, [pc, #128]	; (8006628 <dmx_serial_process+0x124>)
 80065a6:	7812      	ldrb	r2, [r2, #0]
 80065a8:	2a00      	cmp	r2, #0
 80065aa:	d0b6      	beq.n	800651a <dmx_serial_process+0x16>
				switch (data)
 80065ac:	b343      	cbz	r3, 8006600 <dmx_serial_process+0xfc>
 80065ae:	2b6d      	cmp	r3, #109	; 0x6d
 80065b0:	d02d      	beq.n	800660e <dmx_serial_process+0x10a>
				escaped = 0;
 80065b2:	4b1d      	ldr	r3, [pc, #116]	; (8006628 <dmx_serial_process+0x124>)
 80065b4:	2200      	movs	r2, #0
 80065b6:	701a      	strb	r2, [r3, #0]
 80065b8:	e7af      	b.n	800651a <dmx_serial_process+0x16>
					reg_count = 0;
 80065ba:	4b1c      	ldr	r3, [pc, #112]	; (800662c <dmx_serial_process+0x128>)
 80065bc:	2200      	movs	r2, #0
 80065be:	801a      	strh	r2, [r3, #0]
					syncstart = 1;
 80065c0:	4b1c      	ldr	r3, [pc, #112]	; (8006634 <dmx_serial_process+0x130>)
 80065c2:	2201      	movs	r2, #1
 80065c4:	701a      	strb	r2, [r3, #0]
					break;
 80065c6:	e7d6      	b.n	8006576 <dmx_serial_process+0x72>
					UART_mode_SERIAL = (int)UART_MODE_SHELL;
 80065c8:	2300      	movs	r3, #0
 80065ca:	4a15      	ldr	r2, [pc, #84]	; (8006620 <dmx_serial_process+0x11c>)
 80065cc:	6013      	str	r3, [r2, #0]
					syncstart = 0;
 80065ce:	4a19      	ldr	r2, [pc, #100]	; (8006634 <dmx_serial_process+0x130>)
 80065d0:	7013      	strb	r3, [r2, #0]
					reg_count = 0;
 80065d2:	4a16      	ldr	r2, [pc, #88]	; (800662c <dmx_serial_process+0x128>)
 80065d4:	8013      	strh	r3, [r2, #0]
					return;
 80065d6:	e7a0      	b.n	800651a <dmx_serial_process+0x16>
					set_reg(reg_count, ESC_CHAR);
 80065d8:	215c      	movs	r1, #92	; 0x5c
 80065da:	f7fe fc5b 	bl	8004e94 <set_reg>
					reg_count++;
 80065de:	4a13      	ldr	r2, [pc, #76]	; (800662c <dmx_serial_process+0x128>)
 80065e0:	8813      	ldrh	r3, [r2, #0]
 80065e2:	3301      	adds	r3, #1
 80065e4:	8013      	strh	r3, [r2, #0]
					break;
 80065e6:	e7c6      	b.n	8006576 <dmx_serial_process+0x72>
			syncstart = 0;
 80065e8:	4b12      	ldr	r3, [pc, #72]	; (8006634 <dmx_serial_process+0x130>)
 80065ea:	2200      	movs	r2, #0
 80065ec:	701a      	strb	r2, [r3, #0]
			return;
 80065ee:	e794      	b.n	800651a <dmx_serial_process+0x16>
			if ((data == ESC_CHAR) && (escaped == 0))
 80065f0:	4a0d      	ldr	r2, [pc, #52]	; (8006628 <dmx_serial_process+0x124>)
 80065f2:	7812      	ldrb	r2, [r2, #0]
 80065f4:	2a00      	cmp	r2, #0
 80065f6:	d1d5      	bne.n	80065a4 <dmx_serial_process+0xa0>
				escaped = 1;
 80065f8:	4b0b      	ldr	r3, [pc, #44]	; (8006628 <dmx_serial_process+0x124>)
 80065fa:	2201      	movs	r2, #1
 80065fc:	701a      	strb	r2, [r3, #0]
				return;
 80065fe:	e78c      	b.n	800651a <dmx_serial_process+0x16>
						reg_count = 0;
 8006600:	4b0a      	ldr	r3, [pc, #40]	; (800662c <dmx_serial_process+0x128>)
 8006602:	2200      	movs	r2, #0
 8006604:	801a      	strh	r2, [r3, #0]
						syncstart = 1;
 8006606:	4b0b      	ldr	r3, [pc, #44]	; (8006634 <dmx_serial_process+0x130>)
 8006608:	2201      	movs	r2, #1
 800660a:	701a      	strb	r2, [r3, #0]
						break;
 800660c:	e7d1      	b.n	80065b2 <dmx_serial_process+0xae>
						UART_mode_SERIAL = (int)UART_MODE_SHELL;
 800660e:	2300      	movs	r3, #0
 8006610:	4a03      	ldr	r2, [pc, #12]	; (8006620 <dmx_serial_process+0x11c>)
 8006612:	6013      	str	r3, [r2, #0]
						syncstart = 0;
 8006614:	4a07      	ldr	r2, [pc, #28]	; (8006634 <dmx_serial_process+0x130>)
 8006616:	7013      	strb	r3, [r2, #0]
						reg_count = 0;
 8006618:	4a04      	ldr	r2, [pc, #16]	; (800662c <dmx_serial_process+0x128>)
 800661a:	8013      	strh	r3, [r2, #0]
						return;
 800661c:	e77d      	b.n	800651a <dmx_serial_process+0x16>
 800661e:	bf00      	nop
 8006620:	200002b0 	.word	0x200002b0
 8006624:	200002b1 	.word	0x200002b1
 8006628:	200002b3 	.word	0x200002b3
 800662c:	200002b4 	.word	0x200002b4
 8006630:	20000600 	.word	0x20000600
 8006634:	200002b6 	.word	0x200002b6

08006638 <tracer_puts>:
	if (UART_mode_SERIAL == 0)
		HAL_UART_Transmit(&huart3, &ch, 1, 5000);
}

void tracer_puts(uint8_t *str,const uint16_t size)
{
 8006638:	b508      	push	{r3, lr}
	{
		if (UART_mode_USB == 0)
			CDC_Transmit_FS(str,size);
	}
#endif
	if (UART_mode_SERIAL == 0)
 800663a:	4b06      	ldr	r3, [pc, #24]	; (8006654 <tracer_puts+0x1c>)
 800663c:	781b      	ldrb	r3, [r3, #0]
 800663e:	b103      	cbz	r3, 8006642 <tracer_puts+0xa>
		HAL_UART_Transmit(&huart3,str,size, 5000);
}
 8006640:	bd08      	pop	{r3, pc}
 8006642:	460a      	mov	r2, r1
 8006644:	4601      	mov	r1, r0
		HAL_UART_Transmit(&huart3,str,size, 5000);
 8006646:	f241 3388 	movw	r3, #5000	; 0x1388
 800664a:	4803      	ldr	r0, [pc, #12]	; (8006658 <tracer_puts+0x20>)
 800664c:	f7fd f99f 	bl	800398e <HAL_UART_Transmit>
}
 8006650:	e7f6      	b.n	8006640 <tracer_puts+0x8>
 8006652:	bf00      	nop
 8006654:	200002b0 	.word	0x200002b0
 8006658:	200007e4 	.word	0x200007e4

0800665c <tracer_getchar>:

#ifdef USE_UART_IRQ
uint8_t tracer_getchar(void)
{
 800665c:	b500      	push	{lr}
 800665e:	b083      	sub	sp, #12
	uint8_t data;
	if (RB_OK == ring_buffer_get(&rx_buff_shell, &data, 1))
 8006660:	2201      	movs	r2, #1
 8006662:	f10d 0107 	add.w	r1, sp, #7
 8006666:	4805      	ldr	r0, [pc, #20]	; (800667c <tracer_getchar+0x20>)
 8006668:	f7ff ff0c 	bl	8006484 <ring_buffer_get>
 800666c:	b920      	cbnz	r0, 8006678 <tracer_getchar+0x1c>
		return data;
 800666e:	f89d 0007 	ldrb.w	r0, [sp, #7]
	else
		return 0;
}
 8006672:	b003      	add	sp, #12
 8006674:	f85d fb04 	ldr.w	pc, [sp], #4
		return 0;
 8006678:	2000      	movs	r0, #0
 800667a:	e7fa      	b.n	8006672 <tracer_getchar+0x16>
 800667c:	20000618 	.word	0x20000618

08006680 <makeVersion>:


uint16_t makeVersion(void)
{
	return ((uint16_t)VERSION_MAJOR<<8) + (uint16_t)VERSION_MINOR;
}
 8006680:	f240 1001 	movw	r0, #257	; 0x101
 8006684:	4770      	bx	lr
	...

08006688 <init_settings>:

void init_settings(void)
{
 8006688:	b538      	push	{r3, r4, r5, lr}
	//Set everything to 0....
	memset(&settings,0,sizeof(settings_s));
 800668a:	4d1b      	ldr	r5, [pc, #108]	; (80066f8 <init_settings+0x70>)
 800668c:	2254      	movs	r2, #84	; 0x54
 800668e:	2100      	movs	r1, #0
 8006690:	4628      	mov	r0, r5
 8006692:	f002 f8e0 	bl	8008856 <memset>

	settings.configID[0] = 'D';
 8006696:	f1a5 0408 	sub.w	r4, r5, #8
 800669a:	2344      	movs	r3, #68	; 0x44
 800669c:	f805 3c08 	strb.w	r3, [r5, #-8]
	settings.configID[1] = 'M';
 80066a0:	234d      	movs	r3, #77	; 0x4d
 80066a2:	7063      	strb	r3, [r4, #1]
	settings.configID[2] = 'X';
 80066a4:	2358      	movs	r3, #88	; 0x58
 80066a6:	70a3      	strb	r3, [r4, #2]
	settings.configID[3] = 'C';
 80066a8:	2343      	movs	r3, #67	; 0x43
 80066aa:	70e3      	strb	r3, [r4, #3]
	settings.configFWversion = makeVersion();
 80066ac:	f7ff ffe8 	bl	8006680 <makeVersion>
 80066b0:	80a0      	strh	r0, [r4, #4]

	//Set deviations from 0...
	settings.max_brightness = 255;
 80066b2:	23ff      	movs	r3, #255	; 0xff
 80066b4:	80e3      	strh	r3, [r4, #6]

	settings.frame_ms_target = 0;

	settings.strip1_length = 9;
 80066b6:	2309      	movs	r3, #9
 80066b8:	8663      	strh	r3, [r4, #50]	; 0x32
	settings.strip2_length = 9;
 80066ba:	86a3      	strh	r3, [r4, #52]	; 0x34

	settings.offset_red = -100;
 80066bc:	f64f 739c 	movw	r3, #65436	; 0xff9c
 80066c0:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
	settings.gain_red = 100;    //Gain * 100
 80066c4:	2264      	movs	r2, #100	; 0x64
 80066c6:	f8a4 2048 	strh.w	r2, [r4, #72]	; 0x48
	settings.gamma_red = 220;   //Gamma * 100
 80066ca:	23dc      	movs	r3, #220	; 0xdc
 80066cc:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
	settings.offset_green = -80;
 80066d0:	f64f 71b0 	movw	r1, #65456	; 0xffb0
 80066d4:	f8a4 104c 	strh.w	r1, [r4, #76]	; 0x4c
	settings.gain_green =100;    //Gain * 100
 80066d8:	f8a4 204e 	strh.w	r2, [r4, #78]	; 0x4e
	settings.gamma_green = 220;   //Gamma * 100
 80066dc:	f8a4 3050 	strh.w	r3, [r4, #80]	; 0x50
	settings.offset_blue = -80;
 80066e0:	f8a4 1052 	strh.w	r1, [r4, #82]	; 0x52
	settings.gain_blue = 100;    //Gain * 100
 80066e4:	f8a4 2054 	strh.w	r2, [r4, #84]	; 0x54
	settings.gamma_blue = 220;   //Gamma * 100
 80066e8:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56

	settings.gamma_strip = 220; //Gamma * 100
 80066ec:	f8a4 3058 	strh.w	r3, [r4, #88]	; 0x58

	settings.fx_multiplier = 1;
 80066f0:	2301      	movs	r3, #1
 80066f2:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	settings.UART_Mode_UART = (uint8_t)UART_MODE_SHELL;
	settings.UART_Mode_USB = (uint8_t)UART_MODE_SHELL;
}
 80066f6:	bd38      	pop	{r3, r4, r5, pc}
 80066f8:	20000738 	.word	0x20000738

080066fc <apply_settings>:

void apply_settings(void)
{
 80066fc:	b510      	push	{r4, lr}
	//Apply settings to registers
	set_reg(MAX_BRIGHTNESS,settings.max_brightness);
 80066fe:	4c3d      	ldr	r4, [pc, #244]	; (80067f4 <apply_settings+0xf8>)
 8006700:	79a1      	ldrb	r1, [r4, #6]
 8006702:	2000      	movs	r0, #0
 8006704:	f7fe fbc6 	bl	8004e94 <set_reg>
	set_reg(CH1_RED,settings.pwm_ch1_r);
 8006708:	7a21      	ldrb	r1, [r4, #8]
 800670a:	2001      	movs	r0, #1
 800670c:	f7fe fbc2 	bl	8004e94 <set_reg>
	set_reg(CH1_GREEN,settings.pwm_ch1_g);
 8006710:	7aa1      	ldrb	r1, [r4, #10]
 8006712:	2002      	movs	r0, #2
 8006714:	f7fe fbbe 	bl	8004e94 <set_reg>
	set_reg(CH1_BLUE,settings.pwm_ch1_b);
 8006718:	7b21      	ldrb	r1, [r4, #12]
 800671a:	2003      	movs	r0, #3
 800671c:	f7fe fbba 	bl	8004e94 <set_reg>
	set_reg(CH2_RED,settings.pwm_ch2_r);
 8006720:	7ba1      	ldrb	r1, [r4, #14]
 8006722:	2004      	movs	r0, #4
 8006724:	f7fe fbb6 	bl	8004e94 <set_reg>
	set_reg(CH2_GREEN,settings.pwm_ch2_g);
 8006728:	7c21      	ldrb	r1, [r4, #16]
 800672a:	2005      	movs	r0, #5
 800672c:	f7fe fbb2 	bl	8004e94 <set_reg>
	set_reg(CH2_BLUE,settings.pwm_ch2_b);
 8006730:	7ca1      	ldrb	r1, [r4, #18]
 8006732:	2006      	movs	r0, #6
 8006734:	f7fe fbae 	bl	8004e94 <set_reg>
	set_reg(CH3_RED,settings.pwm_ch3_r);
 8006738:	7d21      	ldrb	r1, [r4, #20]
 800673a:	2007      	movs	r0, #7
 800673c:	f7fe fbaa 	bl	8004e94 <set_reg>
	set_reg(CH3_GREEN,settings.pwm_ch3_g);
 8006740:	7da1      	ldrb	r1, [r4, #22]
 8006742:	2008      	movs	r0, #8
 8006744:	f7fe fba6 	bl	8004e94 <set_reg>
	set_reg(CH3_BLUE,settings.pwm_ch3_b);
 8006748:	7e21      	ldrb	r1, [r4, #24]
 800674a:	2009      	movs	r0, #9
 800674c:	f7fe fba2 	bl	8004e94 <set_reg>
	set_reg(CH3_WHITE,settings.pwm_ch3_w);
 8006750:	7ea1      	ldrb	r1, [r4, #26]
 8006752:	200a      	movs	r0, #10
 8006754:	f7fe fb9e 	bl	8004e94 <set_reg>

	//Deal with LED Strip Registers
	if (DMX_MODE2 == get_mode())
 8006758:	f7fe fb5c 	bl	8004e14 <get_mode>
 800675c:	2801      	cmp	r0, #1
 800675e:	d000      	beq.n	8006762 <apply_settings+0x66>
		set_reg(STRIP2_COMPLEXITY,settings.strip2_complexity);
		set_reg(STRIP2_V1,settings.strip2_v1);
		set_reg(STRIP2_V2,settings.strip2_v2);
		set_reg(STRIP2_V3,settings.strip2_v3);
	}
}
 8006760:	bd10      	pop	{r4, pc}
		set_reg(FX_SELECT,settings.fx_select);
 8006762:	7f21      	ldrb	r1, [r4, #28]
 8006764:	200b      	movs	r0, #11
 8006766:	f7fe fb95 	bl	8004e94 <set_reg>
		set_reg(STRIP1_PATTERN,settings.strip1_pattern);
 800676a:	7f61      	ldrb	r1, [r4, #29]
 800676c:	200c      	movs	r0, #12
 800676e:	f7fe fb91 	bl	8004e94 <set_reg>
		set_reg(STRIP1_SPEED,settings.strip1_speed);
 8006772:	7fa1      	ldrb	r1, [r4, #30]
 8006774:	200d      	movs	r0, #13
 8006776:	f7fe fb8d 	bl	8004e94 <set_reg>
		set_reg(STRIP1_SIZE,settings.strip1_size);
 800677a:	7fe1      	ldrb	r1, [r4, #31]
 800677c:	200e      	movs	r0, #14
 800677e:	f7fe fb89 	bl	8004e94 <set_reg>
		set_reg(STRIP1_COMPLEXITY,settings.strip1_complexity);
 8006782:	f894 1020 	ldrb.w	r1, [r4, #32]
 8006786:	200f      	movs	r0, #15
 8006788:	f7fe fb84 	bl	8004e94 <set_reg>
		set_reg(STRIP1_V1,settings.strip1_v1);
 800678c:	f894 1021 	ldrb.w	r1, [r4, #33]	; 0x21
 8006790:	2010      	movs	r0, #16
 8006792:	f7fe fb7f 	bl	8004e94 <set_reg>
		set_reg(STRIP1_V2,settings.strip1_v2);
 8006796:	f894 1022 	ldrb.w	r1, [r4, #34]	; 0x22
 800679a:	2011      	movs	r0, #17
 800679c:	f7fe fb7a 	bl	8004e94 <set_reg>
		set_reg(STRIP1_V3,settings.strip1_v3);
 80067a0:	f894 1023 	ldrb.w	r1, [r4, #35]	; 0x23
 80067a4:	2012      	movs	r0, #18
 80067a6:	f7fe fb75 	bl	8004e94 <set_reg>
		set_reg(STRIP2_PATTERN,settings.strip2_pattern);
 80067aa:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
 80067ae:	2013      	movs	r0, #19
 80067b0:	f7fe fb70 	bl	8004e94 <set_reg>
		set_reg(STRIP2_SPEED,settings.strip2_speed);
 80067b4:	f894 1025 	ldrb.w	r1, [r4, #37]	; 0x25
 80067b8:	2014      	movs	r0, #20
 80067ba:	f7fe fb6b 	bl	8004e94 <set_reg>
		set_reg(STRIP2_SIZE,settings.strip2_size);
 80067be:	f894 1026 	ldrb.w	r1, [r4, #38]	; 0x26
 80067c2:	2015      	movs	r0, #21
 80067c4:	f7fe fb66 	bl	8004e94 <set_reg>
		set_reg(STRIP2_COMPLEXITY,settings.strip2_complexity);
 80067c8:	f894 1027 	ldrb.w	r1, [r4, #39]	; 0x27
 80067cc:	2016      	movs	r0, #22
 80067ce:	f7fe fb61 	bl	8004e94 <set_reg>
		set_reg(STRIP2_V1,settings.strip2_v1);
 80067d2:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 80067d6:	2017      	movs	r0, #23
 80067d8:	f7fe fb5c 	bl	8004e94 <set_reg>
		set_reg(STRIP2_V2,settings.strip2_v2);
 80067dc:	f894 1029 	ldrb.w	r1, [r4, #41]	; 0x29
 80067e0:	2018      	movs	r0, #24
 80067e2:	f7fe fb57 	bl	8004e94 <set_reg>
		set_reg(STRIP2_V3,settings.strip2_v3);
 80067e6:	f894 102a 	ldrb.w	r1, [r4, #42]	; 0x2a
 80067ea:	2019      	movs	r0, #25
 80067ec:	f7fe fb52 	bl	8004e94 <set_reg>
}
 80067f0:	e7b6      	b.n	8006760 <apply_settings+0x64>
 80067f2:	bf00      	nop
 80067f4:	20000730 	.word	0x20000730

080067f8 <load_settings>:

bool load_settings(void)
{
 80067f8:	b538      	push	{r3, r4, r5, lr}
	if (!EE_Reads(0,sizeof(settings_s),(uint32_t*)&settings))
 80067fa:	4a10      	ldr	r2, [pc, #64]	; (800683c <load_settings+0x44>)
 80067fc:	215c      	movs	r1, #92	; 0x5c
 80067fe:	2000      	movs	r0, #0
 8006800:	f7fe fcb6 	bl	8005170 <EE_Reads>
 8006804:	4604      	mov	r4, r0
 8006806:	b178      	cbz	r0, 8006828 <load_settings+0x30>
	{
		print("EEPROM Read Failed");
		return false;
	}

	if ((settings.configID[0] != 'D') || (settings.configID[1] != 'M') || (settings.configID[2] != 'X') || (settings.configID[3] != 'C'))
 8006808:	4b0c      	ldr	r3, [pc, #48]	; (800683c <load_settings+0x44>)
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	4b0c      	ldr	r3, [pc, #48]	; (8006840 <load_settings+0x48>)
 800680e:	429a      	cmp	r2, r3
 8006810:	d10e      	bne.n	8006830 <load_settings+0x38>
		return false;
	}
	else
	{
		//Check FW version
		if (settings.configFWversion != makeVersion())
 8006812:	4b0a      	ldr	r3, [pc, #40]	; (800683c <load_settings+0x44>)
 8006814:	889d      	ldrh	r5, [r3, #4]
 8006816:	f7ff ff33 	bl	8006680 <makeVersion>
 800681a:	4285      	cmp	r5, r0
 800681c:	d00c      	beq.n	8006838 <load_settings+0x40>
		{
			print("Wrong Firmware Version\n");
 800681e:	4809      	ldr	r0, [pc, #36]	; (8006844 <load_settings+0x4c>)
 8006820:	f000 fa96 	bl	8006d50 <print>
			return false;
 8006824:	2400      	movs	r4, #0
 8006826:	e007      	b.n	8006838 <load_settings+0x40>
		print("EEPROM Read Failed");
 8006828:	4807      	ldr	r0, [pc, #28]	; (8006848 <load_settings+0x50>)
 800682a:	f000 fa91 	bl	8006d50 <print>
		return false;
 800682e:	e003      	b.n	8006838 <load_settings+0x40>
		print("No Config ID\n");
 8006830:	4806      	ldr	r0, [pc, #24]	; (800684c <load_settings+0x54>)
 8006832:	f000 fa8d 	bl	8006d50 <print>
		return false;
 8006836:	2400      	movs	r4, #0
		}
	}
	return true;
}
 8006838:	4620      	mov	r0, r4
 800683a:	bd38      	pop	{r3, r4, r5, pc}
 800683c:	20000730 	.word	0x20000730
 8006840:	43584d44 	.word	0x43584d44
 8006844:	0800b834 	.word	0x0800b834
 8006848:	0800b810 	.word	0x0800b810
 800684c:	0800b824 	.word	0x0800b824

08006850 <save_settings>:

void save_settings(void)
{
 8006850:	b508      	push	{r3, lr}
	if (!EE_Writes(0,sizeof(settings_s),(uint32_t*)&settings))
 8006852:	4a05      	ldr	r2, [pc, #20]	; (8006868 <save_settings+0x18>)
 8006854:	215c      	movs	r1, #92	; 0x5c
 8006856:	2000      	movs	r0, #0
 8006858:	f7fe fc9e 	bl	8005198 <EE_Writes>
 800685c:	b100      	cbz	r0, 8006860 <save_settings+0x10>
		print("EEPROM Write Failed");
}
 800685e:	bd08      	pop	{r3, pc}
		print("EEPROM Write Failed");
 8006860:	4802      	ldr	r0, [pc, #8]	; (800686c <save_settings+0x1c>)
 8006862:	f000 fa75 	bl	8006d50 <print>
}
 8006866:	e7fa      	b.n	800685e <save_settings+0xe>
 8006868:	20000730 	.word	0x20000730
 800686c:	0800bc88 	.word	0x0800bc88

08006870 <print_settings>:

void print_settings(void)
{
 8006870:	b570      	push	{r4, r5, r6, lr}
	print("");
 8006872:	4d92      	ldr	r5, [pc, #584]	; (8006abc <print_settings+0x24c>)
 8006874:	4628      	mov	r0, r5
 8006876:	f000 fa6b 	bl	8006d50 <print>
	print("Defaults");
 800687a:	4891      	ldr	r0, [pc, #580]	; (8006ac0 <print_settings+0x250>)
 800687c:	f000 fa68 	bl	8006d50 <print>
	print("-------");
 8006880:	4e90      	ldr	r6, [pc, #576]	; (8006ac4 <print_settings+0x254>)
 8006882:	4630      	mov	r0, r6
 8006884:	f000 fa64 	bl	8006d50 <print>
	print("MAX_BRIGHTN: %d",settings.max_brightness);
 8006888:	4c8f      	ldr	r4, [pc, #572]	; (8006ac8 <print_settings+0x258>)
 800688a:	88e1      	ldrh	r1, [r4, #6]
 800688c:	488f      	ldr	r0, [pc, #572]	; (8006acc <print_settings+0x25c>)
 800688e:	f000 fa5f 	bl	8006d50 <print>
	print("CH1_RED: %d",settings.pwm_ch1_r);
 8006892:	8921      	ldrh	r1, [r4, #8]
 8006894:	488e      	ldr	r0, [pc, #568]	; (8006ad0 <print_settings+0x260>)
 8006896:	f000 fa5b 	bl	8006d50 <print>
	print("CH1_GREEN: %d",settings.pwm_ch1_g);
 800689a:	8961      	ldrh	r1, [r4, #10]
 800689c:	488d      	ldr	r0, [pc, #564]	; (8006ad4 <print_settings+0x264>)
 800689e:	f000 fa57 	bl	8006d50 <print>
	print("CH1_BLUE: %d",settings.pwm_ch1_b);
 80068a2:	89a1      	ldrh	r1, [r4, #12]
 80068a4:	488c      	ldr	r0, [pc, #560]	; (8006ad8 <print_settings+0x268>)
 80068a6:	f000 fa53 	bl	8006d50 <print>
	print("CH2_RED: %d",settings.pwm_ch2_r);
 80068aa:	89e1      	ldrh	r1, [r4, #14]
 80068ac:	488b      	ldr	r0, [pc, #556]	; (8006adc <print_settings+0x26c>)
 80068ae:	f000 fa4f 	bl	8006d50 <print>
	print("CH2_GREEN: %d",settings.pwm_ch2_g);
 80068b2:	8a21      	ldrh	r1, [r4, #16]
 80068b4:	488a      	ldr	r0, [pc, #552]	; (8006ae0 <print_settings+0x270>)
 80068b6:	f000 fa4b 	bl	8006d50 <print>
	print("CH2_BLUE: %d",settings.pwm_ch2_b);
 80068ba:	8a61      	ldrh	r1, [r4, #18]
 80068bc:	4889      	ldr	r0, [pc, #548]	; (8006ae4 <print_settings+0x274>)
 80068be:	f000 fa47 	bl	8006d50 <print>
	print("CH3_RED: %d",settings.pwm_ch3_r);
 80068c2:	8aa1      	ldrh	r1, [r4, #20]
 80068c4:	4888      	ldr	r0, [pc, #544]	; (8006ae8 <print_settings+0x278>)
 80068c6:	f000 fa43 	bl	8006d50 <print>
	print("CH3_GREEN: %d",settings.pwm_ch3_g);
 80068ca:	8ae1      	ldrh	r1, [r4, #22]
 80068cc:	4887      	ldr	r0, [pc, #540]	; (8006aec <print_settings+0x27c>)
 80068ce:	f000 fa3f 	bl	8006d50 <print>
	print("CH3_BLUE: %d",settings.pwm_ch3_b);
 80068d2:	8b21      	ldrh	r1, [r4, #24]
 80068d4:	4886      	ldr	r0, [pc, #536]	; (8006af0 <print_settings+0x280>)
 80068d6:	f000 fa3b 	bl	8006d50 <print>
	print("CH3_WHITE: %d",settings.pwm_ch3_w);
 80068da:	8b61      	ldrh	r1, [r4, #26]
 80068dc:	4885      	ldr	r0, [pc, #532]	; (8006af4 <print_settings+0x284>)
 80068de:	f000 fa37 	bl	8006d50 <print>
	print("FX_SELECT: %d",settings.fx_select);
 80068e2:	7f21      	ldrb	r1, [r4, #28]
 80068e4:	4884      	ldr	r0, [pc, #528]	; (8006af8 <print_settings+0x288>)
 80068e6:	f000 fa33 	bl	8006d50 <print>

	print("STRIP1_PATTERN: %d",settings.strip1_pattern);
 80068ea:	7f61      	ldrb	r1, [r4, #29]
 80068ec:	4883      	ldr	r0, [pc, #524]	; (8006afc <print_settings+0x28c>)
 80068ee:	f000 fa2f 	bl	8006d50 <print>
	print("STRIP1_SPEED: %d",settings.strip1_speed);
 80068f2:	7fa1      	ldrb	r1, [r4, #30]
 80068f4:	4882      	ldr	r0, [pc, #520]	; (8006b00 <print_settings+0x290>)
 80068f6:	f000 fa2b 	bl	8006d50 <print>
	print("STRIP1_SIZE: %d",settings.strip1_size);
 80068fa:	7fe1      	ldrb	r1, [r4, #31]
 80068fc:	4881      	ldr	r0, [pc, #516]	; (8006b04 <print_settings+0x294>)
 80068fe:	f000 fa27 	bl	8006d50 <print>
	print("STRIP1_COMPLEX: %d",settings.strip1_complexity);
 8006902:	f894 1020 	ldrb.w	r1, [r4, #32]
 8006906:	4880      	ldr	r0, [pc, #512]	; (8006b08 <print_settings+0x298>)
 8006908:	f000 fa22 	bl	8006d50 <print>
	print("STRIP1_V1: %d",settings.strip1_v1);
 800690c:	f894 1021 	ldrb.w	r1, [r4, #33]	; 0x21
 8006910:	487e      	ldr	r0, [pc, #504]	; (8006b0c <print_settings+0x29c>)
 8006912:	f000 fa1d 	bl	8006d50 <print>
	print("STRIP1_V2: %d",settings.strip1_v2);
 8006916:	f894 1022 	ldrb.w	r1, [r4, #34]	; 0x22
 800691a:	487d      	ldr	r0, [pc, #500]	; (8006b10 <print_settings+0x2a0>)
 800691c:	f000 fa18 	bl	8006d50 <print>
	print("STRIP1_V3: %d",settings.strip1_v3);
 8006920:	f894 1023 	ldrb.w	r1, [r4, #35]	; 0x23
 8006924:	487b      	ldr	r0, [pc, #492]	; (8006b14 <print_settings+0x2a4>)
 8006926:	f000 fa13 	bl	8006d50 <print>

	print("STRIP2_PATTERN: %d",settings.strip2_pattern);
 800692a:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
 800692e:	487a      	ldr	r0, [pc, #488]	; (8006b18 <print_settings+0x2a8>)
 8006930:	f000 fa0e 	bl	8006d50 <print>
	print("STRIP2_SPEED: %d",settings.strip2_speed);
 8006934:	f894 1025 	ldrb.w	r1, [r4, #37]	; 0x25
 8006938:	4878      	ldr	r0, [pc, #480]	; (8006b1c <print_settings+0x2ac>)
 800693a:	f000 fa09 	bl	8006d50 <print>
	print("STRIP2_SIZE: %d",settings.strip2_size);
 800693e:	f894 1026 	ldrb.w	r1, [r4, #38]	; 0x26
 8006942:	4877      	ldr	r0, [pc, #476]	; (8006b20 <print_settings+0x2b0>)
 8006944:	f000 fa04 	bl	8006d50 <print>
	print("STRIP2_COMPLEX: %d",settings.strip2_complexity);
 8006948:	f894 1027 	ldrb.w	r1, [r4, #39]	; 0x27
 800694c:	4875      	ldr	r0, [pc, #468]	; (8006b24 <print_settings+0x2b4>)
 800694e:	f000 f9ff 	bl	8006d50 <print>
	print("STRIP2_V1: %d",settings.strip2_v1);
 8006952:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 8006956:	4874      	ldr	r0, [pc, #464]	; (8006b28 <print_settings+0x2b8>)
 8006958:	f000 f9fa 	bl	8006d50 <print>
	print("STRIP2_V2: %d",settings.strip2_v2);
 800695c:	f894 1029 	ldrb.w	r1, [r4, #41]	; 0x29
 8006960:	4872      	ldr	r0, [pc, #456]	; (8006b2c <print_settings+0x2bc>)
 8006962:	f000 f9f5 	bl	8006d50 <print>
	print("STRIP2_V3: %d",settings.strip2_v3);
 8006966:	f894 102a 	ldrb.w	r1, [r4, #42]	; 0x2a
 800696a:	4871      	ldr	r0, [pc, #452]	; (8006b30 <print_settings+0x2c0>)
 800696c:	f000 f9f0 	bl	8006d50 <print>
	print("");
 8006970:	4628      	mov	r0, r5
 8006972:	f000 f9ed 	bl	8006d50 <print>
	print("Settings");
 8006976:	486f      	ldr	r0, [pc, #444]	; (8006b34 <print_settings+0x2c4>)
 8006978:	f000 f9ea 	bl	8006d50 <print>
	print("-------");
 800697c:	4630      	mov	r0, r6
 800697e:	f000 f9e7 	bl	8006d50 <print>
	//FX Multiplier
	print("FX Multiplier: %d",settings.fx_multiplier);
 8006982:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 8006986:	486c      	ldr	r0, [pc, #432]	; (8006b38 <print_settings+0x2c8>)
 8006988:	f000 f9e2 	bl	8006d50 <print>
	//Strips
	print("Strip 1 Length: %d",settings.strip1_length);
 800698c:	8e61      	ldrh	r1, [r4, #50]	; 0x32
 800698e:	486b      	ldr	r0, [pc, #428]	; (8006b3c <print_settings+0x2cc>)
 8006990:	f000 f9de 	bl	8006d50 <print>
	print("Strip 2 Length: %d",settings.strip2_length);
 8006994:	8ea1      	ldrh	r1, [r4, #52]	; 0x34
 8006996:	486a      	ldr	r0, [pc, #424]	; (8006b40 <print_settings+0x2d0>)
 8006998:	f000 f9da 	bl	8006d50 <print>

	print("UART Mode Serial: %d",settings.UART_Mode_UART);
 800699c:	f894 1036 	ldrb.w	r1, [r4, #54]	; 0x36
 80069a0:	4868      	ldr	r0, [pc, #416]	; (8006b44 <print_settings+0x2d4>)
 80069a2:	f000 f9d5 	bl	8006d50 <print>
	print("UART Mode USB: %d",settings.UART_Mode_USB);
 80069a6:	f894 1037 	ldrb.w	r1, [r4, #55]	; 0x37
 80069aa:	4867      	ldr	r0, [pc, #412]	; (8006b48 <print_settings+0x2d8>)
 80069ac:	f000 f9d0 	bl	8006d50 <print>
	print("");
 80069b0:	4628      	mov	r0, r5
 80069b2:	f000 f9cd 	bl	8006d50 <print>
	//Triggers
	print("Triggers");
 80069b6:	4865      	ldr	r0, [pc, #404]	; (8006b4c <print_settings+0x2dc>)
 80069b8:	f000 f9ca 	bl	8006d50 <print>
	print("--------");
 80069bc:	4864      	ldr	r0, [pc, #400]	; (8006b50 <print_settings+0x2e0>)
 80069be:	f000 f9c7 	bl	8006d50 <print>
	print("Trigger A0 Mode",settings.trigger_mode_A0);
 80069c2:	f894 1038 	ldrb.w	r1, [r4, #56]	; 0x38
 80069c6:	4863      	ldr	r0, [pc, #396]	; (8006b54 <print_settings+0x2e4>)
 80069c8:	f000 f9c2 	bl	8006d50 <print>
	print("Trigger A0 Reg: %d",settings.trigger_reg_A0);
 80069cc:	f894 1039 	ldrb.w	r1, [r4, #57]	; 0x39
 80069d0:	4861      	ldr	r0, [pc, #388]	; (8006b58 <print_settings+0x2e8>)
 80069d2:	f000 f9bd 	bl	8006d50 <print>
	print("Trigger A0 Reg Low->Hi: %d",settings.trigger_reg_lohi_A0);
 80069d6:	f894 103a 	ldrb.w	r1, [r4, #58]	; 0x3a
 80069da:	4860      	ldr	r0, [pc, #384]	; (8006b5c <print_settings+0x2ec>)
 80069dc:	f000 f9b8 	bl	8006d50 <print>
	print("Trigger A0 Val Low->Hi: %d",settings.trigger_val_lohi_A0);
 80069e0:	f894 103b 	ldrb.w	r1, [r4, #59]	; 0x3b
 80069e4:	485e      	ldr	r0, [pc, #376]	; (8006b60 <print_settings+0x2f0>)
 80069e6:	f000 f9b3 	bl	8006d50 <print>
	print("Trigger A0 Reg Hi->Low: %d",settings.trigger_reg_hilo_A0);
 80069ea:	f894 103c 	ldrb.w	r1, [r4, #60]	; 0x3c
 80069ee:	485d      	ldr	r0, [pc, #372]	; (8006b64 <print_settings+0x2f4>)
 80069f0:	f000 f9ae 	bl	8006d50 <print>
	print("Trigger A0 Val Hi-Low: %d",settings.trigger_val_hilo_A0);
 80069f4:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 80069f8:	485b      	ldr	r0, [pc, #364]	; (8006b68 <print_settings+0x2f8>)
 80069fa:	f000 f9a9 	bl	8006d50 <print>
	print("Trigger A0 Level: %d",settings.trigger_level_A0);
 80069fe:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
 8006a02:	485a      	ldr	r0, [pc, #360]	; (8006b6c <print_settings+0x2fc>)
 8006a04:	f000 f9a4 	bl	8006d50 <print>

	print("Trigger A1 Mode",settings.trigger_mode_A1);
 8006a08:	f894 103f 	ldrb.w	r1, [r4, #63]	; 0x3f
 8006a0c:	4858      	ldr	r0, [pc, #352]	; (8006b70 <print_settings+0x300>)
 8006a0e:	f000 f99f 	bl	8006d50 <print>
	print("Trigger A1 Reg: %d",settings.trigger_reg_A1);
 8006a12:	f894 1040 	ldrb.w	r1, [r4, #64]	; 0x40
 8006a16:	4857      	ldr	r0, [pc, #348]	; (8006b74 <print_settings+0x304>)
 8006a18:	f000 f99a 	bl	8006d50 <print>
	print("Trigger A1 Reg Low->Hi: %d",settings.trigger_reg_lohi_A1);
 8006a1c:	f894 1041 	ldrb.w	r1, [r4, #65]	; 0x41
 8006a20:	4855      	ldr	r0, [pc, #340]	; (8006b78 <print_settings+0x308>)
 8006a22:	f000 f995 	bl	8006d50 <print>
	print("Trigger A1 Val Low->Hi: %d",settings.trigger_val_lohi_A1);
 8006a26:	f894 1042 	ldrb.w	r1, [r4, #66]	; 0x42
 8006a2a:	4854      	ldr	r0, [pc, #336]	; (8006b7c <print_settings+0x30c>)
 8006a2c:	f000 f990 	bl	8006d50 <print>
	print("Trigger A1 Reg Hi->Low: %d",settings.trigger_reg_hilo_A1);
 8006a30:	f894 1043 	ldrb.w	r1, [r4, #67]	; 0x43
 8006a34:	4852      	ldr	r0, [pc, #328]	; (8006b80 <print_settings+0x310>)
 8006a36:	f000 f98b 	bl	8006d50 <print>
	print("Trigger A1 Val Hi-Low: %d",settings.trigger_val_hilo_A1);
 8006a3a:	f894 1044 	ldrb.w	r1, [r4, #68]	; 0x44
 8006a3e:	4851      	ldr	r0, [pc, #324]	; (8006b84 <print_settings+0x314>)
 8006a40:	f000 f986 	bl	8006d50 <print>
	print("Trigger A1 Level: %d",settings.trigger_level_A1);
 8006a44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006a48:	484f      	ldr	r0, [pc, #316]	; (8006b88 <print_settings+0x318>)
 8006a4a:	f000 f981 	bl	8006d50 <print>
	print("");
 8006a4e:	4628      	mov	r0, r5
 8006a50:	f000 f97e 	bl	8006d50 <print>
    //Calibration
	print("Calibration");
 8006a54:	484d      	ldr	r0, [pc, #308]	; (8006b8c <print_settings+0x31c>)
 8006a56:	f000 f97b 	bl	8006d50 <print>
	print("-----------");
 8006a5a:	484d      	ldr	r0, [pc, #308]	; (8006b90 <print_settings+0x320>)
 8006a5c:	f000 f978 	bl	8006d50 <print>
	print("Offset Red: %d",settings.offset_red);
 8006a60:	f9b4 1046 	ldrsh.w	r1, [r4, #70]	; 0x46
 8006a64:	484b      	ldr	r0, [pc, #300]	; (8006b94 <print_settings+0x324>)
 8006a66:	f000 f973 	bl	8006d50 <print>
	print("Gain Red: %d",settings.gain_red);
 8006a6a:	f9b4 1048 	ldrsh.w	r1, [r4, #72]	; 0x48
 8006a6e:	484a      	ldr	r0, [pc, #296]	; (8006b98 <print_settings+0x328>)
 8006a70:	f000 f96e 	bl	8006d50 <print>
	print("Gamma Red: %d",settings.gamma_red);
 8006a74:	f9b4 104a 	ldrsh.w	r1, [r4, #74]	; 0x4a
 8006a78:	4848      	ldr	r0, [pc, #288]	; (8006b9c <print_settings+0x32c>)
 8006a7a:	f000 f969 	bl	8006d50 <print>
	print("Offset Green: %d",settings.offset_green);
 8006a7e:	f9b4 104c 	ldrsh.w	r1, [r4, #76]	; 0x4c
 8006a82:	4847      	ldr	r0, [pc, #284]	; (8006ba0 <print_settings+0x330>)
 8006a84:	f000 f964 	bl	8006d50 <print>
	print("Gain Green: %d",settings.gain_green);
 8006a88:	f9b4 104e 	ldrsh.w	r1, [r4, #78]	; 0x4e
 8006a8c:	4845      	ldr	r0, [pc, #276]	; (8006ba4 <print_settings+0x334>)
 8006a8e:	f000 f95f 	bl	8006d50 <print>
	print("Gamma Green: %d",settings.gamma_green);
 8006a92:	f9b4 1050 	ldrsh.w	r1, [r4, #80]	; 0x50
 8006a96:	4844      	ldr	r0, [pc, #272]	; (8006ba8 <print_settings+0x338>)
 8006a98:	f000 f95a 	bl	8006d50 <print>
	print("Offset Blue: %d",settings.offset_blue);
 8006a9c:	f9b4 1052 	ldrsh.w	r1, [r4, #82]	; 0x52
 8006aa0:	4842      	ldr	r0, [pc, #264]	; (8006bac <print_settings+0x33c>)
 8006aa2:	f000 f955 	bl	8006d50 <print>
	print("Gain Blue: %d",settings.gain_blue);
 8006aa6:	f9b4 1054 	ldrsh.w	r1, [r4, #84]	; 0x54
 8006aaa:	4841      	ldr	r0, [pc, #260]	; (8006bb0 <print_settings+0x340>)
 8006aac:	f000 f950 	bl	8006d50 <print>
	print("Gamma Blue: %d",settings.gamma_blue);
 8006ab0:	f9b4 1056 	ldrsh.w	r1, [r4, #86]	; 0x56
 8006ab4:	483f      	ldr	r0, [pc, #252]	; (8006bb4 <print_settings+0x344>)
 8006ab6:	f000 f94b 	bl	8006d50 <print>
}
 8006aba:	bd70      	pop	{r4, r5, r6, pc}
 8006abc:	0800c0cc 	.word	0x0800c0cc
 8006ac0:	0800b84c 	.word	0x0800b84c
 8006ac4:	0800bd00 	.word	0x0800bd00
 8006ac8:	20000730 	.word	0x20000730
 8006acc:	0800b858 	.word	0x0800b858
 8006ad0:	0800b868 	.word	0x0800b868
 8006ad4:	0800b874 	.word	0x0800b874
 8006ad8:	0800b884 	.word	0x0800b884
 8006adc:	0800b894 	.word	0x0800b894
 8006ae0:	0800b8a0 	.word	0x0800b8a0
 8006ae4:	0800b8b0 	.word	0x0800b8b0
 8006ae8:	0800b8c0 	.word	0x0800b8c0
 8006aec:	0800b8cc 	.word	0x0800b8cc
 8006af0:	0800b8dc 	.word	0x0800b8dc
 8006af4:	0800b8ec 	.word	0x0800b8ec
 8006af8:	0800b8fc 	.word	0x0800b8fc
 8006afc:	0800b90c 	.word	0x0800b90c
 8006b00:	0800b920 	.word	0x0800b920
 8006b04:	0800b934 	.word	0x0800b934
 8006b08:	0800b944 	.word	0x0800b944
 8006b0c:	0800b958 	.word	0x0800b958
 8006b10:	0800b968 	.word	0x0800b968
 8006b14:	0800b978 	.word	0x0800b978
 8006b18:	0800b988 	.word	0x0800b988
 8006b1c:	0800b99c 	.word	0x0800b99c
 8006b20:	0800b9b0 	.word	0x0800b9b0
 8006b24:	0800b9c0 	.word	0x0800b9c0
 8006b28:	0800b9d4 	.word	0x0800b9d4
 8006b2c:	0800b9e4 	.word	0x0800b9e4
 8006b30:	0800b9f4 	.word	0x0800b9f4
 8006b34:	0800ba04 	.word	0x0800ba04
 8006b38:	0800ba10 	.word	0x0800ba10
 8006b3c:	0800ba24 	.word	0x0800ba24
 8006b40:	0800ba38 	.word	0x0800ba38
 8006b44:	0800ba4c 	.word	0x0800ba4c
 8006b48:	0800ba64 	.word	0x0800ba64
 8006b4c:	0800ba78 	.word	0x0800ba78
 8006b50:	0800ba84 	.word	0x0800ba84
 8006b54:	0800ba90 	.word	0x0800ba90
 8006b58:	0800baa0 	.word	0x0800baa0
 8006b5c:	0800bab4 	.word	0x0800bab4
 8006b60:	0800bad0 	.word	0x0800bad0
 8006b64:	0800baec 	.word	0x0800baec
 8006b68:	0800bb08 	.word	0x0800bb08
 8006b6c:	0800bb24 	.word	0x0800bb24
 8006b70:	0800bb3c 	.word	0x0800bb3c
 8006b74:	0800bb4c 	.word	0x0800bb4c
 8006b78:	0800bb60 	.word	0x0800bb60
 8006b7c:	0800bb7c 	.word	0x0800bb7c
 8006b80:	0800bb98 	.word	0x0800bb98
 8006b84:	0800bbb4 	.word	0x0800bbb4
 8006b88:	0800bbd0 	.word	0x0800bbd0
 8006b8c:	0800bbe8 	.word	0x0800bbe8
 8006b90:	0800bcfc 	.word	0x0800bcfc
 8006b94:	0800bbf4 	.word	0x0800bbf4
 8006b98:	0800bc04 	.word	0x0800bc04
 8006b9c:	0800bc14 	.word	0x0800bc14
 8006ba0:	0800bc24 	.word	0x0800bc24
 8006ba4:	0800bc38 	.word	0x0800bc38
 8006ba8:	0800bc48 	.word	0x0800bc48
 8006bac:	0800bc58 	.word	0x0800bc58
 8006bb0:	0800bc68 	.word	0x0800bc68
 8006bb4:	0800bc78 	.word	0x0800bc78

08006bb8 <cmd_buf_add_char>:
}

/* functions */
static void cmd_buf_add_char(char c)
{
    if ((unsigned int)cmd_buf_idx < sizeof(cmd_buf))
 8006bb8:	4b04      	ldr	r3, [pc, #16]	; (8006bcc <cmd_buf_add_char+0x14>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	2b3f      	cmp	r3, #63	; 0x3f
 8006bbe:	d804      	bhi.n	8006bca <cmd_buf_add_char+0x12>
    {
        cmd_buf[cmd_buf_idx++] = c;
 8006bc0:	1c59      	adds	r1, r3, #1
 8006bc2:	4a02      	ldr	r2, [pc, #8]	; (8006bcc <cmd_buf_add_char+0x14>)
 8006bc4:	6011      	str	r1, [r2, #0]
 8006bc6:	4a02      	ldr	r2, [pc, #8]	; (8006bd0 <cmd_buf_add_char+0x18>)
 8006bc8:	54d0      	strb	r0, [r2, r3]
    }
}
 8006bca:	4770      	bx	lr
 8006bcc:	200002f8 	.word	0x200002f8
 8006bd0:	200002b8 	.word	0x200002b8

08006bd4 <cmd_buf_remove_char>:

static void cmd_buf_remove_char(void)
{
    if (cmd_buf_idx > 0)
 8006bd4:	4b05      	ldr	r3, [pc, #20]	; (8006bec <cmd_buf_remove_char+0x18>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	dd05      	ble.n	8006be8 <cmd_buf_remove_char+0x14>
    {
        cmd_buf[--cmd_buf_idx] = 0;
 8006bdc:	3b01      	subs	r3, #1
 8006bde:	4a03      	ldr	r2, [pc, #12]	; (8006bec <cmd_buf_remove_char+0x18>)
 8006be0:	6013      	str	r3, [r2, #0]
 8006be2:	4a03      	ldr	r2, [pc, #12]	; (8006bf0 <cmd_buf_remove_char+0x1c>)
 8006be4:	2100      	movs	r1, #0
 8006be6:	54d1      	strb	r1, [r2, r3]
    }
}
 8006be8:	4770      	bx	lr
 8006bea:	bf00      	nop
 8006bec:	200002f8 	.word	0x200002f8
 8006bf0:	200002b8 	.word	0x200002b8

08006bf4 <save_command_to_command_history>:
	
	return arg_num - 1;
}

static void save_command_to_command_history(void)
{
 8006bf4:	b538      	push	{r3, r4, r5, lr}
    strncpy(cmd_hist[cmd_hist_put_idx], cmd_buf, sizeof(cmd_buf));
 8006bf6:	4d0a      	ldr	r5, [pc, #40]	; (8006c20 <save_command_to_command_history+0x2c>)
 8006bf8:	682c      	ldr	r4, [r5, #0]
 8006bfa:	2240      	movs	r2, #64	; 0x40
 8006bfc:	4909      	ldr	r1, [pc, #36]	; (8006c24 <save_command_to_command_history+0x30>)
 8006bfe:	480a      	ldr	r0, [pc, #40]	; (8006c28 <save_command_to_command_history+0x34>)
 8006c00:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 8006c04:	f001 ff06 	bl	8008a14 <strncpy>
    cmd_hist_put_idx++;
 8006c08:	3401      	adds	r4, #1
 8006c0a:	602c      	str	r4, [r5, #0]
    if (cmd_hist_put_idx >= SHELL_CMD_HISTORY_LEN)
 8006c0c:	2c07      	cmp	r4, #7
 8006c0e:	dd01      	ble.n	8006c14 <save_command_to_command_history+0x20>
    {
        cmd_hist_put_idx = 0;
 8006c10:	2200      	movs	r2, #0
 8006c12:	602a      	str	r2, [r5, #0]
    }
    cmd_hist_get_idx = cmd_hist_put_idx;
 8006c14:	4b02      	ldr	r3, [pc, #8]	; (8006c20 <save_command_to_command_history+0x2c>)
 8006c16:	681a      	ldr	r2, [r3, #0]
 8006c18:	4b04      	ldr	r3, [pc, #16]	; (8006c2c <save_command_to_command_history+0x38>)
 8006c1a:	601a      	str	r2, [r3, #0]
}
 8006c1c:	bd38      	pop	{r3, r4, r5, pc}
 8006c1e:	bf00      	nop
 8006c20:	20000500 	.word	0x20000500
 8006c24:	200002b8 	.word	0x200002b8
 8006c28:	200002fc 	.word	0x200002fc
 8006c2c:	200004fc 	.word	0x200004fc

08006c30 <parse_shell_cmd>:
{
 8006c30:	b538      	push	{r3, r4, r5, lr}
 8006c32:	460d      	mov	r5, r1
	tokens[arg_num] = strtok(buffer, " ");
 8006c34:	4909      	ldr	r1, [pc, #36]	; (8006c5c <parse_shell_cmd+0x2c>)
 8006c36:	f001 ff03 	bl	8008a40 <strtok>
 8006c3a:	6028      	str	r0, [r5, #0]
	int arg_num = 0;
 8006c3c:	2400      	movs	r4, #0
	while(NULL != tokens[arg_num] && arg_num < (MAX_ARGUMENT_NUM-1))
 8006c3e:	e006      	b.n	8006c4e <parse_shell_cmd+0x1e>
		tokens[++arg_num] = strtok(NULL, " ");
 8006c40:	3401      	adds	r4, #1
 8006c42:	4906      	ldr	r1, [pc, #24]	; (8006c5c <parse_shell_cmd+0x2c>)
 8006c44:	2000      	movs	r0, #0
 8006c46:	f001 fefb 	bl	8008a40 <strtok>
 8006c4a:	f845 0024 	str.w	r0, [r5, r4, lsl #2]
	while(NULL != tokens[arg_num] && arg_num < (MAX_ARGUMENT_NUM-1))
 8006c4e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8006c52:	b10b      	cbz	r3, 8006c58 <parse_shell_cmd+0x28>
 8006c54:	2c06      	cmp	r4, #6
 8006c56:	ddf3      	ble.n	8006c40 <parse_shell_cmd+0x10>
}
 8006c58:	1e60      	subs	r0, r4, #1
 8006c5a:	bd38      	pop	{r3, r4, r5, pc}
 8006c5c:	0800b4dc 	.word	0x0800b4dc

08006c60 <cmd_buf_reset>:
{
 8006c60:	b508      	push	{r3, lr}
    cmd_buf_idx = 0;
 8006c62:	2100      	movs	r1, #0
 8006c64:	4b03      	ldr	r3, [pc, #12]	; (8006c74 <cmd_buf_reset+0x14>)
 8006c66:	6019      	str	r1, [r3, #0]
    memset(cmd_buf, 0, sizeof(cmd_buf));
 8006c68:	2240      	movs	r2, #64	; 0x40
 8006c6a:	4803      	ldr	r0, [pc, #12]	; (8006c78 <cmd_buf_reset+0x18>)
 8006c6c:	f001 fdf3 	bl	8008856 <memset>
}
 8006c70:	bd08      	pop	{r3, pc}
 8006c72:	bf00      	nop
 8006c74:	200002f8 	.word	0x200002f8
 8006c78:	200002b8 	.word	0x200002b8

08006c7c <load_command_from_command_history>:

static void load_command_from_command_history(uint8_t dir)
{
 8006c7c:	b510      	push	{r4, lr}
    /* backwards */
    if (0 == dir)
 8006c7e:	b990      	cbnz	r0, 8006ca6 <load_command_from_command_history+0x2a>
    {
        if (0 == cmd_hist_get_idx)
 8006c80:	4b22      	ldr	r3, [pc, #136]	; (8006d0c <load_command_from_command_history+0x90>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	b93b      	cbnz	r3, 8006c96 <load_command_from_command_history+0x1a>
        {
            if (SHELL_CMD_HISTORY_LEN - 1 == cmd_hist_put_idx)
 8006c86:	4b22      	ldr	r3, [pc, #136]	; (8006d10 <load_command_from_command_history+0x94>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	2b07      	cmp	r3, #7
 8006c8c:	d02c      	beq.n	8006ce8 <load_command_from_command_history+0x6c>
            {
                return;
            }
            cmd_hist_get_idx = SHELL_CMD_HISTORY_LEN - 1;
 8006c8e:	4b1f      	ldr	r3, [pc, #124]	; (8006d0c <load_command_from_command_history+0x90>)
 8006c90:	2207      	movs	r2, #7
 8006c92:	601a      	str	r2, [r3, #0]
 8006c94:	e017      	b.n	8006cc6 <load_command_from_command_history+0x4a>
        }
        else
        {
            if (cmd_hist_get_idx - 1 == cmd_hist_put_idx)
 8006c96:	3b01      	subs	r3, #1
 8006c98:	4a1d      	ldr	r2, [pc, #116]	; (8006d10 <load_command_from_command_history+0x94>)
 8006c9a:	6812      	ldr	r2, [r2, #0]
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d023      	beq.n	8006ce8 <load_command_from_command_history+0x6c>
            {
                return;
            }
            cmd_hist_get_idx--;
 8006ca0:	4a1a      	ldr	r2, [pc, #104]	; (8006d0c <load_command_from_command_history+0x90>)
 8006ca2:	6013      	str	r3, [r2, #0]
 8006ca4:	e00f      	b.n	8006cc6 <load_command_from_command_history+0x4a>
        }
    }
    /* forward */
    else
    {
        if (cmd_hist_get_idx == cmd_hist_put_idx)
 8006ca6:	4b19      	ldr	r3, [pc, #100]	; (8006d0c <load_command_from_command_history+0x90>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a19      	ldr	r2, [pc, #100]	; (8006d10 <load_command_from_command_history+0x94>)
 8006cac:	6812      	ldr	r2, [r2, #0]
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d01a      	beq.n	8006ce8 <load_command_from_command_history+0x6c>
        {
            return;
        }
        
        /* Returned home */
        if (SHELL_CMD_HISTORY_LEN - 1 == cmd_hist_get_idx)
 8006cb2:	2b07      	cmp	r3, #7
 8006cb4:	d019      	beq.n	8006cea <load_command_from_command_history+0x6e>
                return;
            }
        }
        else
        {
            if (cmd_hist_get_idx + 1 == cmd_hist_put_idx)
 8006cb6:	1c59      	adds	r1, r3, #1
 8006cb8:	428a      	cmp	r2, r1
 8006cba:	d01d      	beq.n	8006cf8 <load_command_from_command_history+0x7c>
                cmd_buf_reset();
                return;
            }
        }
        
        cmd_hist_get_idx++;
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	4a13      	ldr	r2, [pc, #76]	; (8006d0c <load_command_from_command_history+0x90>)
 8006cc0:	6013      	str	r3, [r2, #0]
        if (SHELL_CMD_HISTORY_LEN == cmd_hist_get_idx)
 8006cc2:	2b08      	cmp	r3, #8
 8006cc4:	d01d      	beq.n	8006d02 <load_command_from_command_history+0x86>
        {
            cmd_hist_get_idx = 0;
        }
    }
    
    cmd_buf_reset();
 8006cc6:	f7ff ffcb 	bl	8006c60 <cmd_buf_reset>
    strncpy(cmd_buf, cmd_hist[cmd_hist_get_idx], sizeof(cmd_buf));
 8006cca:	4b10      	ldr	r3, [pc, #64]	; (8006d0c <load_command_from_command_history+0x90>)
 8006ccc:	6819      	ldr	r1, [r3, #0]
 8006cce:	4c11      	ldr	r4, [pc, #68]	; (8006d14 <load_command_from_command_history+0x98>)
 8006cd0:	2240      	movs	r2, #64	; 0x40
 8006cd2:	4b11      	ldr	r3, [pc, #68]	; (8006d18 <load_command_from_command_history+0x9c>)
 8006cd4:	eb03 1181 	add.w	r1, r3, r1, lsl #6
 8006cd8:	4620      	mov	r0, r4
 8006cda:	f001 fe9b 	bl	8008a14 <strncpy>
    cmd_buf_idx = strlen(cmd_buf);
 8006cde:	4620      	mov	r0, r4
 8006ce0:	f7f9 fa36 	bl	8000150 <strlen>
 8006ce4:	4b0d      	ldr	r3, [pc, #52]	; (8006d1c <load_command_from_command_history+0xa0>)
 8006ce6:	6018      	str	r0, [r3, #0]
}
 8006ce8:	bd10      	pop	{r4, pc}
            if (0 == cmd_hist_put_idx)
 8006cea:	2a00      	cmp	r2, #0
 8006cec:	d1e6      	bne.n	8006cbc <load_command_from_command_history+0x40>
                cmd_hist_get_idx = 0;
 8006cee:	4b07      	ldr	r3, [pc, #28]	; (8006d0c <load_command_from_command_history+0x90>)
 8006cf0:	601a      	str	r2, [r3, #0]
                cmd_buf_reset();
 8006cf2:	f7ff ffb5 	bl	8006c60 <cmd_buf_reset>
                return;
 8006cf6:	e7f7      	b.n	8006ce8 <load_command_from_command_history+0x6c>
                cmd_hist_get_idx++;
 8006cf8:	4b04      	ldr	r3, [pc, #16]	; (8006d0c <load_command_from_command_history+0x90>)
 8006cfa:	6019      	str	r1, [r3, #0]
                cmd_buf_reset();
 8006cfc:	f7ff ffb0 	bl	8006c60 <cmd_buf_reset>
                return;
 8006d00:	e7f2      	b.n	8006ce8 <load_command_from_command_history+0x6c>
            cmd_hist_get_idx = 0;
 8006d02:	4613      	mov	r3, r2
 8006d04:	2200      	movs	r2, #0
 8006d06:	601a      	str	r2, [r3, #0]
 8006d08:	e7dd      	b.n	8006cc6 <load_command_from_command_history+0x4a>
 8006d0a:	bf00      	nop
 8006d0c:	200004fc 	.word	0x200004fc
 8006d10:	20000500 	.word	0x20000500
 8006d14:	200002b8 	.word	0x200002b8
 8006d18:	200002fc 	.word	0x200002fc
 8006d1c:	200002f8 	.word	0x200002f8

08006d20 <uart_receive_byte>:
{
 8006d20:	b510      	push	{r4, lr}
 8006d22:	4604      	mov	r4, r0
	unsigned char data = tracer_getchar();
 8006d24:	f7ff fc9a 	bl	800665c <tracer_getchar>
	if (data == 0)
 8006d28:	b110      	cbz	r0, 8006d30 <uart_receive_byte+0x10>
		*byte = data;
 8006d2a:	7020      	strb	r0, [r4, #0]
		return 1;
 8006d2c:	2001      	movs	r0, #1
}
 8006d2e:	bd10      	pop	{r4, pc}
		*byte = 0;
 8006d30:	7020      	strb	r0, [r4, #0]
		return 0;
 8006d32:	e7fc      	b.n	8006d2e <uart_receive_byte+0xe>

08006d34 <uart_send>:
{
 8006d34:	b508      	push	{r3, lr}
	tracer_puts(bytes,size);
 8006d36:	f7ff fc7f 	bl	8006638 <tracer_puts>
}
 8006d3a:	2001      	movs	r0, #1
 8006d3c:	bd08      	pop	{r3, pc}

08006d3e <send_vt100_key>:

static void send_vt100_key(vt100_key_t key)
{
 8006d3e:	b508      	push	{r3, lr}
    vt100_keycode_t * keycode = vt100_get_keycode(key);
 8006d40:	f000 ffb6 	bl	8007cb0 <vt100_get_keycode>
    if (NULL != keycode)
 8006d44:	b118      	cbz	r0, 8006d4e <send_vt100_key+0x10>
    {
        uart_send( keycode->code, keycode->code_len);
 8006d46:	7a01      	ldrb	r1, [r0, #8]
 8006d48:	6840      	ldr	r0, [r0, #4]
 8006d4a:	f7ff fff3 	bl	8006d34 <uart_send>
    }
}
 8006d4e:	bd08      	pop	{r3, pc}

08006d50 <print>:
{	
 8006d50:	b40f      	push	{r0, r1, r2, r3}
 8006d52:	b530      	push	{r4, r5, lr}
 8006d54:	b083      	sub	sp, #12
 8006d56:	ab06      	add	r3, sp, #24
 8006d58:	f853 2b04 	ldr.w	r2, [r3], #4
    va_start(args, fmt);
 8006d5c:	9301      	str	r3, [sp, #4]
    (void) vsnprintf(dbgMsg, sizeof(dbgMsg)-4, fmt, args);
 8006d5e:	4c0d      	ldr	r4, [pc, #52]	; (8006d94 <print+0x44>)
 8006d60:	217c      	movs	r1, #124	; 0x7c
 8006d62:	4620      	mov	r0, r4
 8006d64:	f001 ff7e 	bl	8008c64 <vsniprintf>
    strcat(dbgMsg, "\r\n");
 8006d68:	4620      	mov	r0, r4
 8006d6a:	f7f9 f9f1 	bl	8000150 <strlen>
 8006d6e:	1822      	adds	r2, r4, r0
 8006d70:	4b09      	ldr	r3, [pc, #36]	; (8006d98 <print+0x48>)
 8006d72:	8819      	ldrh	r1, [r3, #0]
 8006d74:	789b      	ldrb	r3, [r3, #2]
 8006d76:	5221      	strh	r1, [r4, r0]
 8006d78:	7093      	strb	r3, [r2, #2]
    len = strlen(dbgMsg);
 8006d7a:	4620      	mov	r0, r4
 8006d7c:	f7f9 f9e8 	bl	8000150 <strlen>
    (void) uart_send((uint8_t *)dbgMsg, (uint16_t) len);		
 8006d80:	b281      	uxth	r1, r0
 8006d82:	4620      	mov	r0, r4
 8006d84:	f7ff ffd6 	bl	8006d34 <uart_send>
}
 8006d88:	b003      	add	sp, #12
 8006d8a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006d8e:	b004      	add	sp, #16
 8006d90:	4770      	bx	lr
 8006d92:	bf00      	nop
 8006d94:	20000504 	.word	0x20000504
 8006d98:	0800bc9c 	.word	0x0800bc9c

08006d9c <process_shell_cmd>:

static void process_shell_cmd(void)
{
 8006d9c:	b530      	push	{r4, r5, lr}
 8006d9e:	b08b      	sub	sp, #44	; 0x2c
    char * argv[MAX_ARGUMENT_NUM + 1];
	int argc = 0;
	
	if (0 != strlen(cmd_buf))
 8006da0:	4b2c      	ldr	r3, [pc, #176]	; (8006e54 <process_shell_cmd+0xb8>)
 8006da2:	781b      	ldrb	r3, [r3, #0]
 8006da4:	b99b      	cbnz	r3, 8006dce <process_shell_cmd+0x32>
    {
        save_command_to_command_history();
    }
    
    argc = parse_shell_cmd(cmd_buf, argv);
 8006da6:	a901      	add	r1, sp, #4
 8006da8:	482a      	ldr	r0, [pc, #168]	; (8006e54 <process_shell_cmd+0xb8>)
 8006daa:	f7ff ff41 	bl	8006c30 <parse_shell_cmd>
 8006dae:	4605      	mov	r5, r0
    
    if (0 == strncmp(argv[0], "help", SHELL_CMD_BUF_LEN))
 8006db0:	2240      	movs	r2, #64	; 0x40
 8006db2:	4929      	ldr	r1, [pc, #164]	; (8006e58 <process_shell_cmd+0xbc>)
 8006db4:	9801      	ldr	r0, [sp, #4]
 8006db6:	f001 fe1b 	bl	80089f0 <strncmp>
 8006dba:	4604      	mov	r4, r0
 8006dbc:	b150      	cbz	r0, 8006dd4 <process_shell_cmd+0x38>
        for(int i = 0; i < SHELL_CMD_NUM; ++i)
        {
            print(shell_cmd_list[i].cmd);
        }
    }
    if (0 == strncmp(argv[0], "cls", SHELL_CMD_BUF_LEN))
 8006dbe:	2240      	movs	r2, #64	; 0x40
 8006dc0:	4926      	ldr	r1, [pc, #152]	; (8006e5c <process_shell_cmd+0xc0>)
 8006dc2:	9801      	ldr	r0, [sp, #4]
 8006dc4:	f001 fe14 	bl	80089f0 <strncmp>
 8006dc8:	b1a8      	cbz	r0, 8006df6 <process_shell_cmd+0x5a>
        send_vt100_key(VT100_KEY_CLEAR_SCREEN);
        send_vt100_key(VT100_KEY_MOVE_CURSOR_HOME);
    }
    else
    {
        for(int i = 0; i < SHELL_CMD_NUM; ++i)
 8006dca:	2400      	movs	r4, #0
 8006dcc:	e01e      	b.n	8006e0c <process_shell_cmd+0x70>
        save_command_to_command_history();
 8006dce:	f7ff ff11 	bl	8006bf4 <save_command_to_command_history>
 8006dd2:	e7e8      	b.n	8006da6 <process_shell_cmd+0xa>
        print("");
 8006dd4:	4822      	ldr	r0, [pc, #136]	; (8006e60 <process_shell_cmd+0xc4>)
 8006dd6:	f7ff ffbb 	bl	8006d50 <print>
        for(int i = 0; i < SHELL_CMD_NUM; ++i)
 8006dda:	e007      	b.n	8006dec <process_shell_cmd+0x50>
            print(shell_cmd_list[i].cmd);
 8006ddc:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8006de0:	0093      	lsls	r3, r2, #2
 8006de2:	4a20      	ldr	r2, [pc, #128]	; (8006e64 <process_shell_cmd+0xc8>)
 8006de4:	58d0      	ldr	r0, [r2, r3]
 8006de6:	f7ff ffb3 	bl	8006d50 <print>
        for(int i = 0; i < SHELL_CMD_NUM; ++i)
 8006dea:	3401      	adds	r4, #1
 8006dec:	4b1e      	ldr	r3, [pc, #120]	; (8006e68 <process_shell_cmd+0xcc>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	42a3      	cmp	r3, r4
 8006df2:	dcf3      	bgt.n	8006ddc <process_shell_cmd+0x40>
 8006df4:	e7e3      	b.n	8006dbe <process_shell_cmd+0x22>
        send_vt100_key(VT100_KEY_CLEAR_SCREEN);
 8006df6:	200d      	movs	r0, #13
 8006df8:	f7ff ffa1 	bl	8006d3e <send_vt100_key>
        send_vt100_key(VT100_KEY_MOVE_CURSOR_HOME);
 8006dfc:	200e      	movs	r0, #14
 8006dfe:	f7ff ff9e 	bl	8006d3e <send_vt100_key>
                }
            }
        }
    }
    
    cmd_buf_reset();
 8006e02:	f7ff ff2d 	bl	8006c60 <cmd_buf_reset>
}
 8006e06:	b00b      	add	sp, #44	; 0x2c
 8006e08:	bd30      	pop	{r4, r5, pc}
        for(int i = 0; i < SHELL_CMD_NUM; ++i)
 8006e0a:	3401      	adds	r4, #1
 8006e0c:	4b16      	ldr	r3, [pc, #88]	; (8006e68 <process_shell_cmd+0xcc>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	42a3      	cmp	r3, r4
 8006e12:	ddf6      	ble.n	8006e02 <process_shell_cmd+0x66>
            if(0 == strncmp(argv[0], shell_cmd_list[i].cmd, SHELL_CMD_BUF_LEN))
 8006e14:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8006e18:	0093      	lsls	r3, r2, #2
 8006e1a:	2240      	movs	r2, #64	; 0x40
 8006e1c:	4911      	ldr	r1, [pc, #68]	; (8006e64 <process_shell_cmd+0xc8>)
 8006e1e:	58c9      	ldr	r1, [r1, r3]
 8006e20:	9801      	ldr	r0, [sp, #4]
 8006e22:	f001 fde5 	bl	80089f0 <strncmp>
 8006e26:	2800      	cmp	r0, #0
 8006e28:	d1ef      	bne.n	8006e0a <process_shell_cmd+0x6e>
                if(0 == shell_cmd_list[i].handler(argc, argv))
 8006e2a:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8006e2e:	009a      	lsls	r2, r3, #2
 8006e30:	4b0c      	ldr	r3, [pc, #48]	; (8006e64 <process_shell_cmd+0xc8>)
 8006e32:	4413      	add	r3, r2
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	a901      	add	r1, sp, #4
 8006e38:	4628      	mov	r0, r5
 8006e3a:	4798      	blx	r3
 8006e3c:	2800      	cmp	r0, #0
 8006e3e:	d1e4      	bne.n	8006e0a <process_shell_cmd+0x6e>
                    print(shell_cmd_list[i].desc);
 8006e40:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8006e44:	009a      	lsls	r2, r3, #2
 8006e46:	4b07      	ldr	r3, [pc, #28]	; (8006e64 <process_shell_cmd+0xc8>)
 8006e48:	4413      	add	r3, r2
 8006e4a:	6858      	ldr	r0, [r3, #4]
 8006e4c:	f7ff ff80 	bl	8006d50 <print>
 8006e50:	e7db      	b.n	8006e0a <process_shell_cmd+0x6e>
 8006e52:	bf00      	nop
 8006e54:	200002b8 	.word	0x200002b8
 8006e58:	0800bca0 	.word	0x0800bca0
 8006e5c:	0800bca8 	.word	0x0800bca8
 8006e60:	0800c0cc 	.word	0x0800c0cc
 8006e64:	0800bd68 	.word	0x0800bd68
 8006e68:	0800bcb0 	.word	0x0800bcb0

08006e6c <print_no_newline>:
{	
 8006e6c:	b40f      	push	{r0, r1, r2, r3}
 8006e6e:	b510      	push	{r4, lr}
 8006e70:	b082      	sub	sp, #8
 8006e72:	ab04      	add	r3, sp, #16
 8006e74:	f853 2b04 	ldr.w	r2, [r3], #4
    va_start(args, fmt);
 8006e78:	9301      	str	r3, [sp, #4]
    (void) vsnprintf(dbgMsg, sizeof(dbgMsg)-4, fmt, args);
 8006e7a:	4c08      	ldr	r4, [pc, #32]	; (8006e9c <print_no_newline+0x30>)
 8006e7c:	217c      	movs	r1, #124	; 0x7c
 8006e7e:	4620      	mov	r0, r4
 8006e80:	f001 fef0 	bl	8008c64 <vsniprintf>
    (void) uart_send((uint8_t *)dbgMsg, (uint16_t) strlen(dbgMsg));		
 8006e84:	4620      	mov	r0, r4
 8006e86:	f7f9 f963 	bl	8000150 <strlen>
 8006e8a:	b281      	uxth	r1, r0
 8006e8c:	4620      	mov	r0, r4
 8006e8e:	f7ff ff51 	bl	8006d34 <uart_send>
}
 8006e92:	b002      	add	sp, #8
 8006e94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e98:	b004      	add	sp, #16
 8006e9a:	4770      	bx	lr
 8006e9c:	20000504 	.word	0x20000504

08006ea0 <shell_process>:

void shell_process(void)
{
 8006ea0:	b510      	push	{r4, lr}
 8006ea2:	b082      	sub	sp, #8
	char byte;
	const char prompt[] = "DBG>";
 8006ea4:	4b38      	ldr	r3, [pc, #224]	; (8006f88 <shell_process+0xe8>)
 8006ea6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8006eaa:	9000      	str	r0, [sp, #0]
 8006eac:	f88d 1004 	strb.w	r1, [sp, #4]
	
	//Both Ports are set to Serial DMX
	if (UART_mode_SERIAL && UART_mode_USB)
 8006eb0:	4b36      	ldr	r3, [pc, #216]	; (8006f8c <shell_process+0xec>)
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	b16b      	cbz	r3, 8006ed2 <shell_process+0x32>
 8006eb6:	4b36      	ldr	r3, [pc, #216]	; (8006f90 <shell_process+0xf0>)
 8006eb8:	781b      	ldrb	r3, [r3, #0]
 8006eba:	b153      	cbz	r3, 8006ed2 <shell_process+0x32>
            }
            load_command_from_command_history(1);
            print_no_newline(cmd_buf);
        }
	}
}
 8006ebc:	b002      	add	sp, #8
 8006ebe:	bd10      	pop	{r4, pc}
            cmd_buf_add_char(byte);
 8006ec0:	ac02      	add	r4, sp, #8
 8006ec2:	f814 0d01 	ldrb.w	r0, [r4, #-1]!
 8006ec6:	f7ff fe77 	bl	8006bb8 <cmd_buf_add_char>
            uart_send((uint8_t*) &byte, 1);
 8006eca:	2101      	movs	r1, #1
 8006ecc:	4620      	mov	r0, r4
 8006ece:	f7ff ff31 	bl	8006d34 <uart_send>
	while (1 == uart_receive_byte((uint8_t*)&byte))
 8006ed2:	f10d 0007 	add.w	r0, sp, #7
 8006ed6:	f7ff ff23 	bl	8006d20 <uart_receive_byte>
 8006eda:	2801      	cmp	r0, #1
 8006edc:	d1ee      	bne.n	8006ebc <shell_process+0x1c>
        vt100_key_t key = vt100_process_byte(byte);
 8006ede:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8006ee2:	f000 feb5 	bl	8007c50 <vt100_process_byte>
        if (VT100_KEY_PRINTABLE == key)
 8006ee6:	2801      	cmp	r0, #1
 8006ee8:	d0ea      	beq.n	8006ec0 <shell_process+0x20>
        else if (VT100_KEY_ENTER == key)
 8006eea:	2808      	cmp	r0, #8
 8006eec:	d014      	beq.n	8006f18 <shell_process+0x78>
        else if (VT100_KEY_INVALID == key)
 8006eee:	2800      	cmp	r0, #0
 8006ef0:	d0ef      	beq.n	8006ed2 <shell_process+0x32>
        else if (VT100_KEY_BACKSPACE == key)
 8006ef2:	2807      	cmp	r0, #7
 8006ef4:	d01f      	beq.n	8006f36 <shell_process+0x96>
        else if (VT100_KEY_CURSOR_UP == key)
 8006ef6:	2802      	cmp	r0, #2
 8006ef8:	d026      	beq.n	8006f48 <shell_process+0xa8>
        else if (VT100_KEY_CURSOR_DOWN == key)
 8006efa:	2803      	cmp	r0, #3
 8006efc:	d1e9      	bne.n	8006ed2 <shell_process+0x32>
            send_vt100_key(VT100_KEY_CLEAR_ENTIRE_LINE);
 8006efe:	200b      	movs	r0, #11
 8006f00:	f7ff ff1d 	bl	8006d3e <send_vt100_key>
            for (int ii = 0; ii < cmd_buf_idx; ++ii)
 8006f04:	2400      	movs	r4, #0
 8006f06:	4b23      	ldr	r3, [pc, #140]	; (8006f94 <shell_process+0xf4>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	42a3      	cmp	r3, r4
 8006f0c:	dd34      	ble.n	8006f78 <shell_process+0xd8>
                send_vt100_key(VT100_KEY_MOVE_CURSOR_LEFT);
 8006f0e:	200c      	movs	r0, #12
 8006f10:	f7ff ff15 	bl	8006d3e <send_vt100_key>
            for (int ii = 0; ii < cmd_buf_idx; ++ii)
 8006f14:	3401      	adds	r4, #1
 8006f16:	e7f6      	b.n	8006f06 <shell_process+0x66>
			print("");
 8006f18:	481f      	ldr	r0, [pc, #124]	; (8006f98 <shell_process+0xf8>)
 8006f1a:	f7ff ff19 	bl	8006d50 <print>
			process_shell_cmd();
 8006f1e:	f7ff ff3d 	bl	8006d9c <process_shell_cmd>
            uart_send((uint8_t*) &byte, 1);
 8006f22:	2101      	movs	r1, #1
 8006f24:	f10d 0007 	add.w	r0, sp, #7
 8006f28:	f7ff ff04 	bl	8006d34 <uart_send>
			print_no_newline("\n%s", prompt);
 8006f2c:	4669      	mov	r1, sp
 8006f2e:	481b      	ldr	r0, [pc, #108]	; (8006f9c <shell_process+0xfc>)
 8006f30:	f7ff ff9c 	bl	8006e6c <print_no_newline>
 8006f34:	e7cd      	b.n	8006ed2 <shell_process+0x32>
            cmd_buf_remove_char();
 8006f36:	f7ff fe4d 	bl	8006bd4 <cmd_buf_remove_char>
            send_vt100_key(VT100_KEY_BACKSPACE);
 8006f3a:	2007      	movs	r0, #7
 8006f3c:	f7ff feff 	bl	8006d3e <send_vt100_key>
            send_vt100_key(VT100_KEY_CLEAR_EOL);
 8006f40:	200a      	movs	r0, #10
 8006f42:	f7ff fefc 	bl	8006d3e <send_vt100_key>
 8006f46:	e7c4      	b.n	8006ed2 <shell_process+0x32>
            send_vt100_key(VT100_KEY_CLEAR_ENTIRE_LINE);
 8006f48:	200b      	movs	r0, #11
 8006f4a:	f7ff fef8 	bl	8006d3e <send_vt100_key>
            for (unsigned int ii = 0; ii < cmd_buf_idx + sizeof(prompt) - 1; ++ii)
 8006f4e:	2400      	movs	r4, #0
 8006f50:	e003      	b.n	8006f5a <shell_process+0xba>
                send_vt100_key(VT100_KEY_MOVE_CURSOR_LEFT);
 8006f52:	200c      	movs	r0, #12
 8006f54:	f7ff fef3 	bl	8006d3e <send_vt100_key>
            for (unsigned int ii = 0; ii < cmd_buf_idx + sizeof(prompt) - 1; ++ii)
 8006f58:	3401      	adds	r4, #1
 8006f5a:	4b0e      	ldr	r3, [pc, #56]	; (8006f94 <shell_process+0xf4>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	3304      	adds	r3, #4
 8006f60:	42a3      	cmp	r3, r4
 8006f62:	d8f6      	bhi.n	8006f52 <shell_process+0xb2>
			print_no_newline(prompt);
 8006f64:	4668      	mov	r0, sp
 8006f66:	f7ff ff81 	bl	8006e6c <print_no_newline>
            load_command_from_command_history(0);
 8006f6a:	2000      	movs	r0, #0
 8006f6c:	f7ff fe86 	bl	8006c7c <load_command_from_command_history>
            print_no_newline(cmd_buf);
 8006f70:	480b      	ldr	r0, [pc, #44]	; (8006fa0 <shell_process+0x100>)
 8006f72:	f7ff ff7b 	bl	8006e6c <print_no_newline>
 8006f76:	e7ac      	b.n	8006ed2 <shell_process+0x32>
            load_command_from_command_history(1);
 8006f78:	2001      	movs	r0, #1
 8006f7a:	f7ff fe7f 	bl	8006c7c <load_command_from_command_history>
            print_no_newline(cmd_buf);
 8006f7e:	4808      	ldr	r0, [pc, #32]	; (8006fa0 <shell_process+0x100>)
 8006f80:	f7ff ff74 	bl	8006e6c <print_no_newline>
 8006f84:	e7a5      	b.n	8006ed2 <shell_process+0x32>
 8006f86:	bf00      	nop
 8006f88:	0800b774 	.word	0x0800b774
 8006f8c:	200002b0 	.word	0x200002b0
 8006f90:	200002b1 	.word	0x200002b1
 8006f94:	200002f8 	.word	0x200002f8
 8006f98:	0800c0cc 	.word	0x0800c0cc
 8006f9c:	0800bcac 	.word	0x0800bcac
 8006fa0:	200002b8 	.word	0x200002b8

08006fa4 <shell_cmd_settargetfps>:
	print("Current FPS: %.2f",(float)1/(float)frame_ms);
}

static int shell_cmd_settargetfps(int argc, char ** argv)
{
	if (argc == 2)
 8006fa4:	2802      	cmp	r0, #2
 8006fa6:	d001      	beq.n	8006fac <shell_cmd_settargetfps+0x8>
	{
		settings.frame_ms_target =  atoi(argv[1]);
	}
	else
	{
		return 0;
 8006fa8:	2000      	movs	r0, #0
	}
	return 1;
}
 8006faa:	4770      	bx	lr
{
 8006fac:	b508      	push	{r3, lr}
		settings.frame_ms_target =  atoi(argv[1]);
 8006fae:	6848      	ldr	r0, [r1, #4]
 8006fb0:	f001 fbff 	bl	80087b2 <atoi>
 8006fb4:	4b01      	ldr	r3, [pc, #4]	; (8006fbc <shell_cmd_settargetfps+0x18>)
 8006fb6:	62d8      	str	r0, [r3, #44]	; 0x2c
	return 1;
 8006fb8:	2001      	movs	r0, #1
}
 8006fba:	bd08      	pop	{r3, pc}
 8006fbc:	20000730 	.word	0x20000730

08006fc0 <shell_cmd_switchuartmode>:
{
 8006fc0:	b508      	push	{r3, lr}
	if (argc == 2)
 8006fc2:	2802      	cmp	r0, #2
 8006fc4:	d002      	beq.n	8006fcc <shell_cmd_switchuartmode+0xc>
		return 0;
 8006fc6:	2300      	movs	r3, #0
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	bd08      	pop	{r3, pc}
		switch (atoi(argv[1]))
 8006fcc:	6848      	ldr	r0, [r1, #4]
 8006fce:	f001 fbf0 	bl	80087b2 <atoi>
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	b118      	cbz	r0, 8006fde <shell_cmd_switchuartmode+0x1e>
 8006fd6:	2801      	cmp	r0, #1
 8006fd8:	d005      	beq.n	8006fe6 <shell_cmd_switchuartmode+0x26>
	return 1;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	e7f4      	b.n	8006fc8 <shell_cmd_switchuartmode+0x8>
			UART_mode_SERIAL = (uint8_t)UART_MODE_DMX;
 8006fde:	2301      	movs	r3, #1
 8006fe0:	4a03      	ldr	r2, [pc, #12]	; (8006ff0 <shell_cmd_switchuartmode+0x30>)
 8006fe2:	6013      	str	r3, [r2, #0]
			break;
 8006fe4:	e7f0      	b.n	8006fc8 <shell_cmd_switchuartmode+0x8>
			UART_mode_USB = (uint8_t)UART_MODE_DMX;
 8006fe6:	4a03      	ldr	r2, [pc, #12]	; (8006ff4 <shell_cmd_switchuartmode+0x34>)
 8006fe8:	2101      	movs	r1, #1
 8006fea:	6011      	str	r1, [r2, #0]
			break;
 8006fec:	e7ec      	b.n	8006fc8 <shell_cmd_switchuartmode+0x8>
 8006fee:	bf00      	nop
 8006ff0:	200002b0 	.word	0x200002b0
 8006ff4:	200002b1 	.word	0x200002b1

08006ff8 <shell_cmd_setuartmode>:
{
 8006ff8:	b538      	push	{r3, r4, r5, lr}
	if (argc == 2)
 8006ffa:	2802      	cmp	r0, #2
 8006ffc:	d002      	beq.n	8007004 <shell_cmd_setuartmode+0xc>
		return 0;
 8006ffe:	2400      	movs	r4, #0
}
 8007000:	4620      	mov	r0, r4
 8007002:	bd38      	pop	{r3, r4, r5, pc}
 8007004:	460d      	mov	r5, r1
		switch (atoi(argv[1]))
 8007006:	6848      	ldr	r0, [r1, #4]
 8007008:	f001 fbd3 	bl	80087b2 <atoi>
 800700c:	4604      	mov	r4, r0
 800700e:	b118      	cbz	r0, 8007018 <shell_cmd_setuartmode+0x20>
 8007010:	2801      	cmp	r0, #1
 8007012:	d009      	beq.n	8007028 <shell_cmd_setuartmode+0x30>
	return 1;
 8007014:	2401      	movs	r4, #1
 8007016:	e7f3      	b.n	8007000 <shell_cmd_setuartmode+0x8>
			settings.UART_Mode_UART = atoi(argv[2]);
 8007018:	68a8      	ldr	r0, [r5, #8]
 800701a:	f001 fbca 	bl	80087b2 <atoi>
 800701e:	4b06      	ldr	r3, [pc, #24]	; (8007038 <shell_cmd_setuartmode+0x40>)
 8007020:	f883 0036 	strb.w	r0, [r3, #54]	; 0x36
	return 1;
 8007024:	2401      	movs	r4, #1
			break;
 8007026:	e7eb      	b.n	8007000 <shell_cmd_setuartmode+0x8>
			settings.UART_Mode_USB = atoi(argv[2]);
 8007028:	68a8      	ldr	r0, [r5, #8]
 800702a:	f001 fbc2 	bl	80087b2 <atoi>
 800702e:	4b02      	ldr	r3, [pc, #8]	; (8007038 <shell_cmd_setuartmode+0x40>)
 8007030:	f883 0037 	strb.w	r0, [r3, #55]	; 0x37
			break;
 8007034:	e7e4      	b.n	8007000 <shell_cmd_setuartmode+0x8>
 8007036:	bf00      	nop
 8007038:	20000730 	.word	0x20000730

0800703c <shell_cmd_setstriplength>:
{
 800703c:	b538      	push	{r3, r4, r5, lr}
	if (argc == 2)
 800703e:	2802      	cmp	r0, #2
 8007040:	d002      	beq.n	8007048 <shell_cmd_setstriplength+0xc>
		return 0;
 8007042:	2400      	movs	r4, #0
}
 8007044:	4620      	mov	r0, r4
 8007046:	bd38      	pop	{r3, r4, r5, pc}
 8007048:	460d      	mov	r5, r1
		switch (atoi(argv[1]))
 800704a:	6848      	ldr	r0, [r1, #4]
 800704c:	f001 fbb1 	bl	80087b2 <atoi>
 8007050:	4604      	mov	r4, r0
 8007052:	b118      	cbz	r0, 800705c <shell_cmd_setstriplength+0x20>
 8007054:	2801      	cmp	r0, #1
 8007056:	d008      	beq.n	800706a <shell_cmd_setstriplength+0x2e>
	return 1;
 8007058:	2401      	movs	r4, #1
 800705a:	e7f3      	b.n	8007044 <shell_cmd_setstriplength+0x8>
			settings.strip1_length = atoi(argv[2]);
 800705c:	68a8      	ldr	r0, [r5, #8]
 800705e:	f001 fba8 	bl	80087b2 <atoi>
 8007062:	4b05      	ldr	r3, [pc, #20]	; (8007078 <shell_cmd_setstriplength+0x3c>)
 8007064:	8658      	strh	r0, [r3, #50]	; 0x32
	return 1;
 8007066:	2401      	movs	r4, #1
			break;
 8007068:	e7ec      	b.n	8007044 <shell_cmd_setstriplength+0x8>
			settings.strip2_length = atoi(argv[2]);
 800706a:	68a8      	ldr	r0, [r5, #8]
 800706c:	f001 fba1 	bl	80087b2 <atoi>
 8007070:	4b01      	ldr	r3, [pc, #4]	; (8007078 <shell_cmd_setstriplength+0x3c>)
 8007072:	8698      	strh	r0, [r3, #52]	; 0x34
			break;
 8007074:	e7e6      	b.n	8007044 <shell_cmd_setstriplength+0x8>
 8007076:	bf00      	nop
 8007078:	20000730 	.word	0x20000730

0800707c <shell_cmd_settriggerctrl>:
{
 800707c:	b570      	push	{r4, r5, r6, lr}
	if (argc == 5)
 800707e:	2805      	cmp	r0, #5
 8007080:	d002      	beq.n	8007088 <shell_cmd_settriggerctrl+0xc>
		return 0;
 8007082:	2400      	movs	r4, #0
}
 8007084:	4620      	mov	r0, r4
 8007086:	bd70      	pop	{r4, r5, r6, pc}
 8007088:	460d      	mov	r5, r1
		switch (atoi(argv[1]))
 800708a:	6848      	ldr	r0, [r1, #4]
 800708c:	f001 fb91 	bl	80087b2 <atoi>
 8007090:	4604      	mov	r4, r0
 8007092:	b118      	cbz	r0, 800709c <shell_cmd_settriggerctrl+0x20>
 8007094:	2801      	cmp	r0, #1
 8007096:	d018      	beq.n	80070ca <shell_cmd_settriggerctrl+0x4e>
	return 1;
 8007098:	2401      	movs	r4, #1
 800709a:	e7f3      	b.n	8007084 <shell_cmd_settriggerctrl+0x8>
			settings.trigger_reg_hilo_A0 = atoi(argv[2]);
 800709c:	68a8      	ldr	r0, [r5, #8]
 800709e:	f001 fb88 	bl	80087b2 <atoi>
 80070a2:	4c15      	ldr	r4, [pc, #84]	; (80070f8 <shell_cmd_settriggerctrl+0x7c>)
 80070a4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
			settings.trigger_val_hilo_A0 = atoi(argv[3]);
 80070a8:	68e8      	ldr	r0, [r5, #12]
 80070aa:	f001 fb82 	bl	80087b2 <atoi>
 80070ae:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
			settings.trigger_reg_lohi_A0 = atoi(argv[4]);
 80070b2:	6928      	ldr	r0, [r5, #16]
 80070b4:	f001 fb7d 	bl	80087b2 <atoi>
 80070b8:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
			settings.trigger_val_lohi_A0 = atoi(argv[5]);
 80070bc:	6968      	ldr	r0, [r5, #20]
 80070be:	f001 fb78 	bl	80087b2 <atoi>
 80070c2:	f884 003b 	strb.w	r0, [r4, #59]	; 0x3b
	return 1;
 80070c6:	2401      	movs	r4, #1
			break;
 80070c8:	e7dc      	b.n	8007084 <shell_cmd_settriggerctrl+0x8>
			settings.trigger_reg_hilo_A1 = atoi(argv[2]);
 80070ca:	68a8      	ldr	r0, [r5, #8]
 80070cc:	f001 fb71 	bl	80087b2 <atoi>
 80070d0:	4e09      	ldr	r6, [pc, #36]	; (80070f8 <shell_cmd_settriggerctrl+0x7c>)
 80070d2:	f886 0043 	strb.w	r0, [r6, #67]	; 0x43
			settings.trigger_val_hilo_A1 = atoi(argv[3]);
 80070d6:	68e8      	ldr	r0, [r5, #12]
 80070d8:	f001 fb6b 	bl	80087b2 <atoi>
 80070dc:	f886 0044 	strb.w	r0, [r6, #68]	; 0x44
			settings.trigger_reg_lohi_A1 = atoi(argv[4]);
 80070e0:	6928      	ldr	r0, [r5, #16]
 80070e2:	f001 fb66 	bl	80087b2 <atoi>
 80070e6:	f886 0041 	strb.w	r0, [r6, #65]	; 0x41
			settings.trigger_val_lohi_A1 = atoi(argv[5]);
 80070ea:	6968      	ldr	r0, [r5, #20]
 80070ec:	f001 fb61 	bl	80087b2 <atoi>
 80070f0:	f886 0042 	strb.w	r0, [r6, #66]	; 0x42
			break;
 80070f4:	e7c6      	b.n	8007084 <shell_cmd_settriggerctrl+0x8>
 80070f6:	bf00      	nop
 80070f8:	20000730 	.word	0x20000730

080070fc <shell_cmd_settriggerconfig>:
{
 80070fc:	b570      	push	{r4, r5, r6, lr}
	if (argc == 4)
 80070fe:	2804      	cmp	r0, #4
 8007100:	d002      	beq.n	8007108 <shell_cmd_settriggerconfig+0xc>
		return 0;
 8007102:	2400      	movs	r4, #0
}
 8007104:	4620      	mov	r0, r4
 8007106:	bd70      	pop	{r4, r5, r6, pc}
 8007108:	460d      	mov	r5, r1
		switch (atoi(argv[1]))
 800710a:	6848      	ldr	r0, [r1, #4]
 800710c:	f001 fb51 	bl	80087b2 <atoi>
 8007110:	4604      	mov	r4, r0
 8007112:	b118      	cbz	r0, 800711c <shell_cmd_settriggerconfig+0x20>
 8007114:	2801      	cmp	r0, #1
 8007116:	d013      	beq.n	8007140 <shell_cmd_settriggerconfig+0x44>
	return 1;
 8007118:	2401      	movs	r4, #1
 800711a:	e7f3      	b.n	8007104 <shell_cmd_settriggerconfig+0x8>
			settings.trigger_mode_A0 = atoi(argv[2]);
 800711c:	68a8      	ldr	r0, [r5, #8]
 800711e:	f001 fb48 	bl	80087b2 <atoi>
 8007122:	4c10      	ldr	r4, [pc, #64]	; (8007164 <shell_cmd_settriggerconfig+0x68>)
 8007124:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
			settings.trigger_reg_A0 = atoi(argv[3]);
 8007128:	68e8      	ldr	r0, [r5, #12]
 800712a:	f001 fb42 	bl	80087b2 <atoi>
 800712e:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
			settings.trigger_level_A0 = atoi(argv[4]);
 8007132:	6928      	ldr	r0, [r5, #16]
 8007134:	f001 fb3d 	bl	80087b2 <atoi>
 8007138:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
	return 1;
 800713c:	2401      	movs	r4, #1
			break;
 800713e:	e7e1      	b.n	8007104 <shell_cmd_settriggerconfig+0x8>
			settings.trigger_mode_A1 = atoi(argv[2]);
 8007140:	68a8      	ldr	r0, [r5, #8]
 8007142:	f001 fb36 	bl	80087b2 <atoi>
 8007146:	4e07      	ldr	r6, [pc, #28]	; (8007164 <shell_cmd_settriggerconfig+0x68>)
 8007148:	f886 003f 	strb.w	r0, [r6, #63]	; 0x3f
			settings.trigger_reg_A1 = atoi(argv[3]);
 800714c:	68e8      	ldr	r0, [r5, #12]
 800714e:	f001 fb30 	bl	80087b2 <atoi>
 8007152:	f886 0040 	strb.w	r0, [r6, #64]	; 0x40
			settings.trigger_level_A1 = atoi(argv[4]);
 8007156:	6928      	ldr	r0, [r5, #16]
 8007158:	f001 fb2b 	bl	80087b2 <atoi>
 800715c:	f886 0045 	strb.w	r0, [r6, #69]	; 0x45
			break;
 8007160:	e7d0      	b.n	8007104 <shell_cmd_settriggerconfig+0x8>
 8007162:	bf00      	nop
 8007164:	20000730 	.word	0x20000730

08007168 <shell_cmd_setoffset>:
	if (argc == 2)
 8007168:	2802      	cmp	r0, #2
 800716a:	d001      	beq.n	8007170 <shell_cmd_setoffset+0x8>
		return 0;
 800716c:	2000      	movs	r0, #0
}
 800716e:	4770      	bx	lr
{
 8007170:	b510      	push	{r4, lr}
 8007172:	460c      	mov	r4, r1
		switch (atoi(argv[1]))
 8007174:	6848      	ldr	r0, [r1, #4]
 8007176:	f001 fb1c 	bl	80087b2 <atoi>
 800717a:	b148      	cbz	r0, 8007190 <shell_cmd_setoffset+0x28>
 800717c:	2802      	cmp	r0, #2
 800717e:	d00f      	beq.n	80071a0 <shell_cmd_setoffset+0x38>
			settings.offset_green = atoi(argv[2]);
 8007180:	68a0      	ldr	r0, [r4, #8]
 8007182:	f001 fb16 	bl	80087b2 <atoi>
 8007186:	4b0a      	ldr	r3, [pc, #40]	; (80071b0 <shell_cmd_setoffset+0x48>)
 8007188:	f8a3 004c 	strh.w	r0, [r3, #76]	; 0x4c
	return 1;
 800718c:	2001      	movs	r0, #1
			break;
 800718e:	e006      	b.n	800719e <shell_cmd_setoffset+0x36>
			settings.offset_red = atoi(argv[2]);
 8007190:	68a0      	ldr	r0, [r4, #8]
 8007192:	f001 fb0e 	bl	80087b2 <atoi>
 8007196:	4b06      	ldr	r3, [pc, #24]	; (80071b0 <shell_cmd_setoffset+0x48>)
 8007198:	f8a3 0046 	strh.w	r0, [r3, #70]	; 0x46
	return 1;
 800719c:	2001      	movs	r0, #1
}
 800719e:	bd10      	pop	{r4, pc}
			settings.offset_blue = atoi(argv[2]);
 80071a0:	68a0      	ldr	r0, [r4, #8]
 80071a2:	f001 fb06 	bl	80087b2 <atoi>
 80071a6:	4b02      	ldr	r3, [pc, #8]	; (80071b0 <shell_cmd_setoffset+0x48>)
 80071a8:	f8a3 0052 	strh.w	r0, [r3, #82]	; 0x52
	return 1;
 80071ac:	2001      	movs	r0, #1
			break;
 80071ae:	e7f6      	b.n	800719e <shell_cmd_setoffset+0x36>
 80071b0:	20000730 	.word	0x20000730

080071b4 <shell_cmd_setgain>:
	if (argc == 2)
 80071b4:	2802      	cmp	r0, #2
 80071b6:	d001      	beq.n	80071bc <shell_cmd_setgain+0x8>
		return 0;
 80071b8:	2000      	movs	r0, #0
}
 80071ba:	4770      	bx	lr
{
 80071bc:	b510      	push	{r4, lr}
 80071be:	460c      	mov	r4, r1
		switch (atoi(argv[1]))
 80071c0:	6848      	ldr	r0, [r1, #4]
 80071c2:	f001 faf6 	bl	80087b2 <atoi>
 80071c6:	b148      	cbz	r0, 80071dc <shell_cmd_setgain+0x28>
 80071c8:	2802      	cmp	r0, #2
 80071ca:	d00f      	beq.n	80071ec <shell_cmd_setgain+0x38>
			settings.gain_green = atoi(argv[2]);
 80071cc:	68a0      	ldr	r0, [r4, #8]
 80071ce:	f001 faf0 	bl	80087b2 <atoi>
 80071d2:	4b0a      	ldr	r3, [pc, #40]	; (80071fc <shell_cmd_setgain+0x48>)
 80071d4:	f8a3 004e 	strh.w	r0, [r3, #78]	; 0x4e
	return 1;
 80071d8:	2001      	movs	r0, #1
			break;
 80071da:	e006      	b.n	80071ea <shell_cmd_setgain+0x36>
			settings.gain_red = atoi(argv[2]);
 80071dc:	68a0      	ldr	r0, [r4, #8]
 80071de:	f001 fae8 	bl	80087b2 <atoi>
 80071e2:	4b06      	ldr	r3, [pc, #24]	; (80071fc <shell_cmd_setgain+0x48>)
 80071e4:	f8a3 0048 	strh.w	r0, [r3, #72]	; 0x48
	return 1;
 80071e8:	2001      	movs	r0, #1
}
 80071ea:	bd10      	pop	{r4, pc}
			settings.gain_blue = atoi(argv[2]);
 80071ec:	68a0      	ldr	r0, [r4, #8]
 80071ee:	f001 fae0 	bl	80087b2 <atoi>
 80071f2:	4b02      	ldr	r3, [pc, #8]	; (80071fc <shell_cmd_setgain+0x48>)
 80071f4:	f8a3 0054 	strh.w	r0, [r3, #84]	; 0x54
	return 1;
 80071f8:	2001      	movs	r0, #1
			break;
 80071fa:	e7f6      	b.n	80071ea <shell_cmd_setgain+0x36>
 80071fc:	20000730 	.word	0x20000730

08007200 <shell_cmd_currentfps>:
{
 8007200:	b508      	push	{r3, lr}
	print("Current FPS: %.2f",(float)1/(float)frame_ms);
 8007202:	4b08      	ldr	r3, [pc, #32]	; (8007224 <shell_cmd_currentfps+0x24>)
 8007204:	6818      	ldr	r0, [r3, #0]
 8007206:	f7f9 fd45 	bl	8000c94 <__aeabi_ui2f>
 800720a:	4601      	mov	r1, r0
 800720c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8007210:	f7f9 fe4c 	bl	8000eac <__aeabi_fdiv>
 8007214:	f7f9 f908 	bl	8000428 <__aeabi_f2d>
 8007218:	4602      	mov	r2, r0
 800721a:	460b      	mov	r3, r1
 800721c:	4802      	ldr	r0, [pc, #8]	; (8007228 <shell_cmd_currentfps+0x28>)
 800721e:	f7ff fd97 	bl	8006d50 <print>
}
 8007222:	bd08      	pop	{r3, pc}
 8007224:	20000900 	.word	0x20000900
 8007228:	0800bcb4 	.word	0x0800bcb4

0800722c <shell_cmd_setfxmultiplier>:
{
 800722c:	b508      	push	{r3, lr}
	uint8_t val = atoi(argv[1]);
 800722e:	6848      	ldr	r0, [r1, #4]
 8007230:	f001 fabf 	bl	80087b2 <atoi>
 8007234:	b2c0      	uxtb	r0, r0
	if ((val == 4) || (val == 2) || (val == 1))
 8007236:	2804      	cmp	r0, #4
 8007238:	d00b      	beq.n	8007252 <shell_cmd_setfxmultiplier+0x26>
 800723a:	2802      	cmp	r0, #2
 800723c:	d009      	beq.n	8007252 <shell_cmd_setfxmultiplier+0x26>
 800723e:	2801      	cmp	r0, #1
 8007240:	d007      	beq.n	8007252 <shell_cmd_setfxmultiplier+0x26>
		print("Invalid Multiplier");
 8007242:	4806      	ldr	r0, [pc, #24]	; (800725c <shell_cmd_setfxmultiplier+0x30>)
 8007244:	f7ff fd84 	bl	8006d50 <print>
		settings.fx_multiplier = 4;
 8007248:	4b05      	ldr	r3, [pc, #20]	; (8007260 <shell_cmd_setfxmultiplier+0x34>)
 800724a:	2204      	movs	r2, #4
 800724c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8007250:	e002      	b.n	8007258 <shell_cmd_setfxmultiplier+0x2c>
		settings.fx_multiplier = val;
 8007252:	4b03      	ldr	r3, [pc, #12]	; (8007260 <shell_cmd_setfxmultiplier+0x34>)
 8007254:	f883 0030 	strb.w	r0, [r3, #48]	; 0x30
}
 8007258:	2001      	movs	r0, #1
 800725a:	bd08      	pop	{r3, pc}
 800725c:	0800be70 	.word	0x0800be70
 8007260:	20000730 	.word	0x20000730

08007264 <shell_cmd_test>:
	if (argc == 1)
 8007264:	2801      	cmp	r0, #1
 8007266:	d001      	beq.n	800726c <shell_cmd_test+0x8>
	return 0;
 8007268:	2000      	movs	r0, #0
}
 800726a:	4770      	bx	lr
{
 800726c:	b510      	push	{r4, lr}
 800726e:	4604      	mov	r4, r0
		print("Loopback Data: %s",argv[1]);
 8007270:	6849      	ldr	r1, [r1, #4]
 8007272:	4802      	ldr	r0, [pc, #8]	; (800727c <shell_cmd_test+0x18>)
 8007274:	f7ff fd6c 	bl	8006d50 <print>
		return 1;
 8007278:	4620      	mov	r0, r4
}
 800727a:	bd10      	pop	{r4, pc}
 800727c:	0800bea0 	.word	0x0800bea0

08007280 <shell_cmd_dumpadc>:
{
 8007280:	b508      	push	{r3, lr}
	print_adc_data();
 8007282:	f000 fbf1 	bl	8007a68 <print_adc_data>
}
 8007286:	2001      	movs	r0, #1
 8007288:	bd08      	pop	{r3, pc}
	...

0800728c <shell_cmd_storedefaultregs>:
{
 800728c:	b510      	push	{r4, lr}
	settings.max_brightness = get_reg(MAX_BRIGHTNESS);
 800728e:	2000      	movs	r0, #0
 8007290:	f7fd fe0e 	bl	8004eb0 <get_reg>
 8007294:	4c3b      	ldr	r4, [pc, #236]	; (8007384 <shell_cmd_storedefaultregs+0xf8>)
 8007296:	80e0      	strh	r0, [r4, #6]
	settings.pwm_ch1_r = get_reg(CH1_RED);
 8007298:	2001      	movs	r0, #1
 800729a:	f7fd fe09 	bl	8004eb0 <get_reg>
 800729e:	8120      	strh	r0, [r4, #8]
	settings.pwm_ch1_g = get_reg(CH1_GREEN);
 80072a0:	2002      	movs	r0, #2
 80072a2:	f7fd fe05 	bl	8004eb0 <get_reg>
 80072a6:	8160      	strh	r0, [r4, #10]
	settings.pwm_ch1_b = get_reg(CH1_BLUE);
 80072a8:	2003      	movs	r0, #3
 80072aa:	f7fd fe01 	bl	8004eb0 <get_reg>
 80072ae:	81a0      	strh	r0, [r4, #12]
	settings.pwm_ch2_r = get_reg(CH2_RED);
 80072b0:	2004      	movs	r0, #4
 80072b2:	f7fd fdfd 	bl	8004eb0 <get_reg>
 80072b6:	81e0      	strh	r0, [r4, #14]
	settings.pwm_ch2_g = get_reg(CH2_GREEN);
 80072b8:	2005      	movs	r0, #5
 80072ba:	f7fd fdf9 	bl	8004eb0 <get_reg>
 80072be:	8220      	strh	r0, [r4, #16]
	settings.pwm_ch2_b = get_reg(CH2_BLUE);
 80072c0:	2006      	movs	r0, #6
 80072c2:	f7fd fdf5 	bl	8004eb0 <get_reg>
 80072c6:	8260      	strh	r0, [r4, #18]
	settings.pwm_ch3_r = get_reg(CH3_RED);
 80072c8:	2007      	movs	r0, #7
 80072ca:	f7fd fdf1 	bl	8004eb0 <get_reg>
 80072ce:	82a0      	strh	r0, [r4, #20]
	settings.pwm_ch3_g = get_reg(CH3_GREEN);
 80072d0:	2008      	movs	r0, #8
 80072d2:	f7fd fded 	bl	8004eb0 <get_reg>
 80072d6:	82e0      	strh	r0, [r4, #22]
	settings.pwm_ch3_b = get_reg(CH3_BLUE);
 80072d8:	2009      	movs	r0, #9
 80072da:	f7fd fde9 	bl	8004eb0 <get_reg>
 80072de:	8320      	strh	r0, [r4, #24]
	settings.pwm_ch3_w = get_reg(CH3_WHITE);
 80072e0:	200a      	movs	r0, #10
 80072e2:	f7fd fde5 	bl	8004eb0 <get_reg>
 80072e6:	8360      	strh	r0, [r4, #26]
	if (DMX_MODE2 == get_mode())
 80072e8:	f7fd fd94 	bl	8004e14 <get_mode>
 80072ec:	2801      	cmp	r0, #1
 80072ee:	d001      	beq.n	80072f4 <shell_cmd_storedefaultregs+0x68>
}
 80072f0:	2001      	movs	r0, #1
 80072f2:	bd10      	pop	{r4, pc}
		settings.fx_select = get_reg(FX_SELECT);
 80072f4:	200b      	movs	r0, #11
 80072f6:	f7fd fddb 	bl	8004eb0 <get_reg>
 80072fa:	7720      	strb	r0, [r4, #28]
		settings.strip1_pattern = get_reg(STRIP1_PATTERN);
 80072fc:	200c      	movs	r0, #12
 80072fe:	f7fd fdd7 	bl	8004eb0 <get_reg>
 8007302:	7760      	strb	r0, [r4, #29]
		settings.strip1_speed = get_reg(STRIP1_SPEED);
 8007304:	200d      	movs	r0, #13
 8007306:	f7fd fdd3 	bl	8004eb0 <get_reg>
 800730a:	77a0      	strb	r0, [r4, #30]
		settings.strip1_size = get_reg(STRIP1_SIZE);
 800730c:	200e      	movs	r0, #14
 800730e:	f7fd fdcf 	bl	8004eb0 <get_reg>
 8007312:	77e0      	strb	r0, [r4, #31]
		settings.strip1_complexity = get_reg(STRIP1_COMPLEXITY);
 8007314:	200f      	movs	r0, #15
 8007316:	f7fd fdcb 	bl	8004eb0 <get_reg>
 800731a:	f884 0020 	strb.w	r0, [r4, #32]
		settings.strip1_v1 = get_reg(STRIP1_V1);
 800731e:	2010      	movs	r0, #16
 8007320:	f7fd fdc6 	bl	8004eb0 <get_reg>
 8007324:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
		settings.strip1_v2 = get_reg(STRIP1_V2);
 8007328:	2011      	movs	r0, #17
 800732a:	f7fd fdc1 	bl	8004eb0 <get_reg>
 800732e:	f884 0022 	strb.w	r0, [r4, #34]	; 0x22
		settings.strip1_v3 = get_reg(STRIP1_V3);
 8007332:	2012      	movs	r0, #18
 8007334:	f7fd fdbc 	bl	8004eb0 <get_reg>
 8007338:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
		settings.strip2_pattern = get_reg(STRIP2_PATTERN);
 800733c:	2013      	movs	r0, #19
 800733e:	f7fd fdb7 	bl	8004eb0 <get_reg>
 8007342:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
		settings.strip2_speed = get_reg(STRIP2_SPEED);
 8007346:	2014      	movs	r0, #20
 8007348:	f7fd fdb2 	bl	8004eb0 <get_reg>
 800734c:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
		settings.strip2_size = get_reg(STRIP2_SIZE);
 8007350:	2015      	movs	r0, #21
 8007352:	f7fd fdad 	bl	8004eb0 <get_reg>
 8007356:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
		settings.strip2_complexity = get_reg(STRIP2_COMPLEXITY);
 800735a:	2016      	movs	r0, #22
 800735c:	f7fd fda8 	bl	8004eb0 <get_reg>
 8007360:	f884 0027 	strb.w	r0, [r4, #39]	; 0x27
		settings.strip2_v1 = get_reg(STRIP2_V1);
 8007364:	2017      	movs	r0, #23
 8007366:	f7fd fda3 	bl	8004eb0 <get_reg>
 800736a:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
		settings.strip2_v2 = get_reg(STRIP2_V2);
 800736e:	2018      	movs	r0, #24
 8007370:	f7fd fd9e 	bl	8004eb0 <get_reg>
 8007374:	f884 0029 	strb.w	r0, [r4, #41]	; 0x29
		settings.strip2_v3 = get_reg(STRIP2_V3);
 8007378:	2019      	movs	r0, #25
 800737a:	f7fd fd99 	bl	8004eb0 <get_reg>
 800737e:	f884 002a 	strb.w	r0, [r4, #42]	; 0x2a
 8007382:	e7b5      	b.n	80072f0 <shell_cmd_storedefaultregs+0x64>
 8007384:	20000730 	.word	0x20000730

08007388 <shell_cmd_getmode>:
{
 8007388:	b508      	push	{r3, lr}
	switch (get_mode())
 800738a:	f7fd fd43 	bl	8004e14 <get_mode>
 800738e:	b118      	cbz	r0, 8007398 <shell_cmd_getmode+0x10>
 8007390:	2801      	cmp	r0, #1
 8007392:	d005      	beq.n	80073a0 <shell_cmd_getmode+0x18>
}
 8007394:	2001      	movs	r0, #1
 8007396:	bd08      	pop	{r3, pc}
		print("Mode 1 (PWM)");
 8007398:	4803      	ldr	r0, [pc, #12]	; (80073a8 <shell_cmd_getmode+0x20>)
 800739a:	f7ff fcd9 	bl	8006d50 <print>
		break;
 800739e:	e7f9      	b.n	8007394 <shell_cmd_getmode+0xc>
		print("Mode 2 (PWM + Strip)");
 80073a0:	4802      	ldr	r0, [pc, #8]	; (80073ac <shell_cmd_getmode+0x24>)
 80073a2:	f7ff fcd5 	bl	8006d50 <print>
		break;
 80073a6:	e7f5      	b.n	8007394 <shell_cmd_getmode+0xc>
 80073a8:	0800bd40 	.word	0x0800bd40
 80073ac:	0800bd50 	.word	0x0800bd50

080073b0 <shell_cmd_setreg>:
	if (argc == 2)
 80073b0:	2802      	cmp	r0, #2
 80073b2:	d001      	beq.n	80073b8 <shell_cmd_setreg+0x8>
		return 0;
 80073b4:	2000      	movs	r0, #0
}
 80073b6:	4770      	bx	lr
{
 80073b8:	b538      	push	{r3, r4, r5, lr}
 80073ba:	460c      	mov	r4, r1
		set_reg(atoi(argv[1]),atoi(argv[2]));
 80073bc:	6848      	ldr	r0, [r1, #4]
 80073be:	f001 f9f8 	bl	80087b2 <atoi>
 80073c2:	4605      	mov	r5, r0
 80073c4:	68a0      	ldr	r0, [r4, #8]
 80073c6:	f001 f9f4 	bl	80087b2 <atoi>
 80073ca:	b2c1      	uxtb	r1, r0
 80073cc:	4628      	mov	r0, r5
 80073ce:	f7fd fd61 	bl	8004e94 <set_reg>
	return 1;
 80073d2:	2001      	movs	r0, #1
}
 80073d4:	bd38      	pop	{r3, r4, r5, pc}

080073d6 <shell_cmd_setbrightness>:
	if (argc == 1)
 80073d6:	2801      	cmp	r0, #1
 80073d8:	d001      	beq.n	80073de <shell_cmd_setbrightness+0x8>
		return 0;
 80073da:	2000      	movs	r0, #0
}
 80073dc:	4770      	bx	lr
{
 80073de:	b510      	push	{r4, lr}
 80073e0:	4604      	mov	r4, r0
		set_reg(MAX_BRIGHTNESS,(uint8_t) atoi(argv[1]));
 80073e2:	6848      	ldr	r0, [r1, #4]
 80073e4:	f001 f9e5 	bl	80087b2 <atoi>
 80073e8:	b2c1      	uxtb	r1, r0
 80073ea:	2000      	movs	r0, #0
 80073ec:	f7fd fd52 	bl	8004e94 <set_reg>
	return 1;
 80073f0:	4620      	mov	r0, r4
}
 80073f2:	bd10      	pop	{r4, pc}

080073f4 <shell_cmd_setgamma>:
	if (argc == 2)
 80073f4:	2802      	cmp	r0, #2
 80073f6:	d001      	beq.n	80073fc <shell_cmd_setgamma+0x8>
		return 0;
 80073f8:	2000      	movs	r0, #0
}
 80073fa:	4770      	bx	lr
{
 80073fc:	b510      	push	{r4, lr}
 80073fe:	460c      	mov	r4, r1
		switch (atoi(argv[1]))
 8007400:	6848      	ldr	r0, [r1, #4]
 8007402:	f001 f9d6 	bl	80087b2 <atoi>
 8007406:	2802      	cmp	r0, #2
 8007408:	d014      	beq.n	8007434 <shell_cmd_setgamma+0x40>
 800740a:	2803      	cmp	r0, #3
 800740c:	d019      	beq.n	8007442 <shell_cmd_setgamma+0x4e>
 800740e:	b130      	cbz	r0, 800741e <shell_cmd_setgamma+0x2a>
			settings.gamma_green = atoi(argv[2]);
 8007410:	68a0      	ldr	r0, [r4, #8]
 8007412:	f001 f9ce 	bl	80087b2 <atoi>
 8007416:	4b11      	ldr	r3, [pc, #68]	; (800745c <shell_cmd_setgamma+0x68>)
 8007418:	f8a3 0050 	strh.w	r0, [r3, #80]	; 0x50
			break;
 800741c:	e005      	b.n	800742a <shell_cmd_setgamma+0x36>
			settings.gamma_red = atoi(argv[2]);
 800741e:	68a0      	ldr	r0, [r4, #8]
 8007420:	f001 f9c7 	bl	80087b2 <atoi>
 8007424:	4b0d      	ldr	r3, [pc, #52]	; (800745c <shell_cmd_setgamma+0x68>)
 8007426:	f8a3 004a 	strh.w	r0, [r3, #74]	; 0x4a
		if (false == recalcGamma())
 800742a:	f7fe f85b 	bl	80054e4 <recalcGamma>
 800742e:	b178      	cbz	r0, 8007450 <shell_cmd_setgamma+0x5c>
	return 1;
 8007430:	2001      	movs	r0, #1
}
 8007432:	bd10      	pop	{r4, pc}
			settings.gamma_blue = atoi(argv[2]);
 8007434:	68a0      	ldr	r0, [r4, #8]
 8007436:	f001 f9bc 	bl	80087b2 <atoi>
 800743a:	4b08      	ldr	r3, [pc, #32]	; (800745c <shell_cmd_setgamma+0x68>)
 800743c:	f8a3 0056 	strh.w	r0, [r3, #86]	; 0x56
			break;
 8007440:	e7f3      	b.n	800742a <shell_cmd_setgamma+0x36>
			settings.gamma_strip = atoi(argv[2]);
 8007442:	68a0      	ldr	r0, [r4, #8]
 8007444:	f001 f9b5 	bl	80087b2 <atoi>
 8007448:	4b04      	ldr	r3, [pc, #16]	; (800745c <shell_cmd_setgamma+0x68>)
 800744a:	f8a3 0058 	strh.w	r0, [r3, #88]	; 0x58
			break;
 800744e:	e7ec      	b.n	800742a <shell_cmd_setgamma+0x36>
			print("Gamma Table Creation Failed");
 8007450:	4803      	ldr	r0, [pc, #12]	; (8007460 <shell_cmd_setgamma+0x6c>)
 8007452:	f7ff fc7d 	bl	8006d50 <print>
	return 1;
 8007456:	2001      	movs	r0, #1
 8007458:	e7eb      	b.n	8007432 <shell_cmd_setgamma+0x3e>
 800745a:	bf00      	nop
 800745c:	20000730 	.word	0x20000730
 8007460:	0800be84 	.word	0x0800be84

08007464 <shell_cmd_savesettings>:
{
 8007464:	b508      	push	{r3, lr}
		save_settings();
 8007466:	f7ff f9f3 	bl	8006850 <save_settings>
}
 800746a:	2001      	movs	r0, #1
 800746c:	bd08      	pop	{r3, pc}

0800746e <shell_cmd_setpwm>:
	if (argc == 3)
 800746e:	2803      	cmp	r0, #3
 8007470:	d001      	beq.n	8007476 <shell_cmd_setpwm+0x8>
		return 0;
 8007472:	2000      	movs	r0, #0
}
 8007474:	4770      	bx	lr
{
 8007476:	b570      	push	{r4, r5, r6, lr}
 8007478:	460c      	mov	r4, r1
		configPWM((pwmtimerid_t)atoi(argv[1]),(pwmchid_t)atoi(argv[2]), (uint16_t)atoi(argv[3]));
 800747a:	6848      	ldr	r0, [r1, #4]
 800747c:	f001 f999 	bl	80087b2 <atoi>
 8007480:	4605      	mov	r5, r0
 8007482:	68a0      	ldr	r0, [r4, #8]
 8007484:	f001 f995 	bl	80087b2 <atoi>
 8007488:	4606      	mov	r6, r0
 800748a:	68e0      	ldr	r0, [r4, #12]
 800748c:	f001 f991 	bl	80087b2 <atoi>
 8007490:	b282      	uxth	r2, r0
 8007492:	b2f1      	uxtb	r1, r6
 8007494:	b2e8      	uxtb	r0, r5
 8007496:	f7fe ff6f 	bl	8006378 <configPWM>
	return 1;
 800749a:	2001      	movs	r0, #1
}
 800749c:	bd70      	pop	{r4, r5, r6, pc}

0800749e <shell_cmd_dumpsettings>:
{
 800749e:	b508      	push	{r3, lr}
		print_settings();
 80074a0:	f7ff f9e6 	bl	8006870 <print_settings>
}
 80074a4:	2001      	movs	r0, #1
 80074a6:	bd08      	pop	{r3, pc}

080074a8 <shell_cmd_getaddr>:
{
 80074a8:	b508      	push	{r3, lr}
		print("DMX512 Address: %d",get_addr());
 80074aa:	f7fd fcad 	bl	8004e08 <get_addr>
 80074ae:	4601      	mov	r1, r0
 80074b0:	4802      	ldr	r0, [pc, #8]	; (80074bc <shell_cmd_getaddr+0x14>)
 80074b2:	f7ff fc4d 	bl	8006d50 <print>
}
 80074b6:	2001      	movs	r0, #1
 80074b8:	bd08      	pop	{r3, pc}
 80074ba:	bf00      	nop
 80074bc:	0800bd2c 	.word	0x0800bd2c

080074c0 <shell_cmd_dumpregs>:
{
 80074c0:	b570      	push	{r4, r5, r6, lr}
 80074c2:	b082      	sub	sp, #8
		print("DMX512 Address: %d",get_addr());
 80074c4:	f7fd fca0 	bl	8004e08 <get_addr>
 80074c8:	4601      	mov	r1, r0
 80074ca:	4816      	ldr	r0, [pc, #88]	; (8007524 <shell_cmd_dumpregs+0x64>)
 80074cc:	f7ff fc40 	bl	8006d50 <print>
		print("DMX512 Blocklength: %d",get_reg_length());
 80074d0:	f7fd fcac 	bl	8004e2c <get_reg_length>
 80074d4:	4601      	mov	r1, r0
 80074d6:	4814      	ldr	r0, [pc, #80]	; (8007528 <shell_cmd_dumpregs+0x68>)
 80074d8:	f7ff fc3a 	bl	8006d50 <print>
		print("Mode: %d",(uint8_t)get_mode());
 80074dc:	f7fd fc9a 	bl	8004e14 <get_mode>
 80074e0:	4601      	mov	r1, r0
 80074e2:	4812      	ldr	r0, [pc, #72]	; (800752c <shell_cmd_dumpregs+0x6c>)
 80074e4:	f7ff fc34 	bl	8006d50 <print>
		print("---------------------------");
 80074e8:	4811      	ldr	r0, [pc, #68]	; (8007530 <shell_cmd_dumpregs+0x70>)
 80074ea:	f7ff fc31 	bl	8006d50 <print>
		for(int ii=0;ii< get_reg_length();ii++)
 80074ee:	2400      	movs	r4, #0
 80074f0:	e011      	b.n	8007516 <shell_cmd_dumpregs+0x56>
			print("Reg: %d\t Addr:%d  \t (%s)\t Val: %d",ii,get_addr()+ii,get_reg_name(ii),get_reg(ii));
 80074f2:	f7fd fc89 	bl	8004e08 <get_addr>
 80074f6:	1905      	adds	r5, r0, r4
 80074f8:	4620      	mov	r0, r4
 80074fa:	f7fd fceb 	bl	8004ed4 <get_reg_name>
 80074fe:	4606      	mov	r6, r0
 8007500:	4620      	mov	r0, r4
 8007502:	f7fd fcd5 	bl	8004eb0 <get_reg>
 8007506:	9000      	str	r0, [sp, #0]
 8007508:	4633      	mov	r3, r6
 800750a:	462a      	mov	r2, r5
 800750c:	4621      	mov	r1, r4
 800750e:	4809      	ldr	r0, [pc, #36]	; (8007534 <shell_cmd_dumpregs+0x74>)
 8007510:	f7ff fc1e 	bl	8006d50 <print>
		for(int ii=0;ii< get_reg_length();ii++)
 8007514:	3401      	adds	r4, #1
 8007516:	f7fd fc89 	bl	8004e2c <get_reg_length>
 800751a:	42a0      	cmp	r0, r4
 800751c:	d8e9      	bhi.n	80074f2 <shell_cmd_dumpregs+0x32>
}
 800751e:	2001      	movs	r0, #1
 8007520:	b002      	add	sp, #8
 8007522:	bd70      	pop	{r4, r5, r6, pc}
 8007524:	0800bd2c 	.word	0x0800bd2c
 8007528:	0800bcc8 	.word	0x0800bcc8
 800752c:	0800bce0 	.word	0x0800bce0
 8007530:	0800bcec 	.word	0x0800bcec
 8007534:	0800bd08 	.word	0x0800bd08

08007538 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007538:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800753a:	4b0e      	ldr	r3, [pc, #56]	; (8007574 <HAL_MspInit+0x3c>)
 800753c:	699a      	ldr	r2, [r3, #24]
 800753e:	f042 0201 	orr.w	r2, r2, #1
 8007542:	619a      	str	r2, [r3, #24]
 8007544:	699a      	ldr	r2, [r3, #24]
 8007546:	f002 0201 	and.w	r2, r2, #1
 800754a:	9200      	str	r2, [sp, #0]
 800754c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800754e:	69da      	ldr	r2, [r3, #28]
 8007550:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007554:	61da      	str	r2, [r3, #28]
 8007556:	69db      	ldr	r3, [r3, #28]
 8007558:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800755c:	9301      	str	r3, [sp, #4]
 800755e:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8007560:	4a05      	ldr	r2, [pc, #20]	; (8007578 <HAL_MspInit+0x40>)
 8007562:	6853      	ldr	r3, [r2, #4]
 8007564:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8007568:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800756c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800756e:	b002      	add	sp, #8
 8007570:	4770      	bx	lr
 8007572:	bf00      	nop
 8007574:	40021000 	.word	0x40021000
 8007578:	40010000 	.word	0x40010000

0800757c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800757c:	b500      	push	{lr}
 800757e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007580:	2300      	movs	r3, #0
 8007582:	9304      	str	r3, [sp, #16]
 8007584:	9305      	str	r3, [sp, #20]
 8007586:	9306      	str	r3, [sp, #24]
 8007588:	9307      	str	r3, [sp, #28]
  if(hadc->Instance==ADC1)
 800758a:	6803      	ldr	r3, [r0, #0]
 800758c:	4a20      	ldr	r2, [pc, #128]	; (8007610 <HAL_ADC_MspInit+0x94>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d005      	beq.n	800759e <HAL_ADC_MspInit+0x22>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8007592:	4a20      	ldr	r2, [pc, #128]	; (8007614 <HAL_ADC_MspInit+0x98>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d01e      	beq.n	80075d6 <HAL_ADC_MspInit+0x5a>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8007598:	b009      	add	sp, #36	; 0x24
 800759a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_ADC1_CLK_ENABLE();
 800759e:	4b1e      	ldr	r3, [pc, #120]	; (8007618 <HAL_ADC_MspInit+0x9c>)
 80075a0:	699a      	ldr	r2, [r3, #24]
 80075a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075a6:	619a      	str	r2, [r3, #24]
 80075a8:	699a      	ldr	r2, [r3, #24]
 80075aa:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80075ae:	9200      	str	r2, [sp, #0]
 80075b0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80075b2:	699a      	ldr	r2, [r3, #24]
 80075b4:	f042 0204 	orr.w	r2, r2, #4
 80075b8:	619a      	str	r2, [r3, #24]
 80075ba:	699b      	ldr	r3, [r3, #24]
 80075bc:	f003 0304 	and.w	r3, r3, #4
 80075c0:	9301      	str	r3, [sp, #4]
 80075c2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ANALOG_0_Pin;
 80075c4:	2301      	movs	r3, #1
 80075c6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80075c8:	2303      	movs	r3, #3
 80075ca:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(ANALOG_0_GPIO_Port, &GPIO_InitStruct);
 80075cc:	a904      	add	r1, sp, #16
 80075ce:	4813      	ldr	r0, [pc, #76]	; (800761c <HAL_ADC_MspInit+0xa0>)
 80075d0:	f7fa fbe4 	bl	8001d9c <HAL_GPIO_Init>
 80075d4:	e7e0      	b.n	8007598 <HAL_ADC_MspInit+0x1c>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80075d6:	4b10      	ldr	r3, [pc, #64]	; (8007618 <HAL_ADC_MspInit+0x9c>)
 80075d8:	699a      	ldr	r2, [r3, #24]
 80075da:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80075de:	619a      	str	r2, [r3, #24]
 80075e0:	699a      	ldr	r2, [r3, #24]
 80075e2:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 80075e6:	9202      	str	r2, [sp, #8]
 80075e8:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80075ea:	699a      	ldr	r2, [r3, #24]
 80075ec:	f042 0204 	orr.w	r2, r2, #4
 80075f0:	619a      	str	r2, [r3, #24]
 80075f2:	699b      	ldr	r3, [r3, #24]
 80075f4:	f003 0304 	and.w	r3, r3, #4
 80075f8:	9303      	str	r3, [sp, #12]
 80075fa:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = ANALOG_1_Pin;
 80075fc:	2310      	movs	r3, #16
 80075fe:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007600:	2303      	movs	r3, #3
 8007602:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(ANALOG_1_GPIO_Port, &GPIO_InitStruct);
 8007604:	a904      	add	r1, sp, #16
 8007606:	4805      	ldr	r0, [pc, #20]	; (800761c <HAL_ADC_MspInit+0xa0>)
 8007608:	f7fa fbc8 	bl	8001d9c <HAL_GPIO_Init>
}
 800760c:	e7c4      	b.n	8007598 <HAL_ADC_MspInit+0x1c>
 800760e:	bf00      	nop
 8007610:	40012400 	.word	0x40012400
 8007614:	40012800 	.word	0x40012800
 8007618:	40021000 	.word	0x40021000
 800761c:	40010800 	.word	0x40010800

08007620 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007620:	b510      	push	{r4, lr}
 8007622:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007624:	2300      	movs	r3, #0
 8007626:	9304      	str	r3, [sp, #16]
 8007628:	9305      	str	r3, [sp, #20]
 800762a:	9306      	str	r3, [sp, #24]
 800762c:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 800762e:	6803      	ldr	r3, [r0, #0]
 8007630:	4a2b      	ldr	r2, [pc, #172]	; (80076e0 <HAL_UART_MspInit+0xc0>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d004      	beq.n	8007640 <HAL_UART_MspInit+0x20>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 8007636:	4a2b      	ldr	r2, [pc, #172]	; (80076e4 <HAL_UART_MspInit+0xc4>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d026      	beq.n	800768a <HAL_UART_MspInit+0x6a>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800763c:	b008      	add	sp, #32
 800763e:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8007640:	4b29      	ldr	r3, [pc, #164]	; (80076e8 <HAL_UART_MspInit+0xc8>)
 8007642:	699a      	ldr	r2, [r3, #24]
 8007644:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007648:	619a      	str	r2, [r3, #24]
 800764a:	699a      	ldr	r2, [r3, #24]
 800764c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8007650:	9200      	str	r2, [sp, #0]
 8007652:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007654:	699a      	ldr	r2, [r3, #24]
 8007656:	f042 0208 	orr.w	r2, r2, #8
 800765a:	619a      	str	r2, [r3, #24]
 800765c:	699b      	ldr	r3, [r3, #24]
 800765e:	f003 0308 	and.w	r3, r3, #8
 8007662:	9301      	str	r3, [sp, #4]
 8007664:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = RS485_RXTX_Pin;
 8007666:	2340      	movs	r3, #64	; 0x40
 8007668:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800766a:	2312      	movs	r3, #18
 800766c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800766e:	2303      	movs	r3, #3
 8007670:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(RS485_RXTX_GPIO_Port, &GPIO_InitStruct);
 8007672:	a904      	add	r1, sp, #16
 8007674:	481d      	ldr	r0, [pc, #116]	; (80076ec <HAL_UART_MspInit+0xcc>)
 8007676:	f7fa fb91 	bl	8001d9c <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART1_ENABLE();
 800767a:	4a1d      	ldr	r2, [pc, #116]	; (80076f0 <HAL_UART_MspInit+0xd0>)
 800767c:	6853      	ldr	r3, [r2, #4]
 800767e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8007682:	f043 0304 	orr.w	r3, r3, #4
 8007686:	6053      	str	r3, [r2, #4]
 8007688:	e7d8      	b.n	800763c <HAL_UART_MspInit+0x1c>
    __HAL_RCC_USART3_CLK_ENABLE();
 800768a:	4b17      	ldr	r3, [pc, #92]	; (80076e8 <HAL_UART_MspInit+0xc8>)
 800768c:	69da      	ldr	r2, [r3, #28]
 800768e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8007692:	61da      	str	r2, [r3, #28]
 8007694:	69da      	ldr	r2, [r3, #28]
 8007696:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 800769a:	9202      	str	r2, [sp, #8]
 800769c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800769e:	699a      	ldr	r2, [r3, #24]
 80076a0:	f042 0208 	orr.w	r2, r2, #8
 80076a4:	619a      	str	r2, [r3, #24]
 80076a6:	699b      	ldr	r3, [r3, #24]
 80076a8:	f003 0308 	and.w	r3, r3, #8
 80076ac:	9303      	str	r3, [sp, #12]
 80076ae:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = RS232_TX_Pin;
 80076b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076b4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076b6:	2302      	movs	r3, #2
 80076b8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80076ba:	2303      	movs	r3, #3
 80076bc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(RS232_TX_GPIO_Port, &GPIO_InitStruct);
 80076be:	4c0b      	ldr	r4, [pc, #44]	; (80076ec <HAL_UART_MspInit+0xcc>)
 80076c0:	a904      	add	r1, sp, #16
 80076c2:	4620      	mov	r0, r4
 80076c4:	f7fa fb6a 	bl	8001d9c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RS232_RX_Pin;
 80076c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80076cc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80076ce:	2300      	movs	r3, #0
 80076d0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076d2:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(RS232_RX_GPIO_Port, &GPIO_InitStruct);
 80076d4:	a904      	add	r1, sp, #16
 80076d6:	4620      	mov	r0, r4
 80076d8:	f7fa fb60 	bl	8001d9c <HAL_GPIO_Init>
}
 80076dc:	e7ae      	b.n	800763c <HAL_UART_MspInit+0x1c>
 80076de:	bf00      	nop
 80076e0:	40013800 	.word	0x40013800
 80076e4:	40004800 	.word	0x40004800
 80076e8:	40021000 	.word	0x40021000
 80076ec:	40010c00 	.word	0x40010c00
 80076f0:	40010000 	.word	0x40010000

080076f4 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80076f4:	4770      	bx	lr

080076f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80076f6:	e7fe      	b.n	80076f6 <HardFault_Handler>

080076f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80076f8:	e7fe      	b.n	80076f8 <MemManage_Handler>

080076fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80076fa:	e7fe      	b.n	80076fa <BusFault_Handler>

080076fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80076fc:	e7fe      	b.n	80076fc <UsageFault_Handler>

080076fe <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80076fe:	4770      	bx	lr

08007700 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007700:	4770      	bx	lr

08007702 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007702:	4770      	bx	lr

08007704 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007704:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007706:	f7f9 fd61 	bl	80011cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800770a:	bd08      	pop	{r3, pc}

0800770c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800770c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800770e:	4802      	ldr	r0, [pc, #8]	; (8007718 <DMA1_Channel3_IRQHandler+0xc>)
 8007710:	f7fa f93c 	bl	800198c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8007714:	bd08      	pop	{r3, pc}
 8007716:	bf00      	nop
 8007718:	200009a0 	.word	0x200009a0

0800771c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800771c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800771e:	4802      	ldr	r0, [pc, #8]	; (8007728 <DMA1_Channel4_IRQHandler+0xc>)
 8007720:	f7fa f934 	bl	800198c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8007724:	bd08      	pop	{r3, pc}
 8007726:	bf00      	nop
 8007728:	2000095c 	.word	0x2000095c

0800772c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800772c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800772e:	4802      	ldr	r0, [pc, #8]	; (8007738 <USB_LP_CAN1_RX0_IRQHandler+0xc>)
 8007730:	f7fa fe6e 	bl	8002410 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8007734:	bd08      	pop	{r3, pc}
 8007736:	bf00      	nop
 8007738:	20000ac4 	.word	0x20000ac4

0800773c <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 800773c:	b508      	push	{r3, lr}
 800773e:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007740:	4a0b      	ldr	r2, [pc, #44]	; (8007770 <_sbrk+0x34>)
 8007742:	6812      	ldr	r2, [r2, #0]
 8007744:	b142      	cbz	r2, 8007758 <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 8007746:	4a0a      	ldr	r2, [pc, #40]	; (8007770 <_sbrk+0x34>)
 8007748:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 800774a:	4403      	add	r3, r0
 800774c:	466a      	mov	r2, sp
 800774e:	4293      	cmp	r3, r2
 8007750:	d806      	bhi.n	8007760 <_sbrk+0x24>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8007752:	4a07      	ldr	r2, [pc, #28]	; (8007770 <_sbrk+0x34>)
 8007754:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8007756:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8007758:	4a05      	ldr	r2, [pc, #20]	; (8007770 <_sbrk+0x34>)
 800775a:	4906      	ldr	r1, [pc, #24]	; (8007774 <_sbrk+0x38>)
 800775c:	6011      	str	r1, [r2, #0]
 800775e:	e7f2      	b.n	8007746 <_sbrk+0xa>
		errno = ENOMEM;
 8007760:	f001 f834 	bl	80087cc <__errno>
 8007764:	230c      	movs	r3, #12
 8007766:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8007768:	f04f 30ff 	mov.w	r0, #4294967295
 800776c:	e7f3      	b.n	8007756 <_sbrk+0x1a>
 800776e:	bf00      	nop
 8007770:	20000584 	.word	0x20000584
 8007774:	20000d38 	.word	0x20000d38

08007778 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8007778:	4b0f      	ldr	r3, [pc, #60]	; (80077b8 <SystemInit+0x40>)
 800777a:	681a      	ldr	r2, [r3, #0]
 800777c:	f042 0201 	orr.w	r2, r2, #1
 8007780:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8007782:	6859      	ldr	r1, [r3, #4]
 8007784:	4a0d      	ldr	r2, [pc, #52]	; (80077bc <SystemInit+0x44>)
 8007786:	400a      	ands	r2, r1
 8007788:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800778a:	681a      	ldr	r2, [r3, #0]
 800778c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8007790:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007794:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007796:	681a      	ldr	r2, [r3, #0]
 8007798:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800779c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800779e:	685a      	ldr	r2, [r3, #4]
 80077a0:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80077a4:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80077a6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80077aa:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80077ac:	4b04      	ldr	r3, [pc, #16]	; (80077c0 <SystemInit+0x48>)
 80077ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80077b2:	609a      	str	r2, [r3, #8]
#endif 
}
 80077b4:	4770      	bx	lr
 80077b6:	bf00      	nop
 80077b8:	40021000 	.word	0x40021000
 80077bc:	f8ff0000 	.word	0xf8ff0000
 80077c0:	e000ed00 	.word	0xe000ed00

080077c4 <lights_off>:
							 {PWM_CH3,CH_RED},{PWM_CH3,CH_GREEN},{PWM_CH3,CH_BLUE},{PWM_CH3,CH_WHITE}};



void lights_off(void)
{
 80077c4:	b510      	push	{r4, lr}
	for (uint8_t ii=0;ii<STATE_CNT;ii++)
 80077c6:	2400      	movs	r4, #0
 80077c8:	e00a      	b.n	80077e0 <lights_off+0x1c>
		configPWM(states[ii].id,states[ii].ch, 0);
 80077ca:	4b07      	ldr	r3, [pc, #28]	; (80077e8 <lights_off+0x24>)
 80077cc:	eb03 0144 	add.w	r1, r3, r4, lsl #1
 80077d0:	2200      	movs	r2, #0
 80077d2:	7849      	ldrb	r1, [r1, #1]
 80077d4:	f813 0014 	ldrb.w	r0, [r3, r4, lsl #1]
 80077d8:	f7fe fdce 	bl	8006378 <configPWM>
	for (uint8_t ii=0;ii<STATE_CNT;ii++)
 80077dc:	3401      	adds	r4, #1
 80077de:	b2e4      	uxtb	r4, r4
 80077e0:	2c09      	cmp	r4, #9
 80077e2:	d9f2      	bls.n	80077ca <lights_off+0x6>
}
 80077e4:	bd10      	pop	{r4, pc}
 80077e6:	bf00      	nop
 80077e8:	2000007c 	.word	0x2000007c

080077ec <process_testmode>:

uint8_t process_testmode(void)
{
 80077ec:	b538      	push	{r3, r4, r5, lr}
	static uint8_t last_button_state = 1;
	static uint16_t cnt = 0;
	static uint8_t done = 0;
	uint8_t button_state = 1;

	if (done)
 80077ee:	4b26      	ldr	r3, [pc, #152]	; (8007888 <process_testmode+0x9c>)
 80077f0:	781b      	ldrb	r3, [r3, #0]
 80077f2:	b15b      	cbz	r3, 800780c <process_testmode+0x20>
	{
		if (cnt == 0)
 80077f4:	4b25      	ldr	r3, [pc, #148]	; (800788c <process_testmode+0xa0>)
 80077f6:	881b      	ldrh	r3, [r3, #0]
 80077f8:	b91b      	cbnz	r3, 8007802 <process_testmode+0x16>
		{
			done = 0;
 80077fa:	2000      	movs	r0, #0
 80077fc:	4b22      	ldr	r3, [pc, #136]	; (8007888 <process_testmode+0x9c>)
 80077fe:	7018      	strb	r0, [r3, #0]
			return 0;
 8007800:	e016      	b.n	8007830 <process_testmode+0x44>
		}
		cnt--;
 8007802:	3b01      	subs	r3, #1
 8007804:	4a21      	ldr	r2, [pc, #132]	; (800788c <process_testmode+0xa0>)
 8007806:	8013      	strh	r3, [r2, #0]
			state = 0;
			done = 1;
		}
		last_button_state = button_state;
	}
	return 1;
 8007808:	2001      	movs	r0, #1
 800780a:	e011      	b.n	8007830 <process_testmode+0x44>
		if (cnt == 0)
 800780c:	4b1f      	ldr	r3, [pc, #124]	; (800788c <process_testmode+0xa0>)
 800780e:	881b      	ldrh	r3, [r3, #0]
 8007810:	b17b      	cbz	r3, 8007832 <process_testmode+0x46>
		cnt--;
 8007812:	4a1e      	ldr	r2, [pc, #120]	; (800788c <process_testmode+0xa0>)
 8007814:	8813      	ldrh	r3, [r2, #0]
 8007816:	3b01      	subs	r3, #1
 8007818:	8013      	strh	r3, [r2, #0]
		button_state = check_button();
 800781a:	f7fd ff63 	bl	80056e4 <check_button>
 800781e:	4604      	mov	r4, r0
		if ((last_button_state == 0) && (button_state == 1))
 8007820:	4b1b      	ldr	r3, [pc, #108]	; (8007890 <process_testmode+0xa4>)
 8007822:	781b      	ldrb	r3, [r3, #0]
 8007824:	b90b      	cbnz	r3, 800782a <process_testmode+0x3e>
 8007826:	2801      	cmp	r0, #1
 8007828:	d01e      	beq.n	8007868 <process_testmode+0x7c>
		last_button_state = button_state;
 800782a:	4b19      	ldr	r3, [pc, #100]	; (8007890 <process_testmode+0xa4>)
 800782c:	701c      	strb	r4, [r3, #0]
	return 1;
 800782e:	2001      	movs	r0, #1
}
 8007830:	bd38      	pop	{r3, r4, r5, pc}
			cnt = STEP_CNT;
 8007832:	4b16      	ldr	r3, [pc, #88]	; (800788c <process_testmode+0xa0>)
 8007834:	f44f 7216 	mov.w	r2, #600	; 0x258
 8007838:	801a      	strh	r2, [r3, #0]
			lights_off();
 800783a:	f7ff ffc3 	bl	80077c4 <lights_off>
			configPWM(states[state].id,states[state].ch, MAX_PWM);
 800783e:	4c15      	ldr	r4, [pc, #84]	; (8007894 <process_testmode+0xa8>)
 8007840:	7820      	ldrb	r0, [r4, #0]
 8007842:	4b15      	ldr	r3, [pc, #84]	; (8007898 <process_testmode+0xac>)
 8007844:	eb03 0140 	add.w	r1, r3, r0, lsl #1
 8007848:	f240 4234 	movw	r2, #1076	; 0x434
 800784c:	7849      	ldrb	r1, [r1, #1]
 800784e:	f813 0010 	ldrb.w	r0, [r3, r0, lsl #1]
 8007852:	f7fe fd91 	bl	8006378 <configPWM>
			state++;
 8007856:	7823      	ldrb	r3, [r4, #0]
 8007858:	3301      	adds	r3, #1
 800785a:	b2db      	uxtb	r3, r3
 800785c:	7023      	strb	r3, [r4, #0]
			if (state == STATE_CNT)
 800785e:	2b0a      	cmp	r3, #10
 8007860:	d1d7      	bne.n	8007812 <process_testmode+0x26>
				state = 0;
 8007862:	2200      	movs	r2, #0
 8007864:	7022      	strb	r2, [r4, #0]
 8007866:	e7d4      	b.n	8007812 <process_testmode+0x26>
			last_button_state = 1;
 8007868:	2501      	movs	r5, #1
 800786a:	4b09      	ldr	r3, [pc, #36]	; (8007890 <process_testmode+0xa4>)
 800786c:	701d      	strb	r5, [r3, #0]
			lights_off();
 800786e:	f7ff ffa9 	bl	80077c4 <lights_off>
			cnt = STEP_CNT;
 8007872:	4b06      	ldr	r3, [pc, #24]	; (800788c <process_testmode+0xa0>)
 8007874:	f44f 7216 	mov.w	r2, #600	; 0x258
 8007878:	801a      	strh	r2, [r3, #0]
			state = 0;
 800787a:	4b06      	ldr	r3, [pc, #24]	; (8007894 <process_testmode+0xa8>)
 800787c:	2200      	movs	r2, #0
 800787e:	701a      	strb	r2, [r3, #0]
			done = 1;
 8007880:	4b01      	ldr	r3, [pc, #4]	; (8007888 <process_testmode+0x9c>)
 8007882:	701d      	strb	r5, [r3, #0]
 8007884:	e7d1      	b.n	800782a <process_testmode+0x3e>
 8007886:	bf00      	nop
 8007888:	2000058a 	.word	0x2000058a
 800788c:	20000588 	.word	0x20000588
 8007890:	20000078 	.word	0x20000078
 8007894:	2000058b 	.word	0x2000058b
 8007898:	2000007c 	.word	0x2000007c

0800789c <ADC1_2_IRQHandler>:

adcdata_s adcdata[2];
ADC_HandleTypeDef* currentADCHandler = &hadc1;

void ADC1_2_IRQHandler()
{
 800789c:	b508      	push	{r3, lr}
	//need to figure out where IRQ comes from here....
	HAL_ADC_IRQHandler(currentADCHandler);
 800789e:	4b02      	ldr	r3, [pc, #8]	; (80078a8 <ADC1_2_IRQHandler+0xc>)
 80078a0:	6818      	ldr	r0, [r3, #0]
 80078a2:	f7f9 fca9 	bl	80011f8 <HAL_ADC_IRQHandler>

    //Alternatively we could call the handler for both sources and let the handler routine sort it out....
    //HAL_ADC_IRQHandler(&hadc1);
    //HAL_ADC_IRQHandler(&hadc2);
}
 80078a6:	bd08      	pop	{r3, pc}
 80078a8:	20000090 	.word	0x20000090

080078ac <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80078ac:	b570      	push	{r4, r5, r6, lr}
 80078ae:	4604      	mov	r4, r0
	uint8_t adc = 0;
	uint32_t sum = 0;
	uint32_t adcval = 0;

	if (hadc->Instance == ADC2)
 80078b0:	6802      	ldr	r2, [r0, #0]
 80078b2:	4b22      	ldr	r3, [pc, #136]	; (800793c <HAL_ADC_ConvCpltCallback+0x90>)
 80078b4:	429a      	cmp	r2, r3
 80078b6:	d020      	beq.n	80078fa <HAL_ADC_ConvCpltCallback+0x4e>
	uint8_t adc = 0;
 80078b8:	2600      	movs	r6, #0
	{
		adc = 1;
	}

	adcval = HAL_ADC_GetValue(hadc);
 80078ba:	4620      	mov	r0, r4
 80078bc:	f7f9 fc98 	bl	80011f0 <HAL_ADC_GetValue>
	adcval = adcval / 16; //Convert to 8-bit...
	adcdata[adc].buf[adcdata[adc].bufcnt] = (uint16_t)adcval;
 80078c0:	4635      	mov	r5, r6
 80078c2:	4a1f      	ldr	r2, [pc, #124]	; (8007940 <HAL_ADC_ConvCpltCallback+0x94>)
 80078c4:	eb02 1106 	add.w	r1, r2, r6, lsl #4
 80078c8:	7b8b      	ldrb	r3, [r1, #14]
 80078ca:	f3c0 100f 	ubfx	r0, r0, #4, #16
 80078ce:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80078d2:	eb02 0646 	add.w	r6, r2, r6, lsl #1
 80078d6:	80b0      	strh	r0, [r6, #4]
	adcdata[adc].bufcnt++;
 80078d8:	3301      	adds	r3, #1
 80078da:	b2db      	uxtb	r3, r3
 80078dc:	738b      	strb	r3, [r1, #14]

	//Calculate average over x samples to reduce noise
	if (ADC_BUF_SIZE == adcdata[adc].bufcnt)
 80078de:	2b05      	cmp	r3, #5
 80078e0:	d00d      	beq.n	80078fe <HAL_ADC_ConvCpltCallback+0x52>
		while(adcdata[adc].bufcnt > 0);
		adcdata[adc].adc_val = (uint16_t)(sum / ADC_BUF_SIZE);
	}

	//swap ADC
	if (hadc->Instance == ADC1)
 80078e2:	6822      	ldr	r2, [r4, #0]
 80078e4:	4b17      	ldr	r3, [pc, #92]	; (8007944 <HAL_ADC_ConvCpltCallback+0x98>)
 80078e6:	429a      	cmp	r2, r3
 80078e8:	d023      	beq.n	8007932 <HAL_ADC_ConvCpltCallback+0x86>
		currentADCHandler = &hadc2;
	else
		currentADCHandler = &hadc1;
 80078ea:	4b17      	ldr	r3, [pc, #92]	; (8007948 <HAL_ADC_ConvCpltCallback+0x9c>)
 80078ec:	4a17      	ldr	r2, [pc, #92]	; (800794c <HAL_ADC_ConvCpltCallback+0xa0>)
 80078ee:	601a      	str	r2, [r3, #0]
	//Start ADC Again
    HAL_ADC_Start_IT(currentADCHandler);
 80078f0:	4b15      	ldr	r3, [pc, #84]	; (8007948 <HAL_ADC_ConvCpltCallback+0x9c>)
 80078f2:	6818      	ldr	r0, [r3, #0]
 80078f4:	f7f9 fde2 	bl	80014bc <HAL_ADC_Start_IT>
}
 80078f8:	bd70      	pop	{r4, r5, r6, pc}
		adc = 1;
 80078fa:	2601      	movs	r6, #1
 80078fc:	e7dd      	b.n	80078ba <HAL_ADC_ConvCpltCallback+0xe>
	uint32_t sum = 0;
 80078fe:	2000      	movs	r0, #0
			adcdata[adc].bufcnt--;
 8007900:	4a0f      	ldr	r2, [pc, #60]	; (8007940 <HAL_ADC_ConvCpltCallback+0x94>)
 8007902:	eb02 1105 	add.w	r1, r2, r5, lsl #4
 8007906:	7b8b      	ldrb	r3, [r1, #14]
 8007908:	3b01      	subs	r3, #1
 800790a:	b2db      	uxtb	r3, r3
 800790c:	738b      	strb	r3, [r1, #14]
			sum = sum + adcdata[adc].buf[adcdata[adc].bufcnt];
 800790e:	eb03 01c5 	add.w	r1, r3, r5, lsl #3
 8007912:	eb02 0241 	add.w	r2, r2, r1, lsl #1
 8007916:	8892      	ldrh	r2, [r2, #4]
 8007918:	4410      	add	r0, r2
		while(adcdata[adc].bufcnt > 0);
 800791a:	2b00      	cmp	r3, #0
 800791c:	d1f0      	bne.n	8007900 <HAL_ADC_ConvCpltCallback+0x54>
		adcdata[adc].adc_val = (uint16_t)(sum / ADC_BUF_SIZE);
 800791e:	f1a3 3333 	sub.w	r3, r3, #858993459	; 0x33333333
 8007922:	fba3 3000 	umull	r3, r0, r3, r0
 8007926:	f3c0 008f 	ubfx	r0, r0, #2, #16
 800792a:	012d      	lsls	r5, r5, #4
 800792c:	4b04      	ldr	r3, [pc, #16]	; (8007940 <HAL_ADC_ConvCpltCallback+0x94>)
 800792e:	5358      	strh	r0, [r3, r5]
 8007930:	e7d7      	b.n	80078e2 <HAL_ADC_ConvCpltCallback+0x36>
		currentADCHandler = &hadc2;
 8007932:	4b05      	ldr	r3, [pc, #20]	; (8007948 <HAL_ADC_ConvCpltCallback+0x9c>)
 8007934:	4a06      	ldr	r2, [pc, #24]	; (8007950 <HAL_ADC_ConvCpltCallback+0xa4>)
 8007936:	601a      	str	r2, [r3, #0]
 8007938:	e7da      	b.n	80078f0 <HAL_ADC_ConvCpltCallback+0x44>
 800793a:	bf00      	nop
 800793c:	40012800 	.word	0x40012800
 8007940:	20000aa4 	.word	0x20000aa4
 8007944:	40012400 	.word	0x40012400
 8007948:	20000090 	.word	0x20000090
 800794c:	20000890 	.word	0x20000890
 8007950:	20000824 	.word	0x20000824

08007954 <init_trigger>:


void init_trigger(void)
{
 8007954:	b510      	push	{r4, lr}
	//Clear data
	for (uint8_t ii=0;ii<2;ii++)
 8007956:	2300      	movs	r3, #0
 8007958:	e009      	b.n	800796e <init_trigger+0x1a>
		memset(&adcdata[ii], 0, sizeof(adcdata_s));
 800795a:	011c      	lsls	r4, r3, #4
 800795c:	480b      	ldr	r0, [pc, #44]	; (800798c <init_trigger+0x38>)
 800795e:	1821      	adds	r1, r4, r0
 8007960:	2200      	movs	r2, #0
 8007962:	5022      	str	r2, [r4, r0]
 8007964:	604a      	str	r2, [r1, #4]
 8007966:	608a      	str	r2, [r1, #8]
 8007968:	60ca      	str	r2, [r1, #12]
	for (uint8_t ii=0;ii<2;ii++)
 800796a:	3301      	adds	r3, #1
 800796c:	b2db      	uxtb	r3, r3
 800796e:	2b01      	cmp	r3, #1
 8007970:	d9f3      	bls.n	800795a <init_trigger+0x6>

	//Eanble IRQ's
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8007972:	2200      	movs	r2, #0
 8007974:	4611      	mov	r1, r2
 8007976:	2012      	movs	r0, #18
 8007978:	f7f9 fede 	bl	8001738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800797c:	2012      	movs	r0, #18
 800797e:	f7f9 ff0f 	bl	80017a0 <HAL_NVIC_EnableIRQ>

	//Setup IRQ's
	HAL_ADC_Start_IT(currentADCHandler);
 8007982:	4b03      	ldr	r3, [pc, #12]	; (8007990 <init_trigger+0x3c>)
 8007984:	6818      	ldr	r0, [r3, #0]
 8007986:	f7f9 fd99 	bl	80014bc <HAL_ADC_Start_IT>
}
 800798a:	bd10      	pop	{r4, pc}
 800798c:	20000aa4 	.word	0x20000aa4
 8007990:	20000090 	.word	0x20000090

08007994 <process_trigger>:

void process_trigger(void)
{
 8007994:	b508      	push	{r3, lr}
	//check if ADC Value has changed
	if ((settings.trigger_mode_A0 != TRIGGERMODE_NONE) && (adcdata[0].adc_val != adcdata[0].last_adc_val))
 8007996:	4b32      	ldr	r3, [pc, #200]	; (8007a60 <process_trigger+0xcc>)
 8007998:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800799c:	b15b      	cbz	r3, 80079b6 <process_trigger+0x22>
 800799e:	4a31      	ldr	r2, [pc, #196]	; (8007a64 <process_trigger+0xd0>)
 80079a0:	8811      	ldrh	r1, [r2, #0]
 80079a2:	8852      	ldrh	r2, [r2, #2]
 80079a4:	4291      	cmp	r1, r2
 80079a6:	d006      	beq.n	80079b6 <process_trigger+0x22>
	{
		//Based on Settings manipulate Registers
		switch(settings.trigger_mode_A0)
 80079a8:	2b01      	cmp	r3, #1
 80079aa:	d015      	beq.n	80079d8 <process_trigger+0x44>
 80079ac:	2b02      	cmp	r3, #2
 80079ae:	d01a      	beq.n	80079e6 <process_trigger+0x52>
				}

				break;
		}
		//Store Last Value
		adcdata[0].last_adc_val = adcdata[0].adc_val;
 80079b0:	4b2c      	ldr	r3, [pc, #176]	; (8007a64 <process_trigger+0xd0>)
 80079b2:	881a      	ldrh	r2, [r3, #0]
 80079b4:	805a      	strh	r2, [r3, #2]
	}

	//check if ADC Value has changed
	if ((settings.trigger_mode_A1 != TRIGGERMODE_NONE) && (adcdata[1].adc_val != adcdata[1].last_adc_val))
 80079b6:	4b2a      	ldr	r3, [pc, #168]	; (8007a60 <process_trigger+0xcc>)
 80079b8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80079bc:	b15b      	cbz	r3, 80079d6 <process_trigger+0x42>
 80079be:	4a29      	ldr	r2, [pc, #164]	; (8007a64 <process_trigger+0xd0>)
 80079c0:	8a11      	ldrh	r1, [r2, #16]
 80079c2:	8a52      	ldrh	r2, [r2, #18]
 80079c4:	4291      	cmp	r1, r2
 80079c6:	d006      	beq.n	80079d6 <process_trigger+0x42>
	{
		//Based on Settings manipulate Registers
		switch(settings.trigger_mode_A1)
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d027      	beq.n	8007a1c <process_trigger+0x88>
 80079cc:	2b02      	cmp	r3, #2
 80079ce:	d02c      	beq.n	8007a2a <process_trigger+0x96>
				}

				break;
		}
		//Store Last Value
		adcdata[1].last_adc_val = adcdata[1].adc_val;
 80079d0:	4b24      	ldr	r3, [pc, #144]	; (8007a64 <process_trigger+0xd0>)
 80079d2:	8a1a      	ldrh	r2, [r3, #16]
 80079d4:	825a      	strh	r2, [r3, #18]
	}
}
 80079d6:	bd08      	pop	{r3, pc}
				set_reg(settings.trigger_reg_A0, adcdata[0].adc_val);
 80079d8:	b2c9      	uxtb	r1, r1
 80079da:	4b21      	ldr	r3, [pc, #132]	; (8007a60 <process_trigger+0xcc>)
 80079dc:	f893 0039 	ldrb.w	r0, [r3, #57]	; 0x39
 80079e0:	f7fd fa58 	bl	8004e94 <set_reg>
				break;
 80079e4:	e7e4      	b.n	80079b0 <process_trigger+0x1c>
				if ((adcdata[0].adc_val > settings.trigger_level_A0) && (adcdata[0].last_adc_val < settings.trigger_level_A0))
 80079e6:	4b1e      	ldr	r3, [pc, #120]	; (8007a60 <process_trigger+0xcc>)
 80079e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079ec:	4299      	cmp	r1, r3
 80079ee:	d901      	bls.n	80079f4 <process_trigger+0x60>
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d30b      	bcc.n	8007a0c <process_trigger+0x78>
				else if ((adcdata[0].adc_val <settings. trigger_level_A0) && (adcdata[0].last_adc_val > settings.trigger_level_A0))
 80079f4:	4299      	cmp	r1, r3
 80079f6:	d2db      	bcs.n	80079b0 <process_trigger+0x1c>
 80079f8:	429a      	cmp	r2, r3
 80079fa:	d9d9      	bls.n	80079b0 <process_trigger+0x1c>
					set_reg(settings.trigger_reg_hilo_A0, settings.trigger_val_hilo_A0);
 80079fc:	4b18      	ldr	r3, [pc, #96]	; (8007a60 <process_trigger+0xcc>)
 80079fe:	f893 103d 	ldrb.w	r1, [r3, #61]	; 0x3d
 8007a02:	f893 003c 	ldrb.w	r0, [r3, #60]	; 0x3c
 8007a06:	f7fd fa45 	bl	8004e94 <set_reg>
 8007a0a:	e7d1      	b.n	80079b0 <process_trigger+0x1c>
					set_reg(settings.trigger_reg_lohi_A0, settings.trigger_val_lohi_A0);
 8007a0c:	4b14      	ldr	r3, [pc, #80]	; (8007a60 <process_trigger+0xcc>)
 8007a0e:	f893 103b 	ldrb.w	r1, [r3, #59]	; 0x3b
 8007a12:	f893 003a 	ldrb.w	r0, [r3, #58]	; 0x3a
 8007a16:	f7fd fa3d 	bl	8004e94 <set_reg>
 8007a1a:	e7c9      	b.n	80079b0 <process_trigger+0x1c>
				set_reg(settings.trigger_reg_A1, adcdata[1].adc_val);
 8007a1c:	b2c9      	uxtb	r1, r1
 8007a1e:	4b10      	ldr	r3, [pc, #64]	; (8007a60 <process_trigger+0xcc>)
 8007a20:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8007a24:	f7fd fa36 	bl	8004e94 <set_reg>
				break;
 8007a28:	e7d2      	b.n	80079d0 <process_trigger+0x3c>
				if ((adcdata[1].adc_val > settings.trigger_level_A1) && (adcdata[1].last_adc_val < settings.trigger_level_A1))
 8007a2a:	4b0d      	ldr	r3, [pc, #52]	; (8007a60 <process_trigger+0xcc>)
 8007a2c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007a30:	4299      	cmp	r1, r3
 8007a32:	d901      	bls.n	8007a38 <process_trigger+0xa4>
 8007a34:	429a      	cmp	r2, r3
 8007a36:	d30b      	bcc.n	8007a50 <process_trigger+0xbc>
				else if ((adcdata[1].adc_val < settings.trigger_level_A1) && (adcdata[1].last_adc_val > settings.trigger_level_A1))
 8007a38:	4299      	cmp	r1, r3
 8007a3a:	d2c9      	bcs.n	80079d0 <process_trigger+0x3c>
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d9c7      	bls.n	80079d0 <process_trigger+0x3c>
					set_reg(settings.trigger_reg_hilo_A1, settings.trigger_val_hilo_A1);
 8007a40:	4b07      	ldr	r3, [pc, #28]	; (8007a60 <process_trigger+0xcc>)
 8007a42:	f893 1044 	ldrb.w	r1, [r3, #68]	; 0x44
 8007a46:	f893 0043 	ldrb.w	r0, [r3, #67]	; 0x43
 8007a4a:	f7fd fa23 	bl	8004e94 <set_reg>
 8007a4e:	e7bf      	b.n	80079d0 <process_trigger+0x3c>
					set_reg(settings.trigger_reg_lohi_A1, settings.trigger_val_lohi_A1);
 8007a50:	4b03      	ldr	r3, [pc, #12]	; (8007a60 <process_trigger+0xcc>)
 8007a52:	f893 1042 	ldrb.w	r1, [r3, #66]	; 0x42
 8007a56:	f893 0041 	ldrb.w	r0, [r3, #65]	; 0x41
 8007a5a:	f7fd fa1b 	bl	8004e94 <set_reg>
 8007a5e:	e7b7      	b.n	80079d0 <process_trigger+0x3c>
 8007a60:	20000730 	.word	0x20000730
 8007a64:	20000aa4 	.word	0x20000aa4

08007a68 <print_adc_data>:
	else
		return 0;
}

void print_adc_data(void)
{
 8007a68:	b570      	push	{r4, r5, r6, lr}
	for (int ii=0;ii<2;ii++)
 8007a6a:	2400      	movs	r4, #0
 8007a6c:	e01a      	b.n	8007aa4 <print_adc_data+0x3c>
	{
		print("ADC %d",ii+1);
 8007a6e:	1c65      	adds	r5, r4, #1
 8007a70:	4629      	mov	r1, r5
 8007a72:	480e      	ldr	r0, [pc, #56]	; (8007aac <print_adc_data+0x44>)
 8007a74:	f7ff f96c 	bl	8006d50 <print>
		print("-------");
 8007a78:	480d      	ldr	r0, [pc, #52]	; (8007ab0 <print_adc_data+0x48>)
 8007a7a:	f7ff f969 	bl	8006d50 <print>
		print("ADC VAL: %d",adcdata[ii].adc_val);
 8007a7e:	4b0d      	ldr	r3, [pc, #52]	; (8007ab4 <print_adc_data+0x4c>)
 8007a80:	0124      	lsls	r4, r4, #4
 8007a82:	191e      	adds	r6, r3, r4
 8007a84:	5b19      	ldrh	r1, [r3, r4]
 8007a86:	480c      	ldr	r0, [pc, #48]	; (8007ab8 <print_adc_data+0x50>)
 8007a88:	f7ff f962 	bl	8006d50 <print>
		print("ADC LAST VAL: %d",adcdata[ii].last_adc_val);
 8007a8c:	8871      	ldrh	r1, [r6, #2]
 8007a8e:	480b      	ldr	r0, [pc, #44]	; (8007abc <print_adc_data+0x54>)
 8007a90:	f7ff f95e 	bl	8006d50 <print>
		print("ADC BUFCNT: %d",adcdata[ii].bufcnt);
 8007a94:	7bb1      	ldrb	r1, [r6, #14]
 8007a96:	480a      	ldr	r0, [pc, #40]	; (8007ac0 <print_adc_data+0x58>)
 8007a98:	f7ff f95a 	bl	8006d50 <print>
		print("");
 8007a9c:	4809      	ldr	r0, [pc, #36]	; (8007ac4 <print_adc_data+0x5c>)
 8007a9e:	f7ff f957 	bl	8006d50 <print>
	for (int ii=0;ii<2;ii++)
 8007aa2:	462c      	mov	r4, r5
 8007aa4:	2c01      	cmp	r4, #1
 8007aa6:	dde2      	ble.n	8007a6e <print_adc_data+0x6>
	}

}
 8007aa8:	bd70      	pop	{r4, r5, r6, pc}
 8007aaa:	bf00      	nop
 8007aac:	0800c340 	.word	0x0800c340
 8007ab0:	0800bd00 	.word	0x0800bd00
 8007ab4:	20000aa4 	.word	0x20000aa4
 8007ab8:	0800c348 	.word	0x0800c348
 8007abc:	0800c354 	.word	0x0800c354
 8007ac0:	0800c368 	.word	0x0800c368
 8007ac4:	0800c0cc 	.word	0x0800c0cc

08007ac8 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8007ac8:	b118      	cbz	r0, 8007ad2 <USBD_Get_USB_Status+0xa>
 8007aca:	2802      	cmp	r0, #2
 8007acc:	d003      	beq.n	8007ad6 <USBD_Get_USB_Status+0xe>
  {
    case HAL_OK :
      usb_status = USBD_OK;
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007ace:	2002      	movs	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8007ad0:	4770      	bx	lr
      usb_status = USBD_OK;
 8007ad2:	2000      	movs	r0, #0
 8007ad4:	4770      	bx	lr
      usb_status = USBD_BUSY;
 8007ad6:	2001      	movs	r0, #1
    break;
 8007ad8:	4770      	bx	lr

08007ada <HAL_PCD_SetupStageCallback>:
{
 8007ada:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007adc:	f500 710c 	add.w	r1, r0, #560	; 0x230
 8007ae0:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 8007ae4:	f7fc fd07 	bl	80044f6 <USBD_LL_SetupStage>
}
 8007ae8:	bd08      	pop	{r3, pc}

08007aea <HAL_PCD_DataOutStageCallback>:
{
 8007aea:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007aec:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8007af0:	f8d3 213c 	ldr.w	r2, [r3, #316]	; 0x13c
 8007af4:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 8007af8:	f7fc fd2a 	bl	8004550 <USBD_LL_DataOutStage>
}
 8007afc:	bd08      	pop	{r3, pc}

08007afe <HAL_PCD_DataInStageCallback>:
{
 8007afe:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007b00:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8007b04:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007b06:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 8007b0a:	f7fc fd6a 	bl	80045e2 <USBD_LL_DataInStage>
}
 8007b0e:	bd08      	pop	{r3, pc}

08007b10 <HAL_PCD_SOFCallback>:
{
 8007b10:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007b12:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 8007b16:	f7fc fe0c 	bl	8004732 <USBD_LL_SOF>
}
 8007b1a:	bd08      	pop	{r3, pc}

08007b1c <HAL_PCD_ResetCallback>:
{ 
 8007b1c:	b510      	push	{r4, lr}
 8007b1e:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007b20:	6883      	ldr	r3, [r0, #8]
 8007b22:	2b02      	cmp	r3, #2
 8007b24:	d001      	beq.n	8007b2a <HAL_PCD_ResetCallback+0xe>
    Error_Handler();
 8007b26:	f7fe fb4b 	bl	80061c0 <Error_Handler>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007b2a:	2101      	movs	r1, #1
 8007b2c:	f8d4 0268 	ldr.w	r0, [r4, #616]	; 0x268
 8007b30:	f7fc fde8 	bl	8004704 <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007b34:	f8d4 0268 	ldr.w	r0, [r4, #616]	; 0x268
 8007b38:	f7fc fdbc 	bl	80046b4 <USBD_LL_Reset>
}
 8007b3c:	bd10      	pop	{r4, pc}
	...

08007b40 <HAL_PCD_SuspendCallback>:
{
 8007b40:	b510      	push	{r4, lr}
 8007b42:	4604      	mov	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007b44:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 8007b48:	f7fc fddf 	bl	800470a <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 8007b4c:	69a3      	ldr	r3, [r4, #24]
 8007b4e:	b123      	cbz	r3, 8007b5a <HAL_PCD_SuspendCallback+0x1a>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007b50:	4a02      	ldr	r2, [pc, #8]	; (8007b5c <HAL_PCD_SuspendCallback+0x1c>)
 8007b52:	6913      	ldr	r3, [r2, #16]
 8007b54:	f043 0306 	orr.w	r3, r3, #6
 8007b58:	6113      	str	r3, [r2, #16]
}
 8007b5a:	bd10      	pop	{r4, pc}
 8007b5c:	e000ed00 	.word	0xe000ed00

08007b60 <HAL_PCD_ResumeCallback>:
{
 8007b60:	b508      	push	{r3, lr}
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007b62:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 8007b66:	f7fc fdd9 	bl	800471c <USBD_LL_Resume>
}
 8007b6a:	bd08      	pop	{r3, pc}

08007b6c <USBD_LL_OpenEP>:
{
 8007b6c:	b510      	push	{r4, lr}
 8007b6e:	461c      	mov	r4, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007b70:	4613      	mov	r3, r2
 8007b72:	4622      	mov	r2, r4
 8007b74:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8007b78:	f7fa fa1d 	bl	8001fb6 <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007b7c:	f7ff ffa4 	bl	8007ac8 <USBD_Get_USB_Status>
}
 8007b80:	bd10      	pop	{r4, pc}

08007b82 <USBD_LL_StallEP>:
{
 8007b82:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007b84:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8007b88:	f7fa fcfb 	bl	8002582 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007b8c:	f7ff ff9c 	bl	8007ac8 <USBD_Get_USB_Status>
}
 8007b90:	bd08      	pop	{r3, pc}

08007b92 <USBD_LL_ClearStallEP>:
{
 8007b92:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8007b94:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8007b98:	f7fa fd2a 	bl	80025f0 <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007b9c:	f7ff ff94 	bl	8007ac8 <USBD_Get_USB_Status>
}
 8007ba0:	bd08      	pop	{r3, pc}

08007ba2 <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007ba2:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
  if((ep_addr & 0x80) == 0x80)
 8007ba6:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007baa:	d106      	bne.n	8007bba <USBD_LL_IsStallEP+0x18>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8007bac:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8007bb0:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8007bb4:	f891 012a 	ldrb.w	r0, [r1, #298]	; 0x12a
}
 8007bb8:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8007bba:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8007bbe:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8007bc2:	f891 002a 	ldrb.w	r0, [r1, #42]	; 0x2a
 8007bc6:	4770      	bx	lr

08007bc8 <USBD_LL_SetUSBAddress>:
{
 8007bc8:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007bca:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8007bce:	f7fa f9de 	bl	8001f8e <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007bd2:	f7ff ff79 	bl	8007ac8 <USBD_Get_USB_Status>
}
 8007bd6:	bd08      	pop	{r3, pc}

08007bd8 <USBD_LL_Transmit>:
{
 8007bd8:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007bda:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8007bde:	f7fa fa41 	bl	8002064 <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007be2:	f7ff ff71 	bl	8007ac8 <USBD_Get_USB_Status>
}
 8007be6:	bd08      	pop	{r3, pc}

08007be8 <USBD_LL_PrepareReceive>:
{
 8007be8:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007bea:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8007bee:	f7fa fa1a 	bl	8002026 <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007bf2:	f7ff ff69 	bl	8007ac8 <USBD_Get_USB_Status>
}
 8007bf6:	bd08      	pop	{r3, pc}

08007bf8 <is_printable>:
    {VT100_KEY_MOVE_CURSOR_HOME,    (uint8_t*)key_move_cursor_home,      sizeof(key_move_cursor_home)},
};

static bool is_printable(uint8_t byte)
{
    return (byte >= 0x20 && byte <= 0x7E)? true:false;
 8007bf8:	3820      	subs	r0, #32
 8007bfa:	b2c0      	uxtb	r0, r0
}
 8007bfc:	285e      	cmp	r0, #94	; 0x5e
 8007bfe:	bf8c      	ite	hi
 8007c00:	2000      	movhi	r0, #0
 8007c02:	2001      	movls	r0, #1
 8007c04:	4770      	bx	lr
	...

08007c08 <find_key>:

static vt100_key_t find_key(uint8_t * buf, uint8_t len)
{
 8007c08:	b570      	push	{r4, r5, r6, lr}
 8007c0a:	4606      	mov	r6, r0
 8007c0c:	460d      	mov	r5, r1
    for (unsigned int ii = 0; ii < sizeof(vt100_keycodes)/sizeof(vt100_keycode_t); ++ii)
 8007c0e:	2400      	movs	r4, #0
 8007c10:	e000      	b.n	8007c14 <find_key+0xc>
 8007c12:	3401      	adds	r4, #1
 8007c14:	2c0e      	cmp	r4, #14
 8007c16:	d816      	bhi.n	8007c46 <find_key+0x3e>
    {
        if ((len == vt100_keycodes[ii].code_len) &&
 8007c18:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8007c1c:	009a      	lsls	r2, r3, #2
 8007c1e:	4b0b      	ldr	r3, [pc, #44]	; (8007c4c <find_key+0x44>)
 8007c20:	4413      	add	r3, r2
 8007c22:	7a1b      	ldrb	r3, [r3, #8]
 8007c24:	42ab      	cmp	r3, r5
 8007c26:	d1f4      	bne.n	8007c12 <find_key+0xa>
            (0 == strncmp((const char*)vt100_keycodes[ii].code, (const char*)buf, len)))
 8007c28:	4b08      	ldr	r3, [pc, #32]	; (8007c4c <find_key+0x44>)
 8007c2a:	4413      	add	r3, r2
 8007c2c:	462a      	mov	r2, r5
 8007c2e:	4631      	mov	r1, r6
 8007c30:	6858      	ldr	r0, [r3, #4]
 8007c32:	f000 fedd 	bl	80089f0 <strncmp>
        if ((len == vt100_keycodes[ii].code_len) &&
 8007c36:	2800      	cmp	r0, #0
 8007c38:	d1eb      	bne.n	8007c12 <find_key+0xa>
        {
            return vt100_keycodes[ii].key;
 8007c3a:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8007c3e:	00a3      	lsls	r3, r4, #2
 8007c40:	4a02      	ldr	r2, [pc, #8]	; (8007c4c <find_key+0x44>)
 8007c42:	5cd0      	ldrb	r0, [r2, r3]
 8007c44:	e000      	b.n	8007c48 <find_key+0x40>
        }
    }
    
    return VT100_KEY_INVALID;
 8007c46:	2000      	movs	r0, #0
}
 8007c48:	bd70      	pop	{r4, r5, r6, pc}
 8007c4a:	bf00      	nop
 8007c4c:	0800c3a8 	.word	0x0800c3a8

08007c50 <vt100_process_byte>:

vt100_key_t vt100_process_byte(uint8_t byte)
{
 8007c50:	b570      	push	{r4, r5, r6, lr}
 8007c52:	4606      	mov	r6, r0
    static uint8_t cbuf[8] = {0};
    static uint8_t cbuf_idx = 0;
    
    if (0 == cbuf_idx && true == is_printable(byte))
 8007c54:	4b14      	ldr	r3, [pc, #80]	; (8007ca8 <vt100_process_byte+0x58>)
 8007c56:	781d      	ldrb	r5, [r3, #0]
 8007c58:	b915      	cbnz	r5, 8007c60 <vt100_process_byte+0x10>
 8007c5a:	f7ff ffcd 	bl	8007bf8 <is_printable>
 8007c5e:	b9f0      	cbnz	r0, 8007c9e <vt100_process_byte+0x4e>
    {
        return VT100_KEY_PRINTABLE;
    }
    else if (0x0D == byte) /* Enter */
 8007c60:	2e0d      	cmp	r6, #13
 8007c62:	d01e      	beq.n	8007ca2 <vt100_process_byte+0x52>
        return VT100_KEY_ENTER;
    }
    else
    {
        vt100_key_t key = VT100_KEY_INVALID;
        cbuf[cbuf_idx++] = byte;
 8007c64:	1c6c      	adds	r4, r5, #1
 8007c66:	b2e4      	uxtb	r4, r4
 8007c68:	4b0f      	ldr	r3, [pc, #60]	; (8007ca8 <vt100_process_byte+0x58>)
 8007c6a:	701c      	strb	r4, [r3, #0]
 8007c6c:	480f      	ldr	r0, [pc, #60]	; (8007cac <vt100_process_byte+0x5c>)
 8007c6e:	5546      	strb	r6, [r0, r5]
        key = find_key(cbuf, cbuf_idx);
 8007c70:	4621      	mov	r1, r4
 8007c72:	f7ff ffc9 	bl	8007c08 <find_key>
        if (VT100_KEY_INVALID != key)
 8007c76:	4603      	mov	r3, r0
 8007c78:	b918      	cbnz	r0, 8007c82 <vt100_process_byte+0x32>
            memset(cbuf, 0, sizeof(cbuf));
            return key;
        }
        else
        {
            if (cbuf_idx >= sizeof(cbuf))
 8007c7a:	2c07      	cmp	r4, #7
 8007c7c:	d808      	bhi.n	8007c90 <vt100_process_byte+0x40>
            }
        }
    }

    return VT100_KEY_INVALID;
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	bd70      	pop	{r4, r5, r6, pc}
            cbuf_idx = 0;
 8007c82:	2200      	movs	r2, #0
 8007c84:	4908      	ldr	r1, [pc, #32]	; (8007ca8 <vt100_process_byte+0x58>)
 8007c86:	700a      	strb	r2, [r1, #0]
            memset(cbuf, 0, sizeof(cbuf));
 8007c88:	4908      	ldr	r1, [pc, #32]	; (8007cac <vt100_process_byte+0x5c>)
 8007c8a:	600a      	str	r2, [r1, #0]
 8007c8c:	604a      	str	r2, [r1, #4]
            return key;
 8007c8e:	e7f6      	b.n	8007c7e <vt100_process_byte+0x2e>
                cbuf_idx = 0;
 8007c90:	2200      	movs	r2, #0
 8007c92:	4905      	ldr	r1, [pc, #20]	; (8007ca8 <vt100_process_byte+0x58>)
 8007c94:	700a      	strb	r2, [r1, #0]
                memset(cbuf, 0, sizeof(cbuf));
 8007c96:	4905      	ldr	r1, [pc, #20]	; (8007cac <vt100_process_byte+0x5c>)
 8007c98:	600a      	str	r2, [r1, #0]
 8007c9a:	604a      	str	r2, [r1, #4]
 8007c9c:	e7ef      	b.n	8007c7e <vt100_process_byte+0x2e>
        return VT100_KEY_PRINTABLE;
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	e7ed      	b.n	8007c7e <vt100_process_byte+0x2e>
        return VT100_KEY_ENTER;
 8007ca2:	2308      	movs	r3, #8
 8007ca4:	e7eb      	b.n	8007c7e <vt100_process_byte+0x2e>
 8007ca6:	bf00      	nop
 8007ca8:	20000594 	.word	0x20000594
 8007cac:	2000058c 	.word	0x2000058c

08007cb0 <vt100_get_keycode>:

vt100_keycode_t * vt100_get_keycode(vt100_key_t key)
{
    if (key >= VT100_KEY_MAX) return NULL;
 8007cb0:	280e      	cmp	r0, #14
 8007cb2:	d813      	bhi.n	8007cdc <vt100_get_keycode+0x2c>
    
    for (unsigned int ii = 0; ii < sizeof(vt100_keycodes)/sizeof(vt100_keycode_t); ++ii)
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	2b0e      	cmp	r3, #14
 8007cb8:	d80e      	bhi.n	8007cd8 <vt100_get_keycode+0x28>
    {
        if (vt100_keycodes[ii].key == key)
 8007cba:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8007cbe:	008a      	lsls	r2, r1, #2
 8007cc0:	4907      	ldr	r1, [pc, #28]	; (8007ce0 <vt100_get_keycode+0x30>)
 8007cc2:	5c8a      	ldrb	r2, [r1, r2]
 8007cc4:	4282      	cmp	r2, r0
 8007cc6:	d001      	beq.n	8007ccc <vt100_get_keycode+0x1c>
    for (unsigned int ii = 0; ii < sizeof(vt100_keycodes)/sizeof(vt100_keycode_t); ++ii)
 8007cc8:	3301      	adds	r3, #1
 8007cca:	e7f4      	b.n	8007cb6 <vt100_get_keycode+0x6>
        {
            return (vt100_keycode_t*)&vt100_keycodes[ii];
 8007ccc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007cd0:	009a      	lsls	r2, r3, #2
 8007cd2:	4608      	mov	r0, r1
 8007cd4:	4410      	add	r0, r2
 8007cd6:	4770      	bx	lr
        }
    }
    
    return NULL;
 8007cd8:	2000      	movs	r0, #0
 8007cda:	4770      	bx	lr
    if (key >= VT100_KEY_MAX) return NULL;
 8007cdc:	2000      	movs	r0, #0
}
 8007cde:	4770      	bx	lr
 8007ce0:	0800c3a8 	.word	0x0800c3a8

08007ce4 <fx_pwm_pulsing_light_run>:
	//Register effect
	register_fx(&param2,fx_num);
}

t_fx_result fx_pwm_pulsing_light_run(t_fx_state state,uint32_t framecount,const uint32_t duration)
{
 8007ce4:	b538      	push	{r3, r4, r5, lr}
	uint8_t ii = 0;
	int16_t val;

	switch(state)
 8007ce6:	2801      	cmp	r0, #1
 8007ce8:	d00b      	beq.n	8007d02 <fx_pwm_pulsing_light_run+0x1e>
 8007cea:	b118      	cbz	r0, 8007cf4 <fx_pwm_pulsing_light_run+0x10>
 8007cec:	2802      	cmp	r0, #2
 8007cee:	d061      	beq.n	8007db4 <fx_pwm_pulsing_light_run+0xd0>
				set_pwm_light(ii, 0);
			return FX_COMPLETED;
		case FX_DONE:
			break;
	}
	return FX_ERROR;
 8007cf0:	2003      	movs	r0, #3
 8007cf2:	e005      	b.n	8007d00 <fx_pwm_pulsing_light_run+0x1c>
			data = 0;
 8007cf4:	2400      	movs	r4, #0
 8007cf6:	4b30      	ldr	r3, [pc, #192]	; (8007db8 <fx_pwm_pulsing_light_run+0xd4>)
 8007cf8:	701c      	strb	r4, [r3, #0]
			reset_frame_delay();
 8007cfa:	f000 fac9 	bl	8008290 <reset_frame_delay>
			return FX_OK;
 8007cfe:	4620      	mov	r0, r4
}
 8007d00:	bd38      	pop	{r3, r4, r5, pc}
			if (state == 0)  //Off
 8007d02:	b188      	cbz	r0, 8007d28 <fx_pwm_pulsing_light_run+0x44>
			else if (state == 1)	//Ramp Up
 8007d04:	2801      	cmp	r0, #1
 8007d06:	d020      	beq.n	8007d4a <fx_pwm_pulsing_light_run+0x66>
			else if (state == 2)  //On
 8007d08:	2802      	cmp	r0, #2
 8007d0a:	d030      	beq.n	8007d6e <fx_pwm_pulsing_light_run+0x8a>
				val = data - get_DMX_variable(DMX_STRIP1_V1);
 8007d0c:	4b2a      	ldr	r3, [pc, #168]	; (8007db8 <fx_pwm_pulsing_light_run+0xd4>)
 8007d0e:	781c      	ldrb	r4, [r3, #0]
 8007d10:	2010      	movs	r0, #16
 8007d12:	f000 fae3 	bl	80082dc <get_DMX_variable>
 8007d16:	b283      	uxth	r3, r0
 8007d18:	1ae3      	subs	r3, r4, r3
				if (val<0)
 8007d1a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8007d1e:	d12f      	bne.n	8007d80 <fx_pwm_pulsing_light_run+0x9c>
					data = val;
 8007d20:	1a24      	subs	r4, r4, r0
 8007d22:	4b25      	ldr	r3, [pc, #148]	; (8007db8 <fx_pwm_pulsing_light_run+0xd4>)
 8007d24:	701c      	strb	r4, [r3, #0]
 8007d26:	e007      	b.n	8007d38 <fx_pwm_pulsing_light_run+0x54>
				data = 0;
 8007d28:	4b23      	ldr	r3, [pc, #140]	; (8007db8 <fx_pwm_pulsing_light_run+0xd4>)
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	701a      	strb	r2, [r3, #0]
				if (!check_frame_delay(get_DMX_variable(DMX_STRIP1_SPEED)))
 8007d2e:	200d      	movs	r0, #13
 8007d30:	f000 fad4 	bl	80082dc <get_DMX_variable>
 8007d34:	f000 fab2 	bl	800829c <check_frame_delay>
			val = get_DMX_variable(DMX_STRIP1_SIZE);
 8007d38:	200e      	movs	r0, #14
 8007d3a:	f000 facf 	bl	80082dc <get_DMX_variable>
 8007d3e:	b205      	sxth	r5, r0
			if (val>9)
 8007d40:	2d09      	cmp	r5, #9
 8007d42:	dd00      	ble.n	8007d46 <fx_pwm_pulsing_light_run+0x62>
				val = 9;
 8007d44:	2509      	movs	r5, #9
			for (ii=0;ii<val+1;ii++)
 8007d46:	2400      	movs	r4, #0
 8007d48:	e025      	b.n	8007d96 <fx_pwm_pulsing_light_run+0xb2>
				val = data + get_DMX_variable(DMX_STRIP1_COMPLEXITY);
 8007d4a:	4b1b      	ldr	r3, [pc, #108]	; (8007db8 <fx_pwm_pulsing_light_run+0xd4>)
 8007d4c:	781c      	ldrb	r4, [r3, #0]
 8007d4e:	200f      	movs	r0, #15
 8007d50:	f000 fac4 	bl	80082dc <get_DMX_variable>
 8007d54:	b283      	uxth	r3, r0
 8007d56:	4423      	add	r3, r4
 8007d58:	b21b      	sxth	r3, r3
				if (val>255)
 8007d5a:	2bff      	cmp	r3, #255	; 0xff
 8007d5c:	dd03      	ble.n	8007d66 <fx_pwm_pulsing_light_run+0x82>
					data = 255;
 8007d5e:	4b16      	ldr	r3, [pc, #88]	; (8007db8 <fx_pwm_pulsing_light_run+0xd4>)
 8007d60:	22ff      	movs	r2, #255	; 0xff
 8007d62:	701a      	strb	r2, [r3, #0]
 8007d64:	e7e8      	b.n	8007d38 <fx_pwm_pulsing_light_run+0x54>
					data = val;
 8007d66:	4404      	add	r4, r0
 8007d68:	4b13      	ldr	r3, [pc, #76]	; (8007db8 <fx_pwm_pulsing_light_run+0xd4>)
 8007d6a:	701c      	strb	r4, [r3, #0]
 8007d6c:	e7e4      	b.n	8007d38 <fx_pwm_pulsing_light_run+0x54>
				data = 255;
 8007d6e:	4b12      	ldr	r3, [pc, #72]	; (8007db8 <fx_pwm_pulsing_light_run+0xd4>)
 8007d70:	22ff      	movs	r2, #255	; 0xff
 8007d72:	701a      	strb	r2, [r3, #0]
				if (!check_frame_delay(get_DMX_variable(DMX_STRIP1_SPEED)))
 8007d74:	200d      	movs	r0, #13
 8007d76:	f000 fab1 	bl	80082dc <get_DMX_variable>
 8007d7a:	f000 fa8f 	bl	800829c <check_frame_delay>
 8007d7e:	e7db      	b.n	8007d38 <fx_pwm_pulsing_light_run+0x54>
					data = 0;
 8007d80:	4b0d      	ldr	r3, [pc, #52]	; (8007db8 <fx_pwm_pulsing_light_run+0xd4>)
 8007d82:	2200      	movs	r2, #0
 8007d84:	701a      	strb	r2, [r3, #0]
 8007d86:	e7d7      	b.n	8007d38 <fx_pwm_pulsing_light_run+0x54>
				set_pwm_light(ii, data);
 8007d88:	4b0b      	ldr	r3, [pc, #44]	; (8007db8 <fx_pwm_pulsing_light_run+0xd4>)
 8007d8a:	7819      	ldrb	r1, [r3, #0]
 8007d8c:	4620      	mov	r0, r4
 8007d8e:	f000 faa0 	bl	80082d2 <set_pwm_light>
			for (ii=0;ii<val+1;ii++)
 8007d92:	3401      	adds	r4, #1
 8007d94:	b2e4      	uxtb	r4, r4
 8007d96:	1c6b      	adds	r3, r5, #1
 8007d98:	429c      	cmp	r4, r3
 8007d9a:	dbf5      	blt.n	8007d88 <fx_pwm_pulsing_light_run+0xa4>
			return FX_RUNNING;
 8007d9c:	2002      	movs	r0, #2
 8007d9e:	e7af      	b.n	8007d00 <fx_pwm_pulsing_light_run+0x1c>
				set_pwm_light(ii, 0);
 8007da0:	2100      	movs	r1, #0
 8007da2:	4620      	mov	r0, r4
 8007da4:	f000 fa95 	bl	80082d2 <set_pwm_light>
			for (ii=0;ii<10;ii++)
 8007da8:	3401      	adds	r4, #1
 8007daa:	b2e4      	uxtb	r4, r4
 8007dac:	2c09      	cmp	r4, #9
 8007dae:	d9f7      	bls.n	8007da0 <fx_pwm_pulsing_light_run+0xbc>
			return FX_COMPLETED;
 8007db0:	2001      	movs	r0, #1
 8007db2:	e7a5      	b.n	8007d00 <fx_pwm_pulsing_light_run+0x1c>
			for (ii=0;ii<10;ii++)
 8007db4:	2400      	movs	r4, #0
 8007db6:	e7f9      	b.n	8007dac <fx_pwm_pulsing_light_run+0xc8>
 8007db8:	20000d30 	.word	0x20000d30

08007dbc <fx_pwm_pulsing_light>:
{
 8007dbc:	b508      	push	{r3, lr}
	register_fx(&param1,fx_num);
 8007dbe:	4601      	mov	r1, r0
 8007dc0:	4801      	ldr	r0, [pc, #4]	; (8007dc8 <fx_pwm_pulsing_light+0xc>)
 8007dc2:	f7fd fa23 	bl	800520c <register_fx>
}
 8007dc6:	bd08      	pop	{r3, pc}
 8007dc8:	0800c45c 	.word	0x0800c45c

08007dcc <fx_pwm_pulsing_pulse_light>:
{
 8007dcc:	b508      	push	{r3, lr}
	register_fx(&param2,fx_num);
 8007dce:	4601      	mov	r1, r0
 8007dd0:	4801      	ldr	r0, [pc, #4]	; (8007dd8 <fx_pwm_pulsing_pulse_light+0xc>)
 8007dd2:	f7fd fa1b 	bl	800520c <register_fx>
}
 8007dd6:	bd08      	pop	{r3, pc}
 8007dd8:	0800c470 	.word	0x0800c470

08007ddc <fx_pwm_running_light_run>:
	//Register effect
	register_fx(&param2, fx_num);
}

t_fx_result fx_pwm_running_light_run(t_fx_state state,uint32_t framecount,const uint32_t duration)
{
 8007ddc:	b570      	push	{r4, r5, r6, lr}
	uint8_t ii = 0;
	int16_t val;

	switch(state)
 8007dde:	2801      	cmp	r0, #1
 8007de0:	d012      	beq.n	8007e08 <fx_pwm_running_light_run+0x2c>
 8007de2:	b118      	cbz	r0, 8007dec <fx_pwm_running_light_run+0x10>
 8007de4:	2802      	cmp	r0, #2
 8007de6:	d061      	beq.n	8007eac <fx_pwm_running_light_run+0xd0>
			free(data);
			return FX_COMPLETED;
		case FX_DONE:
			break;
	}
	return FX_ERROR;
 8007de8:	2003      	movs	r0, #3
}
 8007dea:	bd70      	pop	{r4, r5, r6, pc}
			data = malloc(11);
 8007dec:	200b      	movs	r0, #11
 8007dee:	f000 fd17 	bl	8008820 <malloc>
 8007df2:	4b32      	ldr	r3, [pc, #200]	; (8007ebc <fx_pwm_running_light_run+0xe0>)
 8007df4:	6018      	str	r0, [r3, #0]
			memset(data, 0, 11);
 8007df6:	2400      	movs	r4, #0
 8007df8:	6004      	str	r4, [r0, #0]
 8007dfa:	6044      	str	r4, [r0, #4]
 8007dfc:	f8c0 4007 	str.w	r4, [r0, #7]
			reset_frame_delay();
 8007e00:	f000 fa46 	bl	8008290 <reset_frame_delay>
			return FX_OK;
 8007e04:	4620      	mov	r0, r4
 8007e06:	e7f0      	b.n	8007dea <fx_pwm_running_light_run+0xe>
			if (!check_frame_delay(get_DMX_variable(DMX_STRIP1_SPEED))) //Hmmm.... Speed determines the length of the effect but that's fixed for Single Shot... Problem....
 8007e08:	200d      	movs	r0, #13
 8007e0a:	f000 fa67 	bl	80082dc <get_DMX_variable>
 8007e0e:	f000 fa45 	bl	800829c <check_frame_delay>
 8007e12:	2800      	cmp	r0, #0
 8007e14:	d050      	beq.n	8007eb8 <fx_pwm_running_light_run+0xdc>
			for (ii=0;ii<10;ii++)
 8007e16:	2500      	movs	r5, #0
 8007e18:	e004      	b.n	8007e24 <fx_pwm_running_light_run+0x48>
				data[ii] = (uint8_t)val;
 8007e1a:	4b28      	ldr	r3, [pc, #160]	; (8007ebc <fx_pwm_running_light_run+0xe0>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	5598      	strb	r0, [r3, r6]
			for (ii=0;ii<10;ii++)
 8007e20:	3501      	adds	r5, #1
 8007e22:	b2ed      	uxtb	r5, r5
 8007e24:	2d09      	cmp	r5, #9
 8007e26:	d80e      	bhi.n	8007e46 <fx_pwm_running_light_run+0x6a>
				val = data[ii] - (255 - get_DMX_variable(DMX_STRIP1_COMPLEXITY));
 8007e28:	462e      	mov	r6, r5
 8007e2a:	4b24      	ldr	r3, [pc, #144]	; (8007ebc <fx_pwm_running_light_run+0xe0>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	5d5c      	ldrb	r4, [r3, r5]
 8007e30:	200f      	movs	r0, #15
 8007e32:	f000 fa53 	bl	80082dc <get_DMX_variable>
 8007e36:	b280      	uxth	r0, r0
 8007e38:	4420      	add	r0, r4
 8007e3a:	38ff      	subs	r0, #255	; 0xff
 8007e3c:	b200      	sxth	r0, r0
				if (val<0)
 8007e3e:	2800      	cmp	r0, #0
 8007e40:	daeb      	bge.n	8007e1a <fx_pwm_running_light_run+0x3e>
					val = 0;
 8007e42:	2000      	movs	r0, #0
 8007e44:	e7e9      	b.n	8007e1a <fx_pwm_running_light_run+0x3e>
			ii = get_DMX_variable(DMX_STRIP1_SIZE);
 8007e46:	200e      	movs	r0, #14
 8007e48:	f000 fa48 	bl	80082dc <get_DMX_variable>
 8007e4c:	4604      	mov	r4, r0
			if (ii>9)
 8007e4e:	2809      	cmp	r0, #9
 8007e50:	d900      	bls.n	8007e54 <fx_pwm_running_light_run+0x78>
			   ii = 9;
 8007e52:	2409      	movs	r4, #9
			if (get_DMX_variable(DMX_STRIP1_PATTERN))	//Reverse
 8007e54:	200c      	movs	r0, #12
 8007e56:	f000 fa41 	bl	80082dc <get_DMX_variable>
 8007e5a:	b178      	cbz	r0, 8007e7c <fx_pwm_running_light_run+0xa0>
				if (data[10] == 0)
 8007e5c:	4b17      	ldr	r3, [pc, #92]	; (8007ebc <fx_pwm_running_light_run+0xe0>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	7a9a      	ldrb	r2, [r3, #10]
 8007e62:	b90a      	cbnz	r2, 8007e68 <fx_pwm_running_light_run+0x8c>
					data[10] = ii + 1;
 8007e64:	3401      	adds	r4, #1
 8007e66:	729c      	strb	r4, [r3, #10]
				data[10]--;
 8007e68:	7a9a      	ldrb	r2, [r3, #10]
 8007e6a:	3a01      	subs	r2, #1
 8007e6c:	729a      	strb	r2, [r3, #10]
			data[data[10]] = 255;
 8007e6e:	4b13      	ldr	r3, [pc, #76]	; (8007ebc <fx_pwm_running_light_run+0xe0>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	7a9a      	ldrb	r2, [r3, #10]
 8007e74:	21ff      	movs	r1, #255	; 0xff
 8007e76:	5499      	strb	r1, [r3, r2]
			for (ii=0;ii<10;ii++)
 8007e78:	2400      	movs	r4, #0
 8007e7a:	e013      	b.n	8007ea4 <fx_pwm_running_light_run+0xc8>
				if (data[10] == ii)
 8007e7c:	4b0f      	ldr	r3, [pc, #60]	; (8007ebc <fx_pwm_running_light_run+0xe0>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	7a9a      	ldrb	r2, [r3, #10]
 8007e82:	42a2      	cmp	r2, r4
 8007e84:	d003      	beq.n	8007e8e <fx_pwm_running_light_run+0xb2>
				data[10]++;
 8007e86:	7a9a      	ldrb	r2, [r3, #10]
 8007e88:	3201      	adds	r2, #1
 8007e8a:	729a      	strb	r2, [r3, #10]
 8007e8c:	e7ef      	b.n	8007e6e <fx_pwm_running_light_run+0x92>
					data[10] = 255;
 8007e8e:	22ff      	movs	r2, #255	; 0xff
 8007e90:	729a      	strb	r2, [r3, #10]
 8007e92:	e7f8      	b.n	8007e86 <fx_pwm_running_light_run+0xaa>
				set_pwm_light(ii, data[ii]);
 8007e94:	4b09      	ldr	r3, [pc, #36]	; (8007ebc <fx_pwm_running_light_run+0xe0>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	5d19      	ldrb	r1, [r3, r4]
 8007e9a:	4620      	mov	r0, r4
 8007e9c:	f000 fa19 	bl	80082d2 <set_pwm_light>
			for (ii=0;ii<10;ii++)
 8007ea0:	3401      	adds	r4, #1
 8007ea2:	b2e4      	uxtb	r4, r4
 8007ea4:	2c09      	cmp	r4, #9
 8007ea6:	d9f5      	bls.n	8007e94 <fx_pwm_running_light_run+0xb8>
			return FX_RUNNING;
 8007ea8:	2002      	movs	r0, #2
 8007eaa:	e79e      	b.n	8007dea <fx_pwm_running_light_run+0xe>
			free(data);
 8007eac:	4b03      	ldr	r3, [pc, #12]	; (8007ebc <fx_pwm_running_light_run+0xe0>)
 8007eae:	6818      	ldr	r0, [r3, #0]
 8007eb0:	f000 fcbe 	bl	8008830 <free>
			return FX_COMPLETED;
 8007eb4:	2001      	movs	r0, #1
 8007eb6:	e798      	b.n	8007dea <fx_pwm_running_light_run+0xe>
				return FX_RUNNING;
 8007eb8:	2002      	movs	r0, #2
 8007eba:	e796      	b.n	8007dea <fx_pwm_running_light_run+0xe>
 8007ebc:	20000d30 	.word	0x20000d30

08007ec0 <fx_pwm_running_light>:
{
 8007ec0:	b508      	push	{r3, lr}
	register_fx(&param1, fx_num);
 8007ec2:	4601      	mov	r1, r0
 8007ec4:	4801      	ldr	r0, [pc, #4]	; (8007ecc <fx_pwm_running_light+0xc>)
 8007ec6:	f7fd f9a1 	bl	800520c <register_fx>
}
 8007eca:	bd08      	pop	{r3, pc}
 8007ecc:	0800c484 	.word	0x0800c484

08007ed0 <fx_pwm_running_pulse_light>:
{
 8007ed0:	b508      	push	{r3, lr}
	register_fx(&param2, fx_num);
 8007ed2:	4601      	mov	r1, r0
 8007ed4:	4801      	ldr	r0, [pc, #4]	; (8007edc <fx_pwm_running_pulse_light+0xc>)
 8007ed6:	f7fd f999 	bl	800520c <register_fx>
}
 8007eda:	bd08      	pop	{r3, pc}
 8007edc:	0800c498 	.word	0x0800c498

08007ee0 <fx_strip_cylon_run>:
	register_fx(&param,fx_num);
}


t_fx_result fx_strip_cylon_run(t_fx_state state,uint32_t framecount,const uint32_t duration)
{
 8007ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ee2:	b083      	sub	sp, #12
	uint16_t poscalc;
	uint8_t corr_r;
	uint8_t corr_g;
	uint8_t corr_b;

	switch(state)
 8007ee4:	2801      	cmp	r0, #1
 8007ee6:	d015      	beq.n	8007f14 <fx_strip_cylon_run+0x34>
 8007ee8:	b120      	cbz	r0, 8007ef4 <fx_strip_cylon_run+0x14>
 8007eea:	2802      	cmp	r0, #2
 8007eec:	f000 8084 	beq.w	8007ff8 <fx_strip_cylon_run+0x118>
			destroy_rgb_buffer(&buf);
			return FX_COMPLETED;
		case FX_DONE:
			break;
	}
	return FX_ERROR;
 8007ef0:	2003      	movs	r0, #3
 8007ef2:	e08b      	b.n	800800c <fx_strip_cylon_run+0x12c>
			last_ms = millisec();
 8007ef4:	f000 f9f6 	bl	80082e4 <millisec>
 8007ef8:	4b47      	ldr	r3, [pc, #284]	; (8008018 <fx_strip_cylon_run+0x138>)
 8007efa:	6018      	str	r0, [r3, #0]
			if (0 ==create_rgb_buffer(&buf, WS2812B_numPixels(CH1)))
 8007efc:	2000      	movs	r0, #0
 8007efe:	f000 faf3 	bl	80084e8 <WS2812B_numPixels>
 8007f02:	4601      	mov	r1, r0
 8007f04:	4845      	ldr	r0, [pc, #276]	; (800801c <fx_strip_cylon_run+0x13c>)
 8007f06:	f000 f9f5 	bl	80082f4 <create_rgb_buffer>
 8007f0a:	b108      	cbz	r0, 8007f10 <fx_strip_cylon_run+0x30>
			return FX_OK;
 8007f0c:	2000      	movs	r0, #0
 8007f0e:	e07d      	b.n	800800c <fx_strip_cylon_run+0x12c>
				return FX_ERROR;
 8007f10:	2003      	movs	r0, #3
 8007f12:	e07b      	b.n	800800c <fx_strip_cylon_run+0x12c>
			if ((millisec() - last_ms) < get_DMX_variable(DMX_STRIP1_SPEED))
 8007f14:	f000 f9e6 	bl	80082e4 <millisec>
 8007f18:	4b3f      	ldr	r3, [pc, #252]	; (8008018 <fx_strip_cylon_run+0x138>)
 8007f1a:	681c      	ldr	r4, [r3, #0]
 8007f1c:	1b04      	subs	r4, r0, r4
 8007f1e:	200d      	movs	r0, #13
 8007f20:	f000 f9dc 	bl	80082dc <get_DMX_variable>
 8007f24:	4284      	cmp	r4, r0
 8007f26:	d201      	bcs.n	8007f2c <fx_strip_cylon_run+0x4c>
					return FX_RUNNING;
 8007f28:	2002      	movs	r0, #2
 8007f2a:	e06f      	b.n	800800c <fx_strip_cylon_run+0x12c>
			last_ms = millisec();
 8007f2c:	f000 f9da 	bl	80082e4 <millisec>
 8007f30:	4b39      	ldr	r3, [pc, #228]	; (8008018 <fx_strip_cylon_run+0x138>)
 8007f32:	6018      	str	r0, [r3, #0]
			fade_rgb_buf(&buf,get_DMX_variable(DMX_STRIP1_SIZE));
 8007f34:	200e      	movs	r0, #14
 8007f36:	f000 f9d1 	bl	80082dc <get_DMX_variable>
 8007f3a:	4601      	mov	r1, r0
 8007f3c:	4837      	ldr	r0, [pc, #220]	; (800801c <fx_strip_cylon_run+0x13c>)
 8007f3e:	f000 fa18 	bl	8008372 <fade_rgb_buf>
			res = sin (pos*PI/180);
 8007f42:	4e37      	ldr	r6, [pc, #220]	; (8008020 <fx_strip_cylon_run+0x140>)
 8007f44:	8830      	ldrh	r0, [r6, #0]
 8007f46:	f7f8 fa5d 	bl	8000404 <__aeabi_i2d>
 8007f4a:	a331      	add	r3, pc, #196	; (adr r3, 8008010 <fx_strip_cylon_run+0x130>)
 8007f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f50:	f7f8 fac2 	bl	80004d8 <__aeabi_dmul>
 8007f54:	2200      	movs	r2, #0
 8007f56:	4b33      	ldr	r3, [pc, #204]	; (8008024 <fx_strip_cylon_run+0x144>)
 8007f58:	f7f8 fbe8 	bl	800072c <__aeabi_ddiv>
 8007f5c:	f001 fa2a 	bl	80093b4 <sin>
 8007f60:	4604      	mov	r4, r0
 8007f62:	460d      	mov	r5, r1
			pos = pos + get_DMX_variable(DMX_STRIP1_COMPLEXITY);
 8007f64:	200f      	movs	r0, #15
 8007f66:	f000 f9b9 	bl	80082dc <get_DMX_variable>
 8007f6a:	b280      	uxth	r0, r0
 8007f6c:	8833      	ldrh	r3, [r6, #0]
 8007f6e:	4418      	add	r0, r3
 8007f70:	b280      	uxth	r0, r0
 8007f72:	8030      	strh	r0, [r6, #0]
			if (pos>360)
 8007f74:	f5b0 7fb4 	cmp.w	r0, #360	; 0x168
 8007f78:	d902      	bls.n	8007f80 <fx_strip_cylon_run+0xa0>
				pos = pos - 360;
 8007f7a:	f5a0 70b4 	sub.w	r0, r0, #360	; 0x168
 8007f7e:	8030      	strh	r0, [r6, #0]
			res = res * (double)WS2812B_numPixels(CH1)/2;
 8007f80:	2000      	movs	r0, #0
 8007f82:	f000 fab1 	bl	80084e8 <WS2812B_numPixels>
 8007f86:	f7f8 fa2d 	bl	80003e4 <__aeabi_ui2d>
 8007f8a:	4622      	mov	r2, r4
 8007f8c:	462b      	mov	r3, r5
 8007f8e:	f7f8 faa3 	bl	80004d8 <__aeabi_dmul>
 8007f92:	2200      	movs	r2, #0
 8007f94:	4b24      	ldr	r3, [pc, #144]	; (8008028 <fx_strip_cylon_run+0x148>)
 8007f96:	f7f8 fa9f 	bl	80004d8 <__aeabi_dmul>
			poscalc = (int16_t)res + (WS2812B_numPixels(CH1)/2);
 8007f9a:	f7f8 fd4d 	bl	8000a38 <__aeabi_d2iz>
 8007f9e:	b284      	uxth	r4, r0
 8007fa0:	2000      	movs	r0, #0
 8007fa2:	f000 faa1 	bl	80084e8 <WS2812B_numPixels>
 8007fa6:	f3c0 004f 	ubfx	r0, r0, #1, #16
 8007faa:	4404      	add	r4, r0
 8007fac:	b2a4      	uxth	r4, r4
			corr_r = getGamma(GAMMA_STRIP,get_DMX_variable(DMX_STRIP1_V1));
 8007fae:	2010      	movs	r0, #16
 8007fb0:	f000 f994 	bl	80082dc <get_DMX_variable>
 8007fb4:	4601      	mov	r1, r0
 8007fb6:	2003      	movs	r0, #3
 8007fb8:	f7fd fb28 	bl	800560c <getGamma>
 8007fbc:	4606      	mov	r6, r0
			corr_g = getGamma(GAMMA_STRIP,get_DMX_variable(DMX_STRIP1_V2));
 8007fbe:	2011      	movs	r0, #17
 8007fc0:	f000 f98c 	bl	80082dc <get_DMX_variable>
 8007fc4:	4601      	mov	r1, r0
 8007fc6:	2003      	movs	r0, #3
 8007fc8:	f7fd fb20 	bl	800560c <getGamma>
 8007fcc:	4607      	mov	r7, r0
			corr_b = getGamma(GAMMA_STRIP,get_DMX_variable(DMX_STRIP1_V3));
 8007fce:	2012      	movs	r0, #18
 8007fd0:	f000 f984 	bl	80082dc <get_DMX_variable>
 8007fd4:	4601      	mov	r1, r0
 8007fd6:	2003      	movs	r0, #3
 8007fd8:	f7fd fb18 	bl	800560c <getGamma>
			set_buffer_pixel(&buf,poscalc,corr_r,corr_g,corr_b);
 8007fdc:	4d0f      	ldr	r5, [pc, #60]	; (800801c <fx_strip_cylon_run+0x13c>)
 8007fde:	9000      	str	r0, [sp, #0]
 8007fe0:	463b      	mov	r3, r7
 8007fe2:	4632      	mov	r2, r6
 8007fe4:	4621      	mov	r1, r4
 8007fe6:	4628      	mov	r0, r5
 8007fe8:	f000 f999 	bl	800831e <set_buffer_pixel>
			set_pixels_from_buf(CH1,&buf);
 8007fec:	4629      	mov	r1, r5
 8007fee:	2000      	movs	r0, #0
 8007ff0:	f000 f9a1 	bl	8008336 <set_pixels_from_buf>
			return FX_RUNNING;
 8007ff4:	2002      	movs	r0, #2
 8007ff6:	e009      	b.n	800800c <fx_strip_cylon_run+0x12c>
			WS2812B_clear(CH1);
 8007ff8:	2000      	movs	r0, #0
 8007ffa:	f000 fa7f 	bl	80084fc <WS2812B_clear>
			WS2812B_clear(CH2);
 8007ffe:	2001      	movs	r0, #1
 8008000:	f000 fa7c 	bl	80084fc <WS2812B_clear>
			destroy_rgb_buffer(&buf);
 8008004:	4805      	ldr	r0, [pc, #20]	; (800801c <fx_strip_cylon_run+0x13c>)
 8008006:	f000 f985 	bl	8008314 <destroy_rgb_buffer>
			return FX_COMPLETED;
 800800a:	2001      	movs	r0, #1
}
 800800c:	b003      	add	sp, #12
 800800e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008010:	53c8d4f1 	.word	0x53c8d4f1
 8008014:	400921fb 	.word	0x400921fb
 8008018:	200005a0 	.word	0x200005a0
 800801c:	20000598 	.word	0x20000598
 8008020:	200005a4 	.word	0x200005a4
 8008024:	40668000 	.word	0x40668000
 8008028:	3fe00000 	.word	0x3fe00000

0800802c <fx_strip_cylon>:
{
 800802c:	b508      	push	{r3, lr}
	register_fx(&param,fx_num);
 800802e:	4601      	mov	r1, r0
 8008030:	4801      	ldr	r0, [pc, #4]	; (8008038 <fx_strip_cylon+0xc>)
 8008032:	f7fd f8eb 	bl	800520c <register_fx>
}
 8008036:	bd08      	pop	{r3, pc}
 8008038:	0800c4ac 	.word	0x0800c4ac

0800803c <fx_strip_rainbow_run>:
	register_fx(&param,fx_num);
}


t_fx_result fx_strip_rainbow_run(t_fx_state state,uint32_t framecount,const uint32_t duration)
{
 800803c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800803e:	b083      	sub	sp, #12
	static int16_t pos[CH_MAX] = {0,0};
	static int16_t step[CH_MAX] = {0,0};
	static uint32_t delay[CH_MAX] = {0,0};

	switch(state)
 8008040:	2801      	cmp	r0, #1
 8008042:	d05d      	beq.n	8008100 <fx_strip_rainbow_run+0xc4>
 8008044:	b1e8      	cbz	r0, 8008082 <fx_strip_rainbow_run+0x46>
 8008046:	2802      	cmp	r0, #2
 8008048:	d05e      	beq.n	8008108 <fx_strip_rainbow_run+0xcc>
			WS2812B_clear(CH2);
			return FX_COMPLETED;
		case FX_DONE:
			break;
	}
	return FX_ERROR;
 800804a:	2003      	movs	r0, #3
 800804c:	e01c      	b.n	8008088 <fx_strip_rainbow_run+0x4c>
			for (uint8_t ii = 0;ii<CH_MAX;ii++)
 800804e:	3401      	adds	r4, #1
 8008050:	b2e4      	uxtb	r4, r4
 8008052:	2c01      	cmp	r4, #1
 8008054:	d817      	bhi.n	8008086 <fx_strip_rainbow_run+0x4a>
				step[ii] = get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_SIZE]);
 8008056:	4e30      	ldr	r6, [pc, #192]	; (8008118 <fx_strip_rainbow_run+0xdc>)
 8008058:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 800805c:	1973      	adds	r3, r6, r5
 800805e:	7898      	ldrb	r0, [r3, #2]
 8008060:	f000 f93c 	bl	80082dc <get_DMX_variable>
 8008064:	4b2d      	ldr	r3, [pc, #180]	; (800811c <fx_strip_rainbow_run+0xe0>)
 8008066:	f823 0014 	strh.w	r0, [r3, r4, lsl #1]
				if (get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_PATTERN]))
 800806a:	5d70      	ldrb	r0, [r6, r5]
 800806c:	f000 f936 	bl	80082dc <get_DMX_variable>
 8008070:	2800      	cmp	r0, #0
 8008072:	d0ec      	beq.n	800804e <fx_strip_rainbow_run+0x12>
					step[ii] = -step[ii];
 8008074:	4a29      	ldr	r2, [pc, #164]	; (800811c <fx_strip_rainbow_run+0xe0>)
 8008076:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
 800807a:	425b      	negs	r3, r3
 800807c:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
 8008080:	e7e5      	b.n	800804e <fx_strip_rainbow_run+0x12>
			for (uint8_t ii = 0;ii<CH_MAX;ii++)
 8008082:	2400      	movs	r4, #0
 8008084:	e7e5      	b.n	8008052 <fx_strip_rainbow_run+0x16>
			return FX_OK;
 8008086:	2000      	movs	r0, #0
}
 8008088:	b003      	add	sp, #12
 800808a:	bdf0      	pop	{r4, r5, r6, r7, pc}
					else if (pos[ii] < 0)
 800808c:	2a00      	cmp	r2, #0
 800808e:	db32      	blt.n	80080f6 <fx_strip_rainbow_run+0xba>
			for (uint8_t ii = 0;ii<CH_MAX;ii++)
 8008090:	3401      	adds	r4, #1
 8008092:	b2e4      	uxtb	r4, r4
 8008094:	2c01      	cmp	r4, #1
 8008096:	d835      	bhi.n	8008104 <fx_strip_rainbow_run+0xc8>
				if (check_custom_frame_delay(&delay[ii],get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_SPEED]))) //Hmmm.... Speed determines the length of the effect but that's fixed for Single Shot... Problem....
 8008098:	ebc4 02c4 	rsb	r2, r4, r4, lsl #3
 800809c:	4b1e      	ldr	r3, [pc, #120]	; (8008118 <fx_strip_rainbow_run+0xdc>)
 800809e:	4413      	add	r3, r2
 80080a0:	7858      	ldrb	r0, [r3, #1]
 80080a2:	f000 f91b 	bl	80082dc <get_DMX_variable>
 80080a6:	4601      	mov	r1, r0
 80080a8:	481d      	ldr	r0, [pc, #116]	; (8008120 <fx_strip_rainbow_run+0xe4>)
 80080aa:	eb00 0084 	add.w	r0, r0, r4, lsl #2
 80080ae:	f000 f905 	bl	80082bc <check_custom_frame_delay>
 80080b2:	2800      	cmp	r0, #0
 80080b4:	d0ec      	beq.n	8008090 <fx_strip_rainbow_run+0x54>
					WS2812B_rainbow(ii,0, WS2812B_numPixels(ii),pos[ii],step[ii]);
 80080b6:	4620      	mov	r0, r4
 80080b8:	f000 fa16 	bl	80084e8 <WS2812B_numPixels>
 80080bc:	4e19      	ldr	r6, [pc, #100]	; (8008124 <fx_strip_rainbow_run+0xe8>)
 80080be:	f936 3014 	ldrsh.w	r3, [r6, r4, lsl #1]
 80080c2:	4f16      	ldr	r7, [pc, #88]	; (800811c <fx_strip_rainbow_run+0xe0>)
 80080c4:	f937 2014 	ldrsh.w	r2, [r7, r4, lsl #1]
 80080c8:	b2d2      	uxtb	r2, r2
 80080ca:	9200      	str	r2, [sp, #0]
 80080cc:	b2db      	uxtb	r3, r3
 80080ce:	b2c2      	uxtb	r2, r0
 80080d0:	2100      	movs	r1, #0
 80080d2:	4620      	mov	r0, r4
 80080d4:	f000 fafe 	bl	80086d4 <WS2812B_rainbow>
					pos[ii] = pos[ii] + step[ii];
 80080d8:	f836 3014 	ldrh.w	r3, [r6, r4, lsl #1]
 80080dc:	f837 2014 	ldrh.w	r2, [r7, r4, lsl #1]
 80080e0:	4413      	add	r3, r2
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	b21a      	sxth	r2, r3
 80080e6:	f826 2014 	strh.w	r2, [r6, r4, lsl #1]
					if (pos[ii] > 255)
 80080ea:	2aff      	cmp	r2, #255	; 0xff
 80080ec:	ddce      	ble.n	800808c <fx_strip_rainbow_run+0x50>
						pos[ii] = pos[ii]-255;
 80080ee:	3bff      	subs	r3, #255	; 0xff
 80080f0:	f826 3014 	strh.w	r3, [r6, r4, lsl #1]
 80080f4:	e7cc      	b.n	8008090 <fx_strip_rainbow_run+0x54>
						pos[ii] = pos[ii]+255;
 80080f6:	33ff      	adds	r3, #255	; 0xff
 80080f8:	4a0a      	ldr	r2, [pc, #40]	; (8008124 <fx_strip_rainbow_run+0xe8>)
 80080fa:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
 80080fe:	e7c7      	b.n	8008090 <fx_strip_rainbow_run+0x54>
			for (uint8_t ii = 0;ii<CH_MAX;ii++)
 8008100:	2400      	movs	r4, #0
 8008102:	e7c7      	b.n	8008094 <fx_strip_rainbow_run+0x58>
			return FX_RUNNING;
 8008104:	2002      	movs	r0, #2
 8008106:	e7bf      	b.n	8008088 <fx_strip_rainbow_run+0x4c>
			WS2812B_clear(CH1);
 8008108:	2000      	movs	r0, #0
 800810a:	f000 f9f7 	bl	80084fc <WS2812B_clear>
			WS2812B_clear(CH2);
 800810e:	2001      	movs	r0, #1
 8008110:	f000 f9f4 	bl	80084fc <WS2812B_clear>
			return FX_COMPLETED;
 8008114:	2001      	movs	r0, #1
 8008116:	e7b7      	b.n	8008088 <fx_strip_rainbow_run+0x4c>
 8008118:	0800c4e8 	.word	0x0800c4e8
 800811c:	200005b4 	.word	0x200005b4
 8008120:	200005a8 	.word	0x200005a8
 8008124:	200005b0 	.word	0x200005b0

08008128 <fx_strip_rainbow>:
{
 8008128:	b508      	push	{r3, lr}
	register_fx(&param,fx_num);
 800812a:	4601      	mov	r1, r0
 800812c:	4801      	ldr	r0, [pc, #4]	; (8008134 <fx_strip_rainbow+0xc>)
 800812e:	f7fd f86d 	bl	800520c <register_fx>
}
 8008132:	bd08      	pop	{r3, pc}
 8008134:	0800c4c0 	.word	0x0800c4c0

08008138 <fx_strip_running_light_run>:
	register_fx(&param,fx_num);
}


t_fx_result fx_strip_running_light_run(t_fx_state state,uint32_t framecount,const uint32_t duration)
{
 8008138:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800813c:	b082      	sub	sp, #8
	static int16_t pos[CH_MAX] = {0,0};
	static int16_t step[CH_MAX] = {0,0};
	static uint32_t delay[CH_MAX] = {0,0};

	switch(state)
 800813e:	2801      	cmp	r0, #1
 8008140:	f000 8089 	beq.w	8008256 <fx_strip_running_light_run+0x11e>
 8008144:	b320      	cbz	r0, 8008190 <fx_strip_running_light_run+0x58>
 8008146:	2802      	cmp	r0, #2
 8008148:	f000 8089 	beq.w	800825e <fx_strip_running_light_run+0x126>
			WS2812B_clear(CH2);
			return FX_COMPLETED;
		case FX_DONE:
			break;
	}
	return FX_ERROR;
 800814c:	2003      	movs	r0, #3
 800814e:	e022      	b.n	8008196 <fx_strip_running_light_run+0x5e>
			for (uint8_t ii = 0;ii<CH_MAX;ii++)
 8008150:	3401      	adds	r4, #1
 8008152:	b2e4      	uxtb	r4, r4
 8008154:	2c01      	cmp	r4, #1
 8008156:	d81d      	bhi.n	8008194 <fx_strip_running_light_run+0x5c>
				step[ii] = get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_SIZE]);
 8008158:	4e45      	ldr	r6, [pc, #276]	; (8008270 <fx_strip_running_light_run+0x138>)
 800815a:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 800815e:	1973      	adds	r3, r6, r5
 8008160:	7898      	ldrb	r0, [r3, #2]
 8008162:	f000 f8bb 	bl	80082dc <get_DMX_variable>
 8008166:	4b43      	ldr	r3, [pc, #268]	; (8008274 <fx_strip_running_light_run+0x13c>)
 8008168:	f823 0014 	strh.w	r0, [r3, r4, lsl #1]
				if (0 != get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_PATTERN]))
 800816c:	5d70      	ldrb	r0, [r6, r5]
 800816e:	f000 f8b5 	bl	80082dc <get_DMX_variable>
 8008172:	2800      	cmp	r0, #0
 8008174:	d0ec      	beq.n	8008150 <fx_strip_running_light_run+0x18>
				  pos[ii] = WS2812B_numPixels((t_stripchannel)ii);
 8008176:	4620      	mov	r0, r4
 8008178:	f000 f9b6 	bl	80084e8 <WS2812B_numPixels>
 800817c:	4b3e      	ldr	r3, [pc, #248]	; (8008278 <fx_strip_running_light_run+0x140>)
 800817e:	f823 0014 	strh.w	r0, [r3, r4, lsl #1]
				  step[ii] = -step[ii];
 8008182:	4a3c      	ldr	r2, [pc, #240]	; (8008274 <fx_strip_running_light_run+0x13c>)
 8008184:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
 8008188:	425b      	negs	r3, r3
 800818a:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
 800818e:	e7df      	b.n	8008150 <fx_strip_running_light_run+0x18>
			for (uint8_t ii = 0;ii<CH_MAX;ii++)
 8008190:	2400      	movs	r4, #0
 8008192:	e7df      	b.n	8008154 <fx_strip_running_light_run+0x1c>
			return FX_OK;
 8008194:	2000      	movs	r0, #0
}
 8008196:	b002      	add	sp, #8
 8008198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					else if (pos[ii] < 0)
 800819c:	4b36      	ldr	r3, [pc, #216]	; (8008278 <fx_strip_running_light_run+0x140>)
 800819e:	f933 2014 	ldrsh.w	r2, [r3, r4, lsl #1]
 80081a2:	2a00      	cmp	r2, #0
 80081a4:	db4a      	blt.n	800823c <fx_strip_running_light_run+0x104>
			for (uint8_t ii = 0;ii<CH_MAX;ii++)
 80081a6:	3401      	adds	r4, #1
 80081a8:	b2e4      	uxtb	r4, r4
 80081aa:	2c01      	cmp	r4, #1
 80081ac:	d855      	bhi.n	800825a <fx_strip_running_light_run+0x122>
				if (check_custom_frame_delay(&delay[ii],get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_SPEED]))) //Hmmm.... Speed determines the length of the effect but that's fixed for Single Shot... Problem....
 80081ae:	ebc4 02c4 	rsb	r2, r4, r4, lsl #3
 80081b2:	4b2f      	ldr	r3, [pc, #188]	; (8008270 <fx_strip_running_light_run+0x138>)
 80081b4:	4413      	add	r3, r2
 80081b6:	7858      	ldrb	r0, [r3, #1]
 80081b8:	f000 f890 	bl	80082dc <get_DMX_variable>
 80081bc:	4601      	mov	r1, r0
 80081be:	482f      	ldr	r0, [pc, #188]	; (800827c <fx_strip_running_light_run+0x144>)
 80081c0:	eb00 0084 	add.w	r0, r0, r4, lsl #2
 80081c4:	f000 f87a 	bl	80082bc <check_custom_frame_delay>
 80081c8:	2800      	cmp	r0, #0
 80081ca:	d0ec      	beq.n	80081a6 <fx_strip_running_light_run+0x6e>
					WS2812B_clear((t_stripchannel)ii);
 80081cc:	4620      	mov	r0, r4
 80081ce:	f000 f995 	bl	80084fc <WS2812B_clear>
					WS2812B_setPixelColor((t_stripchannel)ii,pos[ii],get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_V1]), get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_V2]), get_DMX_variable(DMX_CH_REG[ii][DMX_STRIP_V3]));
 80081d2:	4f29      	ldr	r7, [pc, #164]	; (8008278 <fx_strip_running_light_run+0x140>)
 80081d4:	f937 8014 	ldrsh.w	r8, [r7, r4, lsl #1]
 80081d8:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
 80081dc:	4d24      	ldr	r5, [pc, #144]	; (8008270 <fx_strip_running_light_run+0x138>)
 80081de:	441d      	add	r5, r3
 80081e0:	7928      	ldrb	r0, [r5, #4]
 80081e2:	f000 f87b 	bl	80082dc <get_DMX_variable>
 80081e6:	4681      	mov	r9, r0
 80081e8:	7968      	ldrb	r0, [r5, #5]
 80081ea:	f000 f877 	bl	80082dc <get_DMX_variable>
 80081ee:	4682      	mov	sl, r0
 80081f0:	79a8      	ldrb	r0, [r5, #6]
 80081f2:	f000 f873 	bl	80082dc <get_DMX_variable>
 80081f6:	9000      	str	r0, [sp, #0]
 80081f8:	4653      	mov	r3, sl
 80081fa:	464a      	mov	r2, r9
 80081fc:	fa1f f188 	uxth.w	r1, r8
 8008200:	4620      	mov	r0, r4
 8008202:	f000 f92f 	bl	8008464 <WS2812B_setPixelColor>
					pos[ii] = pos[ii] + step[ii];
 8008206:	f837 5014 	ldrh.w	r5, [r7, r4, lsl #1]
 800820a:	4b1a      	ldr	r3, [pc, #104]	; (8008274 <fx_strip_running_light_run+0x13c>)
 800820c:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
 8008210:	441d      	add	r5, r3
 8008212:	b22d      	sxth	r5, r5
 8008214:	f827 5014 	strh.w	r5, [r7, r4, lsl #1]
					if (pos[ii] > WS2812B_numPixels((t_stripchannel)ii))
 8008218:	4620      	mov	r0, r4
 800821a:	f000 f965 	bl	80084e8 <WS2812B_numPixels>
 800821e:	4285      	cmp	r5, r0
 8008220:	ddbc      	ble.n	800819c <fx_strip_running_light_run+0x64>
						step[ii] = -step[ii];
 8008222:	4a14      	ldr	r2, [pc, #80]	; (8008274 <fx_strip_running_light_run+0x13c>)
 8008224:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
 8008228:	425b      	negs	r3, r3
 800822a:	b29b      	uxth	r3, r3
 800822c:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
						pos[ii] = pos[ii] + step[ii];
 8008230:	f837 1014 	ldrh.w	r1, [r7, r4, lsl #1]
 8008234:	440b      	add	r3, r1
 8008236:	f827 3014 	strh.w	r3, [r7, r4, lsl #1]
 800823a:	e7b4      	b.n	80081a6 <fx_strip_running_light_run+0x6e>
						step[ii] = -step[ii];
 800823c:	490d      	ldr	r1, [pc, #52]	; (8008274 <fx_strip_running_light_run+0x13c>)
 800823e:	f831 3014 	ldrh.w	r3, [r1, r4, lsl #1]
 8008242:	425b      	negs	r3, r3
 8008244:	b29b      	uxth	r3, r3
 8008246:	f821 3014 	strh.w	r3, [r1, r4, lsl #1]
						pos[ii] = pos[ii] + step[ii];
 800824a:	b292      	uxth	r2, r2
 800824c:	4413      	add	r3, r2
 800824e:	4a0a      	ldr	r2, [pc, #40]	; (8008278 <fx_strip_running_light_run+0x140>)
 8008250:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
 8008254:	e7a7      	b.n	80081a6 <fx_strip_running_light_run+0x6e>
			for (uint8_t ii = 0;ii<CH_MAX;ii++)
 8008256:	2400      	movs	r4, #0
 8008258:	e7a7      	b.n	80081aa <fx_strip_running_light_run+0x72>
			return FX_RUNNING;
 800825a:	2002      	movs	r0, #2
 800825c:	e79b      	b.n	8008196 <fx_strip_running_light_run+0x5e>
			WS2812B_clear(CH1);
 800825e:	2000      	movs	r0, #0
 8008260:	f000 f94c 	bl	80084fc <WS2812B_clear>
			WS2812B_clear(CH2);
 8008264:	2001      	movs	r0, #1
 8008266:	f000 f949 	bl	80084fc <WS2812B_clear>
			return FX_COMPLETED;
 800826a:	2001      	movs	r0, #1
 800826c:	e793      	b.n	8008196 <fx_strip_running_light_run+0x5e>
 800826e:	bf00      	nop
 8008270:	0800c4e8 	.word	0x0800c4e8
 8008274:	200005c4 	.word	0x200005c4
 8008278:	200005c0 	.word	0x200005c0
 800827c:	200005b8 	.word	0x200005b8

08008280 <fx_strip_running_light>:
{
 8008280:	b508      	push	{r3, lr}
	register_fx(&param,fx_num);
 8008282:	4601      	mov	r1, r0
 8008284:	4801      	ldr	r0, [pc, #4]	; (800828c <fx_strip_running_light+0xc>)
 8008286:	f7fc ffc1 	bl	800520c <register_fx>
}
 800828a:	bd08      	pop	{r3, pc}
 800828c:	0800c4d4 	.word	0x0800c4d4

08008290 <reset_frame_delay>:


//Reset the Frame Delay Counter
void reset_frame_delay(void)
{
	 delay_count = 0;
 8008290:	4b01      	ldr	r3, [pc, #4]	; (8008298 <reset_frame_delay+0x8>)
 8008292:	2200      	movs	r2, #0
 8008294:	601a      	str	r2, [r3, #0]
}
 8008296:	4770      	bx	lr
 8008298:	200005c8 	.word	0x200005c8

0800829c <check_frame_delay>:

//Returns true if "delay" frames have passed, else false
uint8_t check_frame_delay(uint32_t delay)
{
	if (delay == delay_count)
 800829c:	4b06      	ldr	r3, [pc, #24]	; (80082b8 <check_frame_delay+0x1c>)
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	4283      	cmp	r3, r0
 80082a2:	d004      	beq.n	80082ae <check_frame_delay+0x12>
	{
		delay_count = 0;
		return 1;
	}
	delay_count++;
 80082a4:	3301      	adds	r3, #1
 80082a6:	4a04      	ldr	r2, [pc, #16]	; (80082b8 <check_frame_delay+0x1c>)
 80082a8:	6013      	str	r3, [r2, #0]
	return 0;
 80082aa:	2000      	movs	r0, #0
}
 80082ac:	4770      	bx	lr
		delay_count = 0;
 80082ae:	4b02      	ldr	r3, [pc, #8]	; (80082b8 <check_frame_delay+0x1c>)
 80082b0:	2200      	movs	r2, #0
 80082b2:	601a      	str	r2, [r3, #0]
		return 1;
 80082b4:	2001      	movs	r0, #1
 80082b6:	4770      	bx	lr
 80082b8:	200005c8 	.word	0x200005c8

080082bc <check_custom_frame_delay>:


//Custom Delay with on Variable
uint8_t check_custom_frame_delay(uint32_t* count, uint32_t delay)
{
	if (delay == *count)
 80082bc:	6803      	ldr	r3, [r0, #0]
 80082be:	428b      	cmp	r3, r1
 80082c0:	d003      	beq.n	80082ca <check_custom_frame_delay+0xe>
	{
		*count = 0;
		return 1;
	}
	*count = *count + 1;
 80082c2:	3301      	adds	r3, #1
 80082c4:	6003      	str	r3, [r0, #0]
	return 0;
 80082c6:	2000      	movs	r0, #0
}
 80082c8:	4770      	bx	lr
		*count = 0;
 80082ca:	2300      	movs	r3, #0
 80082cc:	6003      	str	r3, [r0, #0]
		return 1;
 80082ce:	2001      	movs	r0, #1
 80082d0:	4770      	bx	lr

080082d2 <set_pwm_light>:


//Set Light by index (0..9)
void set_pwm_light(uint8_t index, uint8_t val)
{
 80082d2:	b508      	push	{r3, lr}
	set_reg(index+1, val);
 80082d4:	3001      	adds	r0, #1
 80082d6:	f7fc fddd 	bl	8004e94 <set_reg>
}
 80082da:	bd08      	pop	{r3, pc}

080082dc <get_DMX_variable>:
}


//Get a DMX Variable
uint8_t get_DMX_variable(t_dmx_var var)
{
 80082dc:	b508      	push	{r3, lr}
	return get_reg((uint32_t)var);
 80082de:	f7fc fde7 	bl	8004eb0 <get_reg>
}
 80082e2:	bd08      	pop	{r3, pc}

080082e4 <millisec>:
{
	return get_trigger(ch);
}

uint32_t millisec(void)
{
 80082e4:	b508      	push	{r3, lr}
	return HAL_GetTick();
 80082e6:	f7f8 ff7d 	bl	80011e4 <HAL_GetTick>
}
 80082ea:	bd08      	pop	{r3, pc}

080082ec <scale256>:


uint8_t scale256(uint8_t val, uint8_t scale)
{
	return (uint8_t)(((uint16_t)val * (uint16_t)scale)>>8);
 80082ec:	fb01 f000 	mul.w	r0, r1, r0
}
 80082f0:	0a00      	lsrs	r0, r0, #8
 80082f2:	4770      	bx	lr

080082f4 <create_rgb_buffer>:

uint8_t create_rgb_buffer(t_rgb_buf* pbuf, uint16_t size)
{
 80082f4:	b538      	push	{r3, r4, r5, lr}
 80082f6:	4604      	mov	r4, r0
 80082f8:	460d      	mov	r5, r1
	pbuf->size = 0;
 80082fa:	2300      	movs	r3, #0
 80082fc:	8083      	strh	r3, [r0, #4]
	pbuf->rgb_pixels = calloc(size, sizeof(t_rgb));
 80082fe:	2103      	movs	r1, #3
 8008300:	4628      	mov	r0, r5
 8008302:	f000 fa5b 	bl	80087bc <calloc>
 8008306:	6020      	str	r0, [r4, #0]
	if (NULL != pbuf->rgb_pixels)
 8008308:	b110      	cbz	r0, 8008310 <create_rgb_buffer+0x1c>
	{
		pbuf->size = size;
 800830a:	80a5      	strh	r5, [r4, #4]
		return 1;
 800830c:	2001      	movs	r0, #1
	}
	return 0;
}
 800830e:	bd38      	pop	{r3, r4, r5, pc}
	return 0;
 8008310:	2000      	movs	r0, #0
 8008312:	e7fc      	b.n	800830e <create_rgb_buffer+0x1a>

08008314 <destroy_rgb_buffer>:

void destroy_rgb_buffer(t_rgb_buf* pbuf)
{
 8008314:	b508      	push	{r3, lr}
	free(pbuf->rgb_pixels);
 8008316:	6800      	ldr	r0, [r0, #0]
 8008318:	f000 fa8a 	bl	8008830 <free>
}
 800831c:	bd08      	pop	{r3, pc}

0800831e <set_buffer_pixel>:

void set_buffer_pixel(t_rgb_buf* pbuf,uint16_t pos, uint8_t r, uint8_t g, uint8_t b)
{
 800831e:	b410      	push	{r4}
	t_rgb *pix = pbuf->rgb_pixels;
 8008320:	6804      	ldr	r4, [r0, #0]
	pix[pos].r = r;
 8008322:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8008326:	1860      	adds	r0, r4, r1
 8008328:	5462      	strb	r2, [r4, r1]
	pix[pos].g = g;
 800832a:	7043      	strb	r3, [r0, #1]
	pix[pos].b = b;
 800832c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8008330:	7083      	strb	r3, [r0, #2]
}
 8008332:	bc10      	pop	{r4}
 8008334:	4770      	bx	lr

08008336 <set_pixels_from_buf>:

void set_pixels_from_buf(t_stripchannel ch, t_rgb_buf* pbuf)
{
 8008336:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008338:	b083      	sub	sp, #12
 800833a:	4607      	mov	r7, r0
 800833c:	460c      	mov	r4, r1
	uint16_t cnt;
	uint16_t maxcnt = WS2812B_numPixels(ch);
 800833e:	f000 f8d3 	bl	80084e8 <WS2812B_numPixels>
	t_rgb *pix = pbuf->rgb_pixels;
 8008342:	6825      	ldr	r5, [r4, #0]

	if (maxcnt>pbuf->size)
 8008344:	88a6      	ldrh	r6, [r4, #4]
 8008346:	4286      	cmp	r6, r0
 8008348:	d300      	bcc.n	800834c <set_pixels_from_buf+0x16>
	uint16_t maxcnt = WS2812B_numPixels(ch);
 800834a:	4606      	mov	r6, r0
		maxcnt = pbuf->size;

	for (cnt = 0;cnt<maxcnt;cnt++)
 800834c:	2400      	movs	r4, #0
 800834e:	e00c      	b.n	800836a <set_pixels_from_buf+0x34>
	{
		WS2812B_setPixelColor(ch,cnt,pix[cnt].r,pix[cnt].g,pix[cnt].b);
 8008350:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8008354:	18a9      	adds	r1, r5, r2
 8008356:	784b      	ldrb	r3, [r1, #1]
 8008358:	5caa      	ldrb	r2, [r5, r2]
 800835a:	7889      	ldrb	r1, [r1, #2]
 800835c:	9100      	str	r1, [sp, #0]
 800835e:	4621      	mov	r1, r4
 8008360:	4638      	mov	r0, r7
 8008362:	f000 f87f 	bl	8008464 <WS2812B_setPixelColor>
	for (cnt = 0;cnt<maxcnt;cnt++)
 8008366:	3401      	adds	r4, #1
 8008368:	b2a4      	uxth	r4, r4
 800836a:	42b4      	cmp	r4, r6
 800836c:	d3f0      	bcc.n	8008350 <set_pixels_from_buf+0x1a>
	}
}
 800836e:	b003      	add	sp, #12
 8008370:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008372 <fade_rgb_buf>:

void fade_rgb_buf(t_rgb_buf* pbuf,uint8_t scale)
{
 8008372:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008376:	4681      	mov	r9, r0
 8008378:	4688      	mov	r8, r1
	uint16_t i;
	t_rgb *pix = pbuf->rgb_pixels;
 800837a:	6807      	ldr	r7, [r0, #0]

	for (i = 0; i<pbuf->size;i++)
 800837c:	2400      	movs	r4, #0
 800837e:	e013      	b.n	80083a8 <fade_rgb_buf+0x36>
	{
		pix[i].r = scale256(pix[i].r, scale);
 8008380:	eb04 0644 	add.w	r6, r4, r4, lsl #1
 8008384:	19bd      	adds	r5, r7, r6
 8008386:	4641      	mov	r1, r8
 8008388:	5db8      	ldrb	r0, [r7, r6]
 800838a:	f7ff ffaf 	bl	80082ec <scale256>
 800838e:	55b8      	strb	r0, [r7, r6]
		pix[i].g = scale256(pix[i].g, scale);
 8008390:	4641      	mov	r1, r8
 8008392:	7868      	ldrb	r0, [r5, #1]
 8008394:	f7ff ffaa 	bl	80082ec <scale256>
 8008398:	7068      	strb	r0, [r5, #1]
		pix[i].b = scale256(pix[i].b, scale);
 800839a:	4641      	mov	r1, r8
 800839c:	78a8      	ldrb	r0, [r5, #2]
 800839e:	f7ff ffa5 	bl	80082ec <scale256>
 80083a2:	70a8      	strb	r0, [r5, #2]
	for (i = 0; i<pbuf->size;i++)
 80083a4:	3401      	adds	r4, #1
 80083a6:	b2a4      	uxth	r4, r4
 80083a8:	f8b9 3004 	ldrh.w	r3, [r9, #4]
 80083ac:	42a3      	cmp	r3, r4
 80083ae:	d8e7      	bhi.n	8008380 <fade_rgb_buf+0xe>
	}
}
 80083b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080083b4 <WS2812B_show>:



// Sends the current buffer to the leds
void WS2812B_show(t_stripchannel ch)
{
 80083b4:	b538      	push	{r3, r4, r5, lr}
 80083b6:	4604      	mov	r4, r0
  uint32_t loopcnt = 0;
  static uint8_t errorcnt = 0;

  //If Strip is set to 0 pixels we ignore it...
  if (stripchannel[ch].numLEDs == 0)
 80083b8:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 80083bc:	00da      	lsls	r2, r3, #3
 80083be:	4b27      	ldr	r3, [pc, #156]	; (800845c <WS2812B_show+0xa8>)
 80083c0:	4413      	add	r3, r2
 80083c2:	889b      	ldrh	r3, [r3, #4]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d03b      	beq.n	8008440 <WS2812B_show+0x8c>
	  return;

  //Wait for last transfer to finish
  while(__HAL_SPI_GET_FLAG(stripchannel[ch].phspi, SPI_FLAG_BSY ))
 80083c8:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 80083cc:	00da      	lsls	r2, r3, #3
 80083ce:	4b23      	ldr	r3, [pc, #140]	; (800845c <WS2812B_show+0xa8>)
 80083d0:	4413      	add	r3, r2
 80083d2:	691b      	ldr	r3, [r3, #16]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	689b      	ldr	r3, [r3, #8]
 80083d8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80083dc:	d1f4      	bne.n	80083c8 <WS2812B_show+0x14>
  {
	  loopcnt++;
  }

  while (HAL_GetTick()<stripchannel[ch].time)
 80083de:	f7f8 ff01 	bl	80011e4 <HAL_GetTick>
 80083e2:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80083e6:	00d3      	lsls	r3, r2, #3
 80083e8:	4a1c      	ldr	r2, [pc, #112]	; (800845c <WS2812B_show+0xa8>)
 80083ea:	58d3      	ldr	r3, [r2, r3]
 80083ec:	4298      	cmp	r0, r3
 80083ee:	d3f6      	bcc.n	80083de <WS2812B_show+0x2a>

  //we know how long the transfer takes..
  //(440ns per bit) * 8 bits * 3 colors * number of pixels...

  //Send Data via DMA
  if (HAL_OK != HAL_SPI_Transmit_DMA(stripchannel[ch].phspi, stripchannel[ch].pixels, stripchannel[ch].numBytes))
 80083f0:	0062      	lsls	r2, r4, #1
 80083f2:	4422      	add	r2, r4
 80083f4:	00d1      	lsls	r1, r2, #3
 80083f6:	4b19      	ldr	r3, [pc, #100]	; (800845c <WS2812B_show+0xa8>)
 80083f8:	440b      	add	r3, r1
 80083fa:	88da      	ldrh	r2, [r3, #6]
 80083fc:	6899      	ldr	r1, [r3, #8]
 80083fe:	6918      	ldr	r0, [r3, #16]
 8008400:	f7fa fe50 	bl	80030a4 <HAL_SPI_Transmit_DMA>
 8008404:	b118      	cbz	r0, 800840e <WS2812B_show+0x5a>
	  errorcnt++;
 8008406:	4a16      	ldr	r2, [pc, #88]	; (8008460 <WS2812B_show+0xac>)
 8008408:	7813      	ldrb	r3, [r2, #0]
 800840a:	3301      	adds	r3, #1
 800840c:	7013      	strb	r3, [r2, #0]
  stripchannel[ch].time = HAL_GetTick() + 6;  //we need to wait at least XXX systicks for the colors to latch in after the last transfer.
 800840e:	f7f8 fee9 	bl	80011e4 <HAL_GetTick>
 8008412:	3006      	adds	r0, #6
 8008414:	4911      	ldr	r1, [pc, #68]	; (800845c <WS2812B_show+0xa8>)
 8008416:	0063      	lsls	r3, r4, #1
 8008418:	4423      	add	r3, r4
 800841a:	00da      	lsls	r2, r3, #3
 800841c:	188b      	adds	r3, r1, r2
 800841e:	5088      	str	r0, [r1, r2]
  	  	  	  	  	  	  	 //The added 6 ms here are purely experimental...

  // Need to copy the last / current buffer to the other half of the double buffer as most API code does not rebuild the entire contents
  // from scratch. Often just a few pixels are changed e.g in a chaser effect

  if (stripchannel[ch].pixels==stripchannel[ch].doubleBuffer)
 8008420:	689a      	ldr	r2, [r3, #8]
 8008422:	68d8      	ldr	r0, [r3, #12]
 8008424:	4282      	cmp	r2, r0
 8008426:	d00c      	beq.n	8008442 <WS2812B_show+0x8e>
	memcpy(stripchannel[ch].pixels,stripchannel[ch].doubleBuffer,stripchannel[ch].numBytes);// copy first buffer to second buffer
  }
  else
  {
	// pixels was using the second buffer
	  stripchannel[ch].pixels	= stripchannel[ch].doubleBuffer;  // set pixels to first buffer
 8008428:	4d0c      	ldr	r5, [pc, #48]	; (800845c <WS2812B_show+0xa8>)
 800842a:	0063      	lsls	r3, r4, #1
 800842c:	1919      	adds	r1, r3, r4
 800842e:	00ca      	lsls	r2, r1, #3
 8008430:	442a      	add	r2, r5
 8008432:	6090      	str	r0, [r2, #8]
	memcpy(stripchannel[ch].pixels,stripchannel[ch].doubleBuffer+stripchannel[ch].numBytes,stripchannel[ch].numBytes);	 // copy second buffer to first buffer
 8008434:	68d1      	ldr	r1, [r2, #12]
 8008436:	88d3      	ldrh	r3, [r2, #6]
 8008438:	461a      	mov	r2, r3
 800843a:	4419      	add	r1, r3
 800843c:	f000 fa00 	bl	8008840 <memcpy>
  }
}
 8008440:	bd38      	pop	{r3, r4, r5, pc}
	  stripchannel[ch].pixels = stripchannel[ch].doubleBuffer+stripchannel[ch].numBytes;  // set pixels to second buffer
 8008442:	460d      	mov	r5, r1
 8008444:	0062      	lsls	r2, r4, #1
 8008446:	1911      	adds	r1, r2, r4
 8008448:	00cb      	lsls	r3, r1, #3
 800844a:	442b      	add	r3, r5
 800844c:	88d9      	ldrh	r1, [r3, #6]
 800844e:	4408      	add	r0, r1
 8008450:	6098      	str	r0, [r3, #8]
	memcpy(stripchannel[ch].pixels,stripchannel[ch].doubleBuffer,stripchannel[ch].numBytes);// copy first buffer to second buffer
 8008452:	460a      	mov	r2, r1
 8008454:	68d9      	ldr	r1, [r3, #12]
 8008456:	f000 f9f3 	bl	8008840 <memcpy>
 800845a:	e7f1      	b.n	8008440 <WS2812B_show+0x8c>
 800845c:	20000860 	.word	0x20000860
 8008460:	200005cc 	.word	0x200005cc

08008464 <WS2812B_setPixelColor>:

//Sets a specific pixel to a specific r,g,b colour
//Because the pixels buffer contains the encoded bitstream, which is in triplets
//the lookup table need to be used to find the correct pattern for each byte in the 3 byte sequence.
void WS2812B_setPixelColor(t_stripchannel ch,uint16_t n, uint8_t r, uint8_t g, uint8_t b)
 {
 8008464:	b4f0      	push	{r4, r5, r6, r7}
 8008466:	f89d 5010 	ldrb.w	r5, [sp, #16]
   uint8_t *bptr = stripchannel[ch].pixels + (n<<3) + n +1;
 800846a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800846e:	00c4      	lsls	r4, r0, #3
 8008470:	4812      	ldr	r0, [pc, #72]	; (80084bc <WS2812B_setPixelColor+0x58>)
 8008472:	4420      	add	r0, r4
 8008474:	6887      	ldr	r7, [r0, #8]
 8008476:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800847a:	3101      	adds	r1, #1
 800847c:	1878      	adds	r0, r7, r1
   uint8_t *tPtr = (uint8_t *)encoderLookup + g*2 + g;// need to index 3 x g into the lookup
 800847e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008482:	4c0f      	ldr	r4, [pc, #60]	; (80084c0 <WS2812B_setPixelColor+0x5c>)
 8008484:	18e6      	adds	r6, r4, r3

   *bptr++ = *tPtr++;
 8008486:	5ce3      	ldrb	r3, [r4, r3]
 8008488:	547b      	strb	r3, [r7, r1]
   *bptr++ = *tPtr++;
 800848a:	7873      	ldrb	r3, [r6, #1]
 800848c:	7043      	strb	r3, [r0, #1]
   *bptr++ = *tPtr++;
 800848e:	78b3      	ldrb	r3, [r6, #2]
 8008490:	7083      	strb	r3, [r0, #2]

   tPtr = (uint8_t *)encoderLookup + r*2 + r;
 8008492:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8008496:	18a3      	adds	r3, r4, r2
   *bptr++ = *tPtr++;
 8008498:	5ca2      	ldrb	r2, [r4, r2]
 800849a:	70c2      	strb	r2, [r0, #3]
   *bptr++ = *tPtr++;
 800849c:	785a      	ldrb	r2, [r3, #1]
 800849e:	7102      	strb	r2, [r0, #4]
   *bptr++ = *tPtr++;
 80084a0:	789b      	ldrb	r3, [r3, #2]
 80084a2:	7143      	strb	r3, [r0, #5]

   tPtr = (uint8_t *)encoderLookup + b*2 + b;
 80084a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80084a8:	1963      	adds	r3, r4, r5
   *bptr++ = *tPtr++;
 80084aa:	5d62      	ldrb	r2, [r4, r5]
 80084ac:	7182      	strb	r2, [r0, #6]
   *bptr++ = *tPtr++;
 80084ae:	785a      	ldrb	r2, [r3, #1]
 80084b0:	71c2      	strb	r2, [r0, #7]
   *bptr++ = *tPtr++;
 80084b2:	789b      	ldrb	r3, [r3, #2]
 80084b4:	7203      	strb	r3, [r0, #8]
 }
 80084b6:	bcf0      	pop	{r4, r5, r6, r7}
 80084b8:	4770      	bx	lr
 80084ba:	bf00      	nop
 80084bc:	20000860 	.word	0x20000860
 80084c0:	0800c4f8 	.word	0x0800c4f8

080084c4 <WS2812B_setPixelColorDirect>:

void WS2812B_setPixelColorDirect(t_stripchannel ch,uint16_t n, uint32_t c)
{
 80084c4:	b500      	push	{lr}
 80084c6:	b083      	sub	sp, #12
  WS2812B_setPixelColor(ch,n,(uint8_t)(c >> 16),(uint8_t)(c >>  8),(uint8_t)c);
 80084c8:	b2d3      	uxtb	r3, r2
 80084ca:	9300      	str	r3, [sp, #0]
 80084cc:	f3c2 2307 	ubfx	r3, r2, #8, #8
 80084d0:	f3c2 4207 	ubfx	r2, r2, #16, #8
 80084d4:	f7ff ffc6 	bl	8008464 <WS2812B_setPixelColor>
}
 80084d8:	b003      	add	sp, #12
 80084da:	f85d fb04 	ldr.w	pc, [sp], #4

080084de <WS2812B_Color>:

// Convert separate R,G,B into packed 32-bit RGB color.
// Packed format is always RGB, regardless of LED strand color order.
uint32_t WS2812B_Color(uint8_t r, uint8_t g, uint8_t b)
{
  return ((uint32_t)r << 16) | ((uint32_t)g <<  8) | b;
 80084de:	0209      	lsls	r1, r1, #8
 80084e0:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
}
 80084e4:	4310      	orrs	r0, r2
 80084e6:	4770      	bx	lr

080084e8 <WS2812B_numPixels>:

//Get the number of pixels
uint16_t WS2812B_numPixels(t_stripchannel ch)
{
  return stripchannel[ch].numLEDs;
 80084e8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80084ec:	00c2      	lsls	r2, r0, #3
 80084ee:	4b02      	ldr	r3, [pc, #8]	; (80084f8 <WS2812B_numPixels+0x10>)
 80084f0:	4413      	add	r3, r2
}
 80084f2:	8898      	ldrh	r0, [r3, #4]
 80084f4:	4770      	bx	lr
 80084f6:	bf00      	nop
 80084f8:	20000860 	.word	0x20000860

080084fc <WS2812B_clear>:



//Sets the encoded pixel data to turn all the LEDs off.
void WS2812B_clear(t_stripchannel ch)
{
 80084fc:	b410      	push	{r4}
	uint8_t * bptr= stripchannel[ch].pixels+1;// Note first byte in the buffer is a preable and is always zero. hence the +1
 80084fe:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8008502:	00da      	lsls	r2, r3, #3
 8008504:	4b0c      	ldr	r3, [pc, #48]	; (8008538 <WS2812B_clear+0x3c>)
 8008506:	4413      	add	r3, r2
 8008508:	689a      	ldr	r2, [r3, #8]
 800850a:	3201      	adds	r2, #1
	uint8_t *tPtr;

	for(int i=0;i< (stripchannel[ch].numLEDs *3);i++)
 800850c:	2400      	movs	r4, #0
 800850e:	e007      	b.n	8008520 <WS2812B_clear+0x24>
	{
		tPtr = (uint8_t *)encoderLookup;
		*bptr++ = *tPtr++;
 8008510:	2392      	movs	r3, #146	; 0x92
 8008512:	7013      	strb	r3, [r2, #0]
		*bptr++ = *tPtr++;
 8008514:	2349      	movs	r3, #73	; 0x49
 8008516:	7053      	strb	r3, [r2, #1]
		*bptr++ = *tPtr++;
 8008518:	2324      	movs	r3, #36	; 0x24
 800851a:	7093      	strb	r3, [r2, #2]
	for(int i=0;i< (stripchannel[ch].numLEDs *3);i++)
 800851c:	3401      	adds	r4, #1
		*bptr++ = *tPtr++;
 800851e:	3203      	adds	r2, #3
	for(int i=0;i< (stripchannel[ch].numLEDs *3);i++)
 8008520:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8008524:	00d9      	lsls	r1, r3, #3
 8008526:	4b04      	ldr	r3, [pc, #16]	; (8008538 <WS2812B_clear+0x3c>)
 8008528:	440b      	add	r3, r1
 800852a:	889b      	ldrh	r3, [r3, #4]
 800852c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008530:	42a3      	cmp	r3, r4
 8008532:	dced      	bgt.n	8008510 <WS2812B_clear+0x14>
	}
}
 8008534:	bc10      	pop	{r4}
 8008536:	4770      	bx	lr
 8008538:	20000860 	.word	0x20000860

0800853c <WS2812B_init>:
{
 800853c:	b570      	push	{r4, r5, r6, lr}
 800853e:	b082      	sub	sp, #8
 8008540:	4604      	mov	r4, r0
 8008542:	460d      	mov	r5, r1
	stripchannel[ch].pixels = NULL;
 8008544:	4947      	ldr	r1, [pc, #284]	; (8008664 <WS2812B_init+0x128>)
 8008546:	0043      	lsls	r3, r0, #1
 8008548:	4403      	add	r3, r0
 800854a:	00da      	lsls	r2, r3, #3
 800854c:	1888      	adds	r0, r1, r2
 800854e:	2300      	movs	r3, #0
 8008550:	6083      	str	r3, [r0, #8]
	stripchannel[ch].doubleBuffer = NULL;
 8008552:	60c3      	str	r3, [r0, #12]
	stripchannel[ch].time = 0;
 8008554:	508b      	str	r3, [r1, r2]
	if (ch == CH1)
 8008556:	2c00      	cmp	r4, #0
 8008558:	d12f      	bne.n	80085ba <WS2812B_init+0x7e>
		stripchannel[ch].phspi = &hspi1;
 800855a:	4a43      	ldr	r2, [pc, #268]	; (8008668 <WS2812B_init+0x12c>)
 800855c:	6102      	str	r2, [r0, #16]
		stripchannel[ch].phdma_spi_tx = &hdma_spi1_tx;
 800855e:	4a43      	ldr	r2, [pc, #268]	; (800866c <WS2812B_init+0x130>)
 8008560:	6142      	str	r2, [r0, #20]
  uint8_t buffer0[2] = { 0, 0 };
 8008562:	2300      	movs	r3, #0
 8008564:	f88d 3004 	strb.w	r3, [sp, #4]
 8008568:	f88d 3005 	strb.w	r3, [sp, #5]
  stripchannel[ch].numBytes = (number_of_leds<<3) + number_of_leds + 2; // 9 encoded bytes per pixel. 1 byte empty peamble to fix issue with SPI MOSI and on byte at the end to clear down MOSI
 800856c:	00e8      	lsls	r0, r5, #3
 800856e:	b280      	uxth	r0, r0
 8008570:	4428      	add	r0, r5
 8008572:	b280      	uxth	r0, r0
 8008574:	3002      	adds	r0, #2
 8008576:	b280      	uxth	r0, r0
 8008578:	0063      	lsls	r3, r4, #1
 800857a:	4423      	add	r3, r4
 800857c:	00da      	lsls	r2, r3, #3
 800857e:	4e39      	ldr	r6, [pc, #228]	; (8008664 <WS2812B_init+0x128>)
 8008580:	4416      	add	r6, r2
 8008582:	80f0      	strh	r0, [r6, #6]
  if((stripchannel[ch].doubleBuffer = (uint8_t *)malloc(stripchannel[ch].numBytes*2)))
 8008584:	0040      	lsls	r0, r0, #1
 8008586:	f000 f94b 	bl	8008820 <malloc>
 800858a:	60f0      	str	r0, [r6, #12]
 800858c:	b1f8      	cbz	r0, 80085ce <WS2812B_init+0x92>
	stripchannel[ch].numLEDs = number_of_leds;
 800858e:	4633      	mov	r3, r6
 8008590:	80b5      	strh	r5, [r6, #4]
	stripchannel[ch].pixels = stripchannel[ch].doubleBuffer;
 8008592:	6098      	str	r0, [r3, #8]
    *stripchannel[ch].pixels=0;//clear the preamble byte
 8008594:	2200      	movs	r2, #0
 8008596:	7002      	strb	r2, [r0, #0]
    *(stripchannel[ch].pixels+stripchannel[ch].numBytes-1)=0;// clear the post send cleardown byte.
 8008598:	68b1      	ldr	r1, [r6, #8]
 800859a:	88f3      	ldrh	r3, [r6, #6]
 800859c:	3b01      	subs	r3, #1
 800859e:	54ca      	strb	r2, [r1, r3]
    WS2812B_clear(ch);// Set the encoded data to all encoded zeros
 80085a0:	4620      	mov	r0, r4
 80085a2:	f7ff ffab 	bl	80084fc <WS2812B_clear>
  if (ch == CH1)
 80085a6:	b1e4      	cbz	r4, 80085e2 <WS2812B_init+0xa6>
	  stripchannel[ch].phdma_spi_tx->Instance = DMA1_Channel4;
 80085a8:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 80085ac:	00da      	lsls	r2, r3, #3
 80085ae:	4b2d      	ldr	r3, [pc, #180]	; (8008664 <WS2812B_init+0x128>)
 80085b0:	4413      	add	r3, r2
 80085b2:	695b      	ldr	r3, [r3, #20]
 80085b4:	4a2e      	ldr	r2, [pc, #184]	; (8008670 <WS2812B_init+0x134>)
 80085b6:	601a      	str	r2, [r3, #0]
 80085b8:	e01b      	b.n	80085f2 <WS2812B_init+0xb6>
		stripchannel[ch].phspi = &hspi2;
 80085ba:	0062      	lsls	r2, r4, #1
 80085bc:	4422      	add	r2, r4
 80085be:	00d1      	lsls	r1, r2, #3
 80085c0:	4b28      	ldr	r3, [pc, #160]	; (8008664 <WS2812B_init+0x128>)
 80085c2:	440b      	add	r3, r1
 80085c4:	4a2b      	ldr	r2, [pc, #172]	; (8008674 <WS2812B_init+0x138>)
 80085c6:	611a      	str	r2, [r3, #16]
		stripchannel[ch].phdma_spi_tx = &hdma_spi2_tx;
 80085c8:	4a2b      	ldr	r2, [pc, #172]	; (8008678 <WS2812B_init+0x13c>)
 80085ca:	615a      	str	r2, [r3, #20]
 80085cc:	e7c9      	b.n	8008562 <WS2812B_init+0x26>
	  stripchannel[ch].numLEDs = stripchannel[ch].numBytes = 0;
 80085ce:	4a25      	ldr	r2, [pc, #148]	; (8008664 <WS2812B_init+0x128>)
 80085d0:	0063      	lsls	r3, r4, #1
 80085d2:	1918      	adds	r0, r3, r4
 80085d4:	00c1      	lsls	r1, r0, #3
 80085d6:	4411      	add	r1, r2
 80085d8:	2000      	movs	r0, #0
 80085da:	80c8      	strh	r0, [r1, #6]
 80085dc:	8088      	strh	r0, [r1, #4]
}
 80085de:	b002      	add	sp, #8
 80085e0:	bd70      	pop	{r4, r5, r6, pc}
	  stripchannel[ch].phdma_spi_tx->Instance = DMA1_Channel3;
 80085e2:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 80085e6:	00da      	lsls	r2, r3, #3
 80085e8:	4b1e      	ldr	r3, [pc, #120]	; (8008664 <WS2812B_init+0x128>)
 80085ea:	4413      	add	r3, r2
 80085ec:	695b      	ldr	r3, [r3, #20]
 80085ee:	4a23      	ldr	r2, [pc, #140]	; (800867c <WS2812B_init+0x140>)
 80085f0:	601a      	str	r2, [r3, #0]
  stripchannel[ch].phdma_spi_tx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80085f2:	0062      	lsls	r2, r4, #1
 80085f4:	4422      	add	r2, r4
 80085f6:	00d1      	lsls	r1, r2, #3
 80085f8:	4b1a      	ldr	r3, [pc, #104]	; (8008664 <WS2812B_init+0x128>)
 80085fa:	440b      	add	r3, r1
 80085fc:	695a      	ldr	r2, [r3, #20]
 80085fe:	2110      	movs	r1, #16
 8008600:	6051      	str	r1, [r2, #4]
  stripchannel[ch].phdma_spi_tx->Init.PeriphInc = DMA_PINC_DISABLE;
 8008602:	6959      	ldr	r1, [r3, #20]
 8008604:	2200      	movs	r2, #0
 8008606:	608a      	str	r2, [r1, #8]
  stripchannel[ch].phdma_spi_tx->Init.MemInc = DMA_MINC_ENABLE;
 8008608:	6959      	ldr	r1, [r3, #20]
 800860a:	2080      	movs	r0, #128	; 0x80
 800860c:	60c8      	str	r0, [r1, #12]
  stripchannel[ch].phdma_spi_tx->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800860e:	6959      	ldr	r1, [r3, #20]
 8008610:	610a      	str	r2, [r1, #16]
  stripchannel[ch].phdma_spi_tx->Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008612:	6959      	ldr	r1, [r3, #20]
 8008614:	614a      	str	r2, [r1, #20]
  stripchannel[ch].phdma_spi_tx->Init.Mode = DMA_NORMAL;
 8008616:	6959      	ldr	r1, [r3, #20]
 8008618:	618a      	str	r2, [r1, #24]
  stripchannel[ch].phdma_spi_tx->Init.Priority = DMA_PRIORITY_MEDIUM;
 800861a:	695a      	ldr	r2, [r3, #20]
 800861c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008620:	61d1      	str	r1, [r2, #28]
  if (HAL_DMA_Init(stripchannel[ch].phdma_spi_tx) != HAL_OK)
 8008622:	6958      	ldr	r0, [r3, #20]
 8008624:	f7f9 f8f6 	bl	8001814 <HAL_DMA_Init>
 8008628:	b140      	cbz	r0, 800863c <WS2812B_init+0x100>
	    stripchannel[ch].numLEDs = stripchannel[ch].numBytes = 0;
 800862a:	4a0e      	ldr	r2, [pc, #56]	; (8008664 <WS2812B_init+0x128>)
 800862c:	0063      	lsls	r3, r4, #1
 800862e:	1918      	adds	r0, r3, r4
 8008630:	00c1      	lsls	r1, r0, #3
 8008632:	4411      	add	r1, r2
 8008634:	2000      	movs	r0, #0
 8008636:	80c8      	strh	r0, [r1, #6]
 8008638:	8088      	strh	r0, [r1, #4]
	    return 0;
 800863a:	e7d0      	b.n	80085de <WS2812B_init+0xa2>
  __HAL_LINKDMA(stripchannel[ch].phspi,hdmatx,*stripchannel[ch].phdma_spi_tx);
 800863c:	4909      	ldr	r1, [pc, #36]	; (8008664 <WS2812B_init+0x128>)
 800863e:	0063      	lsls	r3, r4, #1
 8008640:	1918      	adds	r0, r3, r4
 8008642:	00c2      	lsls	r2, r0, #3
 8008644:	440a      	add	r2, r1
 8008646:	6910      	ldr	r0, [r2, #16]
 8008648:	6952      	ldr	r2, [r2, #20]
 800864a:	6482      	str	r2, [r0, #72]	; 0x48
 800864c:	6250      	str	r0, [r2, #36]	; 0x24
   HAL_SPI_Transmit(stripchannel[ch].phspi, buffer0, 1, 100 );
 800864e:	441c      	add	r4, r3
 8008650:	00e0      	lsls	r0, r4, #3
 8008652:	4408      	add	r0, r1
 8008654:	2364      	movs	r3, #100	; 0x64
 8008656:	2201      	movs	r2, #1
 8008658:	a901      	add	r1, sp, #4
 800865a:	6900      	ldr	r0, [r0, #16]
 800865c:	f7fa fc55 	bl	8002f0a <HAL_SPI_Transmit>
   return 1;
 8008660:	2001      	movs	r0, #1
 8008662:	e7bc      	b.n	80085de <WS2812B_init+0xa2>
 8008664:	20000860 	.word	0x20000860
 8008668:	20000904 	.word	0x20000904
 800866c:	200009a0 	.word	0x200009a0
 8008670:	40020044 	.word	0x40020044
 8008674:	2000078c 	.word	0x2000078c
 8008678:	2000095c 	.word	0x2000095c
 800867c:	40020030 	.word	0x40020030

08008680 <WS2812B_colorWheel>:
}

// Input a value 0 to 255 to get a color value.
// The colours are a transition r - g - b - back to r.
uint32_t WS2812B_colorWheel(uint8_t WheelPos)
{
 8008680:	b508      	push	{r3, lr}
  if(WheelPos < 85)
 8008682:	2854      	cmp	r0, #84	; 0x54
 8008684:	d90e      	bls.n	80086a4 <WS2812B_colorWheel+0x24>
  {
    return WS2812B_Color(WheelPos * 3, 255 - WheelPos * 3, 0);
  }
  else
  {
    if(WheelPos < 170)
 8008686:	28a9      	cmp	r0, #169	; 0xa9
 8008688:	d917      	bls.n	80086ba <WS2812B_colorWheel+0x3a>
     WheelPos -= 85;
     return WS2812B_Color(255 - WheelPos * 3, 0, WheelPos * 3);
    }
    else
    {
     WheelPos -= 170;
 800868a:	3056      	adds	r0, #86	; 0x56
 800868c:	b2c1      	uxtb	r1, r0
     return WS2812B_Color(0, WheelPos * 3, 255 - WheelPos * 3);
 800868e:	eba1 0281 	sub.w	r2, r1, r1, lsl #2
 8008692:	3a01      	subs	r2, #1
 8008694:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8008698:	b2d2      	uxtb	r2, r2
 800869a:	b2c9      	uxtb	r1, r1
 800869c:	2000      	movs	r0, #0
 800869e:	f7ff ff1e 	bl	80084de <WS2812B_Color>
 80086a2:	e009      	b.n	80086b8 <WS2812B_colorWheel+0x38>
    return WS2812B_Color(WheelPos * 3, 255 - WheelPos * 3, 0);
 80086a4:	eba0 0180 	sub.w	r1, r0, r0, lsl #2
 80086a8:	3901      	subs	r1, #1
 80086aa:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80086ae:	2200      	movs	r2, #0
 80086b0:	b2c9      	uxtb	r1, r1
 80086b2:	b2c0      	uxtb	r0, r0
 80086b4:	f7ff ff13 	bl	80084de <WS2812B_Color>
    }
  }
}
 80086b8:	bd08      	pop	{r3, pc}
     WheelPos -= 85;
 80086ba:	3855      	subs	r0, #85	; 0x55
 80086bc:	b2c0      	uxtb	r0, r0
     return WS2812B_Color(255 - WheelPos * 3, 0, WheelPos * 3);
 80086be:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 80086c2:	eba0 0080 	sub.w	r0, r0, r0, lsl #2
 80086c6:	3801      	subs	r0, #1
 80086c8:	b2d2      	uxtb	r2, r2
 80086ca:	2100      	movs	r1, #0
 80086cc:	b2c0      	uxtb	r0, r0
 80086ce:	f7ff ff06 	bl	80084de <WS2812B_Color>
 80086d2:	e7f1      	b.n	80086b8 <WS2812B_colorWheel+0x38>

080086d4 <WS2812B_rainbow>:


//show rainbow colorsa starting at pixel start for count pixels with a given startvalue with a defined stepsize
void WS2812B_rainbow(t_stripchannel ch,uint8_t start, uint8_t count, uint8_t startval,  uint8_t stepsize)
{
 80086d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086d8:	4680      	mov	r8, r0
 80086da:	460d      	mov	r5, r1
 80086dc:	4616      	mov	r6, r2
 80086de:	f89d 7020 	ldrb.w	r7, [sp, #32]
  uint16_t i;
  int16_t j;

	j =startval;
 80086e2:	4699      	mov	r9, r3
	for(i=start; i<(start+count); i++)
 80086e4:	b28c      	uxth	r4, r1
 80086e6:	e004      	b.n	80086f2 <WS2812B_rainbow+0x1e>
	{
		WS2812B_setPixelColorDirect(ch,i, WS2812B_colorWheel((j) & 255));
		j = j + stepsize;
		if (j>255)
			j = j - 255;
		else if (j<0)
 80086e8:	f1b9 0f00 	cmp.w	r9, #0
 80086ec:	db19      	blt.n	8008722 <WS2812B_rainbow+0x4e>
	for(i=start; i<(start+count); i++)
 80086ee:	3401      	adds	r4, #1
 80086f0:	b2a4      	uxth	r4, r4
 80086f2:	19ab      	adds	r3, r5, r6
 80086f4:	429c      	cmp	r4, r3
 80086f6:	da18      	bge.n	800872a <WS2812B_rainbow+0x56>
		WS2812B_setPixelColorDirect(ch,i, WS2812B_colorWheel((j) & 255));
 80086f8:	fa5f f089 	uxtb.w	r0, r9
 80086fc:	f7ff ffc0 	bl	8008680 <WS2812B_colorWheel>
 8008700:	4602      	mov	r2, r0
 8008702:	4621      	mov	r1, r4
 8008704:	4640      	mov	r0, r8
 8008706:	f7ff fedd 	bl	80084c4 <WS2812B_setPixelColorDirect>
		j = j + stepsize;
 800870a:	eb07 0309 	add.w	r3, r7, r9
 800870e:	b29b      	uxth	r3, r3
 8008710:	fa0f f983 	sxth.w	r9, r3
		if (j>255)
 8008714:	f1b9 0fff 	cmp.w	r9, #255	; 0xff
 8008718:	dde6      	ble.n	80086e8 <WS2812B_rainbow+0x14>
			j = j - 255;
 800871a:	3bff      	subs	r3, #255	; 0xff
 800871c:	fa0f f983 	sxth.w	r9, r3
 8008720:	e7e5      	b.n	80086ee <WS2812B_rainbow+0x1a>
			j= j + 255;
 8008722:	33ff      	adds	r3, #255	; 0xff
 8008724:	fa0f f983 	sxth.w	r9, r3
 8008728:	e7e1      	b.n	80086ee <WS2812B_rainbow+0x1a>
	}
}
 800872a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08008730 <WS2812B_test>:

//Running light pattern
void WS2812B_test(t_stripchannel ch)
{
 8008730:	b530      	push	{r4, r5, lr}
 8008732:	b083      	sub	sp, #12
 8008734:	4605      	mov	r5, r0
	static uint16_t startval = 0;
	WS2812B_rainbow(ch,0, WS2812B_numPixels(ch),startval,10);
 8008736:	f7ff fed7 	bl	80084e8 <WS2812B_numPixels>
 800873a:	4c0a      	ldr	r4, [pc, #40]	; (8008764 <WS2812B_test+0x34>)
 800873c:	7823      	ldrb	r3, [r4, #0]
 800873e:	220a      	movs	r2, #10
 8008740:	9200      	str	r2, [sp, #0]
 8008742:	b2c2      	uxtb	r2, r0
 8008744:	2100      	movs	r1, #0
 8008746:	4628      	mov	r0, r5
 8008748:	f7ff ffc4 	bl	80086d4 <WS2812B_rainbow>

	//Increase Counter
	startval++;
 800874c:	8823      	ldrh	r3, [r4, #0]
 800874e:	3301      	adds	r3, #1
 8008750:	b29b      	uxth	r3, r3
 8008752:	8023      	strh	r3, [r4, #0]
	if (startval == 255)
 8008754:	2bff      	cmp	r3, #255	; 0xff
 8008756:	d001      	beq.n	800875c <WS2812B_test+0x2c>
		startval = 0;
}
 8008758:	b003      	add	sp, #12
 800875a:	bd30      	pop	{r4, r5, pc}
		startval = 0;
 800875c:	2200      	movs	r2, #0
 800875e:	8022      	strh	r2, [r4, #0]
}
 8008760:	e7fa      	b.n	8008758 <WS2812B_test+0x28>
 8008762:	bf00      	nop
 8008764:	200005ce 	.word	0x200005ce

08008768 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8008768:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800876a:	e003      	b.n	8008774 <LoopCopyDataInit>

0800876c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800876c:	4b0b      	ldr	r3, [pc, #44]	; (800879c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800876e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8008770:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8008772:	3104      	adds	r1, #4

08008774 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8008774:	480a      	ldr	r0, [pc, #40]	; (80087a0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8008776:	4b0b      	ldr	r3, [pc, #44]	; (80087a4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8008778:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800877a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800877c:	d3f6      	bcc.n	800876c <CopyDataInit>
  ldr r2, =_sbss
 800877e:	4a0a      	ldr	r2, [pc, #40]	; (80087a8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8008780:	e002      	b.n	8008788 <LoopFillZerobss>

08008782 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8008782:	2300      	movs	r3, #0
  str r3, [r2], #4
 8008784:	f842 3b04 	str.w	r3, [r2], #4

08008788 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8008788:	4b08      	ldr	r3, [pc, #32]	; (80087ac <LoopFillZerobss+0x24>)
  cmp r2, r3
 800878a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800878c:	d3f9      	bcc.n	8008782 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800878e:	f7fe fff3 	bl	8007778 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008792:	f000 f821 	bl	80087d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8008796:	f7fd fb63 	bl	8005e60 <main>
  bx lr
 800879a:	4770      	bx	lr
  ldr r3, =_sidata
 800879c:	0800cb60 	.word	0x0800cb60
  ldr r0, =_sdata
 80087a0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80087a4:	20000268 	.word	0x20000268
  ldr r2, =_sbss
 80087a8:	20000268 	.word	0x20000268
  ldr r3, = _ebss
 80087ac:	20000d38 	.word	0x20000d38

080087b0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80087b0:	e7fe      	b.n	80087b0 <CAN1_RX1_IRQHandler>

080087b2 <atoi>:
 80087b2:	220a      	movs	r2, #10
 80087b4:	2100      	movs	r1, #0
 80087b6:	f000 ba13 	b.w	8008be0 <strtol>
	...

080087bc <calloc>:
 80087bc:	4b02      	ldr	r3, [pc, #8]	; (80087c8 <calloc+0xc>)
 80087be:	460a      	mov	r2, r1
 80087c0:	4601      	mov	r1, r0
 80087c2:	6818      	ldr	r0, [r3, #0]
 80087c4:	f000 b84f 	b.w	8008866 <_calloc_r>
 80087c8:	20000094 	.word	0x20000094

080087cc <__errno>:
 80087cc:	4b01      	ldr	r3, [pc, #4]	; (80087d4 <__errno+0x8>)
 80087ce:	6818      	ldr	r0, [r3, #0]
 80087d0:	4770      	bx	lr
 80087d2:	bf00      	nop
 80087d4:	20000094 	.word	0x20000094

080087d8 <__libc_init_array>:
 80087d8:	b570      	push	{r4, r5, r6, lr}
 80087da:	2500      	movs	r5, #0
 80087dc:	4e0c      	ldr	r6, [pc, #48]	; (8008810 <__libc_init_array+0x38>)
 80087de:	4c0d      	ldr	r4, [pc, #52]	; (8008814 <__libc_init_array+0x3c>)
 80087e0:	1ba4      	subs	r4, r4, r6
 80087e2:	10a4      	asrs	r4, r4, #2
 80087e4:	42a5      	cmp	r5, r4
 80087e6:	d109      	bne.n	80087fc <__libc_init_array+0x24>
 80087e8:	f002 fd7a 	bl	800b2e0 <_init>
 80087ec:	2500      	movs	r5, #0
 80087ee:	4e0a      	ldr	r6, [pc, #40]	; (8008818 <__libc_init_array+0x40>)
 80087f0:	4c0a      	ldr	r4, [pc, #40]	; (800881c <__libc_init_array+0x44>)
 80087f2:	1ba4      	subs	r4, r4, r6
 80087f4:	10a4      	asrs	r4, r4, #2
 80087f6:	42a5      	cmp	r5, r4
 80087f8:	d105      	bne.n	8008806 <__libc_init_array+0x2e>
 80087fa:	bd70      	pop	{r4, r5, r6, pc}
 80087fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008800:	4798      	blx	r3
 8008802:	3501      	adds	r5, #1
 8008804:	e7ee      	b.n	80087e4 <__libc_init_array+0xc>
 8008806:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800880a:	4798      	blx	r3
 800880c:	3501      	adds	r5, #1
 800880e:	e7f2      	b.n	80087f6 <__libc_init_array+0x1e>
 8008810:	0800cb58 	.word	0x0800cb58
 8008814:	0800cb58 	.word	0x0800cb58
 8008818:	0800cb58 	.word	0x0800cb58
 800881c:	0800cb5c 	.word	0x0800cb5c

08008820 <malloc>:
 8008820:	4b02      	ldr	r3, [pc, #8]	; (800882c <malloc+0xc>)
 8008822:	4601      	mov	r1, r0
 8008824:	6818      	ldr	r0, [r3, #0]
 8008826:	f000 b879 	b.w	800891c <_malloc_r>
 800882a:	bf00      	nop
 800882c:	20000094 	.word	0x20000094

08008830 <free>:
 8008830:	4b02      	ldr	r3, [pc, #8]	; (800883c <free+0xc>)
 8008832:	4601      	mov	r1, r0
 8008834:	6818      	ldr	r0, [r3, #0]
 8008836:	f000 b825 	b.w	8008884 <_free_r>
 800883a:	bf00      	nop
 800883c:	20000094 	.word	0x20000094

08008840 <memcpy>:
 8008840:	b510      	push	{r4, lr}
 8008842:	1e43      	subs	r3, r0, #1
 8008844:	440a      	add	r2, r1
 8008846:	4291      	cmp	r1, r2
 8008848:	d100      	bne.n	800884c <memcpy+0xc>
 800884a:	bd10      	pop	{r4, pc}
 800884c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008850:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008854:	e7f7      	b.n	8008846 <memcpy+0x6>

08008856 <memset>:
 8008856:	4603      	mov	r3, r0
 8008858:	4402      	add	r2, r0
 800885a:	4293      	cmp	r3, r2
 800885c:	d100      	bne.n	8008860 <memset+0xa>
 800885e:	4770      	bx	lr
 8008860:	f803 1b01 	strb.w	r1, [r3], #1
 8008864:	e7f9      	b.n	800885a <memset+0x4>

08008866 <_calloc_r>:
 8008866:	b538      	push	{r3, r4, r5, lr}
 8008868:	fb02 f401 	mul.w	r4, r2, r1
 800886c:	4621      	mov	r1, r4
 800886e:	f000 f855 	bl	800891c <_malloc_r>
 8008872:	4605      	mov	r5, r0
 8008874:	b118      	cbz	r0, 800887e <_calloc_r+0x18>
 8008876:	4622      	mov	r2, r4
 8008878:	2100      	movs	r1, #0
 800887a:	f7ff ffec 	bl	8008856 <memset>
 800887e:	4628      	mov	r0, r5
 8008880:	bd38      	pop	{r3, r4, r5, pc}
	...

08008884 <_free_r>:
 8008884:	b538      	push	{r3, r4, r5, lr}
 8008886:	4605      	mov	r5, r0
 8008888:	2900      	cmp	r1, #0
 800888a:	d043      	beq.n	8008914 <_free_r+0x90>
 800888c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008890:	1f0c      	subs	r4, r1, #4
 8008892:	2b00      	cmp	r3, #0
 8008894:	bfb8      	it	lt
 8008896:	18e4      	addlt	r4, r4, r3
 8008898:	f000 fa07 	bl	8008caa <__malloc_lock>
 800889c:	4a1e      	ldr	r2, [pc, #120]	; (8008918 <_free_r+0x94>)
 800889e:	6813      	ldr	r3, [r2, #0]
 80088a0:	4610      	mov	r0, r2
 80088a2:	b933      	cbnz	r3, 80088b2 <_free_r+0x2e>
 80088a4:	6063      	str	r3, [r4, #4]
 80088a6:	6014      	str	r4, [r2, #0]
 80088a8:	4628      	mov	r0, r5
 80088aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088ae:	f000 b9fd 	b.w	8008cac <__malloc_unlock>
 80088b2:	42a3      	cmp	r3, r4
 80088b4:	d90b      	bls.n	80088ce <_free_r+0x4a>
 80088b6:	6821      	ldr	r1, [r4, #0]
 80088b8:	1862      	adds	r2, r4, r1
 80088ba:	4293      	cmp	r3, r2
 80088bc:	bf01      	itttt	eq
 80088be:	681a      	ldreq	r2, [r3, #0]
 80088c0:	685b      	ldreq	r3, [r3, #4]
 80088c2:	1852      	addeq	r2, r2, r1
 80088c4:	6022      	streq	r2, [r4, #0]
 80088c6:	6063      	str	r3, [r4, #4]
 80088c8:	6004      	str	r4, [r0, #0]
 80088ca:	e7ed      	b.n	80088a8 <_free_r+0x24>
 80088cc:	4613      	mov	r3, r2
 80088ce:	685a      	ldr	r2, [r3, #4]
 80088d0:	b10a      	cbz	r2, 80088d6 <_free_r+0x52>
 80088d2:	42a2      	cmp	r2, r4
 80088d4:	d9fa      	bls.n	80088cc <_free_r+0x48>
 80088d6:	6819      	ldr	r1, [r3, #0]
 80088d8:	1858      	adds	r0, r3, r1
 80088da:	42a0      	cmp	r0, r4
 80088dc:	d10b      	bne.n	80088f6 <_free_r+0x72>
 80088de:	6820      	ldr	r0, [r4, #0]
 80088e0:	4401      	add	r1, r0
 80088e2:	1858      	adds	r0, r3, r1
 80088e4:	4282      	cmp	r2, r0
 80088e6:	6019      	str	r1, [r3, #0]
 80088e8:	d1de      	bne.n	80088a8 <_free_r+0x24>
 80088ea:	6810      	ldr	r0, [r2, #0]
 80088ec:	6852      	ldr	r2, [r2, #4]
 80088ee:	4401      	add	r1, r0
 80088f0:	6019      	str	r1, [r3, #0]
 80088f2:	605a      	str	r2, [r3, #4]
 80088f4:	e7d8      	b.n	80088a8 <_free_r+0x24>
 80088f6:	d902      	bls.n	80088fe <_free_r+0x7a>
 80088f8:	230c      	movs	r3, #12
 80088fa:	602b      	str	r3, [r5, #0]
 80088fc:	e7d4      	b.n	80088a8 <_free_r+0x24>
 80088fe:	6820      	ldr	r0, [r4, #0]
 8008900:	1821      	adds	r1, r4, r0
 8008902:	428a      	cmp	r2, r1
 8008904:	bf01      	itttt	eq
 8008906:	6811      	ldreq	r1, [r2, #0]
 8008908:	6852      	ldreq	r2, [r2, #4]
 800890a:	1809      	addeq	r1, r1, r0
 800890c:	6021      	streq	r1, [r4, #0]
 800890e:	6062      	str	r2, [r4, #4]
 8008910:	605c      	str	r4, [r3, #4]
 8008912:	e7c9      	b.n	80088a8 <_free_r+0x24>
 8008914:	bd38      	pop	{r3, r4, r5, pc}
 8008916:	bf00      	nop
 8008918:	200005d0 	.word	0x200005d0

0800891c <_malloc_r>:
 800891c:	b570      	push	{r4, r5, r6, lr}
 800891e:	1ccd      	adds	r5, r1, #3
 8008920:	f025 0503 	bic.w	r5, r5, #3
 8008924:	3508      	adds	r5, #8
 8008926:	2d0c      	cmp	r5, #12
 8008928:	bf38      	it	cc
 800892a:	250c      	movcc	r5, #12
 800892c:	2d00      	cmp	r5, #0
 800892e:	4606      	mov	r6, r0
 8008930:	db01      	blt.n	8008936 <_malloc_r+0x1a>
 8008932:	42a9      	cmp	r1, r5
 8008934:	d903      	bls.n	800893e <_malloc_r+0x22>
 8008936:	230c      	movs	r3, #12
 8008938:	6033      	str	r3, [r6, #0]
 800893a:	2000      	movs	r0, #0
 800893c:	bd70      	pop	{r4, r5, r6, pc}
 800893e:	f000 f9b4 	bl	8008caa <__malloc_lock>
 8008942:	4a21      	ldr	r2, [pc, #132]	; (80089c8 <_malloc_r+0xac>)
 8008944:	6814      	ldr	r4, [r2, #0]
 8008946:	4621      	mov	r1, r4
 8008948:	b991      	cbnz	r1, 8008970 <_malloc_r+0x54>
 800894a:	4c20      	ldr	r4, [pc, #128]	; (80089cc <_malloc_r+0xb0>)
 800894c:	6823      	ldr	r3, [r4, #0]
 800894e:	b91b      	cbnz	r3, 8008958 <_malloc_r+0x3c>
 8008950:	4630      	mov	r0, r6
 8008952:	f000 f83d 	bl	80089d0 <_sbrk_r>
 8008956:	6020      	str	r0, [r4, #0]
 8008958:	4629      	mov	r1, r5
 800895a:	4630      	mov	r0, r6
 800895c:	f000 f838 	bl	80089d0 <_sbrk_r>
 8008960:	1c43      	adds	r3, r0, #1
 8008962:	d124      	bne.n	80089ae <_malloc_r+0x92>
 8008964:	230c      	movs	r3, #12
 8008966:	4630      	mov	r0, r6
 8008968:	6033      	str	r3, [r6, #0]
 800896a:	f000 f99f 	bl	8008cac <__malloc_unlock>
 800896e:	e7e4      	b.n	800893a <_malloc_r+0x1e>
 8008970:	680b      	ldr	r3, [r1, #0]
 8008972:	1b5b      	subs	r3, r3, r5
 8008974:	d418      	bmi.n	80089a8 <_malloc_r+0x8c>
 8008976:	2b0b      	cmp	r3, #11
 8008978:	d90f      	bls.n	800899a <_malloc_r+0x7e>
 800897a:	600b      	str	r3, [r1, #0]
 800897c:	18cc      	adds	r4, r1, r3
 800897e:	50cd      	str	r5, [r1, r3]
 8008980:	4630      	mov	r0, r6
 8008982:	f000 f993 	bl	8008cac <__malloc_unlock>
 8008986:	f104 000b 	add.w	r0, r4, #11
 800898a:	1d23      	adds	r3, r4, #4
 800898c:	f020 0007 	bic.w	r0, r0, #7
 8008990:	1ac3      	subs	r3, r0, r3
 8008992:	d0d3      	beq.n	800893c <_malloc_r+0x20>
 8008994:	425a      	negs	r2, r3
 8008996:	50e2      	str	r2, [r4, r3]
 8008998:	e7d0      	b.n	800893c <_malloc_r+0x20>
 800899a:	684b      	ldr	r3, [r1, #4]
 800899c:	428c      	cmp	r4, r1
 800899e:	bf16      	itet	ne
 80089a0:	6063      	strne	r3, [r4, #4]
 80089a2:	6013      	streq	r3, [r2, #0]
 80089a4:	460c      	movne	r4, r1
 80089a6:	e7eb      	b.n	8008980 <_malloc_r+0x64>
 80089a8:	460c      	mov	r4, r1
 80089aa:	6849      	ldr	r1, [r1, #4]
 80089ac:	e7cc      	b.n	8008948 <_malloc_r+0x2c>
 80089ae:	1cc4      	adds	r4, r0, #3
 80089b0:	f024 0403 	bic.w	r4, r4, #3
 80089b4:	42a0      	cmp	r0, r4
 80089b6:	d005      	beq.n	80089c4 <_malloc_r+0xa8>
 80089b8:	1a21      	subs	r1, r4, r0
 80089ba:	4630      	mov	r0, r6
 80089bc:	f000 f808 	bl	80089d0 <_sbrk_r>
 80089c0:	3001      	adds	r0, #1
 80089c2:	d0cf      	beq.n	8008964 <_malloc_r+0x48>
 80089c4:	6025      	str	r5, [r4, #0]
 80089c6:	e7db      	b.n	8008980 <_malloc_r+0x64>
 80089c8:	200005d0 	.word	0x200005d0
 80089cc:	200005d4 	.word	0x200005d4

080089d0 <_sbrk_r>:
 80089d0:	b538      	push	{r3, r4, r5, lr}
 80089d2:	2300      	movs	r3, #0
 80089d4:	4c05      	ldr	r4, [pc, #20]	; (80089ec <_sbrk_r+0x1c>)
 80089d6:	4605      	mov	r5, r0
 80089d8:	4608      	mov	r0, r1
 80089da:	6023      	str	r3, [r4, #0]
 80089dc:	f7fe feae 	bl	800773c <_sbrk>
 80089e0:	1c43      	adds	r3, r0, #1
 80089e2:	d102      	bne.n	80089ea <_sbrk_r+0x1a>
 80089e4:	6823      	ldr	r3, [r4, #0]
 80089e6:	b103      	cbz	r3, 80089ea <_sbrk_r+0x1a>
 80089e8:	602b      	str	r3, [r5, #0]
 80089ea:	bd38      	pop	{r3, r4, r5, pc}
 80089ec:	20000d34 	.word	0x20000d34

080089f0 <strncmp>:
 80089f0:	b510      	push	{r4, lr}
 80089f2:	b16a      	cbz	r2, 8008a10 <strncmp+0x20>
 80089f4:	3901      	subs	r1, #1
 80089f6:	1884      	adds	r4, r0, r2
 80089f8:	f810 3b01 	ldrb.w	r3, [r0], #1
 80089fc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d103      	bne.n	8008a0c <strncmp+0x1c>
 8008a04:	42a0      	cmp	r0, r4
 8008a06:	d001      	beq.n	8008a0c <strncmp+0x1c>
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d1f5      	bne.n	80089f8 <strncmp+0x8>
 8008a0c:	1a98      	subs	r0, r3, r2
 8008a0e:	bd10      	pop	{r4, pc}
 8008a10:	4610      	mov	r0, r2
 8008a12:	e7fc      	b.n	8008a0e <strncmp+0x1e>

08008a14 <strncpy>:
 8008a14:	b570      	push	{r4, r5, r6, lr}
 8008a16:	4604      	mov	r4, r0
 8008a18:	3901      	subs	r1, #1
 8008a1a:	b902      	cbnz	r2, 8008a1e <strncpy+0xa>
 8008a1c:	bd70      	pop	{r4, r5, r6, pc}
 8008a1e:	4623      	mov	r3, r4
 8008a20:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8008a24:	1e56      	subs	r6, r2, #1
 8008a26:	f803 5b01 	strb.w	r5, [r3], #1
 8008a2a:	b92d      	cbnz	r5, 8008a38 <strncpy+0x24>
 8008a2c:	4414      	add	r4, r2
 8008a2e:	42a3      	cmp	r3, r4
 8008a30:	d0f4      	beq.n	8008a1c <strncpy+0x8>
 8008a32:	f803 5b01 	strb.w	r5, [r3], #1
 8008a36:	e7fa      	b.n	8008a2e <strncpy+0x1a>
 8008a38:	461c      	mov	r4, r3
 8008a3a:	4632      	mov	r2, r6
 8008a3c:	e7ed      	b.n	8008a1a <strncpy+0x6>
	...

08008a40 <strtok>:
 8008a40:	4b13      	ldr	r3, [pc, #76]	; (8008a90 <strtok+0x50>)
 8008a42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a46:	681d      	ldr	r5, [r3, #0]
 8008a48:	4606      	mov	r6, r0
 8008a4a:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8008a4c:	460f      	mov	r7, r1
 8008a4e:	b9b4      	cbnz	r4, 8008a7e <strtok+0x3e>
 8008a50:	2050      	movs	r0, #80	; 0x50
 8008a52:	f7ff fee5 	bl	8008820 <malloc>
 8008a56:	65a8      	str	r0, [r5, #88]	; 0x58
 8008a58:	e9c0 4400 	strd	r4, r4, [r0]
 8008a5c:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8008a60:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008a64:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8008a68:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8008a6c:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8008a70:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8008a74:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8008a78:	6184      	str	r4, [r0, #24]
 8008a7a:	7704      	strb	r4, [r0, #28]
 8008a7c:	6244      	str	r4, [r0, #36]	; 0x24
 8008a7e:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8008a80:	4639      	mov	r1, r7
 8008a82:	4630      	mov	r0, r6
 8008a84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a88:	2301      	movs	r3, #1
 8008a8a:	f000 b803 	b.w	8008a94 <__strtok_r>
 8008a8e:	bf00      	nop
 8008a90:	20000094 	.word	0x20000094

08008a94 <__strtok_r>:
 8008a94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a96:	b918      	cbnz	r0, 8008aa0 <__strtok_r+0xc>
 8008a98:	6810      	ldr	r0, [r2, #0]
 8008a9a:	b908      	cbnz	r0, 8008aa0 <__strtok_r+0xc>
 8008a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a9e:	4620      	mov	r0, r4
 8008aa0:	4604      	mov	r4, r0
 8008aa2:	460f      	mov	r7, r1
 8008aa4:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008aa8:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008aac:	b91e      	cbnz	r6, 8008ab6 <__strtok_r+0x22>
 8008aae:	b96d      	cbnz	r5, 8008acc <__strtok_r+0x38>
 8008ab0:	6015      	str	r5, [r2, #0]
 8008ab2:	4628      	mov	r0, r5
 8008ab4:	e7f2      	b.n	8008a9c <__strtok_r+0x8>
 8008ab6:	42b5      	cmp	r5, r6
 8008ab8:	d1f6      	bne.n	8008aa8 <__strtok_r+0x14>
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d1ef      	bne.n	8008a9e <__strtok_r+0xa>
 8008abe:	6014      	str	r4, [r2, #0]
 8008ac0:	7003      	strb	r3, [r0, #0]
 8008ac2:	e7eb      	b.n	8008a9c <__strtok_r+0x8>
 8008ac4:	462b      	mov	r3, r5
 8008ac6:	e00d      	b.n	8008ae4 <__strtok_r+0x50>
 8008ac8:	b926      	cbnz	r6, 8008ad4 <__strtok_r+0x40>
 8008aca:	461c      	mov	r4, r3
 8008acc:	4623      	mov	r3, r4
 8008ace:	460f      	mov	r7, r1
 8008ad0:	f813 5b01 	ldrb.w	r5, [r3], #1
 8008ad4:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008ad8:	42b5      	cmp	r5, r6
 8008ada:	d1f5      	bne.n	8008ac8 <__strtok_r+0x34>
 8008adc:	2d00      	cmp	r5, #0
 8008ade:	d0f1      	beq.n	8008ac4 <__strtok_r+0x30>
 8008ae0:	2100      	movs	r1, #0
 8008ae2:	7021      	strb	r1, [r4, #0]
 8008ae4:	6013      	str	r3, [r2, #0]
 8008ae6:	e7d9      	b.n	8008a9c <__strtok_r+0x8>

08008ae8 <_strtol_l.isra.0>:
 8008ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008aec:	4680      	mov	r8, r0
 8008aee:	4689      	mov	r9, r1
 8008af0:	4692      	mov	sl, r2
 8008af2:	461e      	mov	r6, r3
 8008af4:	460f      	mov	r7, r1
 8008af6:	463d      	mov	r5, r7
 8008af8:	9808      	ldr	r0, [sp, #32]
 8008afa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008afe:	f000 f8bf 	bl	8008c80 <__locale_ctype_ptr_l>
 8008b02:	4420      	add	r0, r4
 8008b04:	7843      	ldrb	r3, [r0, #1]
 8008b06:	f013 0308 	ands.w	r3, r3, #8
 8008b0a:	d132      	bne.n	8008b72 <_strtol_l.isra.0+0x8a>
 8008b0c:	2c2d      	cmp	r4, #45	; 0x2d
 8008b0e:	d132      	bne.n	8008b76 <_strtol_l.isra.0+0x8e>
 8008b10:	2201      	movs	r2, #1
 8008b12:	787c      	ldrb	r4, [r7, #1]
 8008b14:	1cbd      	adds	r5, r7, #2
 8008b16:	2e00      	cmp	r6, #0
 8008b18:	d05d      	beq.n	8008bd6 <_strtol_l.isra.0+0xee>
 8008b1a:	2e10      	cmp	r6, #16
 8008b1c:	d109      	bne.n	8008b32 <_strtol_l.isra.0+0x4a>
 8008b1e:	2c30      	cmp	r4, #48	; 0x30
 8008b20:	d107      	bne.n	8008b32 <_strtol_l.isra.0+0x4a>
 8008b22:	782b      	ldrb	r3, [r5, #0]
 8008b24:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008b28:	2b58      	cmp	r3, #88	; 0x58
 8008b2a:	d14f      	bne.n	8008bcc <_strtol_l.isra.0+0xe4>
 8008b2c:	2610      	movs	r6, #16
 8008b2e:	786c      	ldrb	r4, [r5, #1]
 8008b30:	3502      	adds	r5, #2
 8008b32:	2a00      	cmp	r2, #0
 8008b34:	bf14      	ite	ne
 8008b36:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8008b3a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8008b3e:	2700      	movs	r7, #0
 8008b40:	fbb1 fcf6 	udiv	ip, r1, r6
 8008b44:	4638      	mov	r0, r7
 8008b46:	fb06 1e1c 	mls	lr, r6, ip, r1
 8008b4a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8008b4e:	2b09      	cmp	r3, #9
 8008b50:	d817      	bhi.n	8008b82 <_strtol_l.isra.0+0x9a>
 8008b52:	461c      	mov	r4, r3
 8008b54:	42a6      	cmp	r6, r4
 8008b56:	dd23      	ble.n	8008ba0 <_strtol_l.isra.0+0xb8>
 8008b58:	1c7b      	adds	r3, r7, #1
 8008b5a:	d007      	beq.n	8008b6c <_strtol_l.isra.0+0x84>
 8008b5c:	4584      	cmp	ip, r0
 8008b5e:	d31c      	bcc.n	8008b9a <_strtol_l.isra.0+0xb2>
 8008b60:	d101      	bne.n	8008b66 <_strtol_l.isra.0+0x7e>
 8008b62:	45a6      	cmp	lr, r4
 8008b64:	db19      	blt.n	8008b9a <_strtol_l.isra.0+0xb2>
 8008b66:	2701      	movs	r7, #1
 8008b68:	fb00 4006 	mla	r0, r0, r6, r4
 8008b6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008b70:	e7eb      	b.n	8008b4a <_strtol_l.isra.0+0x62>
 8008b72:	462f      	mov	r7, r5
 8008b74:	e7bf      	b.n	8008af6 <_strtol_l.isra.0+0xe>
 8008b76:	2c2b      	cmp	r4, #43	; 0x2b
 8008b78:	bf04      	itt	eq
 8008b7a:	1cbd      	addeq	r5, r7, #2
 8008b7c:	787c      	ldrbeq	r4, [r7, #1]
 8008b7e:	461a      	mov	r2, r3
 8008b80:	e7c9      	b.n	8008b16 <_strtol_l.isra.0+0x2e>
 8008b82:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8008b86:	2b19      	cmp	r3, #25
 8008b88:	d801      	bhi.n	8008b8e <_strtol_l.isra.0+0xa6>
 8008b8a:	3c37      	subs	r4, #55	; 0x37
 8008b8c:	e7e2      	b.n	8008b54 <_strtol_l.isra.0+0x6c>
 8008b8e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8008b92:	2b19      	cmp	r3, #25
 8008b94:	d804      	bhi.n	8008ba0 <_strtol_l.isra.0+0xb8>
 8008b96:	3c57      	subs	r4, #87	; 0x57
 8008b98:	e7dc      	b.n	8008b54 <_strtol_l.isra.0+0x6c>
 8008b9a:	f04f 37ff 	mov.w	r7, #4294967295
 8008b9e:	e7e5      	b.n	8008b6c <_strtol_l.isra.0+0x84>
 8008ba0:	1c7b      	adds	r3, r7, #1
 8008ba2:	d108      	bne.n	8008bb6 <_strtol_l.isra.0+0xce>
 8008ba4:	2322      	movs	r3, #34	; 0x22
 8008ba6:	4608      	mov	r0, r1
 8008ba8:	f8c8 3000 	str.w	r3, [r8]
 8008bac:	f1ba 0f00 	cmp.w	sl, #0
 8008bb0:	d107      	bne.n	8008bc2 <_strtol_l.isra.0+0xda>
 8008bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bb6:	b102      	cbz	r2, 8008bba <_strtol_l.isra.0+0xd2>
 8008bb8:	4240      	negs	r0, r0
 8008bba:	f1ba 0f00 	cmp.w	sl, #0
 8008bbe:	d0f8      	beq.n	8008bb2 <_strtol_l.isra.0+0xca>
 8008bc0:	b10f      	cbz	r7, 8008bc6 <_strtol_l.isra.0+0xde>
 8008bc2:	f105 39ff 	add.w	r9, r5, #4294967295
 8008bc6:	f8ca 9000 	str.w	r9, [sl]
 8008bca:	e7f2      	b.n	8008bb2 <_strtol_l.isra.0+0xca>
 8008bcc:	2430      	movs	r4, #48	; 0x30
 8008bce:	2e00      	cmp	r6, #0
 8008bd0:	d1af      	bne.n	8008b32 <_strtol_l.isra.0+0x4a>
 8008bd2:	2608      	movs	r6, #8
 8008bd4:	e7ad      	b.n	8008b32 <_strtol_l.isra.0+0x4a>
 8008bd6:	2c30      	cmp	r4, #48	; 0x30
 8008bd8:	d0a3      	beq.n	8008b22 <_strtol_l.isra.0+0x3a>
 8008bda:	260a      	movs	r6, #10
 8008bdc:	e7a9      	b.n	8008b32 <_strtol_l.isra.0+0x4a>
	...

08008be0 <strtol>:
 8008be0:	4b08      	ldr	r3, [pc, #32]	; (8008c04 <strtol+0x24>)
 8008be2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008be4:	681c      	ldr	r4, [r3, #0]
 8008be6:	4d08      	ldr	r5, [pc, #32]	; (8008c08 <strtol+0x28>)
 8008be8:	6a23      	ldr	r3, [r4, #32]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	bf08      	it	eq
 8008bee:	462b      	moveq	r3, r5
 8008bf0:	9300      	str	r3, [sp, #0]
 8008bf2:	4613      	mov	r3, r2
 8008bf4:	460a      	mov	r2, r1
 8008bf6:	4601      	mov	r1, r0
 8008bf8:	4620      	mov	r0, r4
 8008bfa:	f7ff ff75 	bl	8008ae8 <_strtol_l.isra.0>
 8008bfe:	b003      	add	sp, #12
 8008c00:	bd30      	pop	{r4, r5, pc}
 8008c02:	bf00      	nop
 8008c04:	20000094 	.word	0x20000094
 8008c08:	200000f8 	.word	0x200000f8

08008c0c <_vsniprintf_r>:
 8008c0c:	b530      	push	{r4, r5, lr}
 8008c0e:	1e14      	subs	r4, r2, #0
 8008c10:	4605      	mov	r5, r0
 8008c12:	b09b      	sub	sp, #108	; 0x6c
 8008c14:	4618      	mov	r0, r3
 8008c16:	da05      	bge.n	8008c24 <_vsniprintf_r+0x18>
 8008c18:	238b      	movs	r3, #139	; 0x8b
 8008c1a:	f04f 30ff 	mov.w	r0, #4294967295
 8008c1e:	602b      	str	r3, [r5, #0]
 8008c20:	b01b      	add	sp, #108	; 0x6c
 8008c22:	bd30      	pop	{r4, r5, pc}
 8008c24:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008c28:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008c2c:	bf0c      	ite	eq
 8008c2e:	4623      	moveq	r3, r4
 8008c30:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008c34:	9302      	str	r3, [sp, #8]
 8008c36:	9305      	str	r3, [sp, #20]
 8008c38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008c3c:	9100      	str	r1, [sp, #0]
 8008c3e:	9104      	str	r1, [sp, #16]
 8008c40:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008c44:	4602      	mov	r2, r0
 8008c46:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008c48:	4669      	mov	r1, sp
 8008c4a:	4628      	mov	r0, r5
 8008c4c:	f000 f88a 	bl	8008d64 <_svfiprintf_r>
 8008c50:	1c43      	adds	r3, r0, #1
 8008c52:	bfbc      	itt	lt
 8008c54:	238b      	movlt	r3, #139	; 0x8b
 8008c56:	602b      	strlt	r3, [r5, #0]
 8008c58:	2c00      	cmp	r4, #0
 8008c5a:	d0e1      	beq.n	8008c20 <_vsniprintf_r+0x14>
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	9b00      	ldr	r3, [sp, #0]
 8008c60:	701a      	strb	r2, [r3, #0]
 8008c62:	e7dd      	b.n	8008c20 <_vsniprintf_r+0x14>

08008c64 <vsniprintf>:
 8008c64:	b507      	push	{r0, r1, r2, lr}
 8008c66:	9300      	str	r3, [sp, #0]
 8008c68:	4613      	mov	r3, r2
 8008c6a:	460a      	mov	r2, r1
 8008c6c:	4601      	mov	r1, r0
 8008c6e:	4803      	ldr	r0, [pc, #12]	; (8008c7c <vsniprintf+0x18>)
 8008c70:	6800      	ldr	r0, [r0, #0]
 8008c72:	f7ff ffcb 	bl	8008c0c <_vsniprintf_r>
 8008c76:	b003      	add	sp, #12
 8008c78:	f85d fb04 	ldr.w	pc, [sp], #4
 8008c7c:	20000094 	.word	0x20000094

08008c80 <__locale_ctype_ptr_l>:
 8008c80:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008c84:	4770      	bx	lr

08008c86 <__ascii_mbtowc>:
 8008c86:	b082      	sub	sp, #8
 8008c88:	b901      	cbnz	r1, 8008c8c <__ascii_mbtowc+0x6>
 8008c8a:	a901      	add	r1, sp, #4
 8008c8c:	b142      	cbz	r2, 8008ca0 <__ascii_mbtowc+0x1a>
 8008c8e:	b14b      	cbz	r3, 8008ca4 <__ascii_mbtowc+0x1e>
 8008c90:	7813      	ldrb	r3, [r2, #0]
 8008c92:	600b      	str	r3, [r1, #0]
 8008c94:	7812      	ldrb	r2, [r2, #0]
 8008c96:	1c10      	adds	r0, r2, #0
 8008c98:	bf18      	it	ne
 8008c9a:	2001      	movne	r0, #1
 8008c9c:	b002      	add	sp, #8
 8008c9e:	4770      	bx	lr
 8008ca0:	4610      	mov	r0, r2
 8008ca2:	e7fb      	b.n	8008c9c <__ascii_mbtowc+0x16>
 8008ca4:	f06f 0001 	mvn.w	r0, #1
 8008ca8:	e7f8      	b.n	8008c9c <__ascii_mbtowc+0x16>

08008caa <__malloc_lock>:
 8008caa:	4770      	bx	lr

08008cac <__malloc_unlock>:
 8008cac:	4770      	bx	lr

08008cae <__ssputs_r>:
 8008cae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cb2:	688e      	ldr	r6, [r1, #8]
 8008cb4:	4682      	mov	sl, r0
 8008cb6:	429e      	cmp	r6, r3
 8008cb8:	460c      	mov	r4, r1
 8008cba:	4690      	mov	r8, r2
 8008cbc:	4699      	mov	r9, r3
 8008cbe:	d837      	bhi.n	8008d30 <__ssputs_r+0x82>
 8008cc0:	898a      	ldrh	r2, [r1, #12]
 8008cc2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008cc6:	d031      	beq.n	8008d2c <__ssputs_r+0x7e>
 8008cc8:	2302      	movs	r3, #2
 8008cca:	6825      	ldr	r5, [r4, #0]
 8008ccc:	6909      	ldr	r1, [r1, #16]
 8008cce:	1a6f      	subs	r7, r5, r1
 8008cd0:	6965      	ldr	r5, [r4, #20]
 8008cd2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008cd6:	fb95 f5f3 	sdiv	r5, r5, r3
 8008cda:	f109 0301 	add.w	r3, r9, #1
 8008cde:	443b      	add	r3, r7
 8008ce0:	429d      	cmp	r5, r3
 8008ce2:	bf38      	it	cc
 8008ce4:	461d      	movcc	r5, r3
 8008ce6:	0553      	lsls	r3, r2, #21
 8008ce8:	d530      	bpl.n	8008d4c <__ssputs_r+0x9e>
 8008cea:	4629      	mov	r1, r5
 8008cec:	f7ff fe16 	bl	800891c <_malloc_r>
 8008cf0:	4606      	mov	r6, r0
 8008cf2:	b950      	cbnz	r0, 8008d0a <__ssputs_r+0x5c>
 8008cf4:	230c      	movs	r3, #12
 8008cf6:	f04f 30ff 	mov.w	r0, #4294967295
 8008cfa:	f8ca 3000 	str.w	r3, [sl]
 8008cfe:	89a3      	ldrh	r3, [r4, #12]
 8008d00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d04:	81a3      	strh	r3, [r4, #12]
 8008d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d0a:	463a      	mov	r2, r7
 8008d0c:	6921      	ldr	r1, [r4, #16]
 8008d0e:	f7ff fd97 	bl	8008840 <memcpy>
 8008d12:	89a3      	ldrh	r3, [r4, #12]
 8008d14:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008d18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d1c:	81a3      	strh	r3, [r4, #12]
 8008d1e:	6126      	str	r6, [r4, #16]
 8008d20:	443e      	add	r6, r7
 8008d22:	6026      	str	r6, [r4, #0]
 8008d24:	464e      	mov	r6, r9
 8008d26:	6165      	str	r5, [r4, #20]
 8008d28:	1bed      	subs	r5, r5, r7
 8008d2a:	60a5      	str	r5, [r4, #8]
 8008d2c:	454e      	cmp	r6, r9
 8008d2e:	d900      	bls.n	8008d32 <__ssputs_r+0x84>
 8008d30:	464e      	mov	r6, r9
 8008d32:	4632      	mov	r2, r6
 8008d34:	4641      	mov	r1, r8
 8008d36:	6820      	ldr	r0, [r4, #0]
 8008d38:	f000 faaf 	bl	800929a <memmove>
 8008d3c:	68a3      	ldr	r3, [r4, #8]
 8008d3e:	2000      	movs	r0, #0
 8008d40:	1b9b      	subs	r3, r3, r6
 8008d42:	60a3      	str	r3, [r4, #8]
 8008d44:	6823      	ldr	r3, [r4, #0]
 8008d46:	441e      	add	r6, r3
 8008d48:	6026      	str	r6, [r4, #0]
 8008d4a:	e7dc      	b.n	8008d06 <__ssputs_r+0x58>
 8008d4c:	462a      	mov	r2, r5
 8008d4e:	f000 fabd 	bl	80092cc <_realloc_r>
 8008d52:	4606      	mov	r6, r0
 8008d54:	2800      	cmp	r0, #0
 8008d56:	d1e2      	bne.n	8008d1e <__ssputs_r+0x70>
 8008d58:	6921      	ldr	r1, [r4, #16]
 8008d5a:	4650      	mov	r0, sl
 8008d5c:	f7ff fd92 	bl	8008884 <_free_r>
 8008d60:	e7c8      	b.n	8008cf4 <__ssputs_r+0x46>
	...

08008d64 <_svfiprintf_r>:
 8008d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d68:	461d      	mov	r5, r3
 8008d6a:	898b      	ldrh	r3, [r1, #12]
 8008d6c:	b09d      	sub	sp, #116	; 0x74
 8008d6e:	061f      	lsls	r7, r3, #24
 8008d70:	4680      	mov	r8, r0
 8008d72:	460c      	mov	r4, r1
 8008d74:	4616      	mov	r6, r2
 8008d76:	d50f      	bpl.n	8008d98 <_svfiprintf_r+0x34>
 8008d78:	690b      	ldr	r3, [r1, #16]
 8008d7a:	b96b      	cbnz	r3, 8008d98 <_svfiprintf_r+0x34>
 8008d7c:	2140      	movs	r1, #64	; 0x40
 8008d7e:	f7ff fdcd 	bl	800891c <_malloc_r>
 8008d82:	6020      	str	r0, [r4, #0]
 8008d84:	6120      	str	r0, [r4, #16]
 8008d86:	b928      	cbnz	r0, 8008d94 <_svfiprintf_r+0x30>
 8008d88:	230c      	movs	r3, #12
 8008d8a:	f8c8 3000 	str.w	r3, [r8]
 8008d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8008d92:	e0c8      	b.n	8008f26 <_svfiprintf_r+0x1c2>
 8008d94:	2340      	movs	r3, #64	; 0x40
 8008d96:	6163      	str	r3, [r4, #20]
 8008d98:	2300      	movs	r3, #0
 8008d9a:	9309      	str	r3, [sp, #36]	; 0x24
 8008d9c:	2320      	movs	r3, #32
 8008d9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008da2:	2330      	movs	r3, #48	; 0x30
 8008da4:	f04f 0b01 	mov.w	fp, #1
 8008da8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008dac:	9503      	str	r5, [sp, #12]
 8008dae:	4637      	mov	r7, r6
 8008db0:	463d      	mov	r5, r7
 8008db2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008db6:	b10b      	cbz	r3, 8008dbc <_svfiprintf_r+0x58>
 8008db8:	2b25      	cmp	r3, #37	; 0x25
 8008dba:	d13e      	bne.n	8008e3a <_svfiprintf_r+0xd6>
 8008dbc:	ebb7 0a06 	subs.w	sl, r7, r6
 8008dc0:	d00b      	beq.n	8008dda <_svfiprintf_r+0x76>
 8008dc2:	4653      	mov	r3, sl
 8008dc4:	4632      	mov	r2, r6
 8008dc6:	4621      	mov	r1, r4
 8008dc8:	4640      	mov	r0, r8
 8008dca:	f7ff ff70 	bl	8008cae <__ssputs_r>
 8008dce:	3001      	adds	r0, #1
 8008dd0:	f000 80a4 	beq.w	8008f1c <_svfiprintf_r+0x1b8>
 8008dd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dd6:	4453      	add	r3, sl
 8008dd8:	9309      	str	r3, [sp, #36]	; 0x24
 8008dda:	783b      	ldrb	r3, [r7, #0]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	f000 809d 	beq.w	8008f1c <_svfiprintf_r+0x1b8>
 8008de2:	2300      	movs	r3, #0
 8008de4:	f04f 32ff 	mov.w	r2, #4294967295
 8008de8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008dec:	9304      	str	r3, [sp, #16]
 8008dee:	9307      	str	r3, [sp, #28]
 8008df0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008df4:	931a      	str	r3, [sp, #104]	; 0x68
 8008df6:	462f      	mov	r7, r5
 8008df8:	2205      	movs	r2, #5
 8008dfa:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008dfe:	4850      	ldr	r0, [pc, #320]	; (8008f40 <_svfiprintf_r+0x1dc>)
 8008e00:	f000 fa3d 	bl	800927e <memchr>
 8008e04:	9b04      	ldr	r3, [sp, #16]
 8008e06:	b9d0      	cbnz	r0, 8008e3e <_svfiprintf_r+0xda>
 8008e08:	06d9      	lsls	r1, r3, #27
 8008e0a:	bf44      	itt	mi
 8008e0c:	2220      	movmi	r2, #32
 8008e0e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008e12:	071a      	lsls	r2, r3, #28
 8008e14:	bf44      	itt	mi
 8008e16:	222b      	movmi	r2, #43	; 0x2b
 8008e18:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008e1c:	782a      	ldrb	r2, [r5, #0]
 8008e1e:	2a2a      	cmp	r2, #42	; 0x2a
 8008e20:	d015      	beq.n	8008e4e <_svfiprintf_r+0xea>
 8008e22:	462f      	mov	r7, r5
 8008e24:	2000      	movs	r0, #0
 8008e26:	250a      	movs	r5, #10
 8008e28:	9a07      	ldr	r2, [sp, #28]
 8008e2a:	4639      	mov	r1, r7
 8008e2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e30:	3b30      	subs	r3, #48	; 0x30
 8008e32:	2b09      	cmp	r3, #9
 8008e34:	d94d      	bls.n	8008ed2 <_svfiprintf_r+0x16e>
 8008e36:	b1b8      	cbz	r0, 8008e68 <_svfiprintf_r+0x104>
 8008e38:	e00f      	b.n	8008e5a <_svfiprintf_r+0xf6>
 8008e3a:	462f      	mov	r7, r5
 8008e3c:	e7b8      	b.n	8008db0 <_svfiprintf_r+0x4c>
 8008e3e:	4a40      	ldr	r2, [pc, #256]	; (8008f40 <_svfiprintf_r+0x1dc>)
 8008e40:	463d      	mov	r5, r7
 8008e42:	1a80      	subs	r0, r0, r2
 8008e44:	fa0b f000 	lsl.w	r0, fp, r0
 8008e48:	4318      	orrs	r0, r3
 8008e4a:	9004      	str	r0, [sp, #16]
 8008e4c:	e7d3      	b.n	8008df6 <_svfiprintf_r+0x92>
 8008e4e:	9a03      	ldr	r2, [sp, #12]
 8008e50:	1d11      	adds	r1, r2, #4
 8008e52:	6812      	ldr	r2, [r2, #0]
 8008e54:	9103      	str	r1, [sp, #12]
 8008e56:	2a00      	cmp	r2, #0
 8008e58:	db01      	blt.n	8008e5e <_svfiprintf_r+0xfa>
 8008e5a:	9207      	str	r2, [sp, #28]
 8008e5c:	e004      	b.n	8008e68 <_svfiprintf_r+0x104>
 8008e5e:	4252      	negs	r2, r2
 8008e60:	f043 0302 	orr.w	r3, r3, #2
 8008e64:	9207      	str	r2, [sp, #28]
 8008e66:	9304      	str	r3, [sp, #16]
 8008e68:	783b      	ldrb	r3, [r7, #0]
 8008e6a:	2b2e      	cmp	r3, #46	; 0x2e
 8008e6c:	d10c      	bne.n	8008e88 <_svfiprintf_r+0x124>
 8008e6e:	787b      	ldrb	r3, [r7, #1]
 8008e70:	2b2a      	cmp	r3, #42	; 0x2a
 8008e72:	d133      	bne.n	8008edc <_svfiprintf_r+0x178>
 8008e74:	9b03      	ldr	r3, [sp, #12]
 8008e76:	3702      	adds	r7, #2
 8008e78:	1d1a      	adds	r2, r3, #4
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	9203      	str	r2, [sp, #12]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	bfb8      	it	lt
 8008e82:	f04f 33ff 	movlt.w	r3, #4294967295
 8008e86:	9305      	str	r3, [sp, #20]
 8008e88:	4d2e      	ldr	r5, [pc, #184]	; (8008f44 <_svfiprintf_r+0x1e0>)
 8008e8a:	2203      	movs	r2, #3
 8008e8c:	7839      	ldrb	r1, [r7, #0]
 8008e8e:	4628      	mov	r0, r5
 8008e90:	f000 f9f5 	bl	800927e <memchr>
 8008e94:	b138      	cbz	r0, 8008ea6 <_svfiprintf_r+0x142>
 8008e96:	2340      	movs	r3, #64	; 0x40
 8008e98:	1b40      	subs	r0, r0, r5
 8008e9a:	fa03 f000 	lsl.w	r0, r3, r0
 8008e9e:	9b04      	ldr	r3, [sp, #16]
 8008ea0:	3701      	adds	r7, #1
 8008ea2:	4303      	orrs	r3, r0
 8008ea4:	9304      	str	r3, [sp, #16]
 8008ea6:	7839      	ldrb	r1, [r7, #0]
 8008ea8:	2206      	movs	r2, #6
 8008eaa:	4827      	ldr	r0, [pc, #156]	; (8008f48 <_svfiprintf_r+0x1e4>)
 8008eac:	1c7e      	adds	r6, r7, #1
 8008eae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008eb2:	f000 f9e4 	bl	800927e <memchr>
 8008eb6:	2800      	cmp	r0, #0
 8008eb8:	d038      	beq.n	8008f2c <_svfiprintf_r+0x1c8>
 8008eba:	4b24      	ldr	r3, [pc, #144]	; (8008f4c <_svfiprintf_r+0x1e8>)
 8008ebc:	bb13      	cbnz	r3, 8008f04 <_svfiprintf_r+0x1a0>
 8008ebe:	9b03      	ldr	r3, [sp, #12]
 8008ec0:	3307      	adds	r3, #7
 8008ec2:	f023 0307 	bic.w	r3, r3, #7
 8008ec6:	3308      	adds	r3, #8
 8008ec8:	9303      	str	r3, [sp, #12]
 8008eca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ecc:	444b      	add	r3, r9
 8008ece:	9309      	str	r3, [sp, #36]	; 0x24
 8008ed0:	e76d      	b.n	8008dae <_svfiprintf_r+0x4a>
 8008ed2:	fb05 3202 	mla	r2, r5, r2, r3
 8008ed6:	2001      	movs	r0, #1
 8008ed8:	460f      	mov	r7, r1
 8008eda:	e7a6      	b.n	8008e2a <_svfiprintf_r+0xc6>
 8008edc:	2300      	movs	r3, #0
 8008ede:	250a      	movs	r5, #10
 8008ee0:	4619      	mov	r1, r3
 8008ee2:	3701      	adds	r7, #1
 8008ee4:	9305      	str	r3, [sp, #20]
 8008ee6:	4638      	mov	r0, r7
 8008ee8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008eec:	3a30      	subs	r2, #48	; 0x30
 8008eee:	2a09      	cmp	r2, #9
 8008ef0:	d903      	bls.n	8008efa <_svfiprintf_r+0x196>
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d0c8      	beq.n	8008e88 <_svfiprintf_r+0x124>
 8008ef6:	9105      	str	r1, [sp, #20]
 8008ef8:	e7c6      	b.n	8008e88 <_svfiprintf_r+0x124>
 8008efa:	fb05 2101 	mla	r1, r5, r1, r2
 8008efe:	2301      	movs	r3, #1
 8008f00:	4607      	mov	r7, r0
 8008f02:	e7f0      	b.n	8008ee6 <_svfiprintf_r+0x182>
 8008f04:	ab03      	add	r3, sp, #12
 8008f06:	9300      	str	r3, [sp, #0]
 8008f08:	4622      	mov	r2, r4
 8008f0a:	4b11      	ldr	r3, [pc, #68]	; (8008f50 <_svfiprintf_r+0x1ec>)
 8008f0c:	a904      	add	r1, sp, #16
 8008f0e:	4640      	mov	r0, r8
 8008f10:	f3af 8000 	nop.w
 8008f14:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008f18:	4681      	mov	r9, r0
 8008f1a:	d1d6      	bne.n	8008eca <_svfiprintf_r+0x166>
 8008f1c:	89a3      	ldrh	r3, [r4, #12]
 8008f1e:	065b      	lsls	r3, r3, #25
 8008f20:	f53f af35 	bmi.w	8008d8e <_svfiprintf_r+0x2a>
 8008f24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f26:	b01d      	add	sp, #116	; 0x74
 8008f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f2c:	ab03      	add	r3, sp, #12
 8008f2e:	9300      	str	r3, [sp, #0]
 8008f30:	4622      	mov	r2, r4
 8008f32:	4b07      	ldr	r3, [pc, #28]	; (8008f50 <_svfiprintf_r+0x1ec>)
 8008f34:	a904      	add	r1, sp, #16
 8008f36:	4640      	mov	r0, r8
 8008f38:	f000 f882 	bl	8009040 <_printf_i>
 8008f3c:	e7ea      	b.n	8008f14 <_svfiprintf_r+0x1b0>
 8008f3e:	bf00      	nop
 8008f40:	0800c802 	.word	0x0800c802
 8008f44:	0800c808 	.word	0x0800c808
 8008f48:	0800c80c 	.word	0x0800c80c
 8008f4c:	00000000 	.word	0x00000000
 8008f50:	08008caf 	.word	0x08008caf

08008f54 <_printf_common>:
 8008f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f58:	4691      	mov	r9, r2
 8008f5a:	461f      	mov	r7, r3
 8008f5c:	688a      	ldr	r2, [r1, #8]
 8008f5e:	690b      	ldr	r3, [r1, #16]
 8008f60:	4606      	mov	r6, r0
 8008f62:	4293      	cmp	r3, r2
 8008f64:	bfb8      	it	lt
 8008f66:	4613      	movlt	r3, r2
 8008f68:	f8c9 3000 	str.w	r3, [r9]
 8008f6c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008f70:	460c      	mov	r4, r1
 8008f72:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008f76:	b112      	cbz	r2, 8008f7e <_printf_common+0x2a>
 8008f78:	3301      	adds	r3, #1
 8008f7a:	f8c9 3000 	str.w	r3, [r9]
 8008f7e:	6823      	ldr	r3, [r4, #0]
 8008f80:	0699      	lsls	r1, r3, #26
 8008f82:	bf42      	ittt	mi
 8008f84:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008f88:	3302      	addmi	r3, #2
 8008f8a:	f8c9 3000 	strmi.w	r3, [r9]
 8008f8e:	6825      	ldr	r5, [r4, #0]
 8008f90:	f015 0506 	ands.w	r5, r5, #6
 8008f94:	d107      	bne.n	8008fa6 <_printf_common+0x52>
 8008f96:	f104 0a19 	add.w	sl, r4, #25
 8008f9a:	68e3      	ldr	r3, [r4, #12]
 8008f9c:	f8d9 2000 	ldr.w	r2, [r9]
 8008fa0:	1a9b      	subs	r3, r3, r2
 8008fa2:	42ab      	cmp	r3, r5
 8008fa4:	dc29      	bgt.n	8008ffa <_printf_common+0xa6>
 8008fa6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008faa:	6822      	ldr	r2, [r4, #0]
 8008fac:	3300      	adds	r3, #0
 8008fae:	bf18      	it	ne
 8008fb0:	2301      	movne	r3, #1
 8008fb2:	0692      	lsls	r2, r2, #26
 8008fb4:	d42e      	bmi.n	8009014 <_printf_common+0xc0>
 8008fb6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008fba:	4639      	mov	r1, r7
 8008fbc:	4630      	mov	r0, r6
 8008fbe:	47c0      	blx	r8
 8008fc0:	3001      	adds	r0, #1
 8008fc2:	d021      	beq.n	8009008 <_printf_common+0xb4>
 8008fc4:	6823      	ldr	r3, [r4, #0]
 8008fc6:	68e5      	ldr	r5, [r4, #12]
 8008fc8:	f003 0306 	and.w	r3, r3, #6
 8008fcc:	2b04      	cmp	r3, #4
 8008fce:	bf18      	it	ne
 8008fd0:	2500      	movne	r5, #0
 8008fd2:	f8d9 2000 	ldr.w	r2, [r9]
 8008fd6:	f04f 0900 	mov.w	r9, #0
 8008fda:	bf08      	it	eq
 8008fdc:	1aad      	subeq	r5, r5, r2
 8008fde:	68a3      	ldr	r3, [r4, #8]
 8008fe0:	6922      	ldr	r2, [r4, #16]
 8008fe2:	bf08      	it	eq
 8008fe4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	bfc4      	itt	gt
 8008fec:	1a9b      	subgt	r3, r3, r2
 8008fee:	18ed      	addgt	r5, r5, r3
 8008ff0:	341a      	adds	r4, #26
 8008ff2:	454d      	cmp	r5, r9
 8008ff4:	d11a      	bne.n	800902c <_printf_common+0xd8>
 8008ff6:	2000      	movs	r0, #0
 8008ff8:	e008      	b.n	800900c <_printf_common+0xb8>
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	4652      	mov	r2, sl
 8008ffe:	4639      	mov	r1, r7
 8009000:	4630      	mov	r0, r6
 8009002:	47c0      	blx	r8
 8009004:	3001      	adds	r0, #1
 8009006:	d103      	bne.n	8009010 <_printf_common+0xbc>
 8009008:	f04f 30ff 	mov.w	r0, #4294967295
 800900c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009010:	3501      	adds	r5, #1
 8009012:	e7c2      	b.n	8008f9a <_printf_common+0x46>
 8009014:	2030      	movs	r0, #48	; 0x30
 8009016:	18e1      	adds	r1, r4, r3
 8009018:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800901c:	1c5a      	adds	r2, r3, #1
 800901e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009022:	4422      	add	r2, r4
 8009024:	3302      	adds	r3, #2
 8009026:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800902a:	e7c4      	b.n	8008fb6 <_printf_common+0x62>
 800902c:	2301      	movs	r3, #1
 800902e:	4622      	mov	r2, r4
 8009030:	4639      	mov	r1, r7
 8009032:	4630      	mov	r0, r6
 8009034:	47c0      	blx	r8
 8009036:	3001      	adds	r0, #1
 8009038:	d0e6      	beq.n	8009008 <_printf_common+0xb4>
 800903a:	f109 0901 	add.w	r9, r9, #1
 800903e:	e7d8      	b.n	8008ff2 <_printf_common+0x9e>

08009040 <_printf_i>:
 8009040:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009044:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009048:	460c      	mov	r4, r1
 800904a:	7e09      	ldrb	r1, [r1, #24]
 800904c:	b085      	sub	sp, #20
 800904e:	296e      	cmp	r1, #110	; 0x6e
 8009050:	4617      	mov	r7, r2
 8009052:	4606      	mov	r6, r0
 8009054:	4698      	mov	r8, r3
 8009056:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009058:	f000 80b3 	beq.w	80091c2 <_printf_i+0x182>
 800905c:	d822      	bhi.n	80090a4 <_printf_i+0x64>
 800905e:	2963      	cmp	r1, #99	; 0x63
 8009060:	d036      	beq.n	80090d0 <_printf_i+0x90>
 8009062:	d80a      	bhi.n	800907a <_printf_i+0x3a>
 8009064:	2900      	cmp	r1, #0
 8009066:	f000 80b9 	beq.w	80091dc <_printf_i+0x19c>
 800906a:	2958      	cmp	r1, #88	; 0x58
 800906c:	f000 8083 	beq.w	8009176 <_printf_i+0x136>
 8009070:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009074:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009078:	e032      	b.n	80090e0 <_printf_i+0xa0>
 800907a:	2964      	cmp	r1, #100	; 0x64
 800907c:	d001      	beq.n	8009082 <_printf_i+0x42>
 800907e:	2969      	cmp	r1, #105	; 0x69
 8009080:	d1f6      	bne.n	8009070 <_printf_i+0x30>
 8009082:	6820      	ldr	r0, [r4, #0]
 8009084:	6813      	ldr	r3, [r2, #0]
 8009086:	0605      	lsls	r5, r0, #24
 8009088:	f103 0104 	add.w	r1, r3, #4
 800908c:	d52a      	bpl.n	80090e4 <_printf_i+0xa4>
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	6011      	str	r1, [r2, #0]
 8009092:	2b00      	cmp	r3, #0
 8009094:	da03      	bge.n	800909e <_printf_i+0x5e>
 8009096:	222d      	movs	r2, #45	; 0x2d
 8009098:	425b      	negs	r3, r3
 800909a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800909e:	486f      	ldr	r0, [pc, #444]	; (800925c <_printf_i+0x21c>)
 80090a0:	220a      	movs	r2, #10
 80090a2:	e039      	b.n	8009118 <_printf_i+0xd8>
 80090a4:	2973      	cmp	r1, #115	; 0x73
 80090a6:	f000 809d 	beq.w	80091e4 <_printf_i+0x1a4>
 80090aa:	d808      	bhi.n	80090be <_printf_i+0x7e>
 80090ac:	296f      	cmp	r1, #111	; 0x6f
 80090ae:	d020      	beq.n	80090f2 <_printf_i+0xb2>
 80090b0:	2970      	cmp	r1, #112	; 0x70
 80090b2:	d1dd      	bne.n	8009070 <_printf_i+0x30>
 80090b4:	6823      	ldr	r3, [r4, #0]
 80090b6:	f043 0320 	orr.w	r3, r3, #32
 80090ba:	6023      	str	r3, [r4, #0]
 80090bc:	e003      	b.n	80090c6 <_printf_i+0x86>
 80090be:	2975      	cmp	r1, #117	; 0x75
 80090c0:	d017      	beq.n	80090f2 <_printf_i+0xb2>
 80090c2:	2978      	cmp	r1, #120	; 0x78
 80090c4:	d1d4      	bne.n	8009070 <_printf_i+0x30>
 80090c6:	2378      	movs	r3, #120	; 0x78
 80090c8:	4865      	ldr	r0, [pc, #404]	; (8009260 <_printf_i+0x220>)
 80090ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80090ce:	e055      	b.n	800917c <_printf_i+0x13c>
 80090d0:	6813      	ldr	r3, [r2, #0]
 80090d2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80090d6:	1d19      	adds	r1, r3, #4
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	6011      	str	r1, [r2, #0]
 80090dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80090e0:	2301      	movs	r3, #1
 80090e2:	e08c      	b.n	80091fe <_printf_i+0x1be>
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80090ea:	6011      	str	r1, [r2, #0]
 80090ec:	bf18      	it	ne
 80090ee:	b21b      	sxthne	r3, r3
 80090f0:	e7cf      	b.n	8009092 <_printf_i+0x52>
 80090f2:	6813      	ldr	r3, [r2, #0]
 80090f4:	6825      	ldr	r5, [r4, #0]
 80090f6:	1d18      	adds	r0, r3, #4
 80090f8:	6010      	str	r0, [r2, #0]
 80090fa:	0628      	lsls	r0, r5, #24
 80090fc:	d501      	bpl.n	8009102 <_printf_i+0xc2>
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	e002      	b.n	8009108 <_printf_i+0xc8>
 8009102:	0668      	lsls	r0, r5, #25
 8009104:	d5fb      	bpl.n	80090fe <_printf_i+0xbe>
 8009106:	881b      	ldrh	r3, [r3, #0]
 8009108:	296f      	cmp	r1, #111	; 0x6f
 800910a:	bf14      	ite	ne
 800910c:	220a      	movne	r2, #10
 800910e:	2208      	moveq	r2, #8
 8009110:	4852      	ldr	r0, [pc, #328]	; (800925c <_printf_i+0x21c>)
 8009112:	2100      	movs	r1, #0
 8009114:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009118:	6865      	ldr	r5, [r4, #4]
 800911a:	2d00      	cmp	r5, #0
 800911c:	60a5      	str	r5, [r4, #8]
 800911e:	f2c0 8095 	blt.w	800924c <_printf_i+0x20c>
 8009122:	6821      	ldr	r1, [r4, #0]
 8009124:	f021 0104 	bic.w	r1, r1, #4
 8009128:	6021      	str	r1, [r4, #0]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d13d      	bne.n	80091aa <_printf_i+0x16a>
 800912e:	2d00      	cmp	r5, #0
 8009130:	f040 808e 	bne.w	8009250 <_printf_i+0x210>
 8009134:	4665      	mov	r5, ip
 8009136:	2a08      	cmp	r2, #8
 8009138:	d10b      	bne.n	8009152 <_printf_i+0x112>
 800913a:	6823      	ldr	r3, [r4, #0]
 800913c:	07db      	lsls	r3, r3, #31
 800913e:	d508      	bpl.n	8009152 <_printf_i+0x112>
 8009140:	6923      	ldr	r3, [r4, #16]
 8009142:	6862      	ldr	r2, [r4, #4]
 8009144:	429a      	cmp	r2, r3
 8009146:	bfde      	ittt	le
 8009148:	2330      	movle	r3, #48	; 0x30
 800914a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800914e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009152:	ebac 0305 	sub.w	r3, ip, r5
 8009156:	6123      	str	r3, [r4, #16]
 8009158:	f8cd 8000 	str.w	r8, [sp]
 800915c:	463b      	mov	r3, r7
 800915e:	aa03      	add	r2, sp, #12
 8009160:	4621      	mov	r1, r4
 8009162:	4630      	mov	r0, r6
 8009164:	f7ff fef6 	bl	8008f54 <_printf_common>
 8009168:	3001      	adds	r0, #1
 800916a:	d14d      	bne.n	8009208 <_printf_i+0x1c8>
 800916c:	f04f 30ff 	mov.w	r0, #4294967295
 8009170:	b005      	add	sp, #20
 8009172:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009176:	4839      	ldr	r0, [pc, #228]	; (800925c <_printf_i+0x21c>)
 8009178:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800917c:	6813      	ldr	r3, [r2, #0]
 800917e:	6821      	ldr	r1, [r4, #0]
 8009180:	1d1d      	adds	r5, r3, #4
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	6015      	str	r5, [r2, #0]
 8009186:	060a      	lsls	r2, r1, #24
 8009188:	d50b      	bpl.n	80091a2 <_printf_i+0x162>
 800918a:	07ca      	lsls	r2, r1, #31
 800918c:	bf44      	itt	mi
 800918e:	f041 0120 	orrmi.w	r1, r1, #32
 8009192:	6021      	strmi	r1, [r4, #0]
 8009194:	b91b      	cbnz	r3, 800919e <_printf_i+0x15e>
 8009196:	6822      	ldr	r2, [r4, #0]
 8009198:	f022 0220 	bic.w	r2, r2, #32
 800919c:	6022      	str	r2, [r4, #0]
 800919e:	2210      	movs	r2, #16
 80091a0:	e7b7      	b.n	8009112 <_printf_i+0xd2>
 80091a2:	064d      	lsls	r5, r1, #25
 80091a4:	bf48      	it	mi
 80091a6:	b29b      	uxthmi	r3, r3
 80091a8:	e7ef      	b.n	800918a <_printf_i+0x14a>
 80091aa:	4665      	mov	r5, ip
 80091ac:	fbb3 f1f2 	udiv	r1, r3, r2
 80091b0:	fb02 3311 	mls	r3, r2, r1, r3
 80091b4:	5cc3      	ldrb	r3, [r0, r3]
 80091b6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80091ba:	460b      	mov	r3, r1
 80091bc:	2900      	cmp	r1, #0
 80091be:	d1f5      	bne.n	80091ac <_printf_i+0x16c>
 80091c0:	e7b9      	b.n	8009136 <_printf_i+0xf6>
 80091c2:	6813      	ldr	r3, [r2, #0]
 80091c4:	6825      	ldr	r5, [r4, #0]
 80091c6:	1d18      	adds	r0, r3, #4
 80091c8:	6961      	ldr	r1, [r4, #20]
 80091ca:	6010      	str	r0, [r2, #0]
 80091cc:	0628      	lsls	r0, r5, #24
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	d501      	bpl.n	80091d6 <_printf_i+0x196>
 80091d2:	6019      	str	r1, [r3, #0]
 80091d4:	e002      	b.n	80091dc <_printf_i+0x19c>
 80091d6:	066a      	lsls	r2, r5, #25
 80091d8:	d5fb      	bpl.n	80091d2 <_printf_i+0x192>
 80091da:	8019      	strh	r1, [r3, #0]
 80091dc:	2300      	movs	r3, #0
 80091de:	4665      	mov	r5, ip
 80091e0:	6123      	str	r3, [r4, #16]
 80091e2:	e7b9      	b.n	8009158 <_printf_i+0x118>
 80091e4:	6813      	ldr	r3, [r2, #0]
 80091e6:	1d19      	adds	r1, r3, #4
 80091e8:	6011      	str	r1, [r2, #0]
 80091ea:	681d      	ldr	r5, [r3, #0]
 80091ec:	6862      	ldr	r2, [r4, #4]
 80091ee:	2100      	movs	r1, #0
 80091f0:	4628      	mov	r0, r5
 80091f2:	f000 f844 	bl	800927e <memchr>
 80091f6:	b108      	cbz	r0, 80091fc <_printf_i+0x1bc>
 80091f8:	1b40      	subs	r0, r0, r5
 80091fa:	6060      	str	r0, [r4, #4]
 80091fc:	6863      	ldr	r3, [r4, #4]
 80091fe:	6123      	str	r3, [r4, #16]
 8009200:	2300      	movs	r3, #0
 8009202:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009206:	e7a7      	b.n	8009158 <_printf_i+0x118>
 8009208:	6923      	ldr	r3, [r4, #16]
 800920a:	462a      	mov	r2, r5
 800920c:	4639      	mov	r1, r7
 800920e:	4630      	mov	r0, r6
 8009210:	47c0      	blx	r8
 8009212:	3001      	adds	r0, #1
 8009214:	d0aa      	beq.n	800916c <_printf_i+0x12c>
 8009216:	6823      	ldr	r3, [r4, #0]
 8009218:	079b      	lsls	r3, r3, #30
 800921a:	d413      	bmi.n	8009244 <_printf_i+0x204>
 800921c:	68e0      	ldr	r0, [r4, #12]
 800921e:	9b03      	ldr	r3, [sp, #12]
 8009220:	4298      	cmp	r0, r3
 8009222:	bfb8      	it	lt
 8009224:	4618      	movlt	r0, r3
 8009226:	e7a3      	b.n	8009170 <_printf_i+0x130>
 8009228:	2301      	movs	r3, #1
 800922a:	464a      	mov	r2, r9
 800922c:	4639      	mov	r1, r7
 800922e:	4630      	mov	r0, r6
 8009230:	47c0      	blx	r8
 8009232:	3001      	adds	r0, #1
 8009234:	d09a      	beq.n	800916c <_printf_i+0x12c>
 8009236:	3501      	adds	r5, #1
 8009238:	68e3      	ldr	r3, [r4, #12]
 800923a:	9a03      	ldr	r2, [sp, #12]
 800923c:	1a9b      	subs	r3, r3, r2
 800923e:	42ab      	cmp	r3, r5
 8009240:	dcf2      	bgt.n	8009228 <_printf_i+0x1e8>
 8009242:	e7eb      	b.n	800921c <_printf_i+0x1dc>
 8009244:	2500      	movs	r5, #0
 8009246:	f104 0919 	add.w	r9, r4, #25
 800924a:	e7f5      	b.n	8009238 <_printf_i+0x1f8>
 800924c:	2b00      	cmp	r3, #0
 800924e:	d1ac      	bne.n	80091aa <_printf_i+0x16a>
 8009250:	7803      	ldrb	r3, [r0, #0]
 8009252:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009256:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800925a:	e76c      	b.n	8009136 <_printf_i+0xf6>
 800925c:	0800c813 	.word	0x0800c813
 8009260:	0800c824 	.word	0x0800c824

08009264 <__ascii_wctomb>:
 8009264:	b149      	cbz	r1, 800927a <__ascii_wctomb+0x16>
 8009266:	2aff      	cmp	r2, #255	; 0xff
 8009268:	bf8b      	itete	hi
 800926a:	238a      	movhi	r3, #138	; 0x8a
 800926c:	700a      	strbls	r2, [r1, #0]
 800926e:	6003      	strhi	r3, [r0, #0]
 8009270:	2001      	movls	r0, #1
 8009272:	bf88      	it	hi
 8009274:	f04f 30ff 	movhi.w	r0, #4294967295
 8009278:	4770      	bx	lr
 800927a:	4608      	mov	r0, r1
 800927c:	4770      	bx	lr

0800927e <memchr>:
 800927e:	b510      	push	{r4, lr}
 8009280:	b2c9      	uxtb	r1, r1
 8009282:	4402      	add	r2, r0
 8009284:	4290      	cmp	r0, r2
 8009286:	4603      	mov	r3, r0
 8009288:	d101      	bne.n	800928e <memchr+0x10>
 800928a:	2300      	movs	r3, #0
 800928c:	e003      	b.n	8009296 <memchr+0x18>
 800928e:	781c      	ldrb	r4, [r3, #0]
 8009290:	3001      	adds	r0, #1
 8009292:	428c      	cmp	r4, r1
 8009294:	d1f6      	bne.n	8009284 <memchr+0x6>
 8009296:	4618      	mov	r0, r3
 8009298:	bd10      	pop	{r4, pc}

0800929a <memmove>:
 800929a:	4288      	cmp	r0, r1
 800929c:	b510      	push	{r4, lr}
 800929e:	eb01 0302 	add.w	r3, r1, r2
 80092a2:	d807      	bhi.n	80092b4 <memmove+0x1a>
 80092a4:	1e42      	subs	r2, r0, #1
 80092a6:	4299      	cmp	r1, r3
 80092a8:	d00a      	beq.n	80092c0 <memmove+0x26>
 80092aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092ae:	f802 4f01 	strb.w	r4, [r2, #1]!
 80092b2:	e7f8      	b.n	80092a6 <memmove+0xc>
 80092b4:	4283      	cmp	r3, r0
 80092b6:	d9f5      	bls.n	80092a4 <memmove+0xa>
 80092b8:	1881      	adds	r1, r0, r2
 80092ba:	1ad2      	subs	r2, r2, r3
 80092bc:	42d3      	cmn	r3, r2
 80092be:	d100      	bne.n	80092c2 <memmove+0x28>
 80092c0:	bd10      	pop	{r4, pc}
 80092c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80092c6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80092ca:	e7f7      	b.n	80092bc <memmove+0x22>

080092cc <_realloc_r>:
 80092cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ce:	4607      	mov	r7, r0
 80092d0:	4614      	mov	r4, r2
 80092d2:	460e      	mov	r6, r1
 80092d4:	b921      	cbnz	r1, 80092e0 <_realloc_r+0x14>
 80092d6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80092da:	4611      	mov	r1, r2
 80092dc:	f7ff bb1e 	b.w	800891c <_malloc_r>
 80092e0:	b922      	cbnz	r2, 80092ec <_realloc_r+0x20>
 80092e2:	f7ff facf 	bl	8008884 <_free_r>
 80092e6:	4625      	mov	r5, r4
 80092e8:	4628      	mov	r0, r5
 80092ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092ec:	f000 f814 	bl	8009318 <_malloc_usable_size_r>
 80092f0:	42a0      	cmp	r0, r4
 80092f2:	d20f      	bcs.n	8009314 <_realloc_r+0x48>
 80092f4:	4621      	mov	r1, r4
 80092f6:	4638      	mov	r0, r7
 80092f8:	f7ff fb10 	bl	800891c <_malloc_r>
 80092fc:	4605      	mov	r5, r0
 80092fe:	2800      	cmp	r0, #0
 8009300:	d0f2      	beq.n	80092e8 <_realloc_r+0x1c>
 8009302:	4631      	mov	r1, r6
 8009304:	4622      	mov	r2, r4
 8009306:	f7ff fa9b 	bl	8008840 <memcpy>
 800930a:	4631      	mov	r1, r6
 800930c:	4638      	mov	r0, r7
 800930e:	f7ff fab9 	bl	8008884 <_free_r>
 8009312:	e7e9      	b.n	80092e8 <_realloc_r+0x1c>
 8009314:	4635      	mov	r5, r6
 8009316:	e7e7      	b.n	80092e8 <_realloc_r+0x1c>

08009318 <_malloc_usable_size_r>:
 8009318:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800931c:	1f18      	subs	r0, r3, #4
 800931e:	2b00      	cmp	r3, #0
 8009320:	bfbc      	itt	lt
 8009322:	580b      	ldrlt	r3, [r1, r0]
 8009324:	18c0      	addlt	r0, r0, r3
 8009326:	4770      	bx	lr

08009328 <round>:
 8009328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800932a:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800932e:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
 8009332:	2c13      	cmp	r4, #19
 8009334:	4606      	mov	r6, r0
 8009336:	460d      	mov	r5, r1
 8009338:	460b      	mov	r3, r1
 800933a:	468c      	mov	ip, r1
 800933c:	4602      	mov	r2, r0
 800933e:	dc17      	bgt.n	8009370 <round+0x48>
 8009340:	2c00      	cmp	r4, #0
 8009342:	da09      	bge.n	8009358 <round+0x30>
 8009344:	3401      	adds	r4, #1
 8009346:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800934a:	d103      	bne.n	8009354 <round+0x2c>
 800934c:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8009350:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009354:	2200      	movs	r2, #0
 8009356:	e028      	b.n	80093aa <round+0x82>
 8009358:	4915      	ldr	r1, [pc, #84]	; (80093b0 <round+0x88>)
 800935a:	4121      	asrs	r1, r4
 800935c:	420d      	tst	r5, r1
 800935e:	d100      	bne.n	8009362 <round+0x3a>
 8009360:	b178      	cbz	r0, 8009382 <round+0x5a>
 8009362:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009366:	4123      	asrs	r3, r4
 8009368:	4463      	add	r3, ip
 800936a:	ea23 0301 	bic.w	r3, r3, r1
 800936e:	e7f1      	b.n	8009354 <round+0x2c>
 8009370:	2c33      	cmp	r4, #51	; 0x33
 8009372:	dd09      	ble.n	8009388 <round+0x60>
 8009374:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8009378:	d103      	bne.n	8009382 <round+0x5a>
 800937a:	f7f6 fef7 	bl	800016c <__adddf3>
 800937e:	4606      	mov	r6, r0
 8009380:	460d      	mov	r5, r1
 8009382:	4630      	mov	r0, r6
 8009384:	4629      	mov	r1, r5
 8009386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009388:	f04f 30ff 	mov.w	r0, #4294967295
 800938c:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8009390:	40f8      	lsrs	r0, r7
 8009392:	4206      	tst	r6, r0
 8009394:	d0f5      	beq.n	8009382 <round+0x5a>
 8009396:	2101      	movs	r1, #1
 8009398:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800939c:	fa01 f404 	lsl.w	r4, r1, r4
 80093a0:	1932      	adds	r2, r6, r4
 80093a2:	bf28      	it	cs
 80093a4:	185b      	addcs	r3, r3, r1
 80093a6:	ea22 0200 	bic.w	r2, r2, r0
 80093aa:	4619      	mov	r1, r3
 80093ac:	4610      	mov	r0, r2
 80093ae:	e7e6      	b.n	800937e <round+0x56>
 80093b0:	000fffff 	.word	0x000fffff

080093b4 <sin>:
 80093b4:	b530      	push	{r4, r5, lr}
 80093b6:	4a1a      	ldr	r2, [pc, #104]	; (8009420 <sin+0x6c>)
 80093b8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80093bc:	4293      	cmp	r3, r2
 80093be:	b087      	sub	sp, #28
 80093c0:	dc06      	bgt.n	80093d0 <sin+0x1c>
 80093c2:	2300      	movs	r3, #0
 80093c4:	2200      	movs	r2, #0
 80093c6:	9300      	str	r3, [sp, #0]
 80093c8:	2300      	movs	r3, #0
 80093ca:	f001 fd39 	bl	800ae40 <__kernel_sin>
 80093ce:	e006      	b.n	80093de <sin+0x2a>
 80093d0:	4a14      	ldr	r2, [pc, #80]	; (8009424 <sin+0x70>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	dd05      	ble.n	80093e2 <sin+0x2e>
 80093d6:	4602      	mov	r2, r0
 80093d8:	460b      	mov	r3, r1
 80093da:	f7f6 fec5 	bl	8000168 <__aeabi_dsub>
 80093de:	b007      	add	sp, #28
 80093e0:	bd30      	pop	{r4, r5, pc}
 80093e2:	aa02      	add	r2, sp, #8
 80093e4:	f000 fe88 	bl	800a0f8 <__ieee754_rem_pio2>
 80093e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80093ec:	f000 0403 	and.w	r4, r0, #3
 80093f0:	2c01      	cmp	r4, #1
 80093f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093f6:	d005      	beq.n	8009404 <sin+0x50>
 80093f8:	2c02      	cmp	r4, #2
 80093fa:	d006      	beq.n	800940a <sin+0x56>
 80093fc:	b964      	cbnz	r4, 8009418 <sin+0x64>
 80093fe:	2401      	movs	r4, #1
 8009400:	9400      	str	r4, [sp, #0]
 8009402:	e7e2      	b.n	80093ca <sin+0x16>
 8009404:	f001 f914 	bl	800a630 <__kernel_cos>
 8009408:	e7e9      	b.n	80093de <sin+0x2a>
 800940a:	2401      	movs	r4, #1
 800940c:	9400      	str	r4, [sp, #0]
 800940e:	f001 fd17 	bl	800ae40 <__kernel_sin>
 8009412:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8009416:	e7e2      	b.n	80093de <sin+0x2a>
 8009418:	f001 f90a 	bl	800a630 <__kernel_cos>
 800941c:	e7f9      	b.n	8009412 <sin+0x5e>
 800941e:	bf00      	nop
 8009420:	3fe921fb 	.word	0x3fe921fb
 8009424:	7fefffff 	.word	0x7fefffff

08009428 <pow>:
 8009428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800942c:	b08f      	sub	sp, #60	; 0x3c
 800942e:	461d      	mov	r5, r3
 8009430:	4680      	mov	r8, r0
 8009432:	4689      	mov	r9, r1
 8009434:	4614      	mov	r4, r2
 8009436:	f000 f953 	bl	80096e0 <__ieee754_pow>
 800943a:	4fa1      	ldr	r7, [pc, #644]	; (80096c0 <pow+0x298>)
 800943c:	e9cd 0100 	strd	r0, r1, [sp]
 8009440:	f997 3000 	ldrsb.w	r3, [r7]
 8009444:	463e      	mov	r6, r7
 8009446:	9302      	str	r3, [sp, #8]
 8009448:	3301      	adds	r3, #1
 800944a:	d05f      	beq.n	800950c <pow+0xe4>
 800944c:	4622      	mov	r2, r4
 800944e:	462b      	mov	r3, r5
 8009450:	4620      	mov	r0, r4
 8009452:	4629      	mov	r1, r5
 8009454:	f7f7 fada 	bl	8000a0c <__aeabi_dcmpun>
 8009458:	4682      	mov	sl, r0
 800945a:	2800      	cmp	r0, #0
 800945c:	d156      	bne.n	800950c <pow+0xe4>
 800945e:	4642      	mov	r2, r8
 8009460:	464b      	mov	r3, r9
 8009462:	4640      	mov	r0, r8
 8009464:	4649      	mov	r1, r9
 8009466:	f7f7 fad1 	bl	8000a0c <__aeabi_dcmpun>
 800946a:	9003      	str	r0, [sp, #12]
 800946c:	b1e8      	cbz	r0, 80094aa <pow+0x82>
 800946e:	2200      	movs	r2, #0
 8009470:	2300      	movs	r3, #0
 8009472:	4620      	mov	r0, r4
 8009474:	4629      	mov	r1, r5
 8009476:	f7f7 fa97 	bl	80009a8 <__aeabi_dcmpeq>
 800947a:	2800      	cmp	r0, #0
 800947c:	d046      	beq.n	800950c <pow+0xe4>
 800947e:	2301      	movs	r3, #1
 8009480:	2200      	movs	r2, #0
 8009482:	9304      	str	r3, [sp, #16]
 8009484:	4b8f      	ldr	r3, [pc, #572]	; (80096c4 <pow+0x29c>)
 8009486:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800948a:	9305      	str	r3, [sp, #20]
 800948c:	4b8e      	ldr	r3, [pc, #568]	; (80096c8 <pow+0x2a0>)
 800948e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8009492:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009496:	9b02      	ldr	r3, [sp, #8]
 8009498:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800949c:	2b02      	cmp	r3, #2
 800949e:	d031      	beq.n	8009504 <pow+0xdc>
 80094a0:	a804      	add	r0, sp, #16
 80094a2:	f001 fe11 	bl	800b0c8 <matherr>
 80094a6:	bb38      	cbnz	r0, 80094f8 <pow+0xd0>
 80094a8:	e058      	b.n	800955c <pow+0x134>
 80094aa:	f04f 0a00 	mov.w	sl, #0
 80094ae:	f04f 0b00 	mov.w	fp, #0
 80094b2:	4652      	mov	r2, sl
 80094b4:	465b      	mov	r3, fp
 80094b6:	4640      	mov	r0, r8
 80094b8:	4649      	mov	r1, r9
 80094ba:	f7f7 fa75 	bl	80009a8 <__aeabi_dcmpeq>
 80094be:	2800      	cmp	r0, #0
 80094c0:	d051      	beq.n	8009566 <pow+0x13e>
 80094c2:	4652      	mov	r2, sl
 80094c4:	465b      	mov	r3, fp
 80094c6:	4620      	mov	r0, r4
 80094c8:	4629      	mov	r1, r5
 80094ca:	f7f7 fa6d 	bl	80009a8 <__aeabi_dcmpeq>
 80094ce:	4606      	mov	r6, r0
 80094d0:	b308      	cbz	r0, 8009516 <pow+0xee>
 80094d2:	2301      	movs	r3, #1
 80094d4:	9304      	str	r3, [sp, #16]
 80094d6:	4b7b      	ldr	r3, [pc, #492]	; (80096c4 <pow+0x29c>)
 80094d8:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80094dc:	9305      	str	r3, [sp, #20]
 80094de:	9b03      	ldr	r3, [sp, #12]
 80094e0:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80094e4:	930c      	str	r3, [sp, #48]	; 0x30
 80094e6:	9b02      	ldr	r3, [sp, #8]
 80094e8:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d0d7      	beq.n	80094a0 <pow+0x78>
 80094f0:	2200      	movs	r2, #0
 80094f2:	4b75      	ldr	r3, [pc, #468]	; (80096c8 <pow+0x2a0>)
 80094f4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80094f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094fa:	b11b      	cbz	r3, 8009504 <pow+0xdc>
 80094fc:	f7ff f966 	bl	80087cc <__errno>
 8009500:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009502:	6003      	str	r3, [r0, #0]
 8009504:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8009508:	e9cd 3400 	strd	r3, r4, [sp]
 800950c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009510:	b00f      	add	sp, #60	; 0x3c
 8009512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009516:	4620      	mov	r0, r4
 8009518:	4629      	mov	r1, r5
 800951a:	f001 fd4b 	bl	800afb4 <finite>
 800951e:	2800      	cmp	r0, #0
 8009520:	d0f4      	beq.n	800950c <pow+0xe4>
 8009522:	4652      	mov	r2, sl
 8009524:	465b      	mov	r3, fp
 8009526:	4620      	mov	r0, r4
 8009528:	4629      	mov	r1, r5
 800952a:	f7f7 fa47 	bl	80009bc <__aeabi_dcmplt>
 800952e:	2800      	cmp	r0, #0
 8009530:	d0ec      	beq.n	800950c <pow+0xe4>
 8009532:	2301      	movs	r3, #1
 8009534:	9304      	str	r3, [sp, #16]
 8009536:	4b63      	ldr	r3, [pc, #396]	; (80096c4 <pow+0x29c>)
 8009538:	960c      	str	r6, [sp, #48]	; 0x30
 800953a:	9305      	str	r3, [sp, #20]
 800953c:	f997 3000 	ldrsb.w	r3, [r7]
 8009540:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8009544:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8009548:	b913      	cbnz	r3, 8009550 <pow+0x128>
 800954a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800954e:	e7a7      	b.n	80094a0 <pow+0x78>
 8009550:	2000      	movs	r0, #0
 8009552:	495e      	ldr	r1, [pc, #376]	; (80096cc <pow+0x2a4>)
 8009554:	2b02      	cmp	r3, #2
 8009556:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800955a:	d1a1      	bne.n	80094a0 <pow+0x78>
 800955c:	f7ff f936 	bl	80087cc <__errno>
 8009560:	2321      	movs	r3, #33	; 0x21
 8009562:	6003      	str	r3, [r0, #0]
 8009564:	e7c8      	b.n	80094f8 <pow+0xd0>
 8009566:	e9dd 0100 	ldrd	r0, r1, [sp]
 800956a:	f001 fd23 	bl	800afb4 <finite>
 800956e:	9002      	str	r0, [sp, #8]
 8009570:	2800      	cmp	r0, #0
 8009572:	d177      	bne.n	8009664 <pow+0x23c>
 8009574:	4640      	mov	r0, r8
 8009576:	4649      	mov	r1, r9
 8009578:	f001 fd1c 	bl	800afb4 <finite>
 800957c:	2800      	cmp	r0, #0
 800957e:	d071      	beq.n	8009664 <pow+0x23c>
 8009580:	4620      	mov	r0, r4
 8009582:	4629      	mov	r1, r5
 8009584:	f001 fd16 	bl	800afb4 <finite>
 8009588:	2800      	cmp	r0, #0
 800958a:	d06b      	beq.n	8009664 <pow+0x23c>
 800958c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009590:	4619      	mov	r1, r3
 8009592:	4610      	mov	r0, r2
 8009594:	f7f7 fa3a 	bl	8000a0c <__aeabi_dcmpun>
 8009598:	f997 7000 	ldrsb.w	r7, [r7]
 800959c:	4b49      	ldr	r3, [pc, #292]	; (80096c4 <pow+0x29c>)
 800959e:	b1a0      	cbz	r0, 80095ca <pow+0x1a2>
 80095a0:	2201      	movs	r2, #1
 80095a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80095a6:	9b02      	ldr	r3, [sp, #8]
 80095a8:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80095ac:	930c      	str	r3, [sp, #48]	; 0x30
 80095ae:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80095b2:	2f00      	cmp	r7, #0
 80095b4:	d0c9      	beq.n	800954a <pow+0x122>
 80095b6:	4652      	mov	r2, sl
 80095b8:	465b      	mov	r3, fp
 80095ba:	4650      	mov	r0, sl
 80095bc:	4659      	mov	r1, fp
 80095be:	f7f7 f8b5 	bl	800072c <__aeabi_ddiv>
 80095c2:	2f02      	cmp	r7, #2
 80095c4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80095c8:	e7c7      	b.n	800955a <pow+0x132>
 80095ca:	2203      	movs	r2, #3
 80095cc:	900c      	str	r0, [sp, #48]	; 0x30
 80095ce:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80095d2:	4620      	mov	r0, r4
 80095d4:	4629      	mov	r1, r5
 80095d6:	2200      	movs	r2, #0
 80095d8:	4b3d      	ldr	r3, [pc, #244]	; (80096d0 <pow+0x2a8>)
 80095da:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80095de:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80095e2:	f7f6 ff79 	bl	80004d8 <__aeabi_dmul>
 80095e6:	4604      	mov	r4, r0
 80095e8:	460d      	mov	r5, r1
 80095ea:	bb17      	cbnz	r7, 8009632 <pow+0x20a>
 80095ec:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80095f0:	4b38      	ldr	r3, [pc, #224]	; (80096d4 <pow+0x2ac>)
 80095f2:	4640      	mov	r0, r8
 80095f4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80095f8:	4649      	mov	r1, r9
 80095fa:	4652      	mov	r2, sl
 80095fc:	465b      	mov	r3, fp
 80095fe:	f7f7 f9dd 	bl	80009bc <__aeabi_dcmplt>
 8009602:	2800      	cmp	r0, #0
 8009604:	d054      	beq.n	80096b0 <pow+0x288>
 8009606:	4620      	mov	r0, r4
 8009608:	4629      	mov	r1, r5
 800960a:	f001 fd65 	bl	800b0d8 <rint>
 800960e:	4622      	mov	r2, r4
 8009610:	462b      	mov	r3, r5
 8009612:	f7f7 f9c9 	bl	80009a8 <__aeabi_dcmpeq>
 8009616:	b920      	cbnz	r0, 8009622 <pow+0x1fa>
 8009618:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800961c:	4b2e      	ldr	r3, [pc, #184]	; (80096d8 <pow+0x2b0>)
 800961e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009622:	f996 3000 	ldrsb.w	r3, [r6]
 8009626:	2b02      	cmp	r3, #2
 8009628:	d142      	bne.n	80096b0 <pow+0x288>
 800962a:	f7ff f8cf 	bl	80087cc <__errno>
 800962e:	2322      	movs	r3, #34	; 0x22
 8009630:	e797      	b.n	8009562 <pow+0x13a>
 8009632:	2200      	movs	r2, #0
 8009634:	4b29      	ldr	r3, [pc, #164]	; (80096dc <pow+0x2b4>)
 8009636:	4640      	mov	r0, r8
 8009638:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800963c:	4649      	mov	r1, r9
 800963e:	4652      	mov	r2, sl
 8009640:	465b      	mov	r3, fp
 8009642:	f7f7 f9bb 	bl	80009bc <__aeabi_dcmplt>
 8009646:	2800      	cmp	r0, #0
 8009648:	d0eb      	beq.n	8009622 <pow+0x1fa>
 800964a:	4620      	mov	r0, r4
 800964c:	4629      	mov	r1, r5
 800964e:	f001 fd43 	bl	800b0d8 <rint>
 8009652:	4622      	mov	r2, r4
 8009654:	462b      	mov	r3, r5
 8009656:	f7f7 f9a7 	bl	80009a8 <__aeabi_dcmpeq>
 800965a:	2800      	cmp	r0, #0
 800965c:	d1e1      	bne.n	8009622 <pow+0x1fa>
 800965e:	2200      	movs	r2, #0
 8009660:	4b1a      	ldr	r3, [pc, #104]	; (80096cc <pow+0x2a4>)
 8009662:	e7dc      	b.n	800961e <pow+0x1f6>
 8009664:	2200      	movs	r2, #0
 8009666:	e9dd 0100 	ldrd	r0, r1, [sp]
 800966a:	2300      	movs	r3, #0
 800966c:	f7f7 f99c 	bl	80009a8 <__aeabi_dcmpeq>
 8009670:	2800      	cmp	r0, #0
 8009672:	f43f af4b 	beq.w	800950c <pow+0xe4>
 8009676:	4640      	mov	r0, r8
 8009678:	4649      	mov	r1, r9
 800967a:	f001 fc9b 	bl	800afb4 <finite>
 800967e:	2800      	cmp	r0, #0
 8009680:	f43f af44 	beq.w	800950c <pow+0xe4>
 8009684:	4620      	mov	r0, r4
 8009686:	4629      	mov	r1, r5
 8009688:	f001 fc94 	bl	800afb4 <finite>
 800968c:	2800      	cmp	r0, #0
 800968e:	f43f af3d 	beq.w	800950c <pow+0xe4>
 8009692:	2304      	movs	r3, #4
 8009694:	9304      	str	r3, [sp, #16]
 8009696:	4b0b      	ldr	r3, [pc, #44]	; (80096c4 <pow+0x29c>)
 8009698:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800969c:	9305      	str	r3, [sp, #20]
 800969e:	2300      	movs	r3, #0
 80096a0:	2400      	movs	r4, #0
 80096a2:	930c      	str	r3, [sp, #48]	; 0x30
 80096a4:	2300      	movs	r3, #0
 80096a6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80096aa:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 80096ae:	e7b8      	b.n	8009622 <pow+0x1fa>
 80096b0:	a804      	add	r0, sp, #16
 80096b2:	f001 fd09 	bl	800b0c8 <matherr>
 80096b6:	2800      	cmp	r0, #0
 80096b8:	f47f af1e 	bne.w	80094f8 <pow+0xd0>
 80096bc:	e7b5      	b.n	800962a <pow+0x202>
 80096be:	bf00      	nop
 80096c0:	20000264 	.word	0x20000264
 80096c4:	0800c936 	.word	0x0800c936
 80096c8:	3ff00000 	.word	0x3ff00000
 80096cc:	fff00000 	.word	0xfff00000
 80096d0:	3fe00000 	.word	0x3fe00000
 80096d4:	47efffff 	.word	0x47efffff
 80096d8:	c7efffff 	.word	0xc7efffff
 80096dc:	7ff00000 	.word	0x7ff00000

080096e0 <__ieee754_pow>:
 80096e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096e4:	b091      	sub	sp, #68	; 0x44
 80096e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80096ea:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 80096ee:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 80096f2:	ea55 0302 	orrs.w	r3, r5, r2
 80096f6:	4607      	mov	r7, r0
 80096f8:	4688      	mov	r8, r1
 80096fa:	f000 84b7 	beq.w	800a06c <__ieee754_pow+0x98c>
 80096fe:	4b80      	ldr	r3, [pc, #512]	; (8009900 <__ieee754_pow+0x220>)
 8009700:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8009704:	429c      	cmp	r4, r3
 8009706:	4689      	mov	r9, r1
 8009708:	4682      	mov	sl, r0
 800970a:	dc09      	bgt.n	8009720 <__ieee754_pow+0x40>
 800970c:	d103      	bne.n	8009716 <__ieee754_pow+0x36>
 800970e:	b938      	cbnz	r0, 8009720 <__ieee754_pow+0x40>
 8009710:	42a5      	cmp	r5, r4
 8009712:	dc0d      	bgt.n	8009730 <__ieee754_pow+0x50>
 8009714:	e001      	b.n	800971a <__ieee754_pow+0x3a>
 8009716:	429d      	cmp	r5, r3
 8009718:	dc02      	bgt.n	8009720 <__ieee754_pow+0x40>
 800971a:	429d      	cmp	r5, r3
 800971c:	d10e      	bne.n	800973c <__ieee754_pow+0x5c>
 800971e:	b16a      	cbz	r2, 800973c <__ieee754_pow+0x5c>
 8009720:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009724:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009728:	ea54 030a 	orrs.w	r3, r4, sl
 800972c:	f000 849e 	beq.w	800a06c <__ieee754_pow+0x98c>
 8009730:	4874      	ldr	r0, [pc, #464]	; (8009904 <__ieee754_pow+0x224>)
 8009732:	b011      	add	sp, #68	; 0x44
 8009734:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009738:	f001 bcc8 	b.w	800b0cc <nan>
 800973c:	f1b9 0f00 	cmp.w	r9, #0
 8009740:	da53      	bge.n	80097ea <__ieee754_pow+0x10a>
 8009742:	4b71      	ldr	r3, [pc, #452]	; (8009908 <__ieee754_pow+0x228>)
 8009744:	429d      	cmp	r5, r3
 8009746:	dc4e      	bgt.n	80097e6 <__ieee754_pow+0x106>
 8009748:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800974c:	429d      	cmp	r5, r3
 800974e:	dd4c      	ble.n	80097ea <__ieee754_pow+0x10a>
 8009750:	152b      	asrs	r3, r5, #20
 8009752:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009756:	2b14      	cmp	r3, #20
 8009758:	dd28      	ble.n	80097ac <__ieee754_pow+0xcc>
 800975a:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800975e:	fa22 f103 	lsr.w	r1, r2, r3
 8009762:	fa01 f303 	lsl.w	r3, r1, r3
 8009766:	4293      	cmp	r3, r2
 8009768:	d13f      	bne.n	80097ea <__ieee754_pow+0x10a>
 800976a:	f001 0101 	and.w	r1, r1, #1
 800976e:	f1c1 0302 	rsb	r3, r1, #2
 8009772:	9300      	str	r3, [sp, #0]
 8009774:	2a00      	cmp	r2, #0
 8009776:	d15c      	bne.n	8009832 <__ieee754_pow+0x152>
 8009778:	4b61      	ldr	r3, [pc, #388]	; (8009900 <__ieee754_pow+0x220>)
 800977a:	429d      	cmp	r5, r3
 800977c:	d126      	bne.n	80097cc <__ieee754_pow+0xec>
 800977e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8009782:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8009786:	ea53 030a 	orrs.w	r3, r3, sl
 800978a:	f000 846f 	beq.w	800a06c <__ieee754_pow+0x98c>
 800978e:	4b5f      	ldr	r3, [pc, #380]	; (800990c <__ieee754_pow+0x22c>)
 8009790:	429c      	cmp	r4, r3
 8009792:	dd2c      	ble.n	80097ee <__ieee754_pow+0x10e>
 8009794:	2e00      	cmp	r6, #0
 8009796:	f280 846f 	bge.w	800a078 <__ieee754_pow+0x998>
 800979a:	f04f 0b00 	mov.w	fp, #0
 800979e:	f04f 0c00 	mov.w	ip, #0
 80097a2:	4658      	mov	r0, fp
 80097a4:	4661      	mov	r1, ip
 80097a6:	b011      	add	sp, #68	; 0x44
 80097a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097ac:	2a00      	cmp	r2, #0
 80097ae:	d13e      	bne.n	800982e <__ieee754_pow+0x14e>
 80097b0:	f1c3 0314 	rsb	r3, r3, #20
 80097b4:	fa45 f103 	asr.w	r1, r5, r3
 80097b8:	fa01 f303 	lsl.w	r3, r1, r3
 80097bc:	42ab      	cmp	r3, r5
 80097be:	f040 8463 	bne.w	800a088 <__ieee754_pow+0x9a8>
 80097c2:	f001 0101 	and.w	r1, r1, #1
 80097c6:	f1c1 0302 	rsb	r3, r1, #2
 80097ca:	9300      	str	r3, [sp, #0]
 80097cc:	4b50      	ldr	r3, [pc, #320]	; (8009910 <__ieee754_pow+0x230>)
 80097ce:	429d      	cmp	r5, r3
 80097d0:	d114      	bne.n	80097fc <__ieee754_pow+0x11c>
 80097d2:	2e00      	cmp	r6, #0
 80097d4:	f280 8454 	bge.w	800a080 <__ieee754_pow+0x9a0>
 80097d8:	463a      	mov	r2, r7
 80097da:	4643      	mov	r3, r8
 80097dc:	2000      	movs	r0, #0
 80097de:	494c      	ldr	r1, [pc, #304]	; (8009910 <__ieee754_pow+0x230>)
 80097e0:	f7f6 ffa4 	bl	800072c <__aeabi_ddiv>
 80097e4:	e013      	b.n	800980e <__ieee754_pow+0x12e>
 80097e6:	2302      	movs	r3, #2
 80097e8:	e7c3      	b.n	8009772 <__ieee754_pow+0x92>
 80097ea:	2300      	movs	r3, #0
 80097ec:	e7c1      	b.n	8009772 <__ieee754_pow+0x92>
 80097ee:	2e00      	cmp	r6, #0
 80097f0:	dad3      	bge.n	800979a <__ieee754_pow+0xba>
 80097f2:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 80097f6:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 80097fa:	e7d2      	b.n	80097a2 <__ieee754_pow+0xc2>
 80097fc:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8009800:	d108      	bne.n	8009814 <__ieee754_pow+0x134>
 8009802:	463a      	mov	r2, r7
 8009804:	4643      	mov	r3, r8
 8009806:	4638      	mov	r0, r7
 8009808:	4641      	mov	r1, r8
 800980a:	f7f6 fe65 	bl	80004d8 <__aeabi_dmul>
 800980e:	4683      	mov	fp, r0
 8009810:	468c      	mov	ip, r1
 8009812:	e7c6      	b.n	80097a2 <__ieee754_pow+0xc2>
 8009814:	4b3f      	ldr	r3, [pc, #252]	; (8009914 <__ieee754_pow+0x234>)
 8009816:	429e      	cmp	r6, r3
 8009818:	d10b      	bne.n	8009832 <__ieee754_pow+0x152>
 800981a:	f1b9 0f00 	cmp.w	r9, #0
 800981e:	db08      	blt.n	8009832 <__ieee754_pow+0x152>
 8009820:	4638      	mov	r0, r7
 8009822:	4641      	mov	r1, r8
 8009824:	b011      	add	sp, #68	; 0x44
 8009826:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800982a:	f000 be55 	b.w	800a4d8 <__ieee754_sqrt>
 800982e:	2300      	movs	r3, #0
 8009830:	9300      	str	r3, [sp, #0]
 8009832:	4638      	mov	r0, r7
 8009834:	4641      	mov	r1, r8
 8009836:	f001 fbb9 	bl	800afac <fabs>
 800983a:	4683      	mov	fp, r0
 800983c:	468c      	mov	ip, r1
 800983e:	f1ba 0f00 	cmp.w	sl, #0
 8009842:	d12b      	bne.n	800989c <__ieee754_pow+0x1bc>
 8009844:	b124      	cbz	r4, 8009850 <__ieee754_pow+0x170>
 8009846:	4b32      	ldr	r3, [pc, #200]	; (8009910 <__ieee754_pow+0x230>)
 8009848:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800984c:	429a      	cmp	r2, r3
 800984e:	d125      	bne.n	800989c <__ieee754_pow+0x1bc>
 8009850:	2e00      	cmp	r6, #0
 8009852:	da07      	bge.n	8009864 <__ieee754_pow+0x184>
 8009854:	465a      	mov	r2, fp
 8009856:	4663      	mov	r3, ip
 8009858:	2000      	movs	r0, #0
 800985a:	492d      	ldr	r1, [pc, #180]	; (8009910 <__ieee754_pow+0x230>)
 800985c:	f7f6 ff66 	bl	800072c <__aeabi_ddiv>
 8009860:	4683      	mov	fp, r0
 8009862:	468c      	mov	ip, r1
 8009864:	f1b9 0f00 	cmp.w	r9, #0
 8009868:	da9b      	bge.n	80097a2 <__ieee754_pow+0xc2>
 800986a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800986e:	9b00      	ldr	r3, [sp, #0]
 8009870:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009874:	4323      	orrs	r3, r4
 8009876:	d108      	bne.n	800988a <__ieee754_pow+0x1aa>
 8009878:	465a      	mov	r2, fp
 800987a:	4663      	mov	r3, ip
 800987c:	4658      	mov	r0, fp
 800987e:	4661      	mov	r1, ip
 8009880:	f7f6 fc72 	bl	8000168 <__aeabi_dsub>
 8009884:	4602      	mov	r2, r0
 8009886:	460b      	mov	r3, r1
 8009888:	e7aa      	b.n	80097e0 <__ieee754_pow+0x100>
 800988a:	9b00      	ldr	r3, [sp, #0]
 800988c:	2b01      	cmp	r3, #1
 800988e:	d188      	bne.n	80097a2 <__ieee754_pow+0xc2>
 8009890:	4658      	mov	r0, fp
 8009892:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8009896:	4683      	mov	fp, r0
 8009898:	469c      	mov	ip, r3
 800989a:	e782      	b.n	80097a2 <__ieee754_pow+0xc2>
 800989c:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 80098a0:	f109 33ff 	add.w	r3, r9, #4294967295
 80098a4:	930d      	str	r3, [sp, #52]	; 0x34
 80098a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80098a8:	9b00      	ldr	r3, [sp, #0]
 80098aa:	4313      	orrs	r3, r2
 80098ac:	d104      	bne.n	80098b8 <__ieee754_pow+0x1d8>
 80098ae:	463a      	mov	r2, r7
 80098b0:	4643      	mov	r3, r8
 80098b2:	4638      	mov	r0, r7
 80098b4:	4641      	mov	r1, r8
 80098b6:	e7e3      	b.n	8009880 <__ieee754_pow+0x1a0>
 80098b8:	4b17      	ldr	r3, [pc, #92]	; (8009918 <__ieee754_pow+0x238>)
 80098ba:	429d      	cmp	r5, r3
 80098bc:	f340 80fe 	ble.w	8009abc <__ieee754_pow+0x3dc>
 80098c0:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80098c4:	429d      	cmp	r5, r3
 80098c6:	dd0b      	ble.n	80098e0 <__ieee754_pow+0x200>
 80098c8:	4b10      	ldr	r3, [pc, #64]	; (800990c <__ieee754_pow+0x22c>)
 80098ca:	429c      	cmp	r4, r3
 80098cc:	dc0e      	bgt.n	80098ec <__ieee754_pow+0x20c>
 80098ce:	2e00      	cmp	r6, #0
 80098d0:	f6bf af63 	bge.w	800979a <__ieee754_pow+0xba>
 80098d4:	a308      	add	r3, pc, #32	; (adr r3, 80098f8 <__ieee754_pow+0x218>)
 80098d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098da:	4610      	mov	r0, r2
 80098dc:	4619      	mov	r1, r3
 80098de:	e794      	b.n	800980a <__ieee754_pow+0x12a>
 80098e0:	4b0e      	ldr	r3, [pc, #56]	; (800991c <__ieee754_pow+0x23c>)
 80098e2:	429c      	cmp	r4, r3
 80098e4:	ddf3      	ble.n	80098ce <__ieee754_pow+0x1ee>
 80098e6:	4b0a      	ldr	r3, [pc, #40]	; (8009910 <__ieee754_pow+0x230>)
 80098e8:	429c      	cmp	r4, r3
 80098ea:	dd19      	ble.n	8009920 <__ieee754_pow+0x240>
 80098ec:	2e00      	cmp	r6, #0
 80098ee:	dcf1      	bgt.n	80098d4 <__ieee754_pow+0x1f4>
 80098f0:	e753      	b.n	800979a <__ieee754_pow+0xba>
 80098f2:	bf00      	nop
 80098f4:	f3af 8000 	nop.w
 80098f8:	8800759c 	.word	0x8800759c
 80098fc:	7e37e43c 	.word	0x7e37e43c
 8009900:	7ff00000 	.word	0x7ff00000
 8009904:	0800c807 	.word	0x0800c807
 8009908:	433fffff 	.word	0x433fffff
 800990c:	3fefffff 	.word	0x3fefffff
 8009910:	3ff00000 	.word	0x3ff00000
 8009914:	3fe00000 	.word	0x3fe00000
 8009918:	41e00000 	.word	0x41e00000
 800991c:	3feffffe 	.word	0x3feffffe
 8009920:	4661      	mov	r1, ip
 8009922:	2200      	movs	r2, #0
 8009924:	4b60      	ldr	r3, [pc, #384]	; (8009aa8 <__ieee754_pow+0x3c8>)
 8009926:	4658      	mov	r0, fp
 8009928:	f7f6 fc1e 	bl	8000168 <__aeabi_dsub>
 800992c:	a354      	add	r3, pc, #336	; (adr r3, 8009a80 <__ieee754_pow+0x3a0>)
 800992e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009932:	4604      	mov	r4, r0
 8009934:	460d      	mov	r5, r1
 8009936:	f7f6 fdcf 	bl	80004d8 <__aeabi_dmul>
 800993a:	a353      	add	r3, pc, #332	; (adr r3, 8009a88 <__ieee754_pow+0x3a8>)
 800993c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009940:	4606      	mov	r6, r0
 8009942:	460f      	mov	r7, r1
 8009944:	4620      	mov	r0, r4
 8009946:	4629      	mov	r1, r5
 8009948:	f7f6 fdc6 	bl	80004d8 <__aeabi_dmul>
 800994c:	2200      	movs	r2, #0
 800994e:	4682      	mov	sl, r0
 8009950:	468b      	mov	fp, r1
 8009952:	4b56      	ldr	r3, [pc, #344]	; (8009aac <__ieee754_pow+0x3cc>)
 8009954:	4620      	mov	r0, r4
 8009956:	4629      	mov	r1, r5
 8009958:	f7f6 fdbe 	bl	80004d8 <__aeabi_dmul>
 800995c:	4602      	mov	r2, r0
 800995e:	460b      	mov	r3, r1
 8009960:	a14b      	add	r1, pc, #300	; (adr r1, 8009a90 <__ieee754_pow+0x3b0>)
 8009962:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009966:	f7f6 fbff 	bl	8000168 <__aeabi_dsub>
 800996a:	4622      	mov	r2, r4
 800996c:	462b      	mov	r3, r5
 800996e:	f7f6 fdb3 	bl	80004d8 <__aeabi_dmul>
 8009972:	4602      	mov	r2, r0
 8009974:	460b      	mov	r3, r1
 8009976:	2000      	movs	r0, #0
 8009978:	494d      	ldr	r1, [pc, #308]	; (8009ab0 <__ieee754_pow+0x3d0>)
 800997a:	f7f6 fbf5 	bl	8000168 <__aeabi_dsub>
 800997e:	4622      	mov	r2, r4
 8009980:	462b      	mov	r3, r5
 8009982:	4680      	mov	r8, r0
 8009984:	4689      	mov	r9, r1
 8009986:	4620      	mov	r0, r4
 8009988:	4629      	mov	r1, r5
 800998a:	f7f6 fda5 	bl	80004d8 <__aeabi_dmul>
 800998e:	4602      	mov	r2, r0
 8009990:	460b      	mov	r3, r1
 8009992:	4640      	mov	r0, r8
 8009994:	4649      	mov	r1, r9
 8009996:	f7f6 fd9f 	bl	80004d8 <__aeabi_dmul>
 800999a:	a33f      	add	r3, pc, #252	; (adr r3, 8009a98 <__ieee754_pow+0x3b8>)
 800999c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a0:	f7f6 fd9a 	bl	80004d8 <__aeabi_dmul>
 80099a4:	4602      	mov	r2, r0
 80099a6:	460b      	mov	r3, r1
 80099a8:	4650      	mov	r0, sl
 80099aa:	4659      	mov	r1, fp
 80099ac:	f7f6 fbdc 	bl	8000168 <__aeabi_dsub>
 80099b0:	4602      	mov	r2, r0
 80099b2:	460b      	mov	r3, r1
 80099b4:	4604      	mov	r4, r0
 80099b6:	460d      	mov	r5, r1
 80099b8:	4630      	mov	r0, r6
 80099ba:	4639      	mov	r1, r7
 80099bc:	f7f6 fbd6 	bl	800016c <__adddf3>
 80099c0:	2000      	movs	r0, #0
 80099c2:	468b      	mov	fp, r1
 80099c4:	4682      	mov	sl, r0
 80099c6:	4632      	mov	r2, r6
 80099c8:	463b      	mov	r3, r7
 80099ca:	f7f6 fbcd 	bl	8000168 <__aeabi_dsub>
 80099ce:	4602      	mov	r2, r0
 80099d0:	460b      	mov	r3, r1
 80099d2:	4620      	mov	r0, r4
 80099d4:	4629      	mov	r1, r5
 80099d6:	f7f6 fbc7 	bl	8000168 <__aeabi_dsub>
 80099da:	9b00      	ldr	r3, [sp, #0]
 80099dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80099de:	3b01      	subs	r3, #1
 80099e0:	4313      	orrs	r3, r2
 80099e2:	f04f 0300 	mov.w	r3, #0
 80099e6:	bf0c      	ite	eq
 80099e8:	4c32      	ldreq	r4, [pc, #200]	; (8009ab4 <__ieee754_pow+0x3d4>)
 80099ea:	4c2f      	ldrne	r4, [pc, #188]	; (8009aa8 <__ieee754_pow+0x3c8>)
 80099ec:	4606      	mov	r6, r0
 80099ee:	e9cd 3400 	strd	r3, r4, [sp]
 80099f2:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80099f6:	2400      	movs	r4, #0
 80099f8:	460f      	mov	r7, r1
 80099fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099fe:	4622      	mov	r2, r4
 8009a00:	462b      	mov	r3, r5
 8009a02:	f7f6 fbb1 	bl	8000168 <__aeabi_dsub>
 8009a06:	4652      	mov	r2, sl
 8009a08:	465b      	mov	r3, fp
 8009a0a:	f7f6 fd65 	bl	80004d8 <__aeabi_dmul>
 8009a0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009a12:	4680      	mov	r8, r0
 8009a14:	4689      	mov	r9, r1
 8009a16:	4630      	mov	r0, r6
 8009a18:	4639      	mov	r1, r7
 8009a1a:	f7f6 fd5d 	bl	80004d8 <__aeabi_dmul>
 8009a1e:	4602      	mov	r2, r0
 8009a20:	460b      	mov	r3, r1
 8009a22:	4640      	mov	r0, r8
 8009a24:	4649      	mov	r1, r9
 8009a26:	f7f6 fba1 	bl	800016c <__adddf3>
 8009a2a:	4622      	mov	r2, r4
 8009a2c:	462b      	mov	r3, r5
 8009a2e:	4680      	mov	r8, r0
 8009a30:	4689      	mov	r9, r1
 8009a32:	4650      	mov	r0, sl
 8009a34:	4659      	mov	r1, fp
 8009a36:	f7f6 fd4f 	bl	80004d8 <__aeabi_dmul>
 8009a3a:	4604      	mov	r4, r0
 8009a3c:	460d      	mov	r5, r1
 8009a3e:	460b      	mov	r3, r1
 8009a40:	4602      	mov	r2, r0
 8009a42:	4649      	mov	r1, r9
 8009a44:	4640      	mov	r0, r8
 8009a46:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8009a4a:	f7f6 fb8f 	bl	800016c <__adddf3>
 8009a4e:	4b1a      	ldr	r3, [pc, #104]	; (8009ab8 <__ieee754_pow+0x3d8>)
 8009a50:	4682      	mov	sl, r0
 8009a52:	4299      	cmp	r1, r3
 8009a54:	460f      	mov	r7, r1
 8009a56:	460e      	mov	r6, r1
 8009a58:	f340 82e1 	ble.w	800a01e <__ieee754_pow+0x93e>
 8009a5c:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8009a60:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8009a64:	4303      	orrs	r3, r0
 8009a66:	f000 81db 	beq.w	8009e20 <__ieee754_pow+0x740>
 8009a6a:	a30d      	add	r3, pc, #52	; (adr r3, 8009aa0 <__ieee754_pow+0x3c0>)
 8009a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a70:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a74:	f7f6 fd30 	bl	80004d8 <__aeabi_dmul>
 8009a78:	a309      	add	r3, pc, #36	; (adr r3, 8009aa0 <__ieee754_pow+0x3c0>)
 8009a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7e:	e6c4      	b.n	800980a <__ieee754_pow+0x12a>
 8009a80:	60000000 	.word	0x60000000
 8009a84:	3ff71547 	.word	0x3ff71547
 8009a88:	f85ddf44 	.word	0xf85ddf44
 8009a8c:	3e54ae0b 	.word	0x3e54ae0b
 8009a90:	55555555 	.word	0x55555555
 8009a94:	3fd55555 	.word	0x3fd55555
 8009a98:	652b82fe 	.word	0x652b82fe
 8009a9c:	3ff71547 	.word	0x3ff71547
 8009aa0:	8800759c 	.word	0x8800759c
 8009aa4:	7e37e43c 	.word	0x7e37e43c
 8009aa8:	3ff00000 	.word	0x3ff00000
 8009aac:	3fd00000 	.word	0x3fd00000
 8009ab0:	3fe00000 	.word	0x3fe00000
 8009ab4:	bff00000 	.word	0xbff00000
 8009ab8:	408fffff 	.word	0x408fffff
 8009abc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8009ac0:	f04f 0200 	mov.w	r2, #0
 8009ac4:	da08      	bge.n	8009ad8 <__ieee754_pow+0x3f8>
 8009ac6:	4658      	mov	r0, fp
 8009ac8:	4bcd      	ldr	r3, [pc, #820]	; (8009e00 <__ieee754_pow+0x720>)
 8009aca:	4661      	mov	r1, ip
 8009acc:	f7f6 fd04 	bl	80004d8 <__aeabi_dmul>
 8009ad0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8009ad4:	4683      	mov	fp, r0
 8009ad6:	460c      	mov	r4, r1
 8009ad8:	1523      	asrs	r3, r4, #20
 8009ada:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009ade:	4413      	add	r3, r2
 8009ae0:	930c      	str	r3, [sp, #48]	; 0x30
 8009ae2:	4bc8      	ldr	r3, [pc, #800]	; (8009e04 <__ieee754_pow+0x724>)
 8009ae4:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8009ae8:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8009aec:	429c      	cmp	r4, r3
 8009aee:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009af2:	dd08      	ble.n	8009b06 <__ieee754_pow+0x426>
 8009af4:	4bc4      	ldr	r3, [pc, #784]	; (8009e08 <__ieee754_pow+0x728>)
 8009af6:	429c      	cmp	r4, r3
 8009af8:	f340 815b 	ble.w	8009db2 <__ieee754_pow+0x6d2>
 8009afc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009afe:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8009b02:	3301      	adds	r3, #1
 8009b04:	930c      	str	r3, [sp, #48]	; 0x30
 8009b06:	f04f 0800 	mov.w	r8, #0
 8009b0a:	4658      	mov	r0, fp
 8009b0c:	4629      	mov	r1, r5
 8009b0e:	4bbf      	ldr	r3, [pc, #764]	; (8009e0c <__ieee754_pow+0x72c>)
 8009b10:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 8009b14:	444b      	add	r3, r9
 8009b16:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009b1a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8009b1e:	461a      	mov	r2, r3
 8009b20:	4623      	mov	r3, r4
 8009b22:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009b26:	f7f6 fb1f 	bl	8000168 <__aeabi_dsub>
 8009b2a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009b2e:	4606      	mov	r6, r0
 8009b30:	460f      	mov	r7, r1
 8009b32:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009b36:	f7f6 fb19 	bl	800016c <__adddf3>
 8009b3a:	4602      	mov	r2, r0
 8009b3c:	460b      	mov	r3, r1
 8009b3e:	2000      	movs	r0, #0
 8009b40:	49b3      	ldr	r1, [pc, #716]	; (8009e10 <__ieee754_pow+0x730>)
 8009b42:	f7f6 fdf3 	bl	800072c <__aeabi_ddiv>
 8009b46:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009b4a:	4602      	mov	r2, r0
 8009b4c:	460b      	mov	r3, r1
 8009b4e:	4630      	mov	r0, r6
 8009b50:	4639      	mov	r1, r7
 8009b52:	f7f6 fcc1 	bl	80004d8 <__aeabi_dmul>
 8009b56:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009b5a:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8009b5e:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009b62:	2300      	movs	r3, #0
 8009b64:	2200      	movs	r2, #0
 8009b66:	106d      	asrs	r5, r5, #1
 8009b68:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8009b6c:	9304      	str	r3, [sp, #16]
 8009b6e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8009b72:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009b76:	eb05 4388 	add.w	r3, r5, r8, lsl #18
 8009b7a:	4650      	mov	r0, sl
 8009b7c:	4659      	mov	r1, fp
 8009b7e:	4614      	mov	r4, r2
 8009b80:	461d      	mov	r5, r3
 8009b82:	f7f6 fca9 	bl	80004d8 <__aeabi_dmul>
 8009b86:	4602      	mov	r2, r0
 8009b88:	460b      	mov	r3, r1
 8009b8a:	4630      	mov	r0, r6
 8009b8c:	4639      	mov	r1, r7
 8009b8e:	f7f6 faeb 	bl	8000168 <__aeabi_dsub>
 8009b92:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009b96:	4606      	mov	r6, r0
 8009b98:	460f      	mov	r7, r1
 8009b9a:	4620      	mov	r0, r4
 8009b9c:	4629      	mov	r1, r5
 8009b9e:	f7f6 fae3 	bl	8000168 <__aeabi_dsub>
 8009ba2:	4602      	mov	r2, r0
 8009ba4:	460b      	mov	r3, r1
 8009ba6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009baa:	f7f6 fadd 	bl	8000168 <__aeabi_dsub>
 8009bae:	4652      	mov	r2, sl
 8009bb0:	465b      	mov	r3, fp
 8009bb2:	f7f6 fc91 	bl	80004d8 <__aeabi_dmul>
 8009bb6:	4602      	mov	r2, r0
 8009bb8:	460b      	mov	r3, r1
 8009bba:	4630      	mov	r0, r6
 8009bbc:	4639      	mov	r1, r7
 8009bbe:	f7f6 fad3 	bl	8000168 <__aeabi_dsub>
 8009bc2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009bc6:	f7f6 fc87 	bl	80004d8 <__aeabi_dmul>
 8009bca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009bce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009bd2:	4610      	mov	r0, r2
 8009bd4:	4619      	mov	r1, r3
 8009bd6:	f7f6 fc7f 	bl	80004d8 <__aeabi_dmul>
 8009bda:	a377      	add	r3, pc, #476	; (adr r3, 8009db8 <__ieee754_pow+0x6d8>)
 8009bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009be0:	4604      	mov	r4, r0
 8009be2:	460d      	mov	r5, r1
 8009be4:	f7f6 fc78 	bl	80004d8 <__aeabi_dmul>
 8009be8:	a375      	add	r3, pc, #468	; (adr r3, 8009dc0 <__ieee754_pow+0x6e0>)
 8009bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bee:	f7f6 fabd 	bl	800016c <__adddf3>
 8009bf2:	4622      	mov	r2, r4
 8009bf4:	462b      	mov	r3, r5
 8009bf6:	f7f6 fc6f 	bl	80004d8 <__aeabi_dmul>
 8009bfa:	a373      	add	r3, pc, #460	; (adr r3, 8009dc8 <__ieee754_pow+0x6e8>)
 8009bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c00:	f7f6 fab4 	bl	800016c <__adddf3>
 8009c04:	4622      	mov	r2, r4
 8009c06:	462b      	mov	r3, r5
 8009c08:	f7f6 fc66 	bl	80004d8 <__aeabi_dmul>
 8009c0c:	a370      	add	r3, pc, #448	; (adr r3, 8009dd0 <__ieee754_pow+0x6f0>)
 8009c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c12:	f7f6 faab 	bl	800016c <__adddf3>
 8009c16:	4622      	mov	r2, r4
 8009c18:	462b      	mov	r3, r5
 8009c1a:	f7f6 fc5d 	bl	80004d8 <__aeabi_dmul>
 8009c1e:	a36e      	add	r3, pc, #440	; (adr r3, 8009dd8 <__ieee754_pow+0x6f8>)
 8009c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c24:	f7f6 faa2 	bl	800016c <__adddf3>
 8009c28:	4622      	mov	r2, r4
 8009c2a:	462b      	mov	r3, r5
 8009c2c:	f7f6 fc54 	bl	80004d8 <__aeabi_dmul>
 8009c30:	a36b      	add	r3, pc, #428	; (adr r3, 8009de0 <__ieee754_pow+0x700>)
 8009c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c36:	f7f6 fa99 	bl	800016c <__adddf3>
 8009c3a:	4622      	mov	r2, r4
 8009c3c:	4606      	mov	r6, r0
 8009c3e:	460f      	mov	r7, r1
 8009c40:	462b      	mov	r3, r5
 8009c42:	4620      	mov	r0, r4
 8009c44:	4629      	mov	r1, r5
 8009c46:	f7f6 fc47 	bl	80004d8 <__aeabi_dmul>
 8009c4a:	4602      	mov	r2, r0
 8009c4c:	460b      	mov	r3, r1
 8009c4e:	4630      	mov	r0, r6
 8009c50:	4639      	mov	r1, r7
 8009c52:	f7f6 fc41 	bl	80004d8 <__aeabi_dmul>
 8009c56:	4604      	mov	r4, r0
 8009c58:	460d      	mov	r5, r1
 8009c5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009c5e:	4652      	mov	r2, sl
 8009c60:	465b      	mov	r3, fp
 8009c62:	f7f6 fa83 	bl	800016c <__adddf3>
 8009c66:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009c6a:	f7f6 fc35 	bl	80004d8 <__aeabi_dmul>
 8009c6e:	4622      	mov	r2, r4
 8009c70:	462b      	mov	r3, r5
 8009c72:	f7f6 fa7b 	bl	800016c <__adddf3>
 8009c76:	4652      	mov	r2, sl
 8009c78:	4606      	mov	r6, r0
 8009c7a:	460f      	mov	r7, r1
 8009c7c:	465b      	mov	r3, fp
 8009c7e:	4650      	mov	r0, sl
 8009c80:	4659      	mov	r1, fp
 8009c82:	f7f6 fc29 	bl	80004d8 <__aeabi_dmul>
 8009c86:	2200      	movs	r2, #0
 8009c88:	4b62      	ldr	r3, [pc, #392]	; (8009e14 <__ieee754_pow+0x734>)
 8009c8a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009c8e:	f7f6 fa6d 	bl	800016c <__adddf3>
 8009c92:	4632      	mov	r2, r6
 8009c94:	463b      	mov	r3, r7
 8009c96:	f7f6 fa69 	bl	800016c <__adddf3>
 8009c9a:	9804      	ldr	r0, [sp, #16]
 8009c9c:	460d      	mov	r5, r1
 8009c9e:	4604      	mov	r4, r0
 8009ca0:	4602      	mov	r2, r0
 8009ca2:	460b      	mov	r3, r1
 8009ca4:	4650      	mov	r0, sl
 8009ca6:	4659      	mov	r1, fp
 8009ca8:	f7f6 fc16 	bl	80004d8 <__aeabi_dmul>
 8009cac:	2200      	movs	r2, #0
 8009cae:	4682      	mov	sl, r0
 8009cb0:	468b      	mov	fp, r1
 8009cb2:	4b58      	ldr	r3, [pc, #352]	; (8009e14 <__ieee754_pow+0x734>)
 8009cb4:	4620      	mov	r0, r4
 8009cb6:	4629      	mov	r1, r5
 8009cb8:	f7f6 fa56 	bl	8000168 <__aeabi_dsub>
 8009cbc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009cc0:	f7f6 fa52 	bl	8000168 <__aeabi_dsub>
 8009cc4:	4602      	mov	r2, r0
 8009cc6:	460b      	mov	r3, r1
 8009cc8:	4630      	mov	r0, r6
 8009cca:	4639      	mov	r1, r7
 8009ccc:	f7f6 fa4c 	bl	8000168 <__aeabi_dsub>
 8009cd0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009cd4:	f7f6 fc00 	bl	80004d8 <__aeabi_dmul>
 8009cd8:	4622      	mov	r2, r4
 8009cda:	4606      	mov	r6, r0
 8009cdc:	460f      	mov	r7, r1
 8009cde:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009ce2:	462b      	mov	r3, r5
 8009ce4:	f7f6 fbf8 	bl	80004d8 <__aeabi_dmul>
 8009ce8:	4602      	mov	r2, r0
 8009cea:	460b      	mov	r3, r1
 8009cec:	4630      	mov	r0, r6
 8009cee:	4639      	mov	r1, r7
 8009cf0:	f7f6 fa3c 	bl	800016c <__adddf3>
 8009cf4:	4606      	mov	r6, r0
 8009cf6:	460f      	mov	r7, r1
 8009cf8:	4602      	mov	r2, r0
 8009cfa:	460b      	mov	r3, r1
 8009cfc:	4650      	mov	r0, sl
 8009cfe:	4659      	mov	r1, fp
 8009d00:	f7f6 fa34 	bl	800016c <__adddf3>
 8009d04:	a338      	add	r3, pc, #224	; (adr r3, 8009de8 <__ieee754_pow+0x708>)
 8009d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d0a:	9804      	ldr	r0, [sp, #16]
 8009d0c:	460d      	mov	r5, r1
 8009d0e:	4604      	mov	r4, r0
 8009d10:	f7f6 fbe2 	bl	80004d8 <__aeabi_dmul>
 8009d14:	4652      	mov	r2, sl
 8009d16:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009d1a:	465b      	mov	r3, fp
 8009d1c:	4620      	mov	r0, r4
 8009d1e:	4629      	mov	r1, r5
 8009d20:	f7f6 fa22 	bl	8000168 <__aeabi_dsub>
 8009d24:	4602      	mov	r2, r0
 8009d26:	460b      	mov	r3, r1
 8009d28:	4630      	mov	r0, r6
 8009d2a:	4639      	mov	r1, r7
 8009d2c:	f7f6 fa1c 	bl	8000168 <__aeabi_dsub>
 8009d30:	a32f      	add	r3, pc, #188	; (adr r3, 8009df0 <__ieee754_pow+0x710>)
 8009d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d36:	f7f6 fbcf 	bl	80004d8 <__aeabi_dmul>
 8009d3a:	a32f      	add	r3, pc, #188	; (adr r3, 8009df8 <__ieee754_pow+0x718>)
 8009d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d40:	4606      	mov	r6, r0
 8009d42:	460f      	mov	r7, r1
 8009d44:	4620      	mov	r0, r4
 8009d46:	4629      	mov	r1, r5
 8009d48:	f7f6 fbc6 	bl	80004d8 <__aeabi_dmul>
 8009d4c:	4602      	mov	r2, r0
 8009d4e:	460b      	mov	r3, r1
 8009d50:	4630      	mov	r0, r6
 8009d52:	4639      	mov	r1, r7
 8009d54:	f7f6 fa0a 	bl	800016c <__adddf3>
 8009d58:	4b2f      	ldr	r3, [pc, #188]	; (8009e18 <__ieee754_pow+0x738>)
 8009d5a:	444b      	add	r3, r9
 8009d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d60:	f7f6 fa04 	bl	800016c <__adddf3>
 8009d64:	4604      	mov	r4, r0
 8009d66:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009d68:	460d      	mov	r5, r1
 8009d6a:	f7f6 fb4b 	bl	8000404 <__aeabi_i2d>
 8009d6e:	4606      	mov	r6, r0
 8009d70:	460f      	mov	r7, r1
 8009d72:	4b2a      	ldr	r3, [pc, #168]	; (8009e1c <__ieee754_pow+0x73c>)
 8009d74:	4622      	mov	r2, r4
 8009d76:	444b      	add	r3, r9
 8009d78:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009d7c:	462b      	mov	r3, r5
 8009d7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d82:	f7f6 f9f3 	bl	800016c <__adddf3>
 8009d86:	4642      	mov	r2, r8
 8009d88:	464b      	mov	r3, r9
 8009d8a:	f7f6 f9ef 	bl	800016c <__adddf3>
 8009d8e:	4632      	mov	r2, r6
 8009d90:	463b      	mov	r3, r7
 8009d92:	f7f6 f9eb 	bl	800016c <__adddf3>
 8009d96:	9804      	ldr	r0, [sp, #16]
 8009d98:	4632      	mov	r2, r6
 8009d9a:	463b      	mov	r3, r7
 8009d9c:	4682      	mov	sl, r0
 8009d9e:	468b      	mov	fp, r1
 8009da0:	f7f6 f9e2 	bl	8000168 <__aeabi_dsub>
 8009da4:	4642      	mov	r2, r8
 8009da6:	464b      	mov	r3, r9
 8009da8:	f7f6 f9de 	bl	8000168 <__aeabi_dsub>
 8009dac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009db0:	e60b      	b.n	80099ca <__ieee754_pow+0x2ea>
 8009db2:	f04f 0801 	mov.w	r8, #1
 8009db6:	e6a8      	b.n	8009b0a <__ieee754_pow+0x42a>
 8009db8:	4a454eef 	.word	0x4a454eef
 8009dbc:	3fca7e28 	.word	0x3fca7e28
 8009dc0:	93c9db65 	.word	0x93c9db65
 8009dc4:	3fcd864a 	.word	0x3fcd864a
 8009dc8:	a91d4101 	.word	0xa91d4101
 8009dcc:	3fd17460 	.word	0x3fd17460
 8009dd0:	518f264d 	.word	0x518f264d
 8009dd4:	3fd55555 	.word	0x3fd55555
 8009dd8:	db6fabff 	.word	0xdb6fabff
 8009ddc:	3fdb6db6 	.word	0x3fdb6db6
 8009de0:	33333303 	.word	0x33333303
 8009de4:	3fe33333 	.word	0x3fe33333
 8009de8:	e0000000 	.word	0xe0000000
 8009dec:	3feec709 	.word	0x3feec709
 8009df0:	dc3a03fd 	.word	0xdc3a03fd
 8009df4:	3feec709 	.word	0x3feec709
 8009df8:	145b01f5 	.word	0x145b01f5
 8009dfc:	be3e2fe0 	.word	0xbe3e2fe0
 8009e00:	43400000 	.word	0x43400000
 8009e04:	0003988e 	.word	0x0003988e
 8009e08:	000bb679 	.word	0x000bb679
 8009e0c:	0800c940 	.word	0x0800c940
 8009e10:	3ff00000 	.word	0x3ff00000
 8009e14:	40080000 	.word	0x40080000
 8009e18:	0800c960 	.word	0x0800c960
 8009e1c:	0800c950 	.word	0x0800c950
 8009e20:	a39b      	add	r3, pc, #620	; (adr r3, 800a090 <__ieee754_pow+0x9b0>)
 8009e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e26:	4640      	mov	r0, r8
 8009e28:	4649      	mov	r1, r9
 8009e2a:	f7f6 f99f 	bl	800016c <__adddf3>
 8009e2e:	4622      	mov	r2, r4
 8009e30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009e34:	462b      	mov	r3, r5
 8009e36:	4650      	mov	r0, sl
 8009e38:	4639      	mov	r1, r7
 8009e3a:	f7f6 f995 	bl	8000168 <__aeabi_dsub>
 8009e3e:	4602      	mov	r2, r0
 8009e40:	460b      	mov	r3, r1
 8009e42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e46:	f7f6 fdd7 	bl	80009f8 <__aeabi_dcmpgt>
 8009e4a:	2800      	cmp	r0, #0
 8009e4c:	f47f ae0d 	bne.w	8009a6a <__ieee754_pow+0x38a>
 8009e50:	4aa3      	ldr	r2, [pc, #652]	; (800a0e0 <__ieee754_pow+0xa00>)
 8009e52:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8009e56:	4293      	cmp	r3, r2
 8009e58:	f340 8103 	ble.w	800a062 <__ieee754_pow+0x982>
 8009e5c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8009e60:	2000      	movs	r0, #0
 8009e62:	151b      	asrs	r3, r3, #20
 8009e64:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009e68:	fa4a f303 	asr.w	r3, sl, r3
 8009e6c:	4433      	add	r3, r6
 8009e6e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8009e72:	4f9c      	ldr	r7, [pc, #624]	; (800a0e4 <__ieee754_pow+0xa04>)
 8009e74:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009e78:	4117      	asrs	r7, r2
 8009e7a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8009e7e:	ea23 0107 	bic.w	r1, r3, r7
 8009e82:	f1c2 0214 	rsb	r2, r2, #20
 8009e86:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8009e8a:	fa4a fa02 	asr.w	sl, sl, r2
 8009e8e:	2e00      	cmp	r6, #0
 8009e90:	4602      	mov	r2, r0
 8009e92:	460b      	mov	r3, r1
 8009e94:	4620      	mov	r0, r4
 8009e96:	4629      	mov	r1, r5
 8009e98:	bfb8      	it	lt
 8009e9a:	f1ca 0a00 	rsblt	sl, sl, #0
 8009e9e:	f7f6 f963 	bl	8000168 <__aeabi_dsub>
 8009ea2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ea6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009eaa:	4642      	mov	r2, r8
 8009eac:	464b      	mov	r3, r9
 8009eae:	f7f6 f95d 	bl	800016c <__adddf3>
 8009eb2:	a379      	add	r3, pc, #484	; (adr r3, 800a098 <__ieee754_pow+0x9b8>)
 8009eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eb8:	2000      	movs	r0, #0
 8009eba:	460d      	mov	r5, r1
 8009ebc:	4604      	mov	r4, r0
 8009ebe:	f7f6 fb0b 	bl	80004d8 <__aeabi_dmul>
 8009ec2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009ec6:	4606      	mov	r6, r0
 8009ec8:	460f      	mov	r7, r1
 8009eca:	4620      	mov	r0, r4
 8009ecc:	4629      	mov	r1, r5
 8009ece:	f7f6 f94b 	bl	8000168 <__aeabi_dsub>
 8009ed2:	4602      	mov	r2, r0
 8009ed4:	460b      	mov	r3, r1
 8009ed6:	4640      	mov	r0, r8
 8009ed8:	4649      	mov	r1, r9
 8009eda:	f7f6 f945 	bl	8000168 <__aeabi_dsub>
 8009ede:	a370      	add	r3, pc, #448	; (adr r3, 800a0a0 <__ieee754_pow+0x9c0>)
 8009ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee4:	f7f6 faf8 	bl	80004d8 <__aeabi_dmul>
 8009ee8:	a36f      	add	r3, pc, #444	; (adr r3, 800a0a8 <__ieee754_pow+0x9c8>)
 8009eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eee:	4680      	mov	r8, r0
 8009ef0:	4689      	mov	r9, r1
 8009ef2:	4620      	mov	r0, r4
 8009ef4:	4629      	mov	r1, r5
 8009ef6:	f7f6 faef 	bl	80004d8 <__aeabi_dmul>
 8009efa:	4602      	mov	r2, r0
 8009efc:	460b      	mov	r3, r1
 8009efe:	4640      	mov	r0, r8
 8009f00:	4649      	mov	r1, r9
 8009f02:	f7f6 f933 	bl	800016c <__adddf3>
 8009f06:	4604      	mov	r4, r0
 8009f08:	460d      	mov	r5, r1
 8009f0a:	4602      	mov	r2, r0
 8009f0c:	460b      	mov	r3, r1
 8009f0e:	4630      	mov	r0, r6
 8009f10:	4639      	mov	r1, r7
 8009f12:	f7f6 f92b 	bl	800016c <__adddf3>
 8009f16:	4632      	mov	r2, r6
 8009f18:	463b      	mov	r3, r7
 8009f1a:	4680      	mov	r8, r0
 8009f1c:	4689      	mov	r9, r1
 8009f1e:	f7f6 f923 	bl	8000168 <__aeabi_dsub>
 8009f22:	4602      	mov	r2, r0
 8009f24:	460b      	mov	r3, r1
 8009f26:	4620      	mov	r0, r4
 8009f28:	4629      	mov	r1, r5
 8009f2a:	f7f6 f91d 	bl	8000168 <__aeabi_dsub>
 8009f2e:	4642      	mov	r2, r8
 8009f30:	4606      	mov	r6, r0
 8009f32:	460f      	mov	r7, r1
 8009f34:	464b      	mov	r3, r9
 8009f36:	4640      	mov	r0, r8
 8009f38:	4649      	mov	r1, r9
 8009f3a:	f7f6 facd 	bl	80004d8 <__aeabi_dmul>
 8009f3e:	a35c      	add	r3, pc, #368	; (adr r3, 800a0b0 <__ieee754_pow+0x9d0>)
 8009f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f44:	4604      	mov	r4, r0
 8009f46:	460d      	mov	r5, r1
 8009f48:	f7f6 fac6 	bl	80004d8 <__aeabi_dmul>
 8009f4c:	a35a      	add	r3, pc, #360	; (adr r3, 800a0b8 <__ieee754_pow+0x9d8>)
 8009f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f52:	f7f6 f909 	bl	8000168 <__aeabi_dsub>
 8009f56:	4622      	mov	r2, r4
 8009f58:	462b      	mov	r3, r5
 8009f5a:	f7f6 fabd 	bl	80004d8 <__aeabi_dmul>
 8009f5e:	a358      	add	r3, pc, #352	; (adr r3, 800a0c0 <__ieee754_pow+0x9e0>)
 8009f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f64:	f7f6 f902 	bl	800016c <__adddf3>
 8009f68:	4622      	mov	r2, r4
 8009f6a:	462b      	mov	r3, r5
 8009f6c:	f7f6 fab4 	bl	80004d8 <__aeabi_dmul>
 8009f70:	a355      	add	r3, pc, #340	; (adr r3, 800a0c8 <__ieee754_pow+0x9e8>)
 8009f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f76:	f7f6 f8f7 	bl	8000168 <__aeabi_dsub>
 8009f7a:	4622      	mov	r2, r4
 8009f7c:	462b      	mov	r3, r5
 8009f7e:	f7f6 faab 	bl	80004d8 <__aeabi_dmul>
 8009f82:	a353      	add	r3, pc, #332	; (adr r3, 800a0d0 <__ieee754_pow+0x9f0>)
 8009f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f88:	f7f6 f8f0 	bl	800016c <__adddf3>
 8009f8c:	4622      	mov	r2, r4
 8009f8e:	462b      	mov	r3, r5
 8009f90:	f7f6 faa2 	bl	80004d8 <__aeabi_dmul>
 8009f94:	4602      	mov	r2, r0
 8009f96:	460b      	mov	r3, r1
 8009f98:	4640      	mov	r0, r8
 8009f9a:	4649      	mov	r1, r9
 8009f9c:	f7f6 f8e4 	bl	8000168 <__aeabi_dsub>
 8009fa0:	4604      	mov	r4, r0
 8009fa2:	460d      	mov	r5, r1
 8009fa4:	4602      	mov	r2, r0
 8009fa6:	460b      	mov	r3, r1
 8009fa8:	4640      	mov	r0, r8
 8009faa:	4649      	mov	r1, r9
 8009fac:	f7f6 fa94 	bl	80004d8 <__aeabi_dmul>
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009fb6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009fba:	4620      	mov	r0, r4
 8009fbc:	4629      	mov	r1, r5
 8009fbe:	f7f6 f8d3 	bl	8000168 <__aeabi_dsub>
 8009fc2:	4602      	mov	r2, r0
 8009fc4:	460b      	mov	r3, r1
 8009fc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009fca:	f7f6 fbaf 	bl	800072c <__aeabi_ddiv>
 8009fce:	4632      	mov	r2, r6
 8009fd0:	4604      	mov	r4, r0
 8009fd2:	460d      	mov	r5, r1
 8009fd4:	463b      	mov	r3, r7
 8009fd6:	4640      	mov	r0, r8
 8009fd8:	4649      	mov	r1, r9
 8009fda:	f7f6 fa7d 	bl	80004d8 <__aeabi_dmul>
 8009fde:	4632      	mov	r2, r6
 8009fe0:	463b      	mov	r3, r7
 8009fe2:	f7f6 f8c3 	bl	800016c <__adddf3>
 8009fe6:	4602      	mov	r2, r0
 8009fe8:	460b      	mov	r3, r1
 8009fea:	4620      	mov	r0, r4
 8009fec:	4629      	mov	r1, r5
 8009fee:	f7f6 f8bb 	bl	8000168 <__aeabi_dsub>
 8009ff2:	4642      	mov	r2, r8
 8009ff4:	464b      	mov	r3, r9
 8009ff6:	f7f6 f8b7 	bl	8000168 <__aeabi_dsub>
 8009ffa:	4602      	mov	r2, r0
 8009ffc:	460b      	mov	r3, r1
 8009ffe:	2000      	movs	r0, #0
 800a000:	4939      	ldr	r1, [pc, #228]	; (800a0e8 <__ieee754_pow+0xa08>)
 800a002:	f7f6 f8b1 	bl	8000168 <__aeabi_dsub>
 800a006:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800a00a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800a00e:	da2b      	bge.n	800a068 <__ieee754_pow+0x988>
 800a010:	4652      	mov	r2, sl
 800a012:	f001 f8ed 	bl	800b1f0 <scalbn>
 800a016:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a01a:	f7ff bbf6 	b.w	800980a <__ieee754_pow+0x12a>
 800a01e:	4b33      	ldr	r3, [pc, #204]	; (800a0ec <__ieee754_pow+0xa0c>)
 800a020:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800a024:	429f      	cmp	r7, r3
 800a026:	f77f af13 	ble.w	8009e50 <__ieee754_pow+0x770>
 800a02a:	4b31      	ldr	r3, [pc, #196]	; (800a0f0 <__ieee754_pow+0xa10>)
 800a02c:	440b      	add	r3, r1
 800a02e:	4303      	orrs	r3, r0
 800a030:	d00b      	beq.n	800a04a <__ieee754_pow+0x96a>
 800a032:	a329      	add	r3, pc, #164	; (adr r3, 800a0d8 <__ieee754_pow+0x9f8>)
 800a034:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a038:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a03c:	f7f6 fa4c 	bl	80004d8 <__aeabi_dmul>
 800a040:	a325      	add	r3, pc, #148	; (adr r3, 800a0d8 <__ieee754_pow+0x9f8>)
 800a042:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a046:	f7ff bbe0 	b.w	800980a <__ieee754_pow+0x12a>
 800a04a:	4622      	mov	r2, r4
 800a04c:	462b      	mov	r3, r5
 800a04e:	f7f6 f88b 	bl	8000168 <__aeabi_dsub>
 800a052:	4642      	mov	r2, r8
 800a054:	464b      	mov	r3, r9
 800a056:	f7f6 fcc5 	bl	80009e4 <__aeabi_dcmpge>
 800a05a:	2800      	cmp	r0, #0
 800a05c:	f43f aef8 	beq.w	8009e50 <__ieee754_pow+0x770>
 800a060:	e7e7      	b.n	800a032 <__ieee754_pow+0x952>
 800a062:	f04f 0a00 	mov.w	sl, #0
 800a066:	e71e      	b.n	8009ea6 <__ieee754_pow+0x7c6>
 800a068:	4621      	mov	r1, r4
 800a06a:	e7d4      	b.n	800a016 <__ieee754_pow+0x936>
 800a06c:	f04f 0b00 	mov.w	fp, #0
 800a070:	f8df c074 	ldr.w	ip, [pc, #116]	; 800a0e8 <__ieee754_pow+0xa08>
 800a074:	f7ff bb95 	b.w	80097a2 <__ieee754_pow+0xc2>
 800a078:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800a07c:	f7ff bb91 	b.w	80097a2 <__ieee754_pow+0xc2>
 800a080:	4638      	mov	r0, r7
 800a082:	4641      	mov	r1, r8
 800a084:	f7ff bbc3 	b.w	800980e <__ieee754_pow+0x12e>
 800a088:	9200      	str	r2, [sp, #0]
 800a08a:	f7ff bb9f 	b.w	80097cc <__ieee754_pow+0xec>
 800a08e:	bf00      	nop
 800a090:	652b82fe 	.word	0x652b82fe
 800a094:	3c971547 	.word	0x3c971547
 800a098:	00000000 	.word	0x00000000
 800a09c:	3fe62e43 	.word	0x3fe62e43
 800a0a0:	fefa39ef 	.word	0xfefa39ef
 800a0a4:	3fe62e42 	.word	0x3fe62e42
 800a0a8:	0ca86c39 	.word	0x0ca86c39
 800a0ac:	be205c61 	.word	0xbe205c61
 800a0b0:	72bea4d0 	.word	0x72bea4d0
 800a0b4:	3e663769 	.word	0x3e663769
 800a0b8:	c5d26bf1 	.word	0xc5d26bf1
 800a0bc:	3ebbbd41 	.word	0x3ebbbd41
 800a0c0:	af25de2c 	.word	0xaf25de2c
 800a0c4:	3f11566a 	.word	0x3f11566a
 800a0c8:	16bebd93 	.word	0x16bebd93
 800a0cc:	3f66c16c 	.word	0x3f66c16c
 800a0d0:	5555553e 	.word	0x5555553e
 800a0d4:	3fc55555 	.word	0x3fc55555
 800a0d8:	c2f8f359 	.word	0xc2f8f359
 800a0dc:	01a56e1f 	.word	0x01a56e1f
 800a0e0:	3fe00000 	.word	0x3fe00000
 800a0e4:	000fffff 	.word	0x000fffff
 800a0e8:	3ff00000 	.word	0x3ff00000
 800a0ec:	4090cbff 	.word	0x4090cbff
 800a0f0:	3f6f3400 	.word	0x3f6f3400
 800a0f4:	00000000 	.word	0x00000000

0800a0f8 <__ieee754_rem_pio2>:
 800a0f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0fc:	4614      	mov	r4, r2
 800a0fe:	4ac2      	ldr	r2, [pc, #776]	; (800a408 <__ieee754_rem_pio2+0x310>)
 800a100:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 800a104:	4592      	cmp	sl, r2
 800a106:	b08d      	sub	sp, #52	; 0x34
 800a108:	468b      	mov	fp, r1
 800a10a:	dc07      	bgt.n	800a11c <__ieee754_rem_pio2+0x24>
 800a10c:	2200      	movs	r2, #0
 800a10e:	2300      	movs	r3, #0
 800a110:	e9c4 0100 	strd	r0, r1, [r4]
 800a114:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800a118:	2500      	movs	r5, #0
 800a11a:	e023      	b.n	800a164 <__ieee754_rem_pio2+0x6c>
 800a11c:	4abb      	ldr	r2, [pc, #748]	; (800a40c <__ieee754_rem_pio2+0x314>)
 800a11e:	4592      	cmp	sl, r2
 800a120:	dc71      	bgt.n	800a206 <__ieee754_rem_pio2+0x10e>
 800a122:	a3ab      	add	r3, pc, #684	; (adr r3, 800a3d0 <__ieee754_rem_pio2+0x2d8>)
 800a124:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a128:	2900      	cmp	r1, #0
 800a12a:	4db9      	ldr	r5, [pc, #740]	; (800a410 <__ieee754_rem_pio2+0x318>)
 800a12c:	dd36      	ble.n	800a19c <__ieee754_rem_pio2+0xa4>
 800a12e:	f7f6 f81b 	bl	8000168 <__aeabi_dsub>
 800a132:	45aa      	cmp	sl, r5
 800a134:	4606      	mov	r6, r0
 800a136:	460f      	mov	r7, r1
 800a138:	d018      	beq.n	800a16c <__ieee754_rem_pio2+0x74>
 800a13a:	a3a7      	add	r3, pc, #668	; (adr r3, 800a3d8 <__ieee754_rem_pio2+0x2e0>)
 800a13c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a140:	f7f6 f812 	bl	8000168 <__aeabi_dsub>
 800a144:	4602      	mov	r2, r0
 800a146:	460b      	mov	r3, r1
 800a148:	4630      	mov	r0, r6
 800a14a:	e9c4 2300 	strd	r2, r3, [r4]
 800a14e:	4639      	mov	r1, r7
 800a150:	f7f6 f80a 	bl	8000168 <__aeabi_dsub>
 800a154:	a3a0      	add	r3, pc, #640	; (adr r3, 800a3d8 <__ieee754_rem_pio2+0x2e0>)
 800a156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a15a:	f7f6 f805 	bl	8000168 <__aeabi_dsub>
 800a15e:	2501      	movs	r5, #1
 800a160:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a164:	4628      	mov	r0, r5
 800a166:	b00d      	add	sp, #52	; 0x34
 800a168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a16c:	a39c      	add	r3, pc, #624	; (adr r3, 800a3e0 <__ieee754_rem_pio2+0x2e8>)
 800a16e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a172:	f7f5 fff9 	bl	8000168 <__aeabi_dsub>
 800a176:	a39c      	add	r3, pc, #624	; (adr r3, 800a3e8 <__ieee754_rem_pio2+0x2f0>)
 800a178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a17c:	4606      	mov	r6, r0
 800a17e:	460f      	mov	r7, r1
 800a180:	f7f5 fff2 	bl	8000168 <__aeabi_dsub>
 800a184:	4602      	mov	r2, r0
 800a186:	460b      	mov	r3, r1
 800a188:	4630      	mov	r0, r6
 800a18a:	e9c4 2300 	strd	r2, r3, [r4]
 800a18e:	4639      	mov	r1, r7
 800a190:	f7f5 ffea 	bl	8000168 <__aeabi_dsub>
 800a194:	a394      	add	r3, pc, #592	; (adr r3, 800a3e8 <__ieee754_rem_pio2+0x2f0>)
 800a196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a19a:	e7de      	b.n	800a15a <__ieee754_rem_pio2+0x62>
 800a19c:	f7f5 ffe6 	bl	800016c <__adddf3>
 800a1a0:	45aa      	cmp	sl, r5
 800a1a2:	4606      	mov	r6, r0
 800a1a4:	460f      	mov	r7, r1
 800a1a6:	d016      	beq.n	800a1d6 <__ieee754_rem_pio2+0xde>
 800a1a8:	a38b      	add	r3, pc, #556	; (adr r3, 800a3d8 <__ieee754_rem_pio2+0x2e0>)
 800a1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ae:	f7f5 ffdd 	bl	800016c <__adddf3>
 800a1b2:	4602      	mov	r2, r0
 800a1b4:	460b      	mov	r3, r1
 800a1b6:	4630      	mov	r0, r6
 800a1b8:	e9c4 2300 	strd	r2, r3, [r4]
 800a1bc:	4639      	mov	r1, r7
 800a1be:	f7f5 ffd3 	bl	8000168 <__aeabi_dsub>
 800a1c2:	a385      	add	r3, pc, #532	; (adr r3, 800a3d8 <__ieee754_rem_pio2+0x2e0>)
 800a1c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1c8:	f7f5 ffd0 	bl	800016c <__adddf3>
 800a1cc:	f04f 35ff 	mov.w	r5, #4294967295
 800a1d0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a1d4:	e7c6      	b.n	800a164 <__ieee754_rem_pio2+0x6c>
 800a1d6:	a382      	add	r3, pc, #520	; (adr r3, 800a3e0 <__ieee754_rem_pio2+0x2e8>)
 800a1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1dc:	f7f5 ffc6 	bl	800016c <__adddf3>
 800a1e0:	a381      	add	r3, pc, #516	; (adr r3, 800a3e8 <__ieee754_rem_pio2+0x2f0>)
 800a1e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1e6:	4606      	mov	r6, r0
 800a1e8:	460f      	mov	r7, r1
 800a1ea:	f7f5 ffbf 	bl	800016c <__adddf3>
 800a1ee:	4602      	mov	r2, r0
 800a1f0:	460b      	mov	r3, r1
 800a1f2:	4630      	mov	r0, r6
 800a1f4:	e9c4 2300 	strd	r2, r3, [r4]
 800a1f8:	4639      	mov	r1, r7
 800a1fa:	f7f5 ffb5 	bl	8000168 <__aeabi_dsub>
 800a1fe:	a37a      	add	r3, pc, #488	; (adr r3, 800a3e8 <__ieee754_rem_pio2+0x2f0>)
 800a200:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a204:	e7e0      	b.n	800a1c8 <__ieee754_rem_pio2+0xd0>
 800a206:	4a83      	ldr	r2, [pc, #524]	; (800a414 <__ieee754_rem_pio2+0x31c>)
 800a208:	4592      	cmp	sl, r2
 800a20a:	f300 80d2 	bgt.w	800a3b2 <__ieee754_rem_pio2+0x2ba>
 800a20e:	f000 fecd 	bl	800afac <fabs>
 800a212:	a377      	add	r3, pc, #476	; (adr r3, 800a3f0 <__ieee754_rem_pio2+0x2f8>)
 800a214:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a218:	4606      	mov	r6, r0
 800a21a:	460f      	mov	r7, r1
 800a21c:	f7f6 f95c 	bl	80004d8 <__aeabi_dmul>
 800a220:	2200      	movs	r2, #0
 800a222:	4b7d      	ldr	r3, [pc, #500]	; (800a418 <__ieee754_rem_pio2+0x320>)
 800a224:	f7f5 ffa2 	bl	800016c <__adddf3>
 800a228:	f7f6 fc06 	bl	8000a38 <__aeabi_d2iz>
 800a22c:	4605      	mov	r5, r0
 800a22e:	f7f6 f8e9 	bl	8000404 <__aeabi_i2d>
 800a232:	a367      	add	r3, pc, #412	; (adr r3, 800a3d0 <__ieee754_rem_pio2+0x2d8>)
 800a234:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a238:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a23c:	f7f6 f94c 	bl	80004d8 <__aeabi_dmul>
 800a240:	4602      	mov	r2, r0
 800a242:	460b      	mov	r3, r1
 800a244:	4630      	mov	r0, r6
 800a246:	4639      	mov	r1, r7
 800a248:	f7f5 ff8e 	bl	8000168 <__aeabi_dsub>
 800a24c:	a362      	add	r3, pc, #392	; (adr r3, 800a3d8 <__ieee754_rem_pio2+0x2e0>)
 800a24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a252:	4606      	mov	r6, r0
 800a254:	460f      	mov	r7, r1
 800a256:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a25a:	f7f6 f93d 	bl	80004d8 <__aeabi_dmul>
 800a25e:	2d1f      	cmp	r5, #31
 800a260:	4680      	mov	r8, r0
 800a262:	4689      	mov	r9, r1
 800a264:	dc0e      	bgt.n	800a284 <__ieee754_rem_pio2+0x18c>
 800a266:	4b6d      	ldr	r3, [pc, #436]	; (800a41c <__ieee754_rem_pio2+0x324>)
 800a268:	1e6a      	subs	r2, r5, #1
 800a26a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a26e:	4553      	cmp	r3, sl
 800a270:	d008      	beq.n	800a284 <__ieee754_rem_pio2+0x18c>
 800a272:	4642      	mov	r2, r8
 800a274:	464b      	mov	r3, r9
 800a276:	4630      	mov	r0, r6
 800a278:	4639      	mov	r1, r7
 800a27a:	f7f5 ff75 	bl	8000168 <__aeabi_dsub>
 800a27e:	e9c4 0100 	strd	r0, r1, [r4]
 800a282:	e011      	b.n	800a2a8 <__ieee754_rem_pio2+0x1b0>
 800a284:	464b      	mov	r3, r9
 800a286:	4642      	mov	r2, r8
 800a288:	4630      	mov	r0, r6
 800a28a:	4639      	mov	r1, r7
 800a28c:	f7f5 ff6c 	bl	8000168 <__aeabi_dsub>
 800a290:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800a294:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a298:	ebaa 0303 	sub.w	r3, sl, r3
 800a29c:	2b10      	cmp	r3, #16
 800a29e:	dc1f      	bgt.n	800a2e0 <__ieee754_rem_pio2+0x1e8>
 800a2a0:	4602      	mov	r2, r0
 800a2a2:	460b      	mov	r3, r1
 800a2a4:	e9c4 2300 	strd	r2, r3, [r4]
 800a2a8:	e9d4 2a00 	ldrd	r2, sl, [r4]
 800a2ac:	4630      	mov	r0, r6
 800a2ae:	4653      	mov	r3, sl
 800a2b0:	4639      	mov	r1, r7
 800a2b2:	f7f5 ff59 	bl	8000168 <__aeabi_dsub>
 800a2b6:	4642      	mov	r2, r8
 800a2b8:	464b      	mov	r3, r9
 800a2ba:	f7f5 ff55 	bl	8000168 <__aeabi_dsub>
 800a2be:	4602      	mov	r2, r0
 800a2c0:	460b      	mov	r3, r1
 800a2c2:	f1bb 0f00 	cmp.w	fp, #0
 800a2c6:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800a2ca:	f6bf af4b 	bge.w	800a164 <__ieee754_rem_pio2+0x6c>
 800a2ce:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 800a2d2:	e9c4 3001 	strd	r3, r0, [r4, #4]
 800a2d6:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800a2da:	60e1      	str	r1, [r4, #12]
 800a2dc:	426d      	negs	r5, r5
 800a2de:	e741      	b.n	800a164 <__ieee754_rem_pio2+0x6c>
 800a2e0:	a33f      	add	r3, pc, #252	; (adr r3, 800a3e0 <__ieee754_rem_pio2+0x2e8>)
 800a2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2ea:	f7f6 f8f5 	bl	80004d8 <__aeabi_dmul>
 800a2ee:	4680      	mov	r8, r0
 800a2f0:	4689      	mov	r9, r1
 800a2f2:	4602      	mov	r2, r0
 800a2f4:	460b      	mov	r3, r1
 800a2f6:	4630      	mov	r0, r6
 800a2f8:	4639      	mov	r1, r7
 800a2fa:	f7f5 ff35 	bl	8000168 <__aeabi_dsub>
 800a2fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a302:	4602      	mov	r2, r0
 800a304:	460b      	mov	r3, r1
 800a306:	4630      	mov	r0, r6
 800a308:	4639      	mov	r1, r7
 800a30a:	f7f5 ff2d 	bl	8000168 <__aeabi_dsub>
 800a30e:	4642      	mov	r2, r8
 800a310:	464b      	mov	r3, r9
 800a312:	f7f5 ff29 	bl	8000168 <__aeabi_dsub>
 800a316:	a334      	add	r3, pc, #208	; (adr r3, 800a3e8 <__ieee754_rem_pio2+0x2f0>)
 800a318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a31c:	4606      	mov	r6, r0
 800a31e:	460f      	mov	r7, r1
 800a320:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a324:	f7f6 f8d8 	bl	80004d8 <__aeabi_dmul>
 800a328:	4632      	mov	r2, r6
 800a32a:	463b      	mov	r3, r7
 800a32c:	f7f5 ff1c 	bl	8000168 <__aeabi_dsub>
 800a330:	460b      	mov	r3, r1
 800a332:	4602      	mov	r2, r0
 800a334:	4680      	mov	r8, r0
 800a336:	4689      	mov	r9, r1
 800a338:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a33c:	f7f5 ff14 	bl	8000168 <__aeabi_dsub>
 800a340:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a344:	ebaa 0a03 	sub.w	sl, sl, r3
 800a348:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 800a34c:	dc06      	bgt.n	800a35c <__ieee754_rem_pio2+0x264>
 800a34e:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 800a352:	4602      	mov	r2, r0
 800a354:	460b      	mov	r3, r1
 800a356:	e9c4 2300 	strd	r2, r3, [r4]
 800a35a:	e7a5      	b.n	800a2a8 <__ieee754_rem_pio2+0x1b0>
 800a35c:	a326      	add	r3, pc, #152	; (adr r3, 800a3f8 <__ieee754_rem_pio2+0x300>)
 800a35e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a362:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a366:	f7f6 f8b7 	bl	80004d8 <__aeabi_dmul>
 800a36a:	4680      	mov	r8, r0
 800a36c:	4689      	mov	r9, r1
 800a36e:	4602      	mov	r2, r0
 800a370:	460b      	mov	r3, r1
 800a372:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a376:	f7f5 fef7 	bl	8000168 <__aeabi_dsub>
 800a37a:	4602      	mov	r2, r0
 800a37c:	460b      	mov	r3, r1
 800a37e:	4606      	mov	r6, r0
 800a380:	460f      	mov	r7, r1
 800a382:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a386:	f7f5 feef 	bl	8000168 <__aeabi_dsub>
 800a38a:	4642      	mov	r2, r8
 800a38c:	464b      	mov	r3, r9
 800a38e:	f7f5 feeb 	bl	8000168 <__aeabi_dsub>
 800a392:	a31b      	add	r3, pc, #108	; (adr r3, 800a400 <__ieee754_rem_pio2+0x308>)
 800a394:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a398:	4680      	mov	r8, r0
 800a39a:	4689      	mov	r9, r1
 800a39c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a3a0:	f7f6 f89a 	bl	80004d8 <__aeabi_dmul>
 800a3a4:	4642      	mov	r2, r8
 800a3a6:	464b      	mov	r3, r9
 800a3a8:	f7f5 fede 	bl	8000168 <__aeabi_dsub>
 800a3ac:	4680      	mov	r8, r0
 800a3ae:	4689      	mov	r9, r1
 800a3b0:	e75f      	b.n	800a272 <__ieee754_rem_pio2+0x17a>
 800a3b2:	4a1b      	ldr	r2, [pc, #108]	; (800a420 <__ieee754_rem_pio2+0x328>)
 800a3b4:	4592      	cmp	sl, r2
 800a3b6:	dd35      	ble.n	800a424 <__ieee754_rem_pio2+0x32c>
 800a3b8:	4602      	mov	r2, r0
 800a3ba:	460b      	mov	r3, r1
 800a3bc:	f7f5 fed4 	bl	8000168 <__aeabi_dsub>
 800a3c0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a3c4:	e9c4 0100 	strd	r0, r1, [r4]
 800a3c8:	e6a6      	b.n	800a118 <__ieee754_rem_pio2+0x20>
 800a3ca:	bf00      	nop
 800a3cc:	f3af 8000 	nop.w
 800a3d0:	54400000 	.word	0x54400000
 800a3d4:	3ff921fb 	.word	0x3ff921fb
 800a3d8:	1a626331 	.word	0x1a626331
 800a3dc:	3dd0b461 	.word	0x3dd0b461
 800a3e0:	1a600000 	.word	0x1a600000
 800a3e4:	3dd0b461 	.word	0x3dd0b461
 800a3e8:	2e037073 	.word	0x2e037073
 800a3ec:	3ba3198a 	.word	0x3ba3198a
 800a3f0:	6dc9c883 	.word	0x6dc9c883
 800a3f4:	3fe45f30 	.word	0x3fe45f30
 800a3f8:	2e000000 	.word	0x2e000000
 800a3fc:	3ba3198a 	.word	0x3ba3198a
 800a400:	252049c1 	.word	0x252049c1
 800a404:	397b839a 	.word	0x397b839a
 800a408:	3fe921fb 	.word	0x3fe921fb
 800a40c:	4002d97b 	.word	0x4002d97b
 800a410:	3ff921fb 	.word	0x3ff921fb
 800a414:	413921fb 	.word	0x413921fb
 800a418:	3fe00000 	.word	0x3fe00000
 800a41c:	0800c970 	.word	0x0800c970
 800a420:	7fefffff 	.word	0x7fefffff
 800a424:	ea4f 552a 	mov.w	r5, sl, asr #20
 800a428:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800a42c:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 800a430:	460f      	mov	r7, r1
 800a432:	4606      	mov	r6, r0
 800a434:	f7f6 fb00 	bl	8000a38 <__aeabi_d2iz>
 800a438:	f7f5 ffe4 	bl	8000404 <__aeabi_i2d>
 800a43c:	4602      	mov	r2, r0
 800a43e:	460b      	mov	r3, r1
 800a440:	4630      	mov	r0, r6
 800a442:	4639      	mov	r1, r7
 800a444:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a448:	f7f5 fe8e 	bl	8000168 <__aeabi_dsub>
 800a44c:	2200      	movs	r2, #0
 800a44e:	4b20      	ldr	r3, [pc, #128]	; (800a4d0 <__ieee754_rem_pio2+0x3d8>)
 800a450:	f7f6 f842 	bl	80004d8 <__aeabi_dmul>
 800a454:	460f      	mov	r7, r1
 800a456:	4606      	mov	r6, r0
 800a458:	f7f6 faee 	bl	8000a38 <__aeabi_d2iz>
 800a45c:	f7f5 ffd2 	bl	8000404 <__aeabi_i2d>
 800a460:	4602      	mov	r2, r0
 800a462:	460b      	mov	r3, r1
 800a464:	4630      	mov	r0, r6
 800a466:	4639      	mov	r1, r7
 800a468:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a46c:	f7f5 fe7c 	bl	8000168 <__aeabi_dsub>
 800a470:	2200      	movs	r2, #0
 800a472:	4b17      	ldr	r3, [pc, #92]	; (800a4d0 <__ieee754_rem_pio2+0x3d8>)
 800a474:	f7f6 f830 	bl	80004d8 <__aeabi_dmul>
 800a478:	f04f 0803 	mov.w	r8, #3
 800a47c:	2600      	movs	r6, #0
 800a47e:	2700      	movs	r7, #0
 800a480:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a484:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800a488:	4632      	mov	r2, r6
 800a48a:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800a48e:	463b      	mov	r3, r7
 800a490:	f108 3aff 	add.w	sl, r8, #4294967295
 800a494:	f7f6 fa88 	bl	80009a8 <__aeabi_dcmpeq>
 800a498:	b9b8      	cbnz	r0, 800a4ca <__ieee754_rem_pio2+0x3d2>
 800a49a:	4b0e      	ldr	r3, [pc, #56]	; (800a4d4 <__ieee754_rem_pio2+0x3dc>)
 800a49c:	462a      	mov	r2, r5
 800a49e:	9301      	str	r3, [sp, #4]
 800a4a0:	2302      	movs	r3, #2
 800a4a2:	4621      	mov	r1, r4
 800a4a4:	9300      	str	r3, [sp, #0]
 800a4a6:	a806      	add	r0, sp, #24
 800a4a8:	4643      	mov	r3, r8
 800a4aa:	f000 f97f 	bl	800a7ac <__kernel_rem_pio2>
 800a4ae:	f1bb 0f00 	cmp.w	fp, #0
 800a4b2:	4605      	mov	r5, r0
 800a4b4:	f6bf ae56 	bge.w	800a164 <__ieee754_rem_pio2+0x6c>
 800a4b8:	6863      	ldr	r3, [r4, #4]
 800a4ba:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a4be:	6063      	str	r3, [r4, #4]
 800a4c0:	68e3      	ldr	r3, [r4, #12]
 800a4c2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a4c6:	60e3      	str	r3, [r4, #12]
 800a4c8:	e708      	b.n	800a2dc <__ieee754_rem_pio2+0x1e4>
 800a4ca:	46d0      	mov	r8, sl
 800a4cc:	e7dc      	b.n	800a488 <__ieee754_rem_pio2+0x390>
 800a4ce:	bf00      	nop
 800a4d0:	41700000 	.word	0x41700000
 800a4d4:	0800c9f0 	.word	0x0800c9f0

0800a4d8 <__ieee754_sqrt>:
 800a4d8:	4b54      	ldr	r3, [pc, #336]	; (800a62c <__ieee754_sqrt+0x154>)
 800a4da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4de:	438b      	bics	r3, r1
 800a4e0:	4606      	mov	r6, r0
 800a4e2:	460d      	mov	r5, r1
 800a4e4:	460a      	mov	r2, r1
 800a4e6:	460c      	mov	r4, r1
 800a4e8:	d10f      	bne.n	800a50a <__ieee754_sqrt+0x32>
 800a4ea:	4602      	mov	r2, r0
 800a4ec:	460b      	mov	r3, r1
 800a4ee:	f7f5 fff3 	bl	80004d8 <__aeabi_dmul>
 800a4f2:	4602      	mov	r2, r0
 800a4f4:	460b      	mov	r3, r1
 800a4f6:	4630      	mov	r0, r6
 800a4f8:	4629      	mov	r1, r5
 800a4fa:	f7f5 fe37 	bl	800016c <__adddf3>
 800a4fe:	4606      	mov	r6, r0
 800a500:	460d      	mov	r5, r1
 800a502:	4630      	mov	r0, r6
 800a504:	4629      	mov	r1, r5
 800a506:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a50a:	2900      	cmp	r1, #0
 800a50c:	4607      	mov	r7, r0
 800a50e:	4603      	mov	r3, r0
 800a510:	dc0e      	bgt.n	800a530 <__ieee754_sqrt+0x58>
 800a512:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800a516:	ea5c 0707 	orrs.w	r7, ip, r7
 800a51a:	d0f2      	beq.n	800a502 <__ieee754_sqrt+0x2a>
 800a51c:	b141      	cbz	r1, 800a530 <__ieee754_sqrt+0x58>
 800a51e:	4602      	mov	r2, r0
 800a520:	460b      	mov	r3, r1
 800a522:	f7f5 fe21 	bl	8000168 <__aeabi_dsub>
 800a526:	4602      	mov	r2, r0
 800a528:	460b      	mov	r3, r1
 800a52a:	f7f6 f8ff 	bl	800072c <__aeabi_ddiv>
 800a52e:	e7e6      	b.n	800a4fe <__ieee754_sqrt+0x26>
 800a530:	1512      	asrs	r2, r2, #20
 800a532:	d074      	beq.n	800a61e <__ieee754_sqrt+0x146>
 800a534:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800a538:	07d5      	lsls	r5, r2, #31
 800a53a:	f04f 0500 	mov.w	r5, #0
 800a53e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a542:	bf48      	it	mi
 800a544:	0fd9      	lsrmi	r1, r3, #31
 800a546:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800a54a:	bf44      	itt	mi
 800a54c:	005b      	lslmi	r3, r3, #1
 800a54e:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 800a552:	1051      	asrs	r1, r2, #1
 800a554:	0fda      	lsrs	r2, r3, #31
 800a556:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 800a55a:	4628      	mov	r0, r5
 800a55c:	2216      	movs	r2, #22
 800a55e:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800a562:	005b      	lsls	r3, r3, #1
 800a564:	1987      	adds	r7, r0, r6
 800a566:	42a7      	cmp	r7, r4
 800a568:	bfde      	ittt	le
 800a56a:	19b8      	addle	r0, r7, r6
 800a56c:	1be4      	suble	r4, r4, r7
 800a56e:	19ad      	addle	r5, r5, r6
 800a570:	0fdf      	lsrs	r7, r3, #31
 800a572:	3a01      	subs	r2, #1
 800a574:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 800a578:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a57c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a580:	d1f0      	bne.n	800a564 <__ieee754_sqrt+0x8c>
 800a582:	f04f 0c20 	mov.w	ip, #32
 800a586:	4696      	mov	lr, r2
 800a588:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a58c:	4284      	cmp	r4, r0
 800a58e:	eb06 070e 	add.w	r7, r6, lr
 800a592:	dc02      	bgt.n	800a59a <__ieee754_sqrt+0xc2>
 800a594:	d112      	bne.n	800a5bc <__ieee754_sqrt+0xe4>
 800a596:	429f      	cmp	r7, r3
 800a598:	d810      	bhi.n	800a5bc <__ieee754_sqrt+0xe4>
 800a59a:	2f00      	cmp	r7, #0
 800a59c:	eb07 0e06 	add.w	lr, r7, r6
 800a5a0:	da42      	bge.n	800a628 <__ieee754_sqrt+0x150>
 800a5a2:	f1be 0f00 	cmp.w	lr, #0
 800a5a6:	db3f      	blt.n	800a628 <__ieee754_sqrt+0x150>
 800a5a8:	f100 0801 	add.w	r8, r0, #1
 800a5ac:	1a24      	subs	r4, r4, r0
 800a5ae:	4640      	mov	r0, r8
 800a5b0:	429f      	cmp	r7, r3
 800a5b2:	bf88      	it	hi
 800a5b4:	f104 34ff 	addhi.w	r4, r4, #4294967295
 800a5b8:	1bdb      	subs	r3, r3, r7
 800a5ba:	4432      	add	r2, r6
 800a5bc:	0064      	lsls	r4, r4, #1
 800a5be:	f1bc 0c01 	subs.w	ip, ip, #1
 800a5c2:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 800a5c6:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a5ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a5ce:	d1dd      	bne.n	800a58c <__ieee754_sqrt+0xb4>
 800a5d0:	4323      	orrs	r3, r4
 800a5d2:	d006      	beq.n	800a5e2 <__ieee754_sqrt+0x10a>
 800a5d4:	1c54      	adds	r4, r2, #1
 800a5d6:	bf0b      	itete	eq
 800a5d8:	4662      	moveq	r2, ip
 800a5da:	3201      	addne	r2, #1
 800a5dc:	3501      	addeq	r5, #1
 800a5de:	f022 0201 	bicne.w	r2, r2, #1
 800a5e2:	106b      	asrs	r3, r5, #1
 800a5e4:	0852      	lsrs	r2, r2, #1
 800a5e6:	07e8      	lsls	r0, r5, #31
 800a5e8:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800a5ec:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800a5f0:	bf48      	it	mi
 800a5f2:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800a5f6:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 800a5fa:	4616      	mov	r6, r2
 800a5fc:	e781      	b.n	800a502 <__ieee754_sqrt+0x2a>
 800a5fe:	0adc      	lsrs	r4, r3, #11
 800a600:	3915      	subs	r1, #21
 800a602:	055b      	lsls	r3, r3, #21
 800a604:	2c00      	cmp	r4, #0
 800a606:	d0fa      	beq.n	800a5fe <__ieee754_sqrt+0x126>
 800a608:	02e6      	lsls	r6, r4, #11
 800a60a:	d50a      	bpl.n	800a622 <__ieee754_sqrt+0x14a>
 800a60c:	f1c2 0020 	rsb	r0, r2, #32
 800a610:	fa23 f000 	lsr.w	r0, r3, r0
 800a614:	1e55      	subs	r5, r2, #1
 800a616:	4093      	lsls	r3, r2
 800a618:	4304      	orrs	r4, r0
 800a61a:	1b4a      	subs	r2, r1, r5
 800a61c:	e78a      	b.n	800a534 <__ieee754_sqrt+0x5c>
 800a61e:	4611      	mov	r1, r2
 800a620:	e7f0      	b.n	800a604 <__ieee754_sqrt+0x12c>
 800a622:	0064      	lsls	r4, r4, #1
 800a624:	3201      	adds	r2, #1
 800a626:	e7ef      	b.n	800a608 <__ieee754_sqrt+0x130>
 800a628:	4680      	mov	r8, r0
 800a62a:	e7bf      	b.n	800a5ac <__ieee754_sqrt+0xd4>
 800a62c:	7ff00000 	.word	0x7ff00000

0800a630 <__kernel_cos>:
 800a630:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a634:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a638:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800a63c:	4680      	mov	r8, r0
 800a63e:	460f      	mov	r7, r1
 800a640:	e9cd 2300 	strd	r2, r3, [sp]
 800a644:	da04      	bge.n	800a650 <__kernel_cos+0x20>
 800a646:	f7f6 f9f7 	bl	8000a38 <__aeabi_d2iz>
 800a64a:	2800      	cmp	r0, #0
 800a64c:	f000 8086 	beq.w	800a75c <__kernel_cos+0x12c>
 800a650:	4642      	mov	r2, r8
 800a652:	463b      	mov	r3, r7
 800a654:	4640      	mov	r0, r8
 800a656:	4639      	mov	r1, r7
 800a658:	f7f5 ff3e 	bl	80004d8 <__aeabi_dmul>
 800a65c:	2200      	movs	r2, #0
 800a65e:	4b4e      	ldr	r3, [pc, #312]	; (800a798 <__kernel_cos+0x168>)
 800a660:	4604      	mov	r4, r0
 800a662:	460d      	mov	r5, r1
 800a664:	f7f5 ff38 	bl	80004d8 <__aeabi_dmul>
 800a668:	a33f      	add	r3, pc, #252	; (adr r3, 800a768 <__kernel_cos+0x138>)
 800a66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a66e:	4682      	mov	sl, r0
 800a670:	468b      	mov	fp, r1
 800a672:	4620      	mov	r0, r4
 800a674:	4629      	mov	r1, r5
 800a676:	f7f5 ff2f 	bl	80004d8 <__aeabi_dmul>
 800a67a:	a33d      	add	r3, pc, #244	; (adr r3, 800a770 <__kernel_cos+0x140>)
 800a67c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a680:	f7f5 fd74 	bl	800016c <__adddf3>
 800a684:	4622      	mov	r2, r4
 800a686:	462b      	mov	r3, r5
 800a688:	f7f5 ff26 	bl	80004d8 <__aeabi_dmul>
 800a68c:	a33a      	add	r3, pc, #232	; (adr r3, 800a778 <__kernel_cos+0x148>)
 800a68e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a692:	f7f5 fd69 	bl	8000168 <__aeabi_dsub>
 800a696:	4622      	mov	r2, r4
 800a698:	462b      	mov	r3, r5
 800a69a:	f7f5 ff1d 	bl	80004d8 <__aeabi_dmul>
 800a69e:	a338      	add	r3, pc, #224	; (adr r3, 800a780 <__kernel_cos+0x150>)
 800a6a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a4:	f7f5 fd62 	bl	800016c <__adddf3>
 800a6a8:	4622      	mov	r2, r4
 800a6aa:	462b      	mov	r3, r5
 800a6ac:	f7f5 ff14 	bl	80004d8 <__aeabi_dmul>
 800a6b0:	a335      	add	r3, pc, #212	; (adr r3, 800a788 <__kernel_cos+0x158>)
 800a6b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6b6:	f7f5 fd57 	bl	8000168 <__aeabi_dsub>
 800a6ba:	4622      	mov	r2, r4
 800a6bc:	462b      	mov	r3, r5
 800a6be:	f7f5 ff0b 	bl	80004d8 <__aeabi_dmul>
 800a6c2:	a333      	add	r3, pc, #204	; (adr r3, 800a790 <__kernel_cos+0x160>)
 800a6c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6c8:	f7f5 fd50 	bl	800016c <__adddf3>
 800a6cc:	4622      	mov	r2, r4
 800a6ce:	462b      	mov	r3, r5
 800a6d0:	f7f5 ff02 	bl	80004d8 <__aeabi_dmul>
 800a6d4:	4622      	mov	r2, r4
 800a6d6:	462b      	mov	r3, r5
 800a6d8:	f7f5 fefe 	bl	80004d8 <__aeabi_dmul>
 800a6dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a6e0:	4604      	mov	r4, r0
 800a6e2:	460d      	mov	r5, r1
 800a6e4:	4640      	mov	r0, r8
 800a6e6:	4639      	mov	r1, r7
 800a6e8:	f7f5 fef6 	bl	80004d8 <__aeabi_dmul>
 800a6ec:	460b      	mov	r3, r1
 800a6ee:	4602      	mov	r2, r0
 800a6f0:	4629      	mov	r1, r5
 800a6f2:	4620      	mov	r0, r4
 800a6f4:	f7f5 fd38 	bl	8000168 <__aeabi_dsub>
 800a6f8:	4b28      	ldr	r3, [pc, #160]	; (800a79c <__kernel_cos+0x16c>)
 800a6fa:	4680      	mov	r8, r0
 800a6fc:	429e      	cmp	r6, r3
 800a6fe:	4689      	mov	r9, r1
 800a700:	dc0e      	bgt.n	800a720 <__kernel_cos+0xf0>
 800a702:	4602      	mov	r2, r0
 800a704:	460b      	mov	r3, r1
 800a706:	4650      	mov	r0, sl
 800a708:	4659      	mov	r1, fp
 800a70a:	f7f5 fd2d 	bl	8000168 <__aeabi_dsub>
 800a70e:	4602      	mov	r2, r0
 800a710:	2000      	movs	r0, #0
 800a712:	460b      	mov	r3, r1
 800a714:	4922      	ldr	r1, [pc, #136]	; (800a7a0 <__kernel_cos+0x170>)
 800a716:	f7f5 fd27 	bl	8000168 <__aeabi_dsub>
 800a71a:	b003      	add	sp, #12
 800a71c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a720:	2400      	movs	r4, #0
 800a722:	4b20      	ldr	r3, [pc, #128]	; (800a7a4 <__kernel_cos+0x174>)
 800a724:	4622      	mov	r2, r4
 800a726:	429e      	cmp	r6, r3
 800a728:	bfcc      	ite	gt
 800a72a:	4d1f      	ldrgt	r5, [pc, #124]	; (800a7a8 <__kernel_cos+0x178>)
 800a72c:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800a730:	462b      	mov	r3, r5
 800a732:	2000      	movs	r0, #0
 800a734:	491a      	ldr	r1, [pc, #104]	; (800a7a0 <__kernel_cos+0x170>)
 800a736:	f7f5 fd17 	bl	8000168 <__aeabi_dsub>
 800a73a:	4622      	mov	r2, r4
 800a73c:	4606      	mov	r6, r0
 800a73e:	460f      	mov	r7, r1
 800a740:	462b      	mov	r3, r5
 800a742:	4650      	mov	r0, sl
 800a744:	4659      	mov	r1, fp
 800a746:	f7f5 fd0f 	bl	8000168 <__aeabi_dsub>
 800a74a:	4642      	mov	r2, r8
 800a74c:	464b      	mov	r3, r9
 800a74e:	f7f5 fd0b 	bl	8000168 <__aeabi_dsub>
 800a752:	4602      	mov	r2, r0
 800a754:	460b      	mov	r3, r1
 800a756:	4630      	mov	r0, r6
 800a758:	4639      	mov	r1, r7
 800a75a:	e7dc      	b.n	800a716 <__kernel_cos+0xe6>
 800a75c:	2000      	movs	r0, #0
 800a75e:	4910      	ldr	r1, [pc, #64]	; (800a7a0 <__kernel_cos+0x170>)
 800a760:	e7db      	b.n	800a71a <__kernel_cos+0xea>
 800a762:	bf00      	nop
 800a764:	f3af 8000 	nop.w
 800a768:	be8838d4 	.word	0xbe8838d4
 800a76c:	bda8fae9 	.word	0xbda8fae9
 800a770:	bdb4b1c4 	.word	0xbdb4b1c4
 800a774:	3e21ee9e 	.word	0x3e21ee9e
 800a778:	809c52ad 	.word	0x809c52ad
 800a77c:	3e927e4f 	.word	0x3e927e4f
 800a780:	19cb1590 	.word	0x19cb1590
 800a784:	3efa01a0 	.word	0x3efa01a0
 800a788:	16c15177 	.word	0x16c15177
 800a78c:	3f56c16c 	.word	0x3f56c16c
 800a790:	5555554c 	.word	0x5555554c
 800a794:	3fa55555 	.word	0x3fa55555
 800a798:	3fe00000 	.word	0x3fe00000
 800a79c:	3fd33332 	.word	0x3fd33332
 800a7a0:	3ff00000 	.word	0x3ff00000
 800a7a4:	3fe90000 	.word	0x3fe90000
 800a7a8:	3fd20000 	.word	0x3fd20000

0800a7ac <__kernel_rem_pio2>:
 800a7ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7b0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800a7b4:	9307      	str	r3, [sp, #28]
 800a7b6:	9104      	str	r1, [sp, #16]
 800a7b8:	4bbf      	ldr	r3, [pc, #764]	; (800aab8 <__kernel_rem_pio2+0x30c>)
 800a7ba:	99a2      	ldr	r1, [sp, #648]	; 0x288
 800a7bc:	1ed4      	subs	r4, r2, #3
 800a7be:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a7c2:	2500      	movs	r5, #0
 800a7c4:	9302      	str	r3, [sp, #8]
 800a7c6:	9b07      	ldr	r3, [sp, #28]
 800a7c8:	9008      	str	r0, [sp, #32]
 800a7ca:	3b01      	subs	r3, #1
 800a7cc:	9306      	str	r3, [sp, #24]
 800a7ce:	2318      	movs	r3, #24
 800a7d0:	fb94 f4f3 	sdiv	r4, r4, r3
 800a7d4:	f06f 0317 	mvn.w	r3, #23
 800a7d8:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800a7dc:	fb04 3303 	mla	r3, r4, r3, r3
 800a7e0:	eb03 0a02 	add.w	sl, r3, r2
 800a7e4:	9a06      	ldr	r2, [sp, #24]
 800a7e6:	9b02      	ldr	r3, [sp, #8]
 800a7e8:	1aa7      	subs	r7, r4, r2
 800a7ea:	eb03 0802 	add.w	r8, r3, r2
 800a7ee:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	ae1e      	add	r6, sp, #120	; 0x78
 800a7fa:	4545      	cmp	r5, r8
 800a7fc:	dd14      	ble.n	800a828 <__kernel_rem_pio2+0x7c>
 800a7fe:	2600      	movs	r6, #0
 800a800:	f50d 7bdc 	add.w	fp, sp, #440	; 0x1b8
 800a804:	9b02      	ldr	r3, [sp, #8]
 800a806:	429e      	cmp	r6, r3
 800a808:	dc39      	bgt.n	800a87e <__kernel_rem_pio2+0xd2>
 800a80a:	9b08      	ldr	r3, [sp, #32]
 800a80c:	f04f 0800 	mov.w	r8, #0
 800a810:	3b08      	subs	r3, #8
 800a812:	9300      	str	r3, [sp, #0]
 800a814:	9b07      	ldr	r3, [sp, #28]
 800a816:	f04f 0900 	mov.w	r9, #0
 800a81a:	199d      	adds	r5, r3, r6
 800a81c:	ab20      	add	r3, sp, #128	; 0x80
 800a81e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a822:	9305      	str	r3, [sp, #20]
 800a824:	2700      	movs	r7, #0
 800a826:	e023      	b.n	800a870 <__kernel_rem_pio2+0xc4>
 800a828:	42ef      	cmn	r7, r5
 800a82a:	d40b      	bmi.n	800a844 <__kernel_rem_pio2+0x98>
 800a82c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800a830:	e9cd 2300 	strd	r2, r3, [sp]
 800a834:	f7f5 fde6 	bl	8000404 <__aeabi_i2d>
 800a838:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a83c:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 800a840:	3501      	adds	r5, #1
 800a842:	e7da      	b.n	800a7fa <__kernel_rem_pio2+0x4e>
 800a844:	4610      	mov	r0, r2
 800a846:	4619      	mov	r1, r3
 800a848:	e7f8      	b.n	800a83c <__kernel_rem_pio2+0x90>
 800a84a:	9905      	ldr	r1, [sp, #20]
 800a84c:	9d00      	ldr	r5, [sp, #0]
 800a84e:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800a852:	9105      	str	r1, [sp, #20]
 800a854:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 800a858:	9500      	str	r5, [sp, #0]
 800a85a:	f7f5 fe3d 	bl	80004d8 <__aeabi_dmul>
 800a85e:	4602      	mov	r2, r0
 800a860:	460b      	mov	r3, r1
 800a862:	4640      	mov	r0, r8
 800a864:	4649      	mov	r1, r9
 800a866:	f7f5 fc81 	bl	800016c <__adddf3>
 800a86a:	4680      	mov	r8, r0
 800a86c:	4689      	mov	r9, r1
 800a86e:	3701      	adds	r7, #1
 800a870:	9b06      	ldr	r3, [sp, #24]
 800a872:	429f      	cmp	r7, r3
 800a874:	dde9      	ble.n	800a84a <__kernel_rem_pio2+0x9e>
 800a876:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 800a87a:	3601      	adds	r6, #1
 800a87c:	e7c2      	b.n	800a804 <__kernel_rem_pio2+0x58>
 800a87e:	9b02      	ldr	r3, [sp, #8]
 800a880:	aa0c      	add	r2, sp, #48	; 0x30
 800a882:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a886:	930b      	str	r3, [sp, #44]	; 0x2c
 800a888:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800a88a:	9f02      	ldr	r7, [sp, #8]
 800a88c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a890:	930a      	str	r3, [sp, #40]	; 0x28
 800a892:	2600      	movs	r6, #0
 800a894:	ab98      	add	r3, sp, #608	; 0x260
 800a896:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 800a89a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a89e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a8a2:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800a8a6:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800a8aa:	ab98      	add	r3, sp, #608	; 0x260
 800a8ac:	445b      	add	r3, fp
 800a8ae:	f1a3 0498 	sub.w	r4, r3, #152	; 0x98
 800a8b2:	1bbb      	subs	r3, r7, r6
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	dc71      	bgt.n	800a99c <__kernel_rem_pio2+0x1f0>
 800a8b8:	4652      	mov	r2, sl
 800a8ba:	4640      	mov	r0, r8
 800a8bc:	4649      	mov	r1, r9
 800a8be:	f000 fc97 	bl	800b1f0 <scalbn>
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a8c8:	4604      	mov	r4, r0
 800a8ca:	460d      	mov	r5, r1
 800a8cc:	f7f5 fe04 	bl	80004d8 <__aeabi_dmul>
 800a8d0:	f000 fb76 	bl	800afc0 <floor>
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	4b79      	ldr	r3, [pc, #484]	; (800aabc <__kernel_rem_pio2+0x310>)
 800a8d8:	f7f5 fdfe 	bl	80004d8 <__aeabi_dmul>
 800a8dc:	4602      	mov	r2, r0
 800a8de:	460b      	mov	r3, r1
 800a8e0:	4620      	mov	r0, r4
 800a8e2:	4629      	mov	r1, r5
 800a8e4:	f7f5 fc40 	bl	8000168 <__aeabi_dsub>
 800a8e8:	460d      	mov	r5, r1
 800a8ea:	4604      	mov	r4, r0
 800a8ec:	f7f6 f8a4 	bl	8000a38 <__aeabi_d2iz>
 800a8f0:	9005      	str	r0, [sp, #20]
 800a8f2:	f7f5 fd87 	bl	8000404 <__aeabi_i2d>
 800a8f6:	4602      	mov	r2, r0
 800a8f8:	460b      	mov	r3, r1
 800a8fa:	4620      	mov	r0, r4
 800a8fc:	4629      	mov	r1, r5
 800a8fe:	f7f5 fc33 	bl	8000168 <__aeabi_dsub>
 800a902:	f1ba 0f00 	cmp.w	sl, #0
 800a906:	4680      	mov	r8, r0
 800a908:	4689      	mov	r9, r1
 800a90a:	dd6c      	ble.n	800a9e6 <__kernel_rem_pio2+0x23a>
 800a90c:	1e7a      	subs	r2, r7, #1
 800a90e:	ab0c      	add	r3, sp, #48	; 0x30
 800a910:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a914:	f1ca 0118 	rsb	r1, sl, #24
 800a918:	9c05      	ldr	r4, [sp, #20]
 800a91a:	fa40 f301 	asr.w	r3, r0, r1
 800a91e:	441c      	add	r4, r3
 800a920:	408b      	lsls	r3, r1
 800a922:	1ac0      	subs	r0, r0, r3
 800a924:	ab0c      	add	r3, sp, #48	; 0x30
 800a926:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800a92a:	f1ca 0317 	rsb	r3, sl, #23
 800a92e:	9405      	str	r4, [sp, #20]
 800a930:	fa40 f303 	asr.w	r3, r0, r3
 800a934:	9300      	str	r3, [sp, #0]
 800a936:	9b00      	ldr	r3, [sp, #0]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	dd62      	ble.n	800aa02 <__kernel_rem_pio2+0x256>
 800a93c:	2200      	movs	r2, #0
 800a93e:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800a942:	4614      	mov	r4, r2
 800a944:	9b05      	ldr	r3, [sp, #20]
 800a946:	3301      	adds	r3, #1
 800a948:	9305      	str	r3, [sp, #20]
 800a94a:	4297      	cmp	r7, r2
 800a94c:	f300 809f 	bgt.w	800aa8e <__kernel_rem_pio2+0x2e2>
 800a950:	f1ba 0f00 	cmp.w	sl, #0
 800a954:	dd07      	ble.n	800a966 <__kernel_rem_pio2+0x1ba>
 800a956:	f1ba 0f01 	cmp.w	sl, #1
 800a95a:	f000 80bb 	beq.w	800aad4 <__kernel_rem_pio2+0x328>
 800a95e:	f1ba 0f02 	cmp.w	sl, #2
 800a962:	f000 80c1 	beq.w	800aae8 <__kernel_rem_pio2+0x33c>
 800a966:	9b00      	ldr	r3, [sp, #0]
 800a968:	2b02      	cmp	r3, #2
 800a96a:	d14a      	bne.n	800aa02 <__kernel_rem_pio2+0x256>
 800a96c:	4642      	mov	r2, r8
 800a96e:	464b      	mov	r3, r9
 800a970:	2000      	movs	r0, #0
 800a972:	4953      	ldr	r1, [pc, #332]	; (800aac0 <__kernel_rem_pio2+0x314>)
 800a974:	f7f5 fbf8 	bl	8000168 <__aeabi_dsub>
 800a978:	4680      	mov	r8, r0
 800a97a:	4689      	mov	r9, r1
 800a97c:	2c00      	cmp	r4, #0
 800a97e:	d040      	beq.n	800aa02 <__kernel_rem_pio2+0x256>
 800a980:	4652      	mov	r2, sl
 800a982:	2000      	movs	r0, #0
 800a984:	494e      	ldr	r1, [pc, #312]	; (800aac0 <__kernel_rem_pio2+0x314>)
 800a986:	f000 fc33 	bl	800b1f0 <scalbn>
 800a98a:	4602      	mov	r2, r0
 800a98c:	460b      	mov	r3, r1
 800a98e:	4640      	mov	r0, r8
 800a990:	4649      	mov	r1, r9
 800a992:	f7f5 fbe9 	bl	8000168 <__aeabi_dsub>
 800a996:	4680      	mov	r8, r0
 800a998:	4689      	mov	r9, r1
 800a99a:	e032      	b.n	800aa02 <__kernel_rem_pio2+0x256>
 800a99c:	2200      	movs	r2, #0
 800a99e:	4b49      	ldr	r3, [pc, #292]	; (800aac4 <__kernel_rem_pio2+0x318>)
 800a9a0:	4640      	mov	r0, r8
 800a9a2:	4649      	mov	r1, r9
 800a9a4:	f7f5 fd98 	bl	80004d8 <__aeabi_dmul>
 800a9a8:	f7f6 f846 	bl	8000a38 <__aeabi_d2iz>
 800a9ac:	f7f5 fd2a 	bl	8000404 <__aeabi_i2d>
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	4b45      	ldr	r3, [pc, #276]	; (800aac8 <__kernel_rem_pio2+0x31c>)
 800a9b4:	e9cd 0100 	strd	r0, r1, [sp]
 800a9b8:	f7f5 fd8e 	bl	80004d8 <__aeabi_dmul>
 800a9bc:	4602      	mov	r2, r0
 800a9be:	460b      	mov	r3, r1
 800a9c0:	4640      	mov	r0, r8
 800a9c2:	4649      	mov	r1, r9
 800a9c4:	f7f5 fbd0 	bl	8000168 <__aeabi_dsub>
 800a9c8:	f7f6 f836 	bl	8000a38 <__aeabi_d2iz>
 800a9cc:	ab0c      	add	r3, sp, #48	; 0x30
 800a9ce:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800a9d2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a9d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a9da:	f7f5 fbc7 	bl	800016c <__adddf3>
 800a9de:	3601      	adds	r6, #1
 800a9e0:	4680      	mov	r8, r0
 800a9e2:	4689      	mov	r9, r1
 800a9e4:	e765      	b.n	800a8b2 <__kernel_rem_pio2+0x106>
 800a9e6:	d105      	bne.n	800a9f4 <__kernel_rem_pio2+0x248>
 800a9e8:	1e7b      	subs	r3, r7, #1
 800a9ea:	aa0c      	add	r2, sp, #48	; 0x30
 800a9ec:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a9f0:	15c3      	asrs	r3, r0, #23
 800a9f2:	e79f      	b.n	800a934 <__kernel_rem_pio2+0x188>
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	4b35      	ldr	r3, [pc, #212]	; (800aacc <__kernel_rem_pio2+0x320>)
 800a9f8:	f7f5 fff4 	bl	80009e4 <__aeabi_dcmpge>
 800a9fc:	2800      	cmp	r0, #0
 800a9fe:	d143      	bne.n	800aa88 <__kernel_rem_pio2+0x2dc>
 800aa00:	9000      	str	r0, [sp, #0]
 800aa02:	2200      	movs	r2, #0
 800aa04:	2300      	movs	r3, #0
 800aa06:	4640      	mov	r0, r8
 800aa08:	4649      	mov	r1, r9
 800aa0a:	f7f5 ffcd 	bl	80009a8 <__aeabi_dcmpeq>
 800aa0e:	2800      	cmp	r0, #0
 800aa10:	f000 80c3 	beq.w	800ab9a <__kernel_rem_pio2+0x3ee>
 800aa14:	1e7c      	subs	r4, r7, #1
 800aa16:	4623      	mov	r3, r4
 800aa18:	2200      	movs	r2, #0
 800aa1a:	9902      	ldr	r1, [sp, #8]
 800aa1c:	428b      	cmp	r3, r1
 800aa1e:	da6a      	bge.n	800aaf6 <__kernel_rem_pio2+0x34a>
 800aa20:	2a00      	cmp	r2, #0
 800aa22:	f000 8084 	beq.w	800ab2e <__kernel_rem_pio2+0x382>
 800aa26:	ab0c      	add	r3, sp, #48	; 0x30
 800aa28:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800aa2c:	f1aa 0a18 	sub.w	sl, sl, #24
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	f000 80b0 	beq.w	800ab96 <__kernel_rem_pio2+0x3ea>
 800aa36:	4652      	mov	r2, sl
 800aa38:	2000      	movs	r0, #0
 800aa3a:	4921      	ldr	r1, [pc, #132]	; (800aac0 <__kernel_rem_pio2+0x314>)
 800aa3c:	f000 fbd8 	bl	800b1f0 <scalbn>
 800aa40:	4625      	mov	r5, r4
 800aa42:	4606      	mov	r6, r0
 800aa44:	460f      	mov	r7, r1
 800aa46:	f04f 0a00 	mov.w	sl, #0
 800aa4a:	00e3      	lsls	r3, r4, #3
 800aa4c:	aa98      	add	r2, sp, #608	; 0x260
 800aa4e:	eb02 0803 	add.w	r8, r2, r3
 800aa52:	f8df b070 	ldr.w	fp, [pc, #112]	; 800aac4 <__kernel_rem_pio2+0x318>
 800aa56:	9306      	str	r3, [sp, #24]
 800aa58:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 800aa5c:	2d00      	cmp	r5, #0
 800aa5e:	f280 80d2 	bge.w	800ac06 <__kernel_rem_pio2+0x45a>
 800aa62:	2500      	movs	r5, #0
 800aa64:	9a06      	ldr	r2, [sp, #24]
 800aa66:	ab98      	add	r3, sp, #608	; 0x260
 800aa68:	189e      	adds	r6, r3, r2
 800aa6a:	3ea8      	subs	r6, #168	; 0xa8
 800aa6c:	1b63      	subs	r3, r4, r5
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	f2c0 80f9 	blt.w	800ac66 <__kernel_rem_pio2+0x4ba>
 800aa74:	f8df 9058 	ldr.w	r9, [pc, #88]	; 800aad0 <__kernel_rem_pio2+0x324>
 800aa78:	eba6 08c5 	sub.w	r8, r6, r5, lsl #3
 800aa7c:	f04f 0a00 	mov.w	sl, #0
 800aa80:	f04f 0b00 	mov.w	fp, #0
 800aa84:	2700      	movs	r7, #0
 800aa86:	e0e2      	b.n	800ac4e <__kernel_rem_pio2+0x4a2>
 800aa88:	2302      	movs	r3, #2
 800aa8a:	9300      	str	r3, [sp, #0]
 800aa8c:	e756      	b.n	800a93c <__kernel_rem_pio2+0x190>
 800aa8e:	ab0c      	add	r3, sp, #48	; 0x30
 800aa90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa94:	b94c      	cbnz	r4, 800aaaa <__kernel_rem_pio2+0x2fe>
 800aa96:	b12b      	cbz	r3, 800aaa4 <__kernel_rem_pio2+0x2f8>
 800aa98:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800aa9c:	a80c      	add	r0, sp, #48	; 0x30
 800aa9e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800aaa2:	2301      	movs	r3, #1
 800aaa4:	3201      	adds	r2, #1
 800aaa6:	461c      	mov	r4, r3
 800aaa8:	e74f      	b.n	800a94a <__kernel_rem_pio2+0x19e>
 800aaaa:	1acb      	subs	r3, r1, r3
 800aaac:	a80c      	add	r0, sp, #48	; 0x30
 800aaae:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800aab2:	4623      	mov	r3, r4
 800aab4:	e7f6      	b.n	800aaa4 <__kernel_rem_pio2+0x2f8>
 800aab6:	bf00      	nop
 800aab8:	0800cb38 	.word	0x0800cb38
 800aabc:	40200000 	.word	0x40200000
 800aac0:	3ff00000 	.word	0x3ff00000
 800aac4:	3e700000 	.word	0x3e700000
 800aac8:	41700000 	.word	0x41700000
 800aacc:	3fe00000 	.word	0x3fe00000
 800aad0:	0800caf0 	.word	0x0800caf0
 800aad4:	1e7a      	subs	r2, r7, #1
 800aad6:	ab0c      	add	r3, sp, #48	; 0x30
 800aad8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aadc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800aae0:	a90c      	add	r1, sp, #48	; 0x30
 800aae2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800aae6:	e73e      	b.n	800a966 <__kernel_rem_pio2+0x1ba>
 800aae8:	1e7a      	subs	r2, r7, #1
 800aaea:	ab0c      	add	r3, sp, #48	; 0x30
 800aaec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aaf0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800aaf4:	e7f4      	b.n	800aae0 <__kernel_rem_pio2+0x334>
 800aaf6:	a90c      	add	r1, sp, #48	; 0x30
 800aaf8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800aafc:	3b01      	subs	r3, #1
 800aafe:	430a      	orrs	r2, r1
 800ab00:	e78b      	b.n	800aa1a <__kernel_rem_pio2+0x26e>
 800ab02:	3401      	adds	r4, #1
 800ab04:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ab08:	2a00      	cmp	r2, #0
 800ab0a:	d0fa      	beq.n	800ab02 <__kernel_rem_pio2+0x356>
 800ab0c:	ab98      	add	r3, sp, #608	; 0x260
 800ab0e:	449b      	add	fp, r3
 800ab10:	9b07      	ldr	r3, [sp, #28]
 800ab12:	1c7e      	adds	r6, r7, #1
 800ab14:	19dd      	adds	r5, r3, r7
 800ab16:	ab98      	add	r3, sp, #608	; 0x260
 800ab18:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800ab1c:	f1ab 0b98 	sub.w	fp, fp, #152	; 0x98
 800ab20:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 800ab24:	443c      	add	r4, r7
 800ab26:	42b4      	cmp	r4, r6
 800ab28:	da04      	bge.n	800ab34 <__kernel_rem_pio2+0x388>
 800ab2a:	4627      	mov	r7, r4
 800ab2c:	e6b1      	b.n	800a892 <__kernel_rem_pio2+0xe6>
 800ab2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab30:	2401      	movs	r4, #1
 800ab32:	e7e7      	b.n	800ab04 <__kernel_rem_pio2+0x358>
 800ab34:	f105 0308 	add.w	r3, r5, #8
 800ab38:	9309      	str	r3, [sp, #36]	; 0x24
 800ab3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab3c:	2700      	movs	r7, #0
 800ab3e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ab42:	f7f5 fc5f 	bl	8000404 <__aeabi_i2d>
 800ab46:	f04f 0800 	mov.w	r8, #0
 800ab4a:	f04f 0900 	mov.w	r9, #0
 800ab4e:	9b08      	ldr	r3, [sp, #32]
 800ab50:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800ab54:	3b08      	subs	r3, #8
 800ab56:	9300      	str	r3, [sp, #0]
 800ab58:	f105 0310 	add.w	r3, r5, #16
 800ab5c:	9305      	str	r3, [sp, #20]
 800ab5e:	9b06      	ldr	r3, [sp, #24]
 800ab60:	429f      	cmp	r7, r3
 800ab62:	dd04      	ble.n	800ab6e <__kernel_rem_pio2+0x3c2>
 800ab64:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 800ab68:	3601      	adds	r6, #1
 800ab6a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ab6c:	e7db      	b.n	800ab26 <__kernel_rem_pio2+0x37a>
 800ab6e:	9905      	ldr	r1, [sp, #20]
 800ab70:	9d00      	ldr	r5, [sp, #0]
 800ab72:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800ab76:	9105      	str	r1, [sp, #20]
 800ab78:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 800ab7c:	9500      	str	r5, [sp, #0]
 800ab7e:	f7f5 fcab 	bl	80004d8 <__aeabi_dmul>
 800ab82:	4602      	mov	r2, r0
 800ab84:	460b      	mov	r3, r1
 800ab86:	4640      	mov	r0, r8
 800ab88:	4649      	mov	r1, r9
 800ab8a:	f7f5 faef 	bl	800016c <__adddf3>
 800ab8e:	3701      	adds	r7, #1
 800ab90:	4680      	mov	r8, r0
 800ab92:	4689      	mov	r9, r1
 800ab94:	e7e3      	b.n	800ab5e <__kernel_rem_pio2+0x3b2>
 800ab96:	3c01      	subs	r4, #1
 800ab98:	e745      	b.n	800aa26 <__kernel_rem_pio2+0x27a>
 800ab9a:	f1ca 0200 	rsb	r2, sl, #0
 800ab9e:	4640      	mov	r0, r8
 800aba0:	4649      	mov	r1, r9
 800aba2:	f000 fb25 	bl	800b1f0 <scalbn>
 800aba6:	2200      	movs	r2, #0
 800aba8:	4ba3      	ldr	r3, [pc, #652]	; (800ae38 <__kernel_rem_pio2+0x68c>)
 800abaa:	4604      	mov	r4, r0
 800abac:	460d      	mov	r5, r1
 800abae:	f7f5 ff19 	bl	80009e4 <__aeabi_dcmpge>
 800abb2:	b1f8      	cbz	r0, 800abf4 <__kernel_rem_pio2+0x448>
 800abb4:	2200      	movs	r2, #0
 800abb6:	4ba1      	ldr	r3, [pc, #644]	; (800ae3c <__kernel_rem_pio2+0x690>)
 800abb8:	4620      	mov	r0, r4
 800abba:	4629      	mov	r1, r5
 800abbc:	f7f5 fc8c 	bl	80004d8 <__aeabi_dmul>
 800abc0:	f7f5 ff3a 	bl	8000a38 <__aeabi_d2iz>
 800abc4:	4606      	mov	r6, r0
 800abc6:	f7f5 fc1d 	bl	8000404 <__aeabi_i2d>
 800abca:	2200      	movs	r2, #0
 800abcc:	4b9a      	ldr	r3, [pc, #616]	; (800ae38 <__kernel_rem_pio2+0x68c>)
 800abce:	f7f5 fc83 	bl	80004d8 <__aeabi_dmul>
 800abd2:	460b      	mov	r3, r1
 800abd4:	4602      	mov	r2, r0
 800abd6:	4629      	mov	r1, r5
 800abd8:	4620      	mov	r0, r4
 800abda:	f7f5 fac5 	bl	8000168 <__aeabi_dsub>
 800abde:	f7f5 ff2b 	bl	8000a38 <__aeabi_d2iz>
 800abe2:	1c7c      	adds	r4, r7, #1
 800abe4:	ab0c      	add	r3, sp, #48	; 0x30
 800abe6:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800abea:	f10a 0a18 	add.w	sl, sl, #24
 800abee:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 800abf2:	e720      	b.n	800aa36 <__kernel_rem_pio2+0x28a>
 800abf4:	4620      	mov	r0, r4
 800abf6:	4629      	mov	r1, r5
 800abf8:	f7f5 ff1e 	bl	8000a38 <__aeabi_d2iz>
 800abfc:	ab0c      	add	r3, sp, #48	; 0x30
 800abfe:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800ac02:	463c      	mov	r4, r7
 800ac04:	e717      	b.n	800aa36 <__kernel_rem_pio2+0x28a>
 800ac06:	ab0c      	add	r3, sp, #48	; 0x30
 800ac08:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ac0c:	f7f5 fbfa 	bl	8000404 <__aeabi_i2d>
 800ac10:	4632      	mov	r2, r6
 800ac12:	463b      	mov	r3, r7
 800ac14:	f7f5 fc60 	bl	80004d8 <__aeabi_dmul>
 800ac18:	4652      	mov	r2, sl
 800ac1a:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800ac1e:	465b      	mov	r3, fp
 800ac20:	4630      	mov	r0, r6
 800ac22:	4639      	mov	r1, r7
 800ac24:	f7f5 fc58 	bl	80004d8 <__aeabi_dmul>
 800ac28:	3d01      	subs	r5, #1
 800ac2a:	4606      	mov	r6, r0
 800ac2c:	460f      	mov	r7, r1
 800ac2e:	e715      	b.n	800aa5c <__kernel_rem_pio2+0x2b0>
 800ac30:	e9f8 2302 	ldrd	r2, r3, [r8, #8]!
 800ac34:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 800ac38:	f7f5 fc4e 	bl	80004d8 <__aeabi_dmul>
 800ac3c:	4602      	mov	r2, r0
 800ac3e:	460b      	mov	r3, r1
 800ac40:	4650      	mov	r0, sl
 800ac42:	4659      	mov	r1, fp
 800ac44:	f7f5 fa92 	bl	800016c <__adddf3>
 800ac48:	4682      	mov	sl, r0
 800ac4a:	468b      	mov	fp, r1
 800ac4c:	3701      	adds	r7, #1
 800ac4e:	9b02      	ldr	r3, [sp, #8]
 800ac50:	429f      	cmp	r7, r3
 800ac52:	dc01      	bgt.n	800ac58 <__kernel_rem_pio2+0x4ac>
 800ac54:	42bd      	cmp	r5, r7
 800ac56:	daeb      	bge.n	800ac30 <__kernel_rem_pio2+0x484>
 800ac58:	ab48      	add	r3, sp, #288	; 0x120
 800ac5a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800ac5e:	e9c3 ab00 	strd	sl, fp, [r3]
 800ac62:	3501      	adds	r5, #1
 800ac64:	e702      	b.n	800aa6c <__kernel_rem_pio2+0x2c0>
 800ac66:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800ac68:	2b03      	cmp	r3, #3
 800ac6a:	d86c      	bhi.n	800ad46 <__kernel_rem_pio2+0x59a>
 800ac6c:	e8df f003 	tbb	[pc, r3]
 800ac70:	022f2f59 	.word	0x022f2f59
 800ac74:	9a06      	ldr	r2, [sp, #24]
 800ac76:	ab48      	add	r3, sp, #288	; 0x120
 800ac78:	189d      	adds	r5, r3, r2
 800ac7a:	46aa      	mov	sl, r5
 800ac7c:	46a3      	mov	fp, r4
 800ac7e:	f1bb 0f00 	cmp.w	fp, #0
 800ac82:	f300 8087 	bgt.w	800ad94 <__kernel_rem_pio2+0x5e8>
 800ac86:	46a2      	mov	sl, r4
 800ac88:	f1ba 0f01 	cmp.w	sl, #1
 800ac8c:	f300 809f 	bgt.w	800adce <__kernel_rem_pio2+0x622>
 800ac90:	2700      	movs	r7, #0
 800ac92:	463e      	mov	r6, r7
 800ac94:	9d06      	ldr	r5, [sp, #24]
 800ac96:	ab48      	add	r3, sp, #288	; 0x120
 800ac98:	3508      	adds	r5, #8
 800ac9a:	441d      	add	r5, r3
 800ac9c:	2c01      	cmp	r4, #1
 800ac9e:	f300 80b3 	bgt.w	800ae08 <__kernel_rem_pio2+0x65c>
 800aca2:	9b00      	ldr	r3, [sp, #0]
 800aca4:	9d48      	ldr	r5, [sp, #288]	; 0x120
 800aca6:	9849      	ldr	r0, [sp, #292]	; 0x124
 800aca8:	9c4a      	ldr	r4, [sp, #296]	; 0x128
 800acaa:	994b      	ldr	r1, [sp, #300]	; 0x12c
 800acac:	2b00      	cmp	r3, #0
 800acae:	f040 80b5 	bne.w	800ae1c <__kernel_rem_pio2+0x670>
 800acb2:	4603      	mov	r3, r0
 800acb4:	462a      	mov	r2, r5
 800acb6:	9804      	ldr	r0, [sp, #16]
 800acb8:	e9c0 2300 	strd	r2, r3, [r0]
 800acbc:	4622      	mov	r2, r4
 800acbe:	460b      	mov	r3, r1
 800acc0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800acc4:	463a      	mov	r2, r7
 800acc6:	4633      	mov	r3, r6
 800acc8:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800accc:	e03b      	b.n	800ad46 <__kernel_rem_pio2+0x59a>
 800acce:	f04f 0c00 	mov.w	ip, #0
 800acd2:	4626      	mov	r6, r4
 800acd4:	4667      	mov	r7, ip
 800acd6:	9d06      	ldr	r5, [sp, #24]
 800acd8:	ab48      	add	r3, sp, #288	; 0x120
 800acda:	3508      	adds	r5, #8
 800acdc:	441d      	add	r5, r3
 800acde:	2e00      	cmp	r6, #0
 800ace0:	da42      	bge.n	800ad68 <__kernel_rem_pio2+0x5bc>
 800ace2:	9b00      	ldr	r3, [sp, #0]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d049      	beq.n	800ad7c <__kernel_rem_pio2+0x5d0>
 800ace8:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 800acec:	4662      	mov	r2, ip
 800acee:	460b      	mov	r3, r1
 800acf0:	9904      	ldr	r1, [sp, #16]
 800acf2:	2601      	movs	r6, #1
 800acf4:	e9c1 2300 	strd	r2, r3, [r1]
 800acf8:	a948      	add	r1, sp, #288	; 0x120
 800acfa:	463b      	mov	r3, r7
 800acfc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ad00:	f7f5 fa32 	bl	8000168 <__aeabi_dsub>
 800ad04:	4684      	mov	ip, r0
 800ad06:	460f      	mov	r7, r1
 800ad08:	ad48      	add	r5, sp, #288	; 0x120
 800ad0a:	42b4      	cmp	r4, r6
 800ad0c:	da38      	bge.n	800ad80 <__kernel_rem_pio2+0x5d4>
 800ad0e:	9b00      	ldr	r3, [sp, #0]
 800ad10:	b10b      	cbz	r3, 800ad16 <__kernel_rem_pio2+0x56a>
 800ad12:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800ad16:	4662      	mov	r2, ip
 800ad18:	463b      	mov	r3, r7
 800ad1a:	9904      	ldr	r1, [sp, #16]
 800ad1c:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800ad20:	e011      	b.n	800ad46 <__kernel_rem_pio2+0x59a>
 800ad22:	2700      	movs	r7, #0
 800ad24:	463d      	mov	r5, r7
 800ad26:	9b06      	ldr	r3, [sp, #24]
 800ad28:	aa98      	add	r2, sp, #608	; 0x260
 800ad2a:	4413      	add	r3, r2
 800ad2c:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 800ad30:	2c00      	cmp	r4, #0
 800ad32:	da0f      	bge.n	800ad54 <__kernel_rem_pio2+0x5a8>
 800ad34:	9b00      	ldr	r3, [sp, #0]
 800ad36:	b10b      	cbz	r3, 800ad3c <__kernel_rem_pio2+0x590>
 800ad38:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 800ad3c:	463a      	mov	r2, r7
 800ad3e:	462b      	mov	r3, r5
 800ad40:	9904      	ldr	r1, [sp, #16]
 800ad42:	e9c1 2300 	strd	r2, r3, [r1]
 800ad46:	9b05      	ldr	r3, [sp, #20]
 800ad48:	f003 0007 	and.w	r0, r3, #7
 800ad4c:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800ad50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad54:	4638      	mov	r0, r7
 800ad56:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800ad5a:	4629      	mov	r1, r5
 800ad5c:	f7f5 fa06 	bl	800016c <__adddf3>
 800ad60:	3c01      	subs	r4, #1
 800ad62:	4607      	mov	r7, r0
 800ad64:	460d      	mov	r5, r1
 800ad66:	e7e3      	b.n	800ad30 <__kernel_rem_pio2+0x584>
 800ad68:	4660      	mov	r0, ip
 800ad6a:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800ad6e:	4639      	mov	r1, r7
 800ad70:	f7f5 f9fc 	bl	800016c <__adddf3>
 800ad74:	3e01      	subs	r6, #1
 800ad76:	4684      	mov	ip, r0
 800ad78:	460f      	mov	r7, r1
 800ad7a:	e7b0      	b.n	800acde <__kernel_rem_pio2+0x532>
 800ad7c:	4639      	mov	r1, r7
 800ad7e:	e7b5      	b.n	800acec <__kernel_rem_pio2+0x540>
 800ad80:	4660      	mov	r0, ip
 800ad82:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 800ad86:	4639      	mov	r1, r7
 800ad88:	f7f5 f9f0 	bl	800016c <__adddf3>
 800ad8c:	3601      	adds	r6, #1
 800ad8e:	4684      	mov	ip, r0
 800ad90:	460f      	mov	r7, r1
 800ad92:	e7ba      	b.n	800ad0a <__kernel_rem_pio2+0x55e>
 800ad94:	e97a 8902 	ldrd	r8, r9, [sl, #-8]!
 800ad98:	e9da 2302 	ldrd	r2, r3, [sl, #8]
 800ad9c:	4640      	mov	r0, r8
 800ad9e:	4649      	mov	r1, r9
 800ada0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ada4:	f7f5 f9e2 	bl	800016c <__adddf3>
 800ada8:	4602      	mov	r2, r0
 800adaa:	460b      	mov	r3, r1
 800adac:	4606      	mov	r6, r0
 800adae:	460f      	mov	r7, r1
 800adb0:	4640      	mov	r0, r8
 800adb2:	4649      	mov	r1, r9
 800adb4:	f7f5 f9d8 	bl	8000168 <__aeabi_dsub>
 800adb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800adbc:	f7f5 f9d6 	bl	800016c <__adddf3>
 800adc0:	f10b 3bff 	add.w	fp, fp, #4294967295
 800adc4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800adc8:	e9ca 6700 	strd	r6, r7, [sl]
 800adcc:	e757      	b.n	800ac7e <__kernel_rem_pio2+0x4d2>
 800adce:	e975 6702 	ldrd	r6, r7, [r5, #-8]!
 800add2:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 800add6:	4630      	mov	r0, r6
 800add8:	4639      	mov	r1, r7
 800adda:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800adde:	f7f5 f9c5 	bl	800016c <__adddf3>
 800ade2:	4602      	mov	r2, r0
 800ade4:	460b      	mov	r3, r1
 800ade6:	4680      	mov	r8, r0
 800ade8:	4689      	mov	r9, r1
 800adea:	4630      	mov	r0, r6
 800adec:	4639      	mov	r1, r7
 800adee:	f7f5 f9bb 	bl	8000168 <__aeabi_dsub>
 800adf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800adf6:	f7f5 f9b9 	bl	800016c <__adddf3>
 800adfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800adfe:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800ae02:	e9c5 8900 	strd	r8, r9, [r5]
 800ae06:	e73f      	b.n	800ac88 <__kernel_rem_pio2+0x4dc>
 800ae08:	4638      	mov	r0, r7
 800ae0a:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800ae0e:	4631      	mov	r1, r6
 800ae10:	f7f5 f9ac 	bl	800016c <__adddf3>
 800ae14:	3c01      	subs	r4, #1
 800ae16:	4607      	mov	r7, r0
 800ae18:	460e      	mov	r6, r1
 800ae1a:	e73f      	b.n	800ac9c <__kernel_rem_pio2+0x4f0>
 800ae1c:	9b04      	ldr	r3, [sp, #16]
 800ae1e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800ae22:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800ae26:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800ae2a:	601d      	str	r5, [r3, #0]
 800ae2c:	e9c3 0401 	strd	r0, r4, [r3, #4]
 800ae30:	e9c3 1703 	strd	r1, r7, [r3, #12]
 800ae34:	615e      	str	r6, [r3, #20]
 800ae36:	e786      	b.n	800ad46 <__kernel_rem_pio2+0x59a>
 800ae38:	41700000 	.word	0x41700000
 800ae3c:	3e700000 	.word	0x3e700000

0800ae40 <__kernel_sin>:
 800ae40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae44:	b086      	sub	sp, #24
 800ae46:	e9cd 2300 	strd	r2, r3, [sp]
 800ae4a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ae4e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800ae52:	4682      	mov	sl, r0
 800ae54:	460c      	mov	r4, r1
 800ae56:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800ae58:	da03      	bge.n	800ae62 <__kernel_sin+0x22>
 800ae5a:	f7f5 fded 	bl	8000a38 <__aeabi_d2iz>
 800ae5e:	2800      	cmp	r0, #0
 800ae60:	d050      	beq.n	800af04 <__kernel_sin+0xc4>
 800ae62:	4652      	mov	r2, sl
 800ae64:	4623      	mov	r3, r4
 800ae66:	4650      	mov	r0, sl
 800ae68:	4621      	mov	r1, r4
 800ae6a:	f7f5 fb35 	bl	80004d8 <__aeabi_dmul>
 800ae6e:	4606      	mov	r6, r0
 800ae70:	460f      	mov	r7, r1
 800ae72:	4602      	mov	r2, r0
 800ae74:	460b      	mov	r3, r1
 800ae76:	4650      	mov	r0, sl
 800ae78:	4621      	mov	r1, r4
 800ae7a:	f7f5 fb2d 	bl	80004d8 <__aeabi_dmul>
 800ae7e:	a33e      	add	r3, pc, #248	; (adr r3, 800af78 <__kernel_sin+0x138>)
 800ae80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae84:	4680      	mov	r8, r0
 800ae86:	4689      	mov	r9, r1
 800ae88:	4630      	mov	r0, r6
 800ae8a:	4639      	mov	r1, r7
 800ae8c:	f7f5 fb24 	bl	80004d8 <__aeabi_dmul>
 800ae90:	a33b      	add	r3, pc, #236	; (adr r3, 800af80 <__kernel_sin+0x140>)
 800ae92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae96:	f7f5 f967 	bl	8000168 <__aeabi_dsub>
 800ae9a:	4632      	mov	r2, r6
 800ae9c:	463b      	mov	r3, r7
 800ae9e:	f7f5 fb1b 	bl	80004d8 <__aeabi_dmul>
 800aea2:	a339      	add	r3, pc, #228	; (adr r3, 800af88 <__kernel_sin+0x148>)
 800aea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aea8:	f7f5 f960 	bl	800016c <__adddf3>
 800aeac:	4632      	mov	r2, r6
 800aeae:	463b      	mov	r3, r7
 800aeb0:	f7f5 fb12 	bl	80004d8 <__aeabi_dmul>
 800aeb4:	a336      	add	r3, pc, #216	; (adr r3, 800af90 <__kernel_sin+0x150>)
 800aeb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeba:	f7f5 f955 	bl	8000168 <__aeabi_dsub>
 800aebe:	4632      	mov	r2, r6
 800aec0:	463b      	mov	r3, r7
 800aec2:	f7f5 fb09 	bl	80004d8 <__aeabi_dmul>
 800aec6:	a334      	add	r3, pc, #208	; (adr r3, 800af98 <__kernel_sin+0x158>)
 800aec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aecc:	f7f5 f94e 	bl	800016c <__adddf3>
 800aed0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aed4:	b9dd      	cbnz	r5, 800af0e <__kernel_sin+0xce>
 800aed6:	4602      	mov	r2, r0
 800aed8:	460b      	mov	r3, r1
 800aeda:	4630      	mov	r0, r6
 800aedc:	4639      	mov	r1, r7
 800aede:	f7f5 fafb 	bl	80004d8 <__aeabi_dmul>
 800aee2:	a32f      	add	r3, pc, #188	; (adr r3, 800afa0 <__kernel_sin+0x160>)
 800aee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aee8:	f7f5 f93e 	bl	8000168 <__aeabi_dsub>
 800aeec:	4642      	mov	r2, r8
 800aeee:	464b      	mov	r3, r9
 800aef0:	f7f5 faf2 	bl	80004d8 <__aeabi_dmul>
 800aef4:	4602      	mov	r2, r0
 800aef6:	460b      	mov	r3, r1
 800aef8:	4650      	mov	r0, sl
 800aefa:	4621      	mov	r1, r4
 800aefc:	f7f5 f936 	bl	800016c <__adddf3>
 800af00:	4682      	mov	sl, r0
 800af02:	460c      	mov	r4, r1
 800af04:	4650      	mov	r0, sl
 800af06:	4621      	mov	r1, r4
 800af08:	b006      	add	sp, #24
 800af0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af0e:	2200      	movs	r2, #0
 800af10:	e9dd 0100 	ldrd	r0, r1, [sp]
 800af14:	4b24      	ldr	r3, [pc, #144]	; (800afa8 <__kernel_sin+0x168>)
 800af16:	f7f5 fadf 	bl	80004d8 <__aeabi_dmul>
 800af1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800af1e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af22:	4640      	mov	r0, r8
 800af24:	4649      	mov	r1, r9
 800af26:	f7f5 fad7 	bl	80004d8 <__aeabi_dmul>
 800af2a:	4602      	mov	r2, r0
 800af2c:	460b      	mov	r3, r1
 800af2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af32:	f7f5 f919 	bl	8000168 <__aeabi_dsub>
 800af36:	4632      	mov	r2, r6
 800af38:	463b      	mov	r3, r7
 800af3a:	f7f5 facd 	bl	80004d8 <__aeabi_dmul>
 800af3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af42:	f7f5 f911 	bl	8000168 <__aeabi_dsub>
 800af46:	a316      	add	r3, pc, #88	; (adr r3, 800afa0 <__kernel_sin+0x160>)
 800af48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af4c:	4606      	mov	r6, r0
 800af4e:	460f      	mov	r7, r1
 800af50:	4640      	mov	r0, r8
 800af52:	4649      	mov	r1, r9
 800af54:	f7f5 fac0 	bl	80004d8 <__aeabi_dmul>
 800af58:	4602      	mov	r2, r0
 800af5a:	460b      	mov	r3, r1
 800af5c:	4630      	mov	r0, r6
 800af5e:	4639      	mov	r1, r7
 800af60:	f7f5 f904 	bl	800016c <__adddf3>
 800af64:	4602      	mov	r2, r0
 800af66:	460b      	mov	r3, r1
 800af68:	4650      	mov	r0, sl
 800af6a:	4621      	mov	r1, r4
 800af6c:	f7f5 f8fc 	bl	8000168 <__aeabi_dsub>
 800af70:	e7c6      	b.n	800af00 <__kernel_sin+0xc0>
 800af72:	bf00      	nop
 800af74:	f3af 8000 	nop.w
 800af78:	5acfd57c 	.word	0x5acfd57c
 800af7c:	3de5d93a 	.word	0x3de5d93a
 800af80:	8a2b9ceb 	.word	0x8a2b9ceb
 800af84:	3e5ae5e6 	.word	0x3e5ae5e6
 800af88:	57b1fe7d 	.word	0x57b1fe7d
 800af8c:	3ec71de3 	.word	0x3ec71de3
 800af90:	19c161d5 	.word	0x19c161d5
 800af94:	3f2a01a0 	.word	0x3f2a01a0
 800af98:	1110f8a6 	.word	0x1110f8a6
 800af9c:	3f811111 	.word	0x3f811111
 800afa0:	55555549 	.word	0x55555549
 800afa4:	3fc55555 	.word	0x3fc55555
 800afa8:	3fe00000 	.word	0x3fe00000

0800afac <fabs>:
 800afac:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800afb0:	4619      	mov	r1, r3
 800afb2:	4770      	bx	lr

0800afb4 <finite>:
 800afb4:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800afb8:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 800afbc:	0fc0      	lsrs	r0, r0, #31
 800afbe:	4770      	bx	lr

0800afc0 <floor>:
 800afc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afc4:	f3c1 580a 	ubfx	r8, r1, #20, #11
 800afc8:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800afcc:	2e13      	cmp	r6, #19
 800afce:	4607      	mov	r7, r0
 800afd0:	460b      	mov	r3, r1
 800afd2:	460c      	mov	r4, r1
 800afd4:	4605      	mov	r5, r0
 800afd6:	dc35      	bgt.n	800b044 <floor+0x84>
 800afd8:	2e00      	cmp	r6, #0
 800afda:	da16      	bge.n	800b00a <floor+0x4a>
 800afdc:	a336      	add	r3, pc, #216	; (adr r3, 800b0b8 <floor+0xf8>)
 800afde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe2:	f7f5 f8c3 	bl	800016c <__adddf3>
 800afe6:	2200      	movs	r2, #0
 800afe8:	2300      	movs	r3, #0
 800afea:	f7f5 fd05 	bl	80009f8 <__aeabi_dcmpgt>
 800afee:	b148      	cbz	r0, 800b004 <floor+0x44>
 800aff0:	2c00      	cmp	r4, #0
 800aff2:	da5b      	bge.n	800b0ac <floor+0xec>
 800aff4:	2500      	movs	r5, #0
 800aff6:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800affa:	4a31      	ldr	r2, [pc, #196]	; (800b0c0 <floor+0x100>)
 800affc:	433b      	orrs	r3, r7
 800affe:	42ab      	cmp	r3, r5
 800b000:	bf18      	it	ne
 800b002:	4614      	movne	r4, r2
 800b004:	4623      	mov	r3, r4
 800b006:	462f      	mov	r7, r5
 800b008:	e026      	b.n	800b058 <floor+0x98>
 800b00a:	4a2e      	ldr	r2, [pc, #184]	; (800b0c4 <floor+0x104>)
 800b00c:	fa42 f806 	asr.w	r8, r2, r6
 800b010:	ea01 0208 	and.w	r2, r1, r8
 800b014:	4302      	orrs	r2, r0
 800b016:	d01f      	beq.n	800b058 <floor+0x98>
 800b018:	a327      	add	r3, pc, #156	; (adr r3, 800b0b8 <floor+0xf8>)
 800b01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b01e:	f7f5 f8a5 	bl	800016c <__adddf3>
 800b022:	2200      	movs	r2, #0
 800b024:	2300      	movs	r3, #0
 800b026:	f7f5 fce7 	bl	80009f8 <__aeabi_dcmpgt>
 800b02a:	2800      	cmp	r0, #0
 800b02c:	d0ea      	beq.n	800b004 <floor+0x44>
 800b02e:	2c00      	cmp	r4, #0
 800b030:	bfbe      	ittt	lt
 800b032:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800b036:	fa43 f606 	asrlt.w	r6, r3, r6
 800b03a:	19a4      	addlt	r4, r4, r6
 800b03c:	ea24 0408 	bic.w	r4, r4, r8
 800b040:	2500      	movs	r5, #0
 800b042:	e7df      	b.n	800b004 <floor+0x44>
 800b044:	2e33      	cmp	r6, #51	; 0x33
 800b046:	dd0b      	ble.n	800b060 <floor+0xa0>
 800b048:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800b04c:	d104      	bne.n	800b058 <floor+0x98>
 800b04e:	4602      	mov	r2, r0
 800b050:	f7f5 f88c 	bl	800016c <__adddf3>
 800b054:	4607      	mov	r7, r0
 800b056:	460b      	mov	r3, r1
 800b058:	4638      	mov	r0, r7
 800b05a:	4619      	mov	r1, r3
 800b05c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b060:	f04f 32ff 	mov.w	r2, #4294967295
 800b064:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800b068:	fa22 f808 	lsr.w	r8, r2, r8
 800b06c:	ea18 0f00 	tst.w	r8, r0
 800b070:	d0f2      	beq.n	800b058 <floor+0x98>
 800b072:	a311      	add	r3, pc, #68	; (adr r3, 800b0b8 <floor+0xf8>)
 800b074:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b078:	f7f5 f878 	bl	800016c <__adddf3>
 800b07c:	2200      	movs	r2, #0
 800b07e:	2300      	movs	r3, #0
 800b080:	f7f5 fcba 	bl	80009f8 <__aeabi_dcmpgt>
 800b084:	2800      	cmp	r0, #0
 800b086:	d0bd      	beq.n	800b004 <floor+0x44>
 800b088:	2c00      	cmp	r4, #0
 800b08a:	da02      	bge.n	800b092 <floor+0xd2>
 800b08c:	2e14      	cmp	r6, #20
 800b08e:	d103      	bne.n	800b098 <floor+0xd8>
 800b090:	3401      	adds	r4, #1
 800b092:	ea25 0508 	bic.w	r5, r5, r8
 800b096:	e7b5      	b.n	800b004 <floor+0x44>
 800b098:	2301      	movs	r3, #1
 800b09a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800b09e:	fa03 f606 	lsl.w	r6, r3, r6
 800b0a2:	4435      	add	r5, r6
 800b0a4:	42bd      	cmp	r5, r7
 800b0a6:	bf38      	it	cc
 800b0a8:	18e4      	addcc	r4, r4, r3
 800b0aa:	e7f2      	b.n	800b092 <floor+0xd2>
 800b0ac:	2500      	movs	r5, #0
 800b0ae:	462c      	mov	r4, r5
 800b0b0:	e7a8      	b.n	800b004 <floor+0x44>
 800b0b2:	bf00      	nop
 800b0b4:	f3af 8000 	nop.w
 800b0b8:	8800759c 	.word	0x8800759c
 800b0bc:	7e37e43c 	.word	0x7e37e43c
 800b0c0:	bff00000 	.word	0xbff00000
 800b0c4:	000fffff 	.word	0x000fffff

0800b0c8 <matherr>:
 800b0c8:	2000      	movs	r0, #0
 800b0ca:	4770      	bx	lr

0800b0cc <nan>:
 800b0cc:	2000      	movs	r0, #0
 800b0ce:	4901      	ldr	r1, [pc, #4]	; (800b0d4 <nan+0x8>)
 800b0d0:	4770      	bx	lr
 800b0d2:	bf00      	nop
 800b0d4:	7ff80000 	.word	0x7ff80000

0800b0d8 <rint>:
 800b0d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b0da:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b0de:	f2a2 3cff 	subw	ip, r2, #1023	; 0x3ff
 800b0e2:	f1bc 0f13 	cmp.w	ip, #19
 800b0e6:	4604      	mov	r4, r0
 800b0e8:	460d      	mov	r5, r1
 800b0ea:	460b      	mov	r3, r1
 800b0ec:	4606      	mov	r6, r0
 800b0ee:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 800b0f2:	dc5a      	bgt.n	800b1aa <rint+0xd2>
 800b0f4:	f1bc 0f00 	cmp.w	ip, #0
 800b0f8:	da2b      	bge.n	800b152 <rint+0x7a>
 800b0fa:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800b0fe:	4302      	orrs	r2, r0
 800b100:	d023      	beq.n	800b14a <rint+0x72>
 800b102:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800b106:	4302      	orrs	r2, r0
 800b108:	4256      	negs	r6, r2
 800b10a:	4316      	orrs	r6, r2
 800b10c:	0c4b      	lsrs	r3, r1, #17
 800b10e:	0b36      	lsrs	r6, r6, #12
 800b110:	4934      	ldr	r1, [pc, #208]	; (800b1e4 <rint+0x10c>)
 800b112:	045b      	lsls	r3, r3, #17
 800b114:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 800b118:	ea46 0503 	orr.w	r5, r6, r3
 800b11c:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 800b120:	4602      	mov	r2, r0
 800b122:	462b      	mov	r3, r5
 800b124:	e9d1 4500 	ldrd	r4, r5, [r1]
 800b128:	4620      	mov	r0, r4
 800b12a:	4629      	mov	r1, r5
 800b12c:	f7f5 f81e 	bl	800016c <__adddf3>
 800b130:	e9cd 0100 	strd	r0, r1, [sp]
 800b134:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b138:	462b      	mov	r3, r5
 800b13a:	4622      	mov	r2, r4
 800b13c:	f7f5 f814 	bl	8000168 <__aeabi_dsub>
 800b140:	4604      	mov	r4, r0
 800b142:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b146:	ea43 75c7 	orr.w	r5, r3, r7, lsl #31
 800b14a:	4620      	mov	r0, r4
 800b14c:	4629      	mov	r1, r5
 800b14e:	b003      	add	sp, #12
 800b150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b152:	4a25      	ldr	r2, [pc, #148]	; (800b1e8 <rint+0x110>)
 800b154:	fa42 f20c 	asr.w	r2, r2, ip
 800b158:	4011      	ands	r1, r2
 800b15a:	4301      	orrs	r1, r0
 800b15c:	d0f5      	beq.n	800b14a <rint+0x72>
 800b15e:	0852      	lsrs	r2, r2, #1
 800b160:	ea05 0102 	and.w	r1, r5, r2
 800b164:	ea50 0601 	orrs.w	r6, r0, r1
 800b168:	d00c      	beq.n	800b184 <rint+0xac>
 800b16a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b16e:	f1bc 0f13 	cmp.w	ip, #19
 800b172:	bf0c      	ite	eq
 800b174:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 800b178:	2600      	movne	r6, #0
 800b17a:	ea25 0202 	bic.w	r2, r5, r2
 800b17e:	fa43 f30c 	asr.w	r3, r3, ip
 800b182:	4313      	orrs	r3, r2
 800b184:	4917      	ldr	r1, [pc, #92]	; (800b1e4 <rint+0x10c>)
 800b186:	4632      	mov	r2, r6
 800b188:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 800b18c:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b190:	4620      	mov	r0, r4
 800b192:	4629      	mov	r1, r5
 800b194:	f7f4 ffea 	bl	800016c <__adddf3>
 800b198:	e9cd 0100 	strd	r0, r1, [sp]
 800b19c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b1a0:	4622      	mov	r2, r4
 800b1a2:	462b      	mov	r3, r5
 800b1a4:	f7f4 ffe0 	bl	8000168 <__aeabi_dsub>
 800b1a8:	e008      	b.n	800b1bc <rint+0xe4>
 800b1aa:	f1bc 0f33 	cmp.w	ip, #51	; 0x33
 800b1ae:	dd08      	ble.n	800b1c2 <rint+0xea>
 800b1b0:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 800b1b4:	d1c9      	bne.n	800b14a <rint+0x72>
 800b1b6:	4602      	mov	r2, r0
 800b1b8:	f7f4 ffd8 	bl	800016c <__adddf3>
 800b1bc:	4604      	mov	r4, r0
 800b1be:	460d      	mov	r5, r1
 800b1c0:	e7c3      	b.n	800b14a <rint+0x72>
 800b1c2:	f2a2 4113 	subw	r1, r2, #1043	; 0x413
 800b1c6:	f04f 32ff 	mov.w	r2, #4294967295
 800b1ca:	40ca      	lsrs	r2, r1
 800b1cc:	4210      	tst	r0, r2
 800b1ce:	d0bc      	beq.n	800b14a <rint+0x72>
 800b1d0:	0852      	lsrs	r2, r2, #1
 800b1d2:	4210      	tst	r0, r2
 800b1d4:	bf1f      	itttt	ne
 800b1d6:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 800b1da:	ea20 0202 	bicne.w	r2, r0, r2
 800b1de:	410e      	asrne	r6, r1
 800b1e0:	4316      	orrne	r6, r2
 800b1e2:	e7cf      	b.n	800b184 <rint+0xac>
 800b1e4:	0800cb48 	.word	0x0800cb48
 800b1e8:	000fffff 	.word	0x000fffff
 800b1ec:	00000000 	.word	0x00000000

0800b1f0 <scalbn>:
 800b1f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1f2:	4616      	mov	r6, r2
 800b1f4:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b1f8:	4604      	mov	r4, r0
 800b1fa:	460d      	mov	r5, r1
 800b1fc:	460b      	mov	r3, r1
 800b1fe:	b982      	cbnz	r2, 800b222 <scalbn+0x32>
 800b200:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b204:	4303      	orrs	r3, r0
 800b206:	d034      	beq.n	800b272 <scalbn+0x82>
 800b208:	4b2d      	ldr	r3, [pc, #180]	; (800b2c0 <scalbn+0xd0>)
 800b20a:	2200      	movs	r2, #0
 800b20c:	f7f5 f964 	bl	80004d8 <__aeabi_dmul>
 800b210:	4b2c      	ldr	r3, [pc, #176]	; (800b2c4 <scalbn+0xd4>)
 800b212:	4604      	mov	r4, r0
 800b214:	429e      	cmp	r6, r3
 800b216:	460d      	mov	r5, r1
 800b218:	da0d      	bge.n	800b236 <scalbn+0x46>
 800b21a:	a325      	add	r3, pc, #148	; (adr r3, 800b2b0 <scalbn+0xc0>)
 800b21c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b220:	e01c      	b.n	800b25c <scalbn+0x6c>
 800b222:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800b226:	42ba      	cmp	r2, r7
 800b228:	d109      	bne.n	800b23e <scalbn+0x4e>
 800b22a:	4602      	mov	r2, r0
 800b22c:	f7f4 ff9e 	bl	800016c <__adddf3>
 800b230:	4604      	mov	r4, r0
 800b232:	460d      	mov	r5, r1
 800b234:	e01d      	b.n	800b272 <scalbn+0x82>
 800b236:	460b      	mov	r3, r1
 800b238:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b23c:	3a36      	subs	r2, #54	; 0x36
 800b23e:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800b242:	4432      	add	r2, r6
 800b244:	428a      	cmp	r2, r1
 800b246:	dd0c      	ble.n	800b262 <scalbn+0x72>
 800b248:	4622      	mov	r2, r4
 800b24a:	462b      	mov	r3, r5
 800b24c:	a11a      	add	r1, pc, #104	; (adr r1, 800b2b8 <scalbn+0xc8>)
 800b24e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b252:	f000 f83b 	bl	800b2cc <copysign>
 800b256:	a318      	add	r3, pc, #96	; (adr r3, 800b2b8 <scalbn+0xc8>)
 800b258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b25c:	f7f5 f93c 	bl	80004d8 <__aeabi_dmul>
 800b260:	e7e6      	b.n	800b230 <scalbn+0x40>
 800b262:	2a00      	cmp	r2, #0
 800b264:	dd08      	ble.n	800b278 <scalbn+0x88>
 800b266:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b26a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b26e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b272:	4620      	mov	r0, r4
 800b274:	4629      	mov	r1, r5
 800b276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b278:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800b27c:	da0b      	bge.n	800b296 <scalbn+0xa6>
 800b27e:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b282:	429e      	cmp	r6, r3
 800b284:	4622      	mov	r2, r4
 800b286:	462b      	mov	r3, r5
 800b288:	dce0      	bgt.n	800b24c <scalbn+0x5c>
 800b28a:	a109      	add	r1, pc, #36	; (adr r1, 800b2b0 <scalbn+0xc0>)
 800b28c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b290:	f000 f81c 	bl	800b2cc <copysign>
 800b294:	e7c1      	b.n	800b21a <scalbn+0x2a>
 800b296:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b29a:	3236      	adds	r2, #54	; 0x36
 800b29c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b2a0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b2a4:	4620      	mov	r0, r4
 800b2a6:	4629      	mov	r1, r5
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	4b07      	ldr	r3, [pc, #28]	; (800b2c8 <scalbn+0xd8>)
 800b2ac:	e7d6      	b.n	800b25c <scalbn+0x6c>
 800b2ae:	bf00      	nop
 800b2b0:	c2f8f359 	.word	0xc2f8f359
 800b2b4:	01a56e1f 	.word	0x01a56e1f
 800b2b8:	8800759c 	.word	0x8800759c
 800b2bc:	7e37e43c 	.word	0x7e37e43c
 800b2c0:	43500000 	.word	0x43500000
 800b2c4:	ffff3cb0 	.word	0xffff3cb0
 800b2c8:	3c900000 	.word	0x3c900000

0800b2cc <copysign>:
 800b2cc:	b530      	push	{r4, r5, lr}
 800b2ce:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800b2d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b2d6:	ea42 0503 	orr.w	r5, r2, r3
 800b2da:	4629      	mov	r1, r5
 800b2dc:	bd30      	pop	{r4, r5, pc}
	...

0800b2e0 <_init>:
 800b2e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2e2:	bf00      	nop
 800b2e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2e6:	bc08      	pop	{r3}
 800b2e8:	469e      	mov	lr, r3
 800b2ea:	4770      	bx	lr

0800b2ec <_fini>:
 800b2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2ee:	bf00      	nop
 800b2f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2f2:	bc08      	pop	{r3}
 800b2f4:	469e      	mov	lr, r3
 800b2f6:	4770      	bx	lr
