{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.729839",
   "Default View_TopLeft":"-469,1",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1570 -y 240 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1570 -y 260 -defaultsOSRD
preplace port port-id_i_SPI_MISO_1 -pg 1 -lvl 0 -x -20 -y 80 -defaultsOSRD
preplace port port-id_o_SPI_CS_1 -pg 1 -lvl 5 -x 1570 -y 100 -defaultsOSRD
preplace port port-id_o_SPI_CLK_1 -pg 1 -lvl 5 -x 1570 -y 60 -defaultsOSRD
preplace port port-id_o_SPI_MOSI_1 -pg 1 -lvl 5 -x 1570 -y 80 -defaultsOSRD
preplace port port-id_i_Over_GPIO_0 -pg 1 -lvl 0 -x -20 -y 420 -defaultsOSRD
preplace port port-id_o_SPI_Clk_0 -pg 1 -lvl 5 -x 1570 -y 1130 -defaultsOSRD
preplace port port-id_o_SPI_MOSI_0 -pg 1 -lvl 5 -x 1570 -y 1150 -defaultsOSRD
preplace port port-id_o_SPI_CS_0 -pg 1 -lvl 5 -x 1570 -y 1170 -defaultsOSRD
preplace port port-id_i_SPI_MISO_0 -pg 1 -lvl 0 -x -20 -y 1140 -defaultsOSRD
preplace port port-id_o_SPI_Clk_2 -pg 1 -lvl 5 -x 1570 -y 970 -defaultsOSRD
preplace port port-id_o_SPI_MOSI_2 -pg 1 -lvl 5 -x 1570 -y 990 -defaultsOSRD
preplace port port-id_o_SPI_CS_2 -pg 1 -lvl 5 -x 1570 -y 1010 -defaultsOSRD
preplace port port-id_i_SPI_MISO_2 -pg 1 -lvl 0 -x -20 -y 1030 -defaultsOSRD
preplace port port-id_o_SPI_Clk_3 -pg 1 -lvl 5 -x 1570 -y 620 -defaultsOSRD
preplace port port-id_o_SPI_MOSI_3 -pg 1 -lvl 5 -x 1570 -y 640 -defaultsOSRD
preplace port port-id_o_SPI_CS_3 -pg 1 -lvl 5 -x 1570 -y 660 -defaultsOSRD
preplace port port-id_i_SPI_MISO_3 -pg 1 -lvl 0 -x -20 -y 1010 -defaultsOSRD
preplace port port-id_o_SYNC_Clk_0 -pg 1 -lvl 5 -x 1570 -y 680 -defaultsOSRD
preplace portBus o_LED_0 -pg 1 -lvl 5 -x 1570 -y 840 -defaultsOSRD
preplace portBus o_GPIO_0 -pg 1 -lvl 5 -x 1570 -y 120 -defaultsOSRD
preplace portBus i_CMOS_Data_0 -pg 1 -lvl 0 -x -20 -y 990 -defaultsOSRD
preplace inst PL_SPI_ADAR_v1_0_0 -pg 1 -lvl 4 -x 1290 -y 1150 -defaultsOSRD
preplace inst PL_SPI_ADF4159_v1_0_0 -pg 1 -lvl 4 -x 1290 -y 990 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 3 -x 790 -y 540 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 4 -x 1290 -y 320 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 790 -y 780 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 2 -x 410 -y 570 -defaultsOSRD
preplace inst LED_Connector_v1_0_0 -pg 1 -lvl 4 -x 1290 -y 840 -defaultsOSRD
preplace inst PL_SPI_DDS_v1_0_0 -pg 1 -lvl 4 -x 1290 -y 100 -defaultsOSRD
preplace inst axi_interconnect_HP -pg 1 -lvl 3 -x 790 -y 310 -defaultsOSRD
preplace inst rst_ps7_0_100M_1 -pg 1 -lvl 2 -x 410 -y 320 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 120 -y 360 -defaultsOSRD
preplace inst PL_SPI_ADC_Master_v1_0 -pg 1 -lvl 4 -x 1290 -y 640 -defaultsOSRD
preplace netloc PL_SPI_ADAR_v1_0_0_o_SPI_CS 1 4 1 NJ 1170
preplace netloc PL_SPI_ADAR_v1_0_0_o_SPI_Clk 1 4 1 NJ 1130
preplace netloc PL_SPI_ADAR_v1_0_0_o_SPI_MOSI 1 4 1 NJ 1150
preplace netloc PL_SPI_ADC_Master_v1_0_o_SPI_CS 1 4 1 NJ 660
preplace netloc PL_SPI_ADC_Master_v1_0_o_SPI_Clk 1 4 1 NJ 620
preplace netloc PL_SPI_ADC_Master_v1_0_o_SPI_MOSI 1 4 1 NJ 640
preplace netloc PL_SPI_ADF4159_v1_0_0_o_SPI_CS 1 4 1 NJ 1010
preplace netloc PL_SPI_ADF4159_v1_0_0_o_SPI_Clk 1 4 1 NJ 970
preplace netloc PL_SPI_ADF4159_v1_0_0_o_SPI_MOSI 1 4 1 NJ 990
preplace netloc PL_SPI_DDS_v1_0_0_o_ADC_Trigger 1 3 2 1060 490 1550
preplace netloc PL_SPI_DDS_v1_0_0_o_GPIO 1 4 1 NJ 120
preplace netloc PL_SPI_DDS_v1_0_0_o_LED 1 4 1 NJ 840
preplace netloc PL_SPI_DDS_v1_0_0_o_SPI_CS 1 4 1 NJ 100
preplace netloc PL_SPI_DDS_v1_0_0_o_SPI_Clk 1 4 1 NJ 60
preplace netloc PL_SPI_DDS_v1_0_0_o_SPI_MOSI 1 4 1 NJ 80
preplace netloc clk_wiz_1_clk_out1 1 1 3 220 220 600 430 1050
preplace netloc clk_wiz_1_clk_out2 1 3 1 970J 540n
preplace netloc i_CMOS_Data_0_1 1 0 4 NJ 990 NJ 990 NJ 990 1040J
preplace netloc i_Over_GPIO_0_1 1 0 4 0J 100 NJ 100 NJ 100 NJ
preplace netloc i_SPI_MISO_0_1 1 0 4 NJ 1140 NJ 1140 NJ 1140 NJ
preplace netloc i_SPI_MISO_1_1 1 0 4 NJ 80 NJ 80 NJ 80 NJ
preplace netloc i_SPI_MISO_2_1 1 0 4 NJ 1030 NJ 1030 NJ 1030 1060J
preplace netloc i_SPI_MISO_3_1 1 0 4 10J 180 NJ 180 NJ 180 1030J
preplace netloc processing_system7_0_FCLK_CLK0 1 0 5 20 470 220 470 590 470 1000 470 1530
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 4 230 190 NJ 190 1040J 460 1520
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 2 2 610 460 1010
preplace netloc PL_SPI_ADC_Master_v1_0_o_SYNC_Clk 1 4 1 NJ 680
preplace netloc M00_ARESETN_1 1 2 2 610 440 980
preplace netloc ARESETN_1 1 2 1 590 290n
preplace netloc PL_SPI_ADC_Master_v1_0_m00_axi 1 2 3 620 450 1020J 500 1520
preplace netloc axi_interconnect_HP_M00_AXI 1 3 1 N 310
preplace netloc processing_system7_0_DDR 1 4 1 NJ 240
preplace netloc processing_system7_0_FIXED_IO 1 4 1 NJ 260
preplace netloc processing_system7_0_M_AXI_GP0 1 2 3 620 480 NJ 480 1540
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 950 740n
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 940 760n
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 1 960 60n
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 1 990 560n
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 1 N 820
levelinfo -pg 1 -20 120 410 790 1290 1570
pagesize -pg 1 -db -bbox -sgen -230 0 1730 1240
"
}
{
   "da_axi4_cnt":"36",
   "da_board_cnt":"3",
   "da_clkrst_cnt":"14",
   "da_ps7_cnt":"1"
}
