// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module pl_kernel_axpy (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        xin_i_dout,
        xin_i_num_data_valid,
        xin_i_fifo_cap,
        xin_i_empty_n,
        xin_i_read,
        aty_s_i_dout,
        aty_s_i_num_data_valid,
        aty_s_i_fifo_cap,
        aty_s_i_empty_n,
        aty_s_i_read,
        cost_s_i_dout,
        cost_s_i_num_data_valid,
        cost_s_i_fifo_cap,
        cost_s_i_empty_n,
        cost_s_i_read,
        temp_din,
        temp_num_data_valid,
        temp_fifo_cap,
        temp_full_n,
        temp_write,
        alpha_dout,
        alpha_num_data_valid,
        alpha_fifo_cap,
        alpha_empty_n,
        alpha_read,
        len_assign_loc_dout,
        len_assign_loc_num_data_valid,
        len_assign_loc_fifo_cap,
        len_assign_loc_empty_n,
        len_assign_loc_read
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] xin_i_dout;
input  [6:0] xin_i_num_data_valid;
input  [6:0] xin_i_fifo_cap;
input   xin_i_empty_n;
output   xin_i_read;
input  [255:0] aty_s_i_dout;
input  [6:0] aty_s_i_num_data_valid;
input  [6:0] aty_s_i_fifo_cap;
input   aty_s_i_empty_n;
output   aty_s_i_read;
input  [255:0] cost_s_i_dout;
input  [6:0] cost_s_i_num_data_valid;
input  [6:0] cost_s_i_fifo_cap;
input   cost_s_i_empty_n;
output   cost_s_i_read;
output  [255:0] temp_din;
input  [6:0] temp_num_data_valid;
input  [6:0] temp_fifo_cap;
input   temp_full_n;
output   temp_write;
input  [63:0] alpha_dout;
input  [2:0] alpha_num_data_valid;
input  [2:0] alpha_fifo_cap;
input   alpha_empty_n;
output   alpha_read;
input  [30:0] len_assign_loc_dout;
input  [2:0] len_assign_loc_num_data_valid;
input  [2:0] len_assign_loc_fifo_cap;
input   len_assign_loc_empty_n;
output   len_assign_loc_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg xin_i_read;
reg aty_s_i_read;
reg cost_s_i_read;
reg temp_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    alpha_blk_n;
reg    len_assign_loc_blk_n;
reg   [30:0] len_reg_70;
reg    ap_block_state1;
reg   [63:0] alpha_1_reg_75;
wire    grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_start;
wire    grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_done;
wire    grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_idle;
wire    grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_ready;
wire    grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_xin_i_read;
wire    grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_aty_s_i_read;
wire    grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_cost_s_i_read;
wire   [255:0] grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_temp_din;
wire    grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_temp_write;
reg    grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    len_assign_loc_read_local;
reg    alpha_read_local;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_start_reg = 1'b0;
end

pl_kernel_axpy_Pipeline_VITIS_LOOP_25_1 grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_start),
    .ap_done(grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_done),
    .ap_idle(grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_idle),
    .ap_ready(grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_ready),
    .xin_i_dout(xin_i_dout),
    .xin_i_num_data_valid(7'd0),
    .xin_i_fifo_cap(7'd0),
    .xin_i_empty_n(xin_i_empty_n),
    .xin_i_read(grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_xin_i_read),
    .aty_s_i_dout(aty_s_i_dout),
    .aty_s_i_num_data_valid(7'd0),
    .aty_s_i_fifo_cap(7'd0),
    .aty_s_i_empty_n(aty_s_i_empty_n),
    .aty_s_i_read(grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_aty_s_i_read),
    .cost_s_i_dout(cost_s_i_dout),
    .cost_s_i_num_data_valid(7'd0),
    .cost_s_i_fifo_cap(7'd0),
    .cost_s_i_empty_n(cost_s_i_empty_n),
    .cost_s_i_read(grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_cost_s_i_read),
    .temp_din(grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_temp_din),
    .temp_num_data_valid(7'd0),
    .temp_fifo_cap(7'd0),
    .temp_full_n(temp_full_n),
    .temp_write(grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_temp_write),
    .len(len_reg_70),
    .alpha_1(alpha_1_reg_75)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_start_reg <= 1'b1;
        end else if ((grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_ready == 1'b1)) begin
            grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        alpha_1_reg_75 <= alpha_dout;
        len_reg_70 <= len_assign_loc_dout;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        alpha_blk_n = alpha_empty_n;
    end else begin
        alpha_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        alpha_read_local = 1'b1;
    end else begin
        alpha_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        aty_s_i_read = grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_aty_s_i_read;
    end else begin
        aty_s_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cost_s_i_read = grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_cost_s_i_read;
    end else begin
        cost_s_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        len_assign_loc_blk_n = len_assign_loc_empty_n;
    end else begin
        len_assign_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        len_assign_loc_read_local = 1'b1;
    end else begin
        len_assign_loc_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_write = grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_temp_write;
    end else begin
        temp_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xin_i_read = grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_xin_i_read;
    end else begin
        xin_i_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign alpha_read = alpha_read_local;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (len_assign_loc_empty_n == 1'b0) | (1'b0 == alpha_empty_n) | (ap_done_reg == 1'b1));
end

assign grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_start = grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_ap_start_reg;

assign len_assign_loc_read = len_assign_loc_read_local;

assign temp_din = grp_axpy_Pipeline_VITIS_LOOP_25_1_fu_52_temp_din;

endmodule //pl_kernel_axpy
