$date
	Sun Oct 23 02:06:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#59786
b111 &
b111 %
1$
b111 !
1"
#59787
0"
#59790
b10110 &
b10110 %
#59794
b1011 &
b1011 %
#59798
b100010 &
b100010 %
#59802
b10001 &
b10001 %
#59806
b110100 &
b110100 %
#59810
b11010 &
b11010 %
#59814
b1101 &
b1101 %
#59818
b101000 &
b101000 %
#59822
b10100 &
b10100 %
#59826
b1010 &
b1010 %
#59830
b101 &
b101 %
#59834
b10000 &
b10000 %
#59838
b1000 &
b1000 %
#59842
b100 &
b100 %
#59846
b10 &
b10 %
#59850
b1 &
b1 %
1#
#59854
b0 &
0#
b0 %
0$
#1050714
b11000 &
b11000 %
1$
b11000 !
1"
#1050715
0"
#1050718
b1100 &
b1100 %
#1050722
b110 &
b110 %
#1050726
b11 &
b11 %
#1050730
b1010 &
b1010 %
#1050734
b101 &
b101 %
#1050738
b10000 &
b10000 %
#1050742
b1000 &
b1000 %
#1050746
b100 &
b100 %
#1050750
b10 &
b10 %
#1050754
b1 &
b1 %
1#
#1050758
b0 &
0#
b0 %
0$
#2071485
b1010 !
1"
#2071486
b1010 &
b1010 %
1$
#2071487
0"
#2071490
b101 &
b101 %
#2071494
b10000 &
b10000 %
#2071498
b1000 &
b1000 %
#2071502
b100 &
b100 %
#2071506
b10 &
b10 %
#2071510
b1 &
1#
b1 %
#2071514
b0 &
b0 %
0#
0$
#4500012
