
13-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006858  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406858  00406858  00016858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000088c  20400000  00406860  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000198  2040088c  004070ec  0002088c  2**2
                  ALLOC
  4 .stack        00002004  20400a24  00407284  0002088c  2**0
                  ALLOC
  5 .heap         00000200  20402a28  00409288  0002088c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002088c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000208ba  2**0
                  CONTENTS, READONLY
  8 .debug_info   00009579  00000000  00000000  00020913  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000143b  00000000  00000000  00029e8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006300  00000000  00000000  0002b2c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a70  00000000  00000000  000315c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009b0  00000000  00000000  00032037  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001d02f  00000000  00000000  000329e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00008cad  00000000  00000000  0004fa16  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008a999  00000000  00000000  000586c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003598  00000000  00000000  000e305c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402a28 	.word	0x20402a28
  400004:	00401141 	.word	0x00401141
  400008:	004011f1 	.word	0x004011f1
  40000c:	004011f1 	.word	0x004011f1
  400010:	004011f1 	.word	0x004011f1
  400014:	004011f1 	.word	0x004011f1
  400018:	004011f1 	.word	0x004011f1
	...
  40002c:	004011f1 	.word	0x004011f1
  400030:	004011f1 	.word	0x004011f1
  400034:	00000000 	.word	0x00000000
  400038:	004011f1 	.word	0x004011f1
  40003c:	004011f1 	.word	0x004011f1
  400040:	004011f1 	.word	0x004011f1
  400044:	004011f1 	.word	0x004011f1
  400048:	004011f1 	.word	0x004011f1
  40004c:	004011f1 	.word	0x004011f1
  400050:	004011f1 	.word	0x004011f1
  400054:	004011f1 	.word	0x004011f1
  400058:	004011f1 	.word	0x004011f1
  40005c:	004011f1 	.word	0x004011f1
  400060:	004011f1 	.word	0x004011f1
  400064:	00000000 	.word	0x00000000
  400068:	004009c1 	.word	0x004009c1
  40006c:	004009d9 	.word	0x004009d9
  400070:	004009f1 	.word	0x004009f1
  400074:	004011f1 	.word	0x004011f1
  400078:	004017fd 	.word	0x004017fd
  40007c:	004011f1 	.word	0x004011f1
  400080:	00400a09 	.word	0x00400a09
  400084:	00400a21 	.word	0x00400a21
  400088:	004011f1 	.word	0x004011f1
  40008c:	004011f1 	.word	0x004011f1
  400090:	004011f1 	.word	0x004011f1
  400094:	004011f1 	.word	0x004011f1
  400098:	004011f1 	.word	0x004011f1
  40009c:	004011f1 	.word	0x004011f1
  4000a0:	004011f1 	.word	0x004011f1
  4000a4:	004011f1 	.word	0x004011f1
  4000a8:	004011f1 	.word	0x004011f1
  4000ac:	004011f1 	.word	0x004011f1
  4000b0:	004011f1 	.word	0x004011f1
  4000b4:	004011f1 	.word	0x004011f1
  4000b8:	004011f1 	.word	0x004011f1
  4000bc:	004011f1 	.word	0x004011f1
  4000c0:	004011f1 	.word	0x004011f1
  4000c4:	004011f1 	.word	0x004011f1
  4000c8:	004011f1 	.word	0x004011f1
  4000cc:	004011f1 	.word	0x004011f1
  4000d0:	00000000 	.word	0x00000000
  4000d4:	004011f1 	.word	0x004011f1
  4000d8:	00000000 	.word	0x00000000
  4000dc:	004011f1 	.word	0x004011f1
  4000e0:	004011f1 	.word	0x004011f1
  4000e4:	004011f1 	.word	0x004011f1
  4000e8:	004011f1 	.word	0x004011f1
  4000ec:	004011f1 	.word	0x004011f1
  4000f0:	004011f1 	.word	0x004011f1
  4000f4:	004011f1 	.word	0x004011f1
  4000f8:	004011f1 	.word	0x004011f1
  4000fc:	004011f1 	.word	0x004011f1
  400100:	004011f1 	.word	0x004011f1
  400104:	004011f1 	.word	0x004011f1
  400108:	004011f1 	.word	0x004011f1
  40010c:	004011f1 	.word	0x004011f1
  400110:	004011f1 	.word	0x004011f1
	...
  400120:	004011f1 	.word	0x004011f1
  400124:	004011f1 	.word	0x004011f1
  400128:	004011f1 	.word	0x004011f1
  40012c:	004011f1 	.word	0x004011f1
  400130:	004011f1 	.word	0x004011f1
  400134:	00000000 	.word	0x00000000
  400138:	004011f1 	.word	0x004011f1
  40013c:	004011f1 	.word	0x004011f1

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040088c 	.word	0x2040088c
  40015c:	00000000 	.word	0x00000000
  400160:	00406860 	.word	0x00406860

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400890 	.word	0x20400890
  400190:	00406860 	.word	0x00406860
  400194:	00406860 	.word	0x00406860
  400198:	00000000 	.word	0x00000000

0040019c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b082      	sub	sp, #8
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d831      	bhi.n	40020e <osc_enable+0x72>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_enable+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	0040020d 	.word	0x0040020d
  4001b4:	004001d1 	.word	0x004001d1
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001e1 	.word	0x004001e1
  4001c0:	004001e9 	.word	0x004001e9
  4001c4:	004001f1 	.word	0x004001f1
  4001c8:	004001f9 	.word	0x004001f9
  4001cc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001d0:	2000      	movs	r0, #0
  4001d2:	4b11      	ldr	r3, [pc, #68]	; (400218 <osc_enable+0x7c>)
  4001d4:	4798      	blx	r3
		break;
  4001d6:	e01a      	b.n	40020e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001d8:	2001      	movs	r0, #1
  4001da:	4b0f      	ldr	r3, [pc, #60]	; (400218 <osc_enable+0x7c>)
  4001dc:	4798      	blx	r3
		break;
  4001de:	e016      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b0e      	ldr	r3, [pc, #56]	; (40021c <osc_enable+0x80>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e012      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001e8:	2010      	movs	r0, #16
  4001ea:	4b0c      	ldr	r3, [pc, #48]	; (40021c <osc_enable+0x80>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e00e      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4001f0:	2020      	movs	r0, #32
  4001f2:	4b0a      	ldr	r3, [pc, #40]	; (40021c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e00a      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	213e      	movs	r1, #62	; 0x3e
  4001fa:	2000      	movs	r0, #0
  4001fc:	4b08      	ldr	r3, [pc, #32]	; (400220 <osc_enable+0x84>)
  4001fe:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400200:	e005      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400202:	213e      	movs	r1, #62	; 0x3e
  400204:	2001      	movs	r0, #1
  400206:	4b06      	ldr	r3, [pc, #24]	; (400220 <osc_enable+0x84>)
  400208:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40020a:	e000      	b.n	40020e <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  40020c:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  40020e:	bf00      	nop
  400210:	3708      	adds	r7, #8
  400212:	46bd      	mov	sp, r7
  400214:	bd80      	pop	{r7, pc}
  400216:	bf00      	nop
  400218:	00400b39 	.word	0x00400b39
  40021c:	00400ba5 	.word	0x00400ba5
  400220:	00400c15 	.word	0x00400c15

00400224 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400224:	b580      	push	{r7, lr}
  400226:	b082      	sub	sp, #8
  400228:	af00      	add	r7, sp, #0
  40022a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40022c:	687b      	ldr	r3, [r7, #4]
  40022e:	2b07      	cmp	r3, #7
  400230:	d826      	bhi.n	400280 <osc_is_ready+0x5c>
  400232:	a201      	add	r2, pc, #4	; (adr r2, 400238 <osc_is_ready+0x14>)
  400234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400238:	00400259 	.word	0x00400259
  40023c:	0040025d 	.word	0x0040025d
  400240:	0040025d 	.word	0x0040025d
  400244:	0040026f 	.word	0x0040026f
  400248:	0040026f 	.word	0x0040026f
  40024c:	0040026f 	.word	0x0040026f
  400250:	0040026f 	.word	0x0040026f
  400254:	0040026f 	.word	0x0040026f
	case OSC_SLCK_32K_RC:
		return 1;
  400258:	2301      	movs	r3, #1
  40025a:	e012      	b.n	400282 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40025c:	4b0b      	ldr	r3, [pc, #44]	; (40028c <osc_is_ready+0x68>)
  40025e:	4798      	blx	r3
  400260:	4603      	mov	r3, r0
  400262:	2b00      	cmp	r3, #0
  400264:	bf14      	ite	ne
  400266:	2301      	movne	r3, #1
  400268:	2300      	moveq	r3, #0
  40026a:	b2db      	uxtb	r3, r3
  40026c:	e009      	b.n	400282 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40026e:	4b08      	ldr	r3, [pc, #32]	; (400290 <osc_is_ready+0x6c>)
  400270:	4798      	blx	r3
  400272:	4603      	mov	r3, r0
  400274:	2b00      	cmp	r3, #0
  400276:	bf14      	ite	ne
  400278:	2301      	movne	r3, #1
  40027a:	2300      	moveq	r3, #0
  40027c:	b2db      	uxtb	r3, r3
  40027e:	e000      	b.n	400282 <osc_is_ready+0x5e>
	}

	return 0;
  400280:	2300      	movs	r3, #0
}
  400282:	4618      	mov	r0, r3
  400284:	3708      	adds	r7, #8
  400286:	46bd      	mov	sp, r7
  400288:	bd80      	pop	{r7, pc}
  40028a:	bf00      	nop
  40028c:	00400b71 	.word	0x00400b71
  400290:	00400c8d 	.word	0x00400c8d

00400294 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400294:	b480      	push	{r7}
  400296:	b083      	sub	sp, #12
  400298:	af00      	add	r7, sp, #0
  40029a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40029c:	687b      	ldr	r3, [r7, #4]
  40029e:	2b07      	cmp	r3, #7
  4002a0:	d825      	bhi.n	4002ee <osc_get_rate+0x5a>
  4002a2:	a201      	add	r2, pc, #4	; (adr r2, 4002a8 <osc_get_rate+0x14>)
  4002a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002a8:	004002c9 	.word	0x004002c9
  4002ac:	004002cf 	.word	0x004002cf
  4002b0:	004002d5 	.word	0x004002d5
  4002b4:	004002db 	.word	0x004002db
  4002b8:	004002df 	.word	0x004002df
  4002bc:	004002e3 	.word	0x004002e3
  4002c0:	004002e7 	.word	0x004002e7
  4002c4:	004002eb 	.word	0x004002eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002cc:	e010      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d2:	e00d      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d8:	e00a      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002da:	4b08      	ldr	r3, [pc, #32]	; (4002fc <osc_get_rate+0x68>)
  4002dc:	e008      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002de:	4b08      	ldr	r3, [pc, #32]	; (400300 <osc_get_rate+0x6c>)
  4002e0:	e006      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002e2:	4b08      	ldr	r3, [pc, #32]	; (400304 <osc_get_rate+0x70>)
  4002e4:	e004      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002e6:	4b07      	ldr	r3, [pc, #28]	; (400304 <osc_get_rate+0x70>)
  4002e8:	e002      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002ea:	4b06      	ldr	r3, [pc, #24]	; (400304 <osc_get_rate+0x70>)
  4002ec:	e000      	b.n	4002f0 <osc_get_rate+0x5c>
	}

	return 0;
  4002ee:	2300      	movs	r3, #0
}
  4002f0:	4618      	mov	r0, r3
  4002f2:	370c      	adds	r7, #12
  4002f4:	46bd      	mov	sp, r7
  4002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002fa:	4770      	bx	lr
  4002fc:	003d0900 	.word	0x003d0900
  400300:	007a1200 	.word	0x007a1200
  400304:	00b71b00 	.word	0x00b71b00

00400308 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400308:	b580      	push	{r7, lr}
  40030a:	b082      	sub	sp, #8
  40030c:	af00      	add	r7, sp, #0
  40030e:	4603      	mov	r3, r0
  400310:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400312:	bf00      	nop
  400314:	79fb      	ldrb	r3, [r7, #7]
  400316:	4618      	mov	r0, r3
  400318:	4b05      	ldr	r3, [pc, #20]	; (400330 <osc_wait_ready+0x28>)
  40031a:	4798      	blx	r3
  40031c:	4603      	mov	r3, r0
  40031e:	f083 0301 	eor.w	r3, r3, #1
  400322:	b2db      	uxtb	r3, r3
  400324:	2b00      	cmp	r3, #0
  400326:	d1f5      	bne.n	400314 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400328:	bf00      	nop
  40032a:	3708      	adds	r7, #8
  40032c:	46bd      	mov	sp, r7
  40032e:	bd80      	pop	{r7, pc}
  400330:	00400225 	.word	0x00400225

00400334 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400334:	b580      	push	{r7, lr}
  400336:	b086      	sub	sp, #24
  400338:	af00      	add	r7, sp, #0
  40033a:	60f8      	str	r0, [r7, #12]
  40033c:	607a      	str	r2, [r7, #4]
  40033e:	603b      	str	r3, [r7, #0]
  400340:	460b      	mov	r3, r1
  400342:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2b00      	cmp	r3, #0
  400348:	d107      	bne.n	40035a <pll_config_init+0x26>
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d104      	bne.n	40035a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400356:	601a      	str	r2, [r3, #0]
  400358:	e019      	b.n	40038e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40035a:	7afb      	ldrb	r3, [r7, #11]
  40035c:	4618      	mov	r0, r3
  40035e:	4b0e      	ldr	r3, [pc, #56]	; (400398 <pll_config_init+0x64>)
  400360:	4798      	blx	r3
  400362:	4602      	mov	r2, r0
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	fbb2 f3f3 	udiv	r3, r2, r3
  40036a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40036c:	697b      	ldr	r3, [r7, #20]
  40036e:	683a      	ldr	r2, [r7, #0]
  400370:	fb02 f303 	mul.w	r3, r2, r3
  400374:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400376:	683b      	ldr	r3, [r7, #0]
  400378:	3b01      	subs	r3, #1
  40037a:	041a      	lsls	r2, r3, #16
  40037c:	4b07      	ldr	r3, [pc, #28]	; (40039c <pll_config_init+0x68>)
  40037e:	4013      	ands	r3, r2
  400380:	687a      	ldr	r2, [r7, #4]
  400382:	b2d2      	uxtb	r2, r2
  400384:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400386:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  40038e:	bf00      	nop
  400390:	3718      	adds	r7, #24
  400392:	46bd      	mov	sp, r7
  400394:	bd80      	pop	{r7, pc}
  400396:	bf00      	nop
  400398:	00400295 	.word	0x00400295
  40039c:	07ff0000 	.word	0x07ff0000

004003a0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003a0:	b580      	push	{r7, lr}
  4003a2:	b082      	sub	sp, #8
  4003a4:	af00      	add	r7, sp, #0
  4003a6:	6078      	str	r0, [r7, #4]
  4003a8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003aa:	683b      	ldr	r3, [r7, #0]
  4003ac:	2b00      	cmp	r3, #0
  4003ae:	d108      	bne.n	4003c2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003b0:	4b09      	ldr	r3, [pc, #36]	; (4003d8 <pll_enable+0x38>)
  4003b2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003b4:	4a09      	ldr	r2, [pc, #36]	; (4003dc <pll_enable+0x3c>)
  4003b6:	687b      	ldr	r3, [r7, #4]
  4003b8:	681b      	ldr	r3, [r3, #0]
  4003ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003be:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003c0:	e005      	b.n	4003ce <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003c2:	4a06      	ldr	r2, [pc, #24]	; (4003dc <pll_enable+0x3c>)
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	681b      	ldr	r3, [r3, #0]
  4003c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003cc:	61d3      	str	r3, [r2, #28]
	}
}
  4003ce:	bf00      	nop
  4003d0:	3708      	adds	r7, #8
  4003d2:	46bd      	mov	sp, r7
  4003d4:	bd80      	pop	{r7, pc}
  4003d6:	bf00      	nop
  4003d8:	00400ca9 	.word	0x00400ca9
  4003dc:	400e0600 	.word	0x400e0600

004003e0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003e0:	b580      	push	{r7, lr}
  4003e2:	b082      	sub	sp, #8
  4003e4:	af00      	add	r7, sp, #0
  4003e6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e8:	687b      	ldr	r3, [r7, #4]
  4003ea:	2b00      	cmp	r3, #0
  4003ec:	d103      	bne.n	4003f6 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003ee:	4b05      	ldr	r3, [pc, #20]	; (400404 <pll_is_locked+0x24>)
  4003f0:	4798      	blx	r3
  4003f2:	4603      	mov	r3, r0
  4003f4:	e002      	b.n	4003fc <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4003f6:	4b04      	ldr	r3, [pc, #16]	; (400408 <pll_is_locked+0x28>)
  4003f8:	4798      	blx	r3
  4003fa:	4603      	mov	r3, r0
	}
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	3708      	adds	r7, #8
  400400:	46bd      	mov	sp, r7
  400402:	bd80      	pop	{r7, pc}
  400404:	00400cc5 	.word	0x00400cc5
  400408:	00400ce1 	.word	0x00400ce1

0040040c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	b082      	sub	sp, #8
  400410:	af00      	add	r7, sp, #0
  400412:	4603      	mov	r3, r0
  400414:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400416:	79fb      	ldrb	r3, [r7, #7]
  400418:	3b03      	subs	r3, #3
  40041a:	2b04      	cmp	r3, #4
  40041c:	d808      	bhi.n	400430 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40041e:	79fb      	ldrb	r3, [r7, #7]
  400420:	4618      	mov	r0, r3
  400422:	4b06      	ldr	r3, [pc, #24]	; (40043c <pll_enable_source+0x30>)
  400424:	4798      	blx	r3
		osc_wait_ready(e_src);
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	4618      	mov	r0, r3
  40042a:	4b05      	ldr	r3, [pc, #20]	; (400440 <pll_enable_source+0x34>)
  40042c:	4798      	blx	r3
		break;
  40042e:	e000      	b.n	400432 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400430:	bf00      	nop
	}
}
  400432:	bf00      	nop
  400434:	3708      	adds	r7, #8
  400436:	46bd      	mov	sp, r7
  400438:	bd80      	pop	{r7, pc}
  40043a:	bf00      	nop
  40043c:	0040019d 	.word	0x0040019d
  400440:	00400309 	.word	0x00400309

00400444 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400444:	b580      	push	{r7, lr}
  400446:	b082      	sub	sp, #8
  400448:	af00      	add	r7, sp, #0
  40044a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40044c:	bf00      	nop
  40044e:	6878      	ldr	r0, [r7, #4]
  400450:	4b04      	ldr	r3, [pc, #16]	; (400464 <pll_wait_for_lock+0x20>)
  400452:	4798      	blx	r3
  400454:	4603      	mov	r3, r0
  400456:	2b00      	cmp	r3, #0
  400458:	d0f9      	beq.n	40044e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40045a:	2300      	movs	r3, #0
}
  40045c:	4618      	mov	r0, r3
  40045e:	3708      	adds	r7, #8
  400460:	46bd      	mov	sp, r7
  400462:	bd80      	pop	{r7, pc}
  400464:	004003e1 	.word	0x004003e1

00400468 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400468:	b580      	push	{r7, lr}
  40046a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40046c:	2006      	movs	r0, #6
  40046e:	4b05      	ldr	r3, [pc, #20]	; (400484 <sysclk_get_main_hz+0x1c>)
  400470:	4798      	blx	r3
  400472:	4602      	mov	r2, r0
  400474:	4613      	mov	r3, r2
  400476:	009b      	lsls	r3, r3, #2
  400478:	4413      	add	r3, r2
  40047a:	009a      	lsls	r2, r3, #2
  40047c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40047e:	4618      	mov	r0, r3
  400480:	bd80      	pop	{r7, pc}
  400482:	bf00      	nop
  400484:	00400295 	.word	0x00400295

00400488 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400488:	b580      	push	{r7, lr}
  40048a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40048c:	4b02      	ldr	r3, [pc, #8]	; (400498 <sysclk_get_cpu_hz+0x10>)
  40048e:	4798      	blx	r3
  400490:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400492:	4618      	mov	r0, r3
  400494:	bd80      	pop	{r7, pc}
  400496:	bf00      	nop
  400498:	00400469 	.word	0x00400469

0040049c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40049c:	b590      	push	{r4, r7, lr}
  40049e:	b083      	sub	sp, #12
  4004a0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004a2:	4813      	ldr	r0, [pc, #76]	; (4004f0 <sysclk_init+0x54>)
  4004a4:	4b13      	ldr	r3, [pc, #76]	; (4004f4 <sysclk_init+0x58>)
  4004a6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004a8:	2006      	movs	r0, #6
  4004aa:	4b13      	ldr	r3, [pc, #76]	; (4004f8 <sysclk_init+0x5c>)
  4004ac:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004ae:	1d38      	adds	r0, r7, #4
  4004b0:	2319      	movs	r3, #25
  4004b2:	2201      	movs	r2, #1
  4004b4:	2106      	movs	r1, #6
  4004b6:	4c11      	ldr	r4, [pc, #68]	; (4004fc <sysclk_init+0x60>)
  4004b8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ba:	1d3b      	adds	r3, r7, #4
  4004bc:	2100      	movs	r1, #0
  4004be:	4618      	mov	r0, r3
  4004c0:	4b0f      	ldr	r3, [pc, #60]	; (400500 <sysclk_init+0x64>)
  4004c2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004c4:	2000      	movs	r0, #0
  4004c6:	4b0f      	ldr	r3, [pc, #60]	; (400504 <sysclk_init+0x68>)
  4004c8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004ca:	2002      	movs	r0, #2
  4004cc:	4b0e      	ldr	r3, [pc, #56]	; (400508 <sysclk_init+0x6c>)
  4004ce:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004d0:	2000      	movs	r0, #0
  4004d2:	4b0e      	ldr	r3, [pc, #56]	; (40050c <sysclk_init+0x70>)
  4004d4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004d6:	4b0e      	ldr	r3, [pc, #56]	; (400510 <sysclk_init+0x74>)
  4004d8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004da:	4b0e      	ldr	r3, [pc, #56]	; (400514 <sysclk_init+0x78>)
  4004dc:	4798      	blx	r3
  4004de:	4603      	mov	r3, r0
  4004e0:	4618      	mov	r0, r3
  4004e2:	4b04      	ldr	r3, [pc, #16]	; (4004f4 <sysclk_init+0x58>)
  4004e4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004e6:	bf00      	nop
  4004e8:	370c      	adds	r7, #12
  4004ea:	46bd      	mov	sp, r7
  4004ec:	bd90      	pop	{r4, r7, pc}
  4004ee:	bf00      	nop
  4004f0:	11e1a300 	.word	0x11e1a300
  4004f4:	00401365 	.word	0x00401365
  4004f8:	0040040d 	.word	0x0040040d
  4004fc:	00400335 	.word	0x00400335
  400500:	004003a1 	.word	0x004003a1
  400504:	00400445 	.word	0x00400445
  400508:	00400a39 	.word	0x00400a39
  40050c:	00400ab5 	.word	0x00400ab5
  400510:	004011f9 	.word	0x004011f9
  400514:	00400489 	.word	0x00400489

00400518 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400518:	b480      	push	{r7}
  40051a:	b085      	sub	sp, #20
  40051c:	af00      	add	r7, sp, #0
  40051e:	60f8      	str	r0, [r7, #12]
  400520:	60b9      	str	r1, [r7, #8]
  400522:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400524:	687b      	ldr	r3, [r7, #4]
  400526:	2b00      	cmp	r3, #0
  400528:	d003      	beq.n	400532 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40052a:	68fb      	ldr	r3, [r7, #12]
  40052c:	68ba      	ldr	r2, [r7, #8]
  40052e:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400530:	e002      	b.n	400538 <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400532:	68fb      	ldr	r3, [r7, #12]
  400534:	68ba      	ldr	r2, [r7, #8]
  400536:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  400538:	bf00      	nop
  40053a:	3714      	adds	r7, #20
  40053c:	46bd      	mov	sp, r7
  40053e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400542:	4770      	bx	lr

00400544 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400544:	b480      	push	{r7}
  400546:	b083      	sub	sp, #12
  400548:	af00      	add	r7, sp, #0
  40054a:	6078      	str	r0, [r7, #4]
  40054c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40054e:	687b      	ldr	r3, [r7, #4]
  400550:	683a      	ldr	r2, [r7, #0]
  400552:	631a      	str	r2, [r3, #48]	; 0x30
}
  400554:	bf00      	nop
  400556:	370c      	adds	r7, #12
  400558:	46bd      	mov	sp, r7
  40055a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40055e:	4770      	bx	lr

00400560 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400560:	b480      	push	{r7}
  400562:	b083      	sub	sp, #12
  400564:	af00      	add	r7, sp, #0
  400566:	6078      	str	r0, [r7, #4]
  400568:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40056a:	687b      	ldr	r3, [r7, #4]
  40056c:	683a      	ldr	r2, [r7, #0]
  40056e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400570:	bf00      	nop
  400572:	370c      	adds	r7, #12
  400574:	46bd      	mov	sp, r7
  400576:	f85d 7b04 	ldr.w	r7, [sp], #4
  40057a:	4770      	bx	lr

0040057c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40057c:	b480      	push	{r7}
  40057e:	b087      	sub	sp, #28
  400580:	af00      	add	r7, sp, #0
  400582:	60f8      	str	r0, [r7, #12]
  400584:	60b9      	str	r1, [r7, #8]
  400586:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400588:	68fb      	ldr	r3, [r7, #12]
  40058a:	687a      	ldr	r2, [r7, #4]
  40058c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40058e:	68bb      	ldr	r3, [r7, #8]
  400590:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400594:	d04a      	beq.n	40062c <pio_set_peripheral+0xb0>
  400596:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40059a:	d808      	bhi.n	4005ae <pio_set_peripheral+0x32>
  40059c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4005a0:	d016      	beq.n	4005d0 <pio_set_peripheral+0x54>
  4005a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4005a6:	d02c      	beq.n	400602 <pio_set_peripheral+0x86>
  4005a8:	2b00      	cmp	r3, #0
  4005aa:	d069      	beq.n	400680 <pio_set_peripheral+0x104>
  4005ac:	e064      	b.n	400678 <pio_set_peripheral+0xfc>
  4005ae:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005b2:	d065      	beq.n	400680 <pio_set_peripheral+0x104>
  4005b4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005b8:	d803      	bhi.n	4005c2 <pio_set_peripheral+0x46>
  4005ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4005be:	d04a      	beq.n	400656 <pio_set_peripheral+0xda>
  4005c0:	e05a      	b.n	400678 <pio_set_peripheral+0xfc>
  4005c2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4005c6:	d05b      	beq.n	400680 <pio_set_peripheral+0x104>
  4005c8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005cc:	d058      	beq.n	400680 <pio_set_peripheral+0x104>
  4005ce:	e053      	b.n	400678 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005d0:	68fb      	ldr	r3, [r7, #12]
  4005d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4005d4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005d6:	68fb      	ldr	r3, [r7, #12]
  4005d8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4005da:	687b      	ldr	r3, [r7, #4]
  4005dc:	43d9      	mvns	r1, r3
  4005de:	697b      	ldr	r3, [r7, #20]
  4005e0:	400b      	ands	r3, r1
  4005e2:	401a      	ands	r2, r3
  4005e4:	68fb      	ldr	r3, [r7, #12]
  4005e6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005e8:	68fb      	ldr	r3, [r7, #12]
  4005ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4005ec:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4005ee:	68fb      	ldr	r3, [r7, #12]
  4005f0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4005f2:	687b      	ldr	r3, [r7, #4]
  4005f4:	43d9      	mvns	r1, r3
  4005f6:	697b      	ldr	r3, [r7, #20]
  4005f8:	400b      	ands	r3, r1
  4005fa:	401a      	ands	r2, r3
  4005fc:	68fb      	ldr	r3, [r7, #12]
  4005fe:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400600:	e03a      	b.n	400678 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400602:	68fb      	ldr	r3, [r7, #12]
  400604:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400606:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400608:	687a      	ldr	r2, [r7, #4]
  40060a:	697b      	ldr	r3, [r7, #20]
  40060c:	431a      	orrs	r2, r3
  40060e:	68fb      	ldr	r3, [r7, #12]
  400610:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400612:	68fb      	ldr	r3, [r7, #12]
  400614:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400616:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400618:	68fb      	ldr	r3, [r7, #12]
  40061a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40061c:	687b      	ldr	r3, [r7, #4]
  40061e:	43d9      	mvns	r1, r3
  400620:	697b      	ldr	r3, [r7, #20]
  400622:	400b      	ands	r3, r1
  400624:	401a      	ands	r2, r3
  400626:	68fb      	ldr	r3, [r7, #12]
  400628:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40062a:	e025      	b.n	400678 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40062c:	68fb      	ldr	r3, [r7, #12]
  40062e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400630:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400632:	68fb      	ldr	r3, [r7, #12]
  400634:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400636:	687b      	ldr	r3, [r7, #4]
  400638:	43d9      	mvns	r1, r3
  40063a:	697b      	ldr	r3, [r7, #20]
  40063c:	400b      	ands	r3, r1
  40063e:	401a      	ands	r2, r3
  400640:	68fb      	ldr	r3, [r7, #12]
  400642:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400644:	68fb      	ldr	r3, [r7, #12]
  400646:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400648:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40064a:	687a      	ldr	r2, [r7, #4]
  40064c:	697b      	ldr	r3, [r7, #20]
  40064e:	431a      	orrs	r2, r3
  400650:	68fb      	ldr	r3, [r7, #12]
  400652:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400654:	e010      	b.n	400678 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400656:	68fb      	ldr	r3, [r7, #12]
  400658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40065a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40065c:	687a      	ldr	r2, [r7, #4]
  40065e:	697b      	ldr	r3, [r7, #20]
  400660:	431a      	orrs	r2, r3
  400662:	68fb      	ldr	r3, [r7, #12]
  400664:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400666:	68fb      	ldr	r3, [r7, #12]
  400668:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40066a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40066c:	687a      	ldr	r2, [r7, #4]
  40066e:	697b      	ldr	r3, [r7, #20]
  400670:	431a      	orrs	r2, r3
  400672:	68fb      	ldr	r3, [r7, #12]
  400674:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400676:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400678:	68fb      	ldr	r3, [r7, #12]
  40067a:	687a      	ldr	r2, [r7, #4]
  40067c:	605a      	str	r2, [r3, #4]
  40067e:	e000      	b.n	400682 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  400680:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  400682:	371c      	adds	r7, #28
  400684:	46bd      	mov	sp, r7
  400686:	f85d 7b04 	ldr.w	r7, [sp], #4
  40068a:	4770      	bx	lr

0040068c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40068c:	b580      	push	{r7, lr}
  40068e:	b084      	sub	sp, #16
  400690:	af00      	add	r7, sp, #0
  400692:	60f8      	str	r0, [r7, #12]
  400694:	60b9      	str	r1, [r7, #8]
  400696:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400698:	68b9      	ldr	r1, [r7, #8]
  40069a:	68f8      	ldr	r0, [r7, #12]
  40069c:	4b19      	ldr	r3, [pc, #100]	; (400704 <pio_set_input+0x78>)
  40069e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4006a0:	687b      	ldr	r3, [r7, #4]
  4006a2:	f003 0301 	and.w	r3, r3, #1
  4006a6:	461a      	mov	r2, r3
  4006a8:	68b9      	ldr	r1, [r7, #8]
  4006aa:	68f8      	ldr	r0, [r7, #12]
  4006ac:	4b16      	ldr	r3, [pc, #88]	; (400708 <pio_set_input+0x7c>)
  4006ae:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4006b0:	687b      	ldr	r3, [r7, #4]
  4006b2:	f003 030a 	and.w	r3, r3, #10
  4006b6:	2b00      	cmp	r3, #0
  4006b8:	d003      	beq.n	4006c2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4006ba:	68fb      	ldr	r3, [r7, #12]
  4006bc:	68ba      	ldr	r2, [r7, #8]
  4006be:	621a      	str	r2, [r3, #32]
  4006c0:	e002      	b.n	4006c8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4006c2:	68fb      	ldr	r3, [r7, #12]
  4006c4:	68ba      	ldr	r2, [r7, #8]
  4006c6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4006c8:	687b      	ldr	r3, [r7, #4]
  4006ca:	f003 0302 	and.w	r3, r3, #2
  4006ce:	2b00      	cmp	r3, #0
  4006d0:	d004      	beq.n	4006dc <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	68ba      	ldr	r2, [r7, #8]
  4006d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4006da:	e008      	b.n	4006ee <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4006dc:	687b      	ldr	r3, [r7, #4]
  4006de:	f003 0308 	and.w	r3, r3, #8
  4006e2:	2b00      	cmp	r3, #0
  4006e4:	d003      	beq.n	4006ee <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4006e6:	68fb      	ldr	r3, [r7, #12]
  4006e8:	68ba      	ldr	r2, [r7, #8]
  4006ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4006ee:	68fb      	ldr	r3, [r7, #12]
  4006f0:	68ba      	ldr	r2, [r7, #8]
  4006f2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4006f4:	68fb      	ldr	r3, [r7, #12]
  4006f6:	68ba      	ldr	r2, [r7, #8]
  4006f8:	601a      	str	r2, [r3, #0]
}
  4006fa:	bf00      	nop
  4006fc:	3710      	adds	r7, #16
  4006fe:	46bd      	mov	sp, r7
  400700:	bd80      	pop	{r7, pc}
  400702:	bf00      	nop
  400704:	00400821 	.word	0x00400821
  400708:	00400519 	.word	0x00400519

0040070c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40070c:	b580      	push	{r7, lr}
  40070e:	b084      	sub	sp, #16
  400710:	af00      	add	r7, sp, #0
  400712:	60f8      	str	r0, [r7, #12]
  400714:	60b9      	str	r1, [r7, #8]
  400716:	607a      	str	r2, [r7, #4]
  400718:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40071a:	68b9      	ldr	r1, [r7, #8]
  40071c:	68f8      	ldr	r0, [r7, #12]
  40071e:	4b12      	ldr	r3, [pc, #72]	; (400768 <pio_set_output+0x5c>)
  400720:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400722:	69ba      	ldr	r2, [r7, #24]
  400724:	68b9      	ldr	r1, [r7, #8]
  400726:	68f8      	ldr	r0, [r7, #12]
  400728:	4b10      	ldr	r3, [pc, #64]	; (40076c <pio_set_output+0x60>)
  40072a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40072c:	683b      	ldr	r3, [r7, #0]
  40072e:	2b00      	cmp	r3, #0
  400730:	d003      	beq.n	40073a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400732:	68fb      	ldr	r3, [r7, #12]
  400734:	68ba      	ldr	r2, [r7, #8]
  400736:	651a      	str	r2, [r3, #80]	; 0x50
  400738:	e002      	b.n	400740 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40073a:	68fb      	ldr	r3, [r7, #12]
  40073c:	68ba      	ldr	r2, [r7, #8]
  40073e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400740:	687b      	ldr	r3, [r7, #4]
  400742:	2b00      	cmp	r3, #0
  400744:	d003      	beq.n	40074e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400746:	68fb      	ldr	r3, [r7, #12]
  400748:	68ba      	ldr	r2, [r7, #8]
  40074a:	631a      	str	r2, [r3, #48]	; 0x30
  40074c:	e002      	b.n	400754 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40074e:	68fb      	ldr	r3, [r7, #12]
  400750:	68ba      	ldr	r2, [r7, #8]
  400752:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400754:	68fb      	ldr	r3, [r7, #12]
  400756:	68ba      	ldr	r2, [r7, #8]
  400758:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40075a:	68fb      	ldr	r3, [r7, #12]
  40075c:	68ba      	ldr	r2, [r7, #8]
  40075e:	601a      	str	r2, [r3, #0]
}
  400760:	bf00      	nop
  400762:	3710      	adds	r7, #16
  400764:	46bd      	mov	sp, r7
  400766:	bd80      	pop	{r7, pc}
  400768:	00400821 	.word	0x00400821
  40076c:	00400519 	.word	0x00400519

00400770 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400770:	b480      	push	{r7}
  400772:	b083      	sub	sp, #12
  400774:	af00      	add	r7, sp, #0
  400776:	6078      	str	r0, [r7, #4]
  400778:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  40077a:	687b      	ldr	r3, [r7, #4]
  40077c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40077e:	683b      	ldr	r3, [r7, #0]
  400780:	4013      	ands	r3, r2
  400782:	2b00      	cmp	r3, #0
  400784:	d101      	bne.n	40078a <pio_get_output_data_status+0x1a>
		return 0;
  400786:	2300      	movs	r3, #0
  400788:	e000      	b.n	40078c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40078a:	2301      	movs	r3, #1
	}
}
  40078c:	4618      	mov	r0, r3
  40078e:	370c      	adds	r7, #12
  400790:	46bd      	mov	sp, r7
  400792:	f85d 7b04 	ldr.w	r7, [sp], #4
  400796:	4770      	bx	lr

00400798 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400798:	b480      	push	{r7}
  40079a:	b085      	sub	sp, #20
  40079c:	af00      	add	r7, sp, #0
  40079e:	60f8      	str	r0, [r7, #12]
  4007a0:	60b9      	str	r1, [r7, #8]
  4007a2:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4007a4:	687b      	ldr	r3, [r7, #4]
  4007a6:	f003 0310 	and.w	r3, r3, #16
  4007aa:	2b00      	cmp	r3, #0
  4007ac:	d020      	beq.n	4007f0 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4007ae:	68fb      	ldr	r3, [r7, #12]
  4007b0:	68ba      	ldr	r2, [r7, #8]
  4007b2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4007b6:	687b      	ldr	r3, [r7, #4]
  4007b8:	f003 0320 	and.w	r3, r3, #32
  4007bc:	2b00      	cmp	r3, #0
  4007be:	d004      	beq.n	4007ca <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4007c0:	68fb      	ldr	r3, [r7, #12]
  4007c2:	68ba      	ldr	r2, [r7, #8]
  4007c4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4007c8:	e003      	b.n	4007d2 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4007ca:	68fb      	ldr	r3, [r7, #12]
  4007cc:	68ba      	ldr	r2, [r7, #8]
  4007ce:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4007d2:	687b      	ldr	r3, [r7, #4]
  4007d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4007d8:	2b00      	cmp	r3, #0
  4007da:	d004      	beq.n	4007e6 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4007dc:	68fb      	ldr	r3, [r7, #12]
  4007de:	68ba      	ldr	r2, [r7, #8]
  4007e0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4007e4:	e008      	b.n	4007f8 <pio_configure_interrupt+0x60>
		if (ul_attr & PIO_IT_EDGE) {
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4007e6:	68fb      	ldr	r3, [r7, #12]
  4007e8:	68ba      	ldr	r2, [r7, #8]
  4007ea:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4007ee:	e003      	b.n	4007f8 <pio_configure_interrupt+0x60>
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4007f0:	68fb      	ldr	r3, [r7, #12]
  4007f2:	68ba      	ldr	r2, [r7, #8]
  4007f4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  4007f8:	bf00      	nop
  4007fa:	3714      	adds	r7, #20
  4007fc:	46bd      	mov	sp, r7
  4007fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400802:	4770      	bx	lr

00400804 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400804:	b480      	push	{r7}
  400806:	b083      	sub	sp, #12
  400808:	af00      	add	r7, sp, #0
  40080a:	6078      	str	r0, [r7, #4]
  40080c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  40080e:	687b      	ldr	r3, [r7, #4]
  400810:	683a      	ldr	r2, [r7, #0]
  400812:	641a      	str	r2, [r3, #64]	; 0x40
}
  400814:	bf00      	nop
  400816:	370c      	adds	r7, #12
  400818:	46bd      	mov	sp, r7
  40081a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40081e:	4770      	bx	lr

00400820 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400820:	b480      	push	{r7}
  400822:	b083      	sub	sp, #12
  400824:	af00      	add	r7, sp, #0
  400826:	6078      	str	r0, [r7, #4]
  400828:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40082a:	687b      	ldr	r3, [r7, #4]
  40082c:	683a      	ldr	r2, [r7, #0]
  40082e:	645a      	str	r2, [r3, #68]	; 0x44
}
  400830:	bf00      	nop
  400832:	370c      	adds	r7, #12
  400834:	46bd      	mov	sp, r7
  400836:	f85d 7b04 	ldr.w	r7, [sp], #4
  40083a:	4770      	bx	lr

0040083c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  40083c:	b480      	push	{r7}
  40083e:	b083      	sub	sp, #12
  400840:	af00      	add	r7, sp, #0
  400842:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400844:	687b      	ldr	r3, [r7, #4]
  400846:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400848:	4618      	mov	r0, r3
  40084a:	370c      	adds	r7, #12
  40084c:	46bd      	mov	sp, r7
  40084e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400852:	4770      	bx	lr

00400854 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400854:	b480      	push	{r7}
  400856:	b083      	sub	sp, #12
  400858:	af00      	add	r7, sp, #0
  40085a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40085c:	687b      	ldr	r3, [r7, #4]
  40085e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400860:	4618      	mov	r0, r3
  400862:	370c      	adds	r7, #12
  400864:	46bd      	mov	sp, r7
  400866:	f85d 7b04 	ldr.w	r7, [sp], #4
  40086a:	4770      	bx	lr

0040086c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40086c:	b580      	push	{r7, lr}
  40086e:	b084      	sub	sp, #16
  400870:	af00      	add	r7, sp, #0
  400872:	6078      	str	r0, [r7, #4]
  400874:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400876:	6878      	ldr	r0, [r7, #4]
  400878:	4b26      	ldr	r3, [pc, #152]	; (400914 <pio_handler_process+0xa8>)
  40087a:	4798      	blx	r3
  40087c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40087e:	6878      	ldr	r0, [r7, #4]
  400880:	4b25      	ldr	r3, [pc, #148]	; (400918 <pio_handler_process+0xac>)
  400882:	4798      	blx	r3
  400884:	4602      	mov	r2, r0
  400886:	68fb      	ldr	r3, [r7, #12]
  400888:	4013      	ands	r3, r2
  40088a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40088c:	68fb      	ldr	r3, [r7, #12]
  40088e:	2b00      	cmp	r3, #0
  400890:	d03c      	beq.n	40090c <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400892:	2300      	movs	r3, #0
  400894:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400896:	e034      	b.n	400902 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400898:	4a20      	ldr	r2, [pc, #128]	; (40091c <pio_handler_process+0xb0>)
  40089a:	68bb      	ldr	r3, [r7, #8]
  40089c:	011b      	lsls	r3, r3, #4
  40089e:	4413      	add	r3, r2
  4008a0:	681a      	ldr	r2, [r3, #0]
  4008a2:	683b      	ldr	r3, [r7, #0]
  4008a4:	429a      	cmp	r2, r3
  4008a6:	d126      	bne.n	4008f6 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4008a8:	4a1c      	ldr	r2, [pc, #112]	; (40091c <pio_handler_process+0xb0>)
  4008aa:	68bb      	ldr	r3, [r7, #8]
  4008ac:	011b      	lsls	r3, r3, #4
  4008ae:	4413      	add	r3, r2
  4008b0:	3304      	adds	r3, #4
  4008b2:	681a      	ldr	r2, [r3, #0]
  4008b4:	68fb      	ldr	r3, [r7, #12]
  4008b6:	4013      	ands	r3, r2
  4008b8:	2b00      	cmp	r3, #0
  4008ba:	d01c      	beq.n	4008f6 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4008bc:	4a17      	ldr	r2, [pc, #92]	; (40091c <pio_handler_process+0xb0>)
  4008be:	68bb      	ldr	r3, [r7, #8]
  4008c0:	011b      	lsls	r3, r3, #4
  4008c2:	4413      	add	r3, r2
  4008c4:	330c      	adds	r3, #12
  4008c6:	681b      	ldr	r3, [r3, #0]
  4008c8:	4914      	ldr	r1, [pc, #80]	; (40091c <pio_handler_process+0xb0>)
  4008ca:	68ba      	ldr	r2, [r7, #8]
  4008cc:	0112      	lsls	r2, r2, #4
  4008ce:	440a      	add	r2, r1
  4008d0:	6810      	ldr	r0, [r2, #0]
  4008d2:	4912      	ldr	r1, [pc, #72]	; (40091c <pio_handler_process+0xb0>)
  4008d4:	68ba      	ldr	r2, [r7, #8]
  4008d6:	0112      	lsls	r2, r2, #4
  4008d8:	440a      	add	r2, r1
  4008da:	3204      	adds	r2, #4
  4008dc:	6812      	ldr	r2, [r2, #0]
  4008de:	4611      	mov	r1, r2
  4008e0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4008e2:	4a0e      	ldr	r2, [pc, #56]	; (40091c <pio_handler_process+0xb0>)
  4008e4:	68bb      	ldr	r3, [r7, #8]
  4008e6:	011b      	lsls	r3, r3, #4
  4008e8:	4413      	add	r3, r2
  4008ea:	3304      	adds	r3, #4
  4008ec:	681b      	ldr	r3, [r3, #0]
  4008ee:	43db      	mvns	r3, r3
  4008f0:	68fa      	ldr	r2, [r7, #12]
  4008f2:	4013      	ands	r3, r2
  4008f4:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4008f6:	68bb      	ldr	r3, [r7, #8]
  4008f8:	3301      	adds	r3, #1
  4008fa:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4008fc:	68bb      	ldr	r3, [r7, #8]
  4008fe:	2b06      	cmp	r3, #6
  400900:	d803      	bhi.n	40090a <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400902:	68fb      	ldr	r3, [r7, #12]
  400904:	2b00      	cmp	r3, #0
  400906:	d1c7      	bne.n	400898 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400908:	e000      	b.n	40090c <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  40090a:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  40090c:	bf00      	nop
  40090e:	3710      	adds	r7, #16
  400910:	46bd      	mov	sp, r7
  400912:	bd80      	pop	{r7, pc}
  400914:	0040083d 	.word	0x0040083d
  400918:	00400855 	.word	0x00400855
  40091c:	204008a8 	.word	0x204008a8

00400920 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400920:	b580      	push	{r7, lr}
  400922:	b086      	sub	sp, #24
  400924:	af00      	add	r7, sp, #0
  400926:	60f8      	str	r0, [r7, #12]
  400928:	60b9      	str	r1, [r7, #8]
  40092a:	607a      	str	r2, [r7, #4]
  40092c:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40092e:	4b21      	ldr	r3, [pc, #132]	; (4009b4 <pio_handler_set+0x94>)
  400930:	681b      	ldr	r3, [r3, #0]
  400932:	2b06      	cmp	r3, #6
  400934:	d901      	bls.n	40093a <pio_handler_set+0x1a>
		return 1;
  400936:	2301      	movs	r3, #1
  400938:	e038      	b.n	4009ac <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40093a:	2300      	movs	r3, #0
  40093c:	75fb      	strb	r3, [r7, #23]
  40093e:	e011      	b.n	400964 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400940:	7dfb      	ldrb	r3, [r7, #23]
  400942:	011b      	lsls	r3, r3, #4
  400944:	4a1c      	ldr	r2, [pc, #112]	; (4009b8 <pio_handler_set+0x98>)
  400946:	4413      	add	r3, r2
  400948:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40094a:	693b      	ldr	r3, [r7, #16]
  40094c:	681a      	ldr	r2, [r3, #0]
  40094e:	68bb      	ldr	r3, [r7, #8]
  400950:	429a      	cmp	r2, r3
  400952:	d104      	bne.n	40095e <pio_handler_set+0x3e>
  400954:	693b      	ldr	r3, [r7, #16]
  400956:	685a      	ldr	r2, [r3, #4]
  400958:	687b      	ldr	r3, [r7, #4]
  40095a:	429a      	cmp	r2, r3
  40095c:	d008      	beq.n	400970 <pio_handler_set+0x50>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40095e:	7dfb      	ldrb	r3, [r7, #23]
  400960:	3301      	adds	r3, #1
  400962:	75fb      	strb	r3, [r7, #23]
  400964:	7dfa      	ldrb	r2, [r7, #23]
  400966:	4b13      	ldr	r3, [pc, #76]	; (4009b4 <pio_handler_set+0x94>)
  400968:	681b      	ldr	r3, [r3, #0]
  40096a:	429a      	cmp	r2, r3
  40096c:	d9e8      	bls.n	400940 <pio_handler_set+0x20>
  40096e:	e000      	b.n	400972 <pio_handler_set+0x52>
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
			break;
  400970:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400972:	693b      	ldr	r3, [r7, #16]
  400974:	68ba      	ldr	r2, [r7, #8]
  400976:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400978:	693b      	ldr	r3, [r7, #16]
  40097a:	687a      	ldr	r2, [r7, #4]
  40097c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40097e:	693b      	ldr	r3, [r7, #16]
  400980:	683a      	ldr	r2, [r7, #0]
  400982:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400984:	693b      	ldr	r3, [r7, #16]
  400986:	6a3a      	ldr	r2, [r7, #32]
  400988:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  40098a:	7dfa      	ldrb	r2, [r7, #23]
  40098c:	4b09      	ldr	r3, [pc, #36]	; (4009b4 <pio_handler_set+0x94>)
  40098e:	681b      	ldr	r3, [r3, #0]
  400990:	3301      	adds	r3, #1
  400992:	429a      	cmp	r2, r3
  400994:	d104      	bne.n	4009a0 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400996:	4b07      	ldr	r3, [pc, #28]	; (4009b4 <pio_handler_set+0x94>)
  400998:	681b      	ldr	r3, [r3, #0]
  40099a:	3301      	adds	r3, #1
  40099c:	4a05      	ldr	r2, [pc, #20]	; (4009b4 <pio_handler_set+0x94>)
  40099e:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4009a0:	683a      	ldr	r2, [r7, #0]
  4009a2:	6879      	ldr	r1, [r7, #4]
  4009a4:	68f8      	ldr	r0, [r7, #12]
  4009a6:	4b05      	ldr	r3, [pc, #20]	; (4009bc <pio_handler_set+0x9c>)
  4009a8:	4798      	blx	r3

	return 0;
  4009aa:	2300      	movs	r3, #0
}
  4009ac:	4618      	mov	r0, r3
  4009ae:	3718      	adds	r7, #24
  4009b0:	46bd      	mov	sp, r7
  4009b2:	bd80      	pop	{r7, pc}
  4009b4:	20400918 	.word	0x20400918
  4009b8:	204008a8 	.word	0x204008a8
  4009bc:	00400799 	.word	0x00400799

004009c0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4009c0:	b580      	push	{r7, lr}
  4009c2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4009c4:	210a      	movs	r1, #10
  4009c6:	4802      	ldr	r0, [pc, #8]	; (4009d0 <PIOA_Handler+0x10>)
  4009c8:	4b02      	ldr	r3, [pc, #8]	; (4009d4 <PIOA_Handler+0x14>)
  4009ca:	4798      	blx	r3
}
  4009cc:	bf00      	nop
  4009ce:	bd80      	pop	{r7, pc}
  4009d0:	400e0e00 	.word	0x400e0e00
  4009d4:	0040086d 	.word	0x0040086d

004009d8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4009d8:	b580      	push	{r7, lr}
  4009da:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4009dc:	210b      	movs	r1, #11
  4009de:	4802      	ldr	r0, [pc, #8]	; (4009e8 <PIOB_Handler+0x10>)
  4009e0:	4b02      	ldr	r3, [pc, #8]	; (4009ec <PIOB_Handler+0x14>)
  4009e2:	4798      	blx	r3
}
  4009e4:	bf00      	nop
  4009e6:	bd80      	pop	{r7, pc}
  4009e8:	400e1000 	.word	0x400e1000
  4009ec:	0040086d 	.word	0x0040086d

004009f0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4009f0:	b580      	push	{r7, lr}
  4009f2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4009f4:	210c      	movs	r1, #12
  4009f6:	4802      	ldr	r0, [pc, #8]	; (400a00 <PIOC_Handler+0x10>)
  4009f8:	4b02      	ldr	r3, [pc, #8]	; (400a04 <PIOC_Handler+0x14>)
  4009fa:	4798      	blx	r3
}
  4009fc:	bf00      	nop
  4009fe:	bd80      	pop	{r7, pc}
  400a00:	400e1200 	.word	0x400e1200
  400a04:	0040086d 	.word	0x0040086d

00400a08 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400a08:	b580      	push	{r7, lr}
  400a0a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400a0c:	2110      	movs	r1, #16
  400a0e:	4802      	ldr	r0, [pc, #8]	; (400a18 <PIOD_Handler+0x10>)
  400a10:	4b02      	ldr	r3, [pc, #8]	; (400a1c <PIOD_Handler+0x14>)
  400a12:	4798      	blx	r3
}
  400a14:	bf00      	nop
  400a16:	bd80      	pop	{r7, pc}
  400a18:	400e1400 	.word	0x400e1400
  400a1c:	0040086d 	.word	0x0040086d

00400a20 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400a20:	b580      	push	{r7, lr}
  400a22:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400a24:	2111      	movs	r1, #17
  400a26:	4802      	ldr	r0, [pc, #8]	; (400a30 <PIOE_Handler+0x10>)
  400a28:	4b02      	ldr	r3, [pc, #8]	; (400a34 <PIOE_Handler+0x14>)
  400a2a:	4798      	blx	r3
}
  400a2c:	bf00      	nop
  400a2e:	bd80      	pop	{r7, pc}
  400a30:	400e1600 	.word	0x400e1600
  400a34:	0040086d 	.word	0x0040086d

00400a38 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400a38:	b480      	push	{r7}
  400a3a:	b083      	sub	sp, #12
  400a3c:	af00      	add	r7, sp, #0
  400a3e:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400a40:	687b      	ldr	r3, [r7, #4]
  400a42:	3b01      	subs	r3, #1
  400a44:	2b03      	cmp	r3, #3
  400a46:	d81a      	bhi.n	400a7e <pmc_mck_set_division+0x46>
  400a48:	a201      	add	r2, pc, #4	; (adr r2, 400a50 <pmc_mck_set_division+0x18>)
  400a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400a4e:	bf00      	nop
  400a50:	00400a61 	.word	0x00400a61
  400a54:	00400a67 	.word	0x00400a67
  400a58:	00400a6f 	.word	0x00400a6f
  400a5c:	00400a77 	.word	0x00400a77
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a60:	2300      	movs	r3, #0
  400a62:	607b      	str	r3, [r7, #4]
			break;
  400a64:	e00e      	b.n	400a84 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400a66:	f44f 7380 	mov.w	r3, #256	; 0x100
  400a6a:	607b      	str	r3, [r7, #4]
			break;
  400a6c:	e00a      	b.n	400a84 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400a6e:	f44f 7340 	mov.w	r3, #768	; 0x300
  400a72:	607b      	str	r3, [r7, #4]
			break;
  400a74:	e006      	b.n	400a84 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400a76:	f44f 7300 	mov.w	r3, #512	; 0x200
  400a7a:	607b      	str	r3, [r7, #4]
			break;
  400a7c:	e002      	b.n	400a84 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a7e:	2300      	movs	r3, #0
  400a80:	607b      	str	r3, [r7, #4]
			break;
  400a82:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400a84:	490a      	ldr	r1, [pc, #40]	; (400ab0 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400a86:	4b0a      	ldr	r3, [pc, #40]	; (400ab0 <pmc_mck_set_division+0x78>)
  400a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a8a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400a8e:	687b      	ldr	r3, [r7, #4]
  400a90:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400a92:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400a94:	bf00      	nop
  400a96:	4b06      	ldr	r3, [pc, #24]	; (400ab0 <pmc_mck_set_division+0x78>)
  400a98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a9a:	f003 0308 	and.w	r3, r3, #8
  400a9e:	2b00      	cmp	r3, #0
  400aa0:	d0f9      	beq.n	400a96 <pmc_mck_set_division+0x5e>
}
  400aa2:	bf00      	nop
  400aa4:	370c      	adds	r7, #12
  400aa6:	46bd      	mov	sp, r7
  400aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400aac:	4770      	bx	lr
  400aae:	bf00      	nop
  400ab0:	400e0600 	.word	0x400e0600

00400ab4 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400ab4:	b480      	push	{r7}
  400ab6:	b085      	sub	sp, #20
  400ab8:	af00      	add	r7, sp, #0
  400aba:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400abc:	491d      	ldr	r1, [pc, #116]	; (400b34 <pmc_switch_mck_to_pllack+0x80>)
  400abe:	4b1d      	ldr	r3, [pc, #116]	; (400b34 <pmc_switch_mck_to_pllack+0x80>)
  400ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ac2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400ac6:	687b      	ldr	r3, [r7, #4]
  400ac8:	4313      	orrs	r3, r2
  400aca:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400acc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ad0:	60fb      	str	r3, [r7, #12]
  400ad2:	e007      	b.n	400ae4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ad4:	68fb      	ldr	r3, [r7, #12]
  400ad6:	2b00      	cmp	r3, #0
  400ad8:	d101      	bne.n	400ade <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400ada:	2301      	movs	r3, #1
  400adc:	e023      	b.n	400b26 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400ade:	68fb      	ldr	r3, [r7, #12]
  400ae0:	3b01      	subs	r3, #1
  400ae2:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ae4:	4b13      	ldr	r3, [pc, #76]	; (400b34 <pmc_switch_mck_to_pllack+0x80>)
  400ae6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ae8:	f003 0308 	and.w	r3, r3, #8
  400aec:	2b00      	cmp	r3, #0
  400aee:	d0f1      	beq.n	400ad4 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400af0:	4a10      	ldr	r2, [pc, #64]	; (400b34 <pmc_switch_mck_to_pllack+0x80>)
  400af2:	4b10      	ldr	r3, [pc, #64]	; (400b34 <pmc_switch_mck_to_pllack+0x80>)
  400af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400af6:	f023 0303 	bic.w	r3, r3, #3
  400afa:	f043 0302 	orr.w	r3, r3, #2
  400afe:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b04:	60fb      	str	r3, [r7, #12]
  400b06:	e007      	b.n	400b18 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b08:	68fb      	ldr	r3, [r7, #12]
  400b0a:	2b00      	cmp	r3, #0
  400b0c:	d101      	bne.n	400b12 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400b0e:	2301      	movs	r3, #1
  400b10:	e009      	b.n	400b26 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400b12:	68fb      	ldr	r3, [r7, #12]
  400b14:	3b01      	subs	r3, #1
  400b16:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b18:	4b06      	ldr	r3, [pc, #24]	; (400b34 <pmc_switch_mck_to_pllack+0x80>)
  400b1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b1c:	f003 0308 	and.w	r3, r3, #8
  400b20:	2b00      	cmp	r3, #0
  400b22:	d0f1      	beq.n	400b08 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400b24:	2300      	movs	r3, #0
}
  400b26:	4618      	mov	r0, r3
  400b28:	3714      	adds	r7, #20
  400b2a:	46bd      	mov	sp, r7
  400b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b30:	4770      	bx	lr
  400b32:	bf00      	nop
  400b34:	400e0600 	.word	0x400e0600

00400b38 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400b38:	b480      	push	{r7}
  400b3a:	b083      	sub	sp, #12
  400b3c:	af00      	add	r7, sp, #0
  400b3e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400b40:	687b      	ldr	r3, [r7, #4]
  400b42:	2b01      	cmp	r3, #1
  400b44:	d105      	bne.n	400b52 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400b46:	4907      	ldr	r1, [pc, #28]	; (400b64 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b48:	4b06      	ldr	r3, [pc, #24]	; (400b64 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b4a:	689a      	ldr	r2, [r3, #8]
  400b4c:	4b06      	ldr	r3, [pc, #24]	; (400b68 <pmc_switch_sclk_to_32kxtal+0x30>)
  400b4e:	4313      	orrs	r3, r2
  400b50:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400b52:	4b04      	ldr	r3, [pc, #16]	; (400b64 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b54:	4a05      	ldr	r2, [pc, #20]	; (400b6c <pmc_switch_sclk_to_32kxtal+0x34>)
  400b56:	601a      	str	r2, [r3, #0]
}
  400b58:	bf00      	nop
  400b5a:	370c      	adds	r7, #12
  400b5c:	46bd      	mov	sp, r7
  400b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b62:	4770      	bx	lr
  400b64:	400e1810 	.word	0x400e1810
  400b68:	a5100000 	.word	0xa5100000
  400b6c:	a5000008 	.word	0xa5000008

00400b70 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400b70:	b480      	push	{r7}
  400b72:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400b74:	4b09      	ldr	r3, [pc, #36]	; (400b9c <pmc_osc_is_ready_32kxtal+0x2c>)
  400b76:	695b      	ldr	r3, [r3, #20]
  400b78:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400b7c:	2b00      	cmp	r3, #0
  400b7e:	d007      	beq.n	400b90 <pmc_osc_is_ready_32kxtal+0x20>
  400b80:	4b07      	ldr	r3, [pc, #28]	; (400ba0 <pmc_osc_is_ready_32kxtal+0x30>)
  400b82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b84:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400b88:	2b00      	cmp	r3, #0
  400b8a:	d001      	beq.n	400b90 <pmc_osc_is_ready_32kxtal+0x20>
  400b8c:	2301      	movs	r3, #1
  400b8e:	e000      	b.n	400b92 <pmc_osc_is_ready_32kxtal+0x22>
  400b90:	2300      	movs	r3, #0
}
  400b92:	4618      	mov	r0, r3
  400b94:	46bd      	mov	sp, r7
  400b96:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b9a:	4770      	bx	lr
  400b9c:	400e1810 	.word	0x400e1810
  400ba0:	400e0600 	.word	0x400e0600

00400ba4 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400ba4:	b480      	push	{r7}
  400ba6:	b083      	sub	sp, #12
  400ba8:	af00      	add	r7, sp, #0
  400baa:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400bac:	4915      	ldr	r1, [pc, #84]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bae:	4b15      	ldr	r3, [pc, #84]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bb0:	6a1a      	ldr	r2, [r3, #32]
  400bb2:	4b15      	ldr	r3, [pc, #84]	; (400c08 <pmc_switch_mainck_to_fastrc+0x64>)
  400bb4:	4313      	orrs	r3, r2
  400bb6:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400bb8:	bf00      	nop
  400bba:	4b12      	ldr	r3, [pc, #72]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400bc2:	2b00      	cmp	r3, #0
  400bc4:	d0f9      	beq.n	400bba <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400bc6:	490f      	ldr	r1, [pc, #60]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bc8:	4b0e      	ldr	r3, [pc, #56]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bca:	6a1a      	ldr	r2, [r3, #32]
  400bcc:	4b0f      	ldr	r3, [pc, #60]	; (400c0c <pmc_switch_mainck_to_fastrc+0x68>)
  400bce:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400bd0:	687a      	ldr	r2, [r7, #4]
  400bd2:	4313      	orrs	r3, r2
  400bd4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400bd8:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400bda:	bf00      	nop
  400bdc:	4b09      	ldr	r3, [pc, #36]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bde:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400be0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400be4:	2b00      	cmp	r3, #0
  400be6:	d0f9      	beq.n	400bdc <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400be8:	4906      	ldr	r1, [pc, #24]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bea:	4b06      	ldr	r3, [pc, #24]	; (400c04 <pmc_switch_mainck_to_fastrc+0x60>)
  400bec:	6a1a      	ldr	r2, [r3, #32]
  400bee:	4b08      	ldr	r3, [pc, #32]	; (400c10 <pmc_switch_mainck_to_fastrc+0x6c>)
  400bf0:	4013      	ands	r3, r2
  400bf2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400bf6:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400bf8:	bf00      	nop
  400bfa:	370c      	adds	r7, #12
  400bfc:	46bd      	mov	sp, r7
  400bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c02:	4770      	bx	lr
  400c04:	400e0600 	.word	0x400e0600
  400c08:	00370008 	.word	0x00370008
  400c0c:	ffc8ff8f 	.word	0xffc8ff8f
  400c10:	fec8ffff 	.word	0xfec8ffff

00400c14 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400c14:	b480      	push	{r7}
  400c16:	b083      	sub	sp, #12
  400c18:	af00      	add	r7, sp, #0
  400c1a:	6078      	str	r0, [r7, #4]
  400c1c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400c1e:	687b      	ldr	r3, [r7, #4]
  400c20:	2b00      	cmp	r3, #0
  400c22:	d008      	beq.n	400c36 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c24:	4913      	ldr	r1, [pc, #76]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c26:	4b13      	ldr	r3, [pc, #76]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c28:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400c2a:	4a13      	ldr	r2, [pc, #76]	; (400c78 <pmc_switch_mainck_to_xtal+0x64>)
  400c2c:	401a      	ands	r2, r3
  400c2e:	4b13      	ldr	r3, [pc, #76]	; (400c7c <pmc_switch_mainck_to_xtal+0x68>)
  400c30:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c32:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400c34:	e018      	b.n	400c68 <pmc_switch_mainck_to_xtal+0x54>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c36:	490f      	ldr	r1, [pc, #60]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c38:	4b0e      	ldr	r3, [pc, #56]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c3a:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c3c:	4b10      	ldr	r3, [pc, #64]	; (400c80 <pmc_switch_mainck_to_xtal+0x6c>)
  400c3e:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400c40:	683a      	ldr	r2, [r7, #0]
  400c42:	0212      	lsls	r2, r2, #8
  400c44:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c46:	431a      	orrs	r2, r3
  400c48:	4b0e      	ldr	r3, [pc, #56]	; (400c84 <pmc_switch_mainck_to_xtal+0x70>)
  400c4a:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c4c:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400c4e:	bf00      	nop
  400c50:	4b08      	ldr	r3, [pc, #32]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c54:	f003 0301 	and.w	r3, r3, #1
  400c58:	2b00      	cmp	r3, #0
  400c5a:	d0f9      	beq.n	400c50 <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400c5c:	4905      	ldr	r1, [pc, #20]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c5e:	4b05      	ldr	r3, [pc, #20]	; (400c74 <pmc_switch_mainck_to_xtal+0x60>)
  400c60:	6a1a      	ldr	r2, [r3, #32]
  400c62:	4b09      	ldr	r3, [pc, #36]	; (400c88 <pmc_switch_mainck_to_xtal+0x74>)
  400c64:	4313      	orrs	r3, r2
  400c66:	620b      	str	r3, [r1, #32]
	}
}
  400c68:	bf00      	nop
  400c6a:	370c      	adds	r7, #12
  400c6c:	46bd      	mov	sp, r7
  400c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c72:	4770      	bx	lr
  400c74:	400e0600 	.word	0x400e0600
  400c78:	fec8fffc 	.word	0xfec8fffc
  400c7c:	01370002 	.word	0x01370002
  400c80:	ffc8fffc 	.word	0xffc8fffc
  400c84:	00370001 	.word	0x00370001
  400c88:	01370000 	.word	0x01370000

00400c8c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400c8c:	b480      	push	{r7}
  400c8e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400c90:	4b04      	ldr	r3, [pc, #16]	; (400ca4 <pmc_osc_is_ready_mainck+0x18>)
  400c92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400c98:	4618      	mov	r0, r3
  400c9a:	46bd      	mov	sp, r7
  400c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ca0:	4770      	bx	lr
  400ca2:	bf00      	nop
  400ca4:	400e0600 	.word	0x400e0600

00400ca8 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400ca8:	b480      	push	{r7}
  400caa:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400cac:	4b04      	ldr	r3, [pc, #16]	; (400cc0 <pmc_disable_pllack+0x18>)
  400cae:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400cb2:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400cb4:	bf00      	nop
  400cb6:	46bd      	mov	sp, r7
  400cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cbc:	4770      	bx	lr
  400cbe:	bf00      	nop
  400cc0:	400e0600 	.word	0x400e0600

00400cc4 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400cc4:	b480      	push	{r7}
  400cc6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400cc8:	4b04      	ldr	r3, [pc, #16]	; (400cdc <pmc_is_locked_pllack+0x18>)
  400cca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ccc:	f003 0302 	and.w	r3, r3, #2
}
  400cd0:	4618      	mov	r0, r3
  400cd2:	46bd      	mov	sp, r7
  400cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cd8:	4770      	bx	lr
  400cda:	bf00      	nop
  400cdc:	400e0600 	.word	0x400e0600

00400ce0 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400ce0:	b480      	push	{r7}
  400ce2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400ce4:	4b04      	ldr	r3, [pc, #16]	; (400cf8 <pmc_is_locked_upll+0x18>)
  400ce6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400cec:	4618      	mov	r0, r3
  400cee:	46bd      	mov	sp, r7
  400cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cf4:	4770      	bx	lr
  400cf6:	bf00      	nop
  400cf8:	400e0600 	.word	0x400e0600

00400cfc <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400cfc:	b480      	push	{r7}
  400cfe:	b083      	sub	sp, #12
  400d00:	af00      	add	r7, sp, #0
  400d02:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400d04:	687b      	ldr	r3, [r7, #4]
  400d06:	2b3f      	cmp	r3, #63	; 0x3f
  400d08:	d901      	bls.n	400d0e <pmc_enable_periph_clk+0x12>
		return 1;
  400d0a:	2301      	movs	r3, #1
  400d0c:	e02f      	b.n	400d6e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400d0e:	687b      	ldr	r3, [r7, #4]
  400d10:	2b1f      	cmp	r3, #31
  400d12:	d813      	bhi.n	400d3c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400d14:	4b19      	ldr	r3, [pc, #100]	; (400d7c <pmc_enable_periph_clk+0x80>)
  400d16:	699a      	ldr	r2, [r3, #24]
  400d18:	2101      	movs	r1, #1
  400d1a:	687b      	ldr	r3, [r7, #4]
  400d1c:	fa01 f303 	lsl.w	r3, r1, r3
  400d20:	401a      	ands	r2, r3
  400d22:	2101      	movs	r1, #1
  400d24:	687b      	ldr	r3, [r7, #4]
  400d26:	fa01 f303 	lsl.w	r3, r1, r3
  400d2a:	429a      	cmp	r2, r3
  400d2c:	d01e      	beq.n	400d6c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400d2e:	4a13      	ldr	r2, [pc, #76]	; (400d7c <pmc_enable_periph_clk+0x80>)
  400d30:	2101      	movs	r1, #1
  400d32:	687b      	ldr	r3, [r7, #4]
  400d34:	fa01 f303 	lsl.w	r3, r1, r3
  400d38:	6113      	str	r3, [r2, #16]
  400d3a:	e017      	b.n	400d6c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400d3c:	687b      	ldr	r3, [r7, #4]
  400d3e:	3b20      	subs	r3, #32
  400d40:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400d42:	4b0e      	ldr	r3, [pc, #56]	; (400d7c <pmc_enable_periph_clk+0x80>)
  400d44:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400d48:	2101      	movs	r1, #1
  400d4a:	687b      	ldr	r3, [r7, #4]
  400d4c:	fa01 f303 	lsl.w	r3, r1, r3
  400d50:	401a      	ands	r2, r3
  400d52:	2101      	movs	r1, #1
  400d54:	687b      	ldr	r3, [r7, #4]
  400d56:	fa01 f303 	lsl.w	r3, r1, r3
  400d5a:	429a      	cmp	r2, r3
  400d5c:	d006      	beq.n	400d6c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400d5e:	4a07      	ldr	r2, [pc, #28]	; (400d7c <pmc_enable_periph_clk+0x80>)
  400d60:	2101      	movs	r1, #1
  400d62:	687b      	ldr	r3, [r7, #4]
  400d64:	fa01 f303 	lsl.w	r3, r1, r3
  400d68:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400d6c:	2300      	movs	r3, #0
}
  400d6e:	4618      	mov	r0, r3
  400d70:	370c      	adds	r7, #12
  400d72:	46bd      	mov	sp, r7
  400d74:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d78:	4770      	bx	lr
  400d7a:	bf00      	nop
  400d7c:	400e0600 	.word	0x400e0600

00400d80 <uart_is_tx_empty>:
 *
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t uart_is_tx_empty(Uart *p_uart)
{
  400d80:	b480      	push	{r7}
  400d82:	b083      	sub	sp, #12
  400d84:	af00      	add	r7, sp, #0
  400d86:	6078      	str	r0, [r7, #4]
	return (p_uart->UART_SR & UART_SR_TXEMPTY) > 0;
  400d88:	687b      	ldr	r3, [r7, #4]
  400d8a:	695b      	ldr	r3, [r3, #20]
  400d8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
  400d90:	2b00      	cmp	r3, #0
  400d92:	bf14      	ite	ne
  400d94:	2301      	movne	r3, #1
  400d96:	2300      	moveq	r3, #0
  400d98:	b2db      	uxtb	r3, r3
}
  400d9a:	4618      	mov	r0, r3
  400d9c:	370c      	adds	r7, #12
  400d9e:	46bd      	mov	sp, r7
  400da0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400da4:	4770      	bx	lr
  400da6:	bf00      	nop

00400da8 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  400da8:	b480      	push	{r7}
  400daa:	b083      	sub	sp, #12
  400dac:	af00      	add	r7, sp, #0
  400dae:	6078      	str	r0, [r7, #4]
  400db0:	460b      	mov	r3, r1
  400db2:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400db4:	687b      	ldr	r3, [r7, #4]
  400db6:	695b      	ldr	r3, [r3, #20]
  400db8:	f003 0302 	and.w	r3, r3, #2
  400dbc:	2b00      	cmp	r3, #0
  400dbe:	d101      	bne.n	400dc4 <uart_write+0x1c>
		return 1;
  400dc0:	2301      	movs	r3, #1
  400dc2:	e003      	b.n	400dcc <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  400dc4:	78fa      	ldrb	r2, [r7, #3]
  400dc6:	687b      	ldr	r3, [r7, #4]
  400dc8:	61da      	str	r2, [r3, #28]
	return 0;
  400dca:	2300      	movs	r3, #0
}
  400dcc:	4618      	mov	r0, r3
  400dce:	370c      	adds	r7, #12
  400dd0:	46bd      	mov	sp, r7
  400dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dd6:	4770      	bx	lr

00400dd8 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  400dd8:	b480      	push	{r7}
  400dda:	b083      	sub	sp, #12
  400ddc:	af00      	add	r7, sp, #0
  400dde:	6078      	str	r0, [r7, #4]
  400de0:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400de2:	687b      	ldr	r3, [r7, #4]
  400de4:	695b      	ldr	r3, [r3, #20]
  400de6:	f003 0301 	and.w	r3, r3, #1
  400dea:	2b00      	cmp	r3, #0
  400dec:	d101      	bne.n	400df2 <uart_read+0x1a>
		return 1;
  400dee:	2301      	movs	r3, #1
  400df0:	e005      	b.n	400dfe <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400df2:	687b      	ldr	r3, [r7, #4]
  400df4:	699b      	ldr	r3, [r3, #24]
  400df6:	b2da      	uxtb	r2, r3
  400df8:	683b      	ldr	r3, [r7, #0]
  400dfa:	701a      	strb	r2, [r3, #0]
	return 0;
  400dfc:	2300      	movs	r3, #0
}
  400dfe:	4618      	mov	r0, r3
  400e00:	370c      	adds	r7, #12
  400e02:	46bd      	mov	sp, r7
  400e04:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e08:	4770      	bx	lr
  400e0a:	bf00      	nop

00400e0c <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400e0c:	b480      	push	{r7}
  400e0e:	b089      	sub	sp, #36	; 0x24
  400e10:	af00      	add	r7, sp, #0
  400e12:	60f8      	str	r0, [r7, #12]
  400e14:	60b9      	str	r1, [r7, #8]
  400e16:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400e18:	68bb      	ldr	r3, [r7, #8]
  400e1a:	011a      	lsls	r2, r3, #4
  400e1c:	687b      	ldr	r3, [r7, #4]
  400e1e:	429a      	cmp	r2, r3
  400e20:	d802      	bhi.n	400e28 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400e22:	2310      	movs	r3, #16
  400e24:	61fb      	str	r3, [r7, #28]
  400e26:	e001      	b.n	400e2c <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400e28:	2308      	movs	r3, #8
  400e2a:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400e2c:	687b      	ldr	r3, [r7, #4]
  400e2e:	00da      	lsls	r2, r3, #3
  400e30:	69fb      	ldr	r3, [r7, #28]
  400e32:	68b9      	ldr	r1, [r7, #8]
  400e34:	fb01 f303 	mul.w	r3, r1, r3
  400e38:	085b      	lsrs	r3, r3, #1
  400e3a:	441a      	add	r2, r3
  400e3c:	69fb      	ldr	r3, [r7, #28]
  400e3e:	68b9      	ldr	r1, [r7, #8]
  400e40:	fb01 f303 	mul.w	r3, r1, r3
  400e44:	fbb2 f3f3 	udiv	r3, r2, r3
  400e48:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400e4a:	69bb      	ldr	r3, [r7, #24]
  400e4c:	08db      	lsrs	r3, r3, #3
  400e4e:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400e50:	69bb      	ldr	r3, [r7, #24]
  400e52:	f003 0307 	and.w	r3, r3, #7
  400e56:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400e58:	697b      	ldr	r3, [r7, #20]
  400e5a:	2b00      	cmp	r3, #0
  400e5c:	d003      	beq.n	400e66 <usart_set_async_baudrate+0x5a>
  400e5e:	697b      	ldr	r3, [r7, #20]
  400e60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400e64:	d301      	bcc.n	400e6a <usart_set_async_baudrate+0x5e>
		return 1;
  400e66:	2301      	movs	r3, #1
  400e68:	e00f      	b.n	400e8a <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400e6a:	69fb      	ldr	r3, [r7, #28]
  400e6c:	2b08      	cmp	r3, #8
  400e6e:	d105      	bne.n	400e7c <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400e70:	68fb      	ldr	r3, [r7, #12]
  400e72:	685b      	ldr	r3, [r3, #4]
  400e74:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400e78:	68fb      	ldr	r3, [r7, #12]
  400e7a:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400e7c:	693b      	ldr	r3, [r7, #16]
  400e7e:	041a      	lsls	r2, r3, #16
  400e80:	697b      	ldr	r3, [r7, #20]
  400e82:	431a      	orrs	r2, r3
  400e84:	68fb      	ldr	r3, [r7, #12]
  400e86:	621a      	str	r2, [r3, #32]

	return 0;
  400e88:	2300      	movs	r3, #0
}
  400e8a:	4618      	mov	r0, r3
  400e8c:	3724      	adds	r7, #36	; 0x24
  400e8e:	46bd      	mov	sp, r7
  400e90:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e94:	4770      	bx	lr
  400e96:	bf00      	nop

00400e98 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400e98:	b580      	push	{r7, lr}
  400e9a:	b082      	sub	sp, #8
  400e9c:	af00      	add	r7, sp, #0
  400e9e:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400ea0:	6878      	ldr	r0, [r7, #4]
  400ea2:	4b0d      	ldr	r3, [pc, #52]	; (400ed8 <usart_reset+0x40>)
  400ea4:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400ea6:	687b      	ldr	r3, [r7, #4]
  400ea8:	2200      	movs	r2, #0
  400eaa:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400eac:	687b      	ldr	r3, [r7, #4]
  400eae:	2200      	movs	r2, #0
  400eb0:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400eb2:	687b      	ldr	r3, [r7, #4]
  400eb4:	2200      	movs	r2, #0
  400eb6:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400eb8:	6878      	ldr	r0, [r7, #4]
  400eba:	4b08      	ldr	r3, [pc, #32]	; (400edc <usart_reset+0x44>)
  400ebc:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400ebe:	6878      	ldr	r0, [r7, #4]
  400ec0:	4b07      	ldr	r3, [pc, #28]	; (400ee0 <usart_reset+0x48>)
  400ec2:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400ec4:	6878      	ldr	r0, [r7, #4]
  400ec6:	4b07      	ldr	r3, [pc, #28]	; (400ee4 <usart_reset+0x4c>)
  400ec8:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400eca:	6878      	ldr	r0, [r7, #4]
  400ecc:	4b06      	ldr	r3, [pc, #24]	; (400ee8 <usart_reset+0x50>)
  400ece:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  400ed0:	bf00      	nop
  400ed2:	3708      	adds	r7, #8
  400ed4:	46bd      	mov	sp, r7
  400ed6:	bd80      	pop	{r7, pc}
  400ed8:	00401099 	.word	0x00401099
  400edc:	00400f8d 	.word	0x00400f8d
  400ee0:	00400fc5 	.word	0x00400fc5
  400ee4:	00400ff9 	.word	0x00400ff9
  400ee8:	00401015 	.word	0x00401015

00400eec <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400eec:	b580      	push	{r7, lr}
  400eee:	b084      	sub	sp, #16
  400ef0:	af00      	add	r7, sp, #0
  400ef2:	60f8      	str	r0, [r7, #12]
  400ef4:	60b9      	str	r1, [r7, #8]
  400ef6:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400ef8:	68f8      	ldr	r0, [r7, #12]
  400efa:	4b1a      	ldr	r3, [pc, #104]	; (400f64 <usart_init_rs232+0x78>)
  400efc:	4798      	blx	r3

	ul_reg_val = 0;
  400efe:	4b1a      	ldr	r3, [pc, #104]	; (400f68 <usart_init_rs232+0x7c>)
  400f00:	2200      	movs	r2, #0
  400f02:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400f04:	68bb      	ldr	r3, [r7, #8]
  400f06:	2b00      	cmp	r3, #0
  400f08:	d009      	beq.n	400f1e <usart_init_rs232+0x32>
  400f0a:	68bb      	ldr	r3, [r7, #8]
  400f0c:	681b      	ldr	r3, [r3, #0]
  400f0e:	687a      	ldr	r2, [r7, #4]
  400f10:	4619      	mov	r1, r3
  400f12:	68f8      	ldr	r0, [r7, #12]
  400f14:	4b15      	ldr	r3, [pc, #84]	; (400f6c <usart_init_rs232+0x80>)
  400f16:	4798      	blx	r3
  400f18:	4603      	mov	r3, r0
  400f1a:	2b00      	cmp	r3, #0
  400f1c:	d001      	beq.n	400f22 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400f1e:	2301      	movs	r3, #1
  400f20:	e01b      	b.n	400f5a <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400f22:	68bb      	ldr	r3, [r7, #8]
  400f24:	685a      	ldr	r2, [r3, #4]
  400f26:	68bb      	ldr	r3, [r7, #8]
  400f28:	689b      	ldr	r3, [r3, #8]
  400f2a:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400f2c:	68bb      	ldr	r3, [r7, #8]
  400f2e:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400f30:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400f32:	68bb      	ldr	r3, [r7, #8]
  400f34:	68db      	ldr	r3, [r3, #12]
  400f36:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400f38:	4b0b      	ldr	r3, [pc, #44]	; (400f68 <usart_init_rs232+0x7c>)
  400f3a:	681b      	ldr	r3, [r3, #0]
  400f3c:	4313      	orrs	r3, r2
  400f3e:	4a0a      	ldr	r2, [pc, #40]	; (400f68 <usart_init_rs232+0x7c>)
  400f40:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  400f42:	4b09      	ldr	r3, [pc, #36]	; (400f68 <usart_init_rs232+0x7c>)
  400f44:	681b      	ldr	r3, [r3, #0]
  400f46:	4a08      	ldr	r2, [pc, #32]	; (400f68 <usart_init_rs232+0x7c>)
  400f48:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400f4a:	68fb      	ldr	r3, [r7, #12]
  400f4c:	685a      	ldr	r2, [r3, #4]
  400f4e:	4b06      	ldr	r3, [pc, #24]	; (400f68 <usart_init_rs232+0x7c>)
  400f50:	681b      	ldr	r3, [r3, #0]
  400f52:	431a      	orrs	r2, r3
  400f54:	68fb      	ldr	r3, [r7, #12]
  400f56:	605a      	str	r2, [r3, #4]

	return 0;
  400f58:	2300      	movs	r3, #0
}
  400f5a:	4618      	mov	r0, r3
  400f5c:	3710      	adds	r7, #16
  400f5e:	46bd      	mov	sp, r7
  400f60:	bd80      	pop	{r7, pc}
  400f62:	bf00      	nop
  400f64:	00400e99 	.word	0x00400e99
  400f68:	2040091c 	.word	0x2040091c
  400f6c:	00400e0d 	.word	0x00400e0d

00400f70 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400f70:	b480      	push	{r7}
  400f72:	b083      	sub	sp, #12
  400f74:	af00      	add	r7, sp, #0
  400f76:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400f78:	687b      	ldr	r3, [r7, #4]
  400f7a:	2240      	movs	r2, #64	; 0x40
  400f7c:	601a      	str	r2, [r3, #0]
}
  400f7e:	bf00      	nop
  400f80:	370c      	adds	r7, #12
  400f82:	46bd      	mov	sp, r7
  400f84:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f88:	4770      	bx	lr
  400f8a:	bf00      	nop

00400f8c <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400f8c:	b480      	push	{r7}
  400f8e:	b083      	sub	sp, #12
  400f90:	af00      	add	r7, sp, #0
  400f92:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400f94:	687b      	ldr	r3, [r7, #4]
  400f96:	2288      	movs	r2, #136	; 0x88
  400f98:	601a      	str	r2, [r3, #0]
}
  400f9a:	bf00      	nop
  400f9c:	370c      	adds	r7, #12
  400f9e:	46bd      	mov	sp, r7
  400fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fa4:	4770      	bx	lr
  400fa6:	bf00      	nop

00400fa8 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  400fa8:	b480      	push	{r7}
  400faa:	b083      	sub	sp, #12
  400fac:	af00      	add	r7, sp, #0
  400fae:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400fb0:	687b      	ldr	r3, [r7, #4]
  400fb2:	2210      	movs	r2, #16
  400fb4:	601a      	str	r2, [r3, #0]
}
  400fb6:	bf00      	nop
  400fb8:	370c      	adds	r7, #12
  400fba:	46bd      	mov	sp, r7
  400fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fc0:	4770      	bx	lr
  400fc2:	bf00      	nop

00400fc4 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400fc4:	b480      	push	{r7}
  400fc6:	b083      	sub	sp, #12
  400fc8:	af00      	add	r7, sp, #0
  400fca:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400fcc:	687b      	ldr	r3, [r7, #4]
  400fce:	2224      	movs	r2, #36	; 0x24
  400fd0:	601a      	str	r2, [r3, #0]
}
  400fd2:	bf00      	nop
  400fd4:	370c      	adds	r7, #12
  400fd6:	46bd      	mov	sp, r7
  400fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fdc:	4770      	bx	lr
  400fde:	bf00      	nop

00400fe0 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  400fe0:	b480      	push	{r7}
  400fe2:	b083      	sub	sp, #12
  400fe4:	af00      	add	r7, sp, #0
  400fe6:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  400fe8:	687b      	ldr	r3, [r7, #4]
  400fea:	695b      	ldr	r3, [r3, #20]
}
  400fec:	4618      	mov	r0, r3
  400fee:	370c      	adds	r7, #12
  400ff0:	46bd      	mov	sp, r7
  400ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ff6:	4770      	bx	lr

00400ff8 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  400ff8:	b480      	push	{r7}
  400ffa:	b083      	sub	sp, #12
  400ffc:	af00      	add	r7, sp, #0
  400ffe:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401000:	687b      	ldr	r3, [r7, #4]
  401002:	f44f 7280 	mov.w	r2, #256	; 0x100
  401006:	601a      	str	r2, [r3, #0]
}
  401008:	bf00      	nop
  40100a:	370c      	adds	r7, #12
  40100c:	46bd      	mov	sp, r7
  40100e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401012:	4770      	bx	lr

00401014 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401014:	b480      	push	{r7}
  401016:	b083      	sub	sp, #12
  401018:	af00      	add	r7, sp, #0
  40101a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  40101c:	687b      	ldr	r3, [r7, #4]
  40101e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401022:	601a      	str	r2, [r3, #0]
}
  401024:	bf00      	nop
  401026:	370c      	adds	r7, #12
  401028:	46bd      	mov	sp, r7
  40102a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40102e:	4770      	bx	lr

00401030 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401030:	b480      	push	{r7}
  401032:	b083      	sub	sp, #12
  401034:	af00      	add	r7, sp, #0
  401036:	6078      	str	r0, [r7, #4]
  401038:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40103a:	687b      	ldr	r3, [r7, #4]
  40103c:	695b      	ldr	r3, [r3, #20]
  40103e:	f003 0302 	and.w	r3, r3, #2
  401042:	2b00      	cmp	r3, #0
  401044:	d101      	bne.n	40104a <usart_write+0x1a>
		return 1;
  401046:	2301      	movs	r3, #1
  401048:	e005      	b.n	401056 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40104a:	683b      	ldr	r3, [r7, #0]
  40104c:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401050:	687b      	ldr	r3, [r7, #4]
  401052:	61da      	str	r2, [r3, #28]
	return 0;
  401054:	2300      	movs	r3, #0
}
  401056:	4618      	mov	r0, r3
  401058:	370c      	adds	r7, #12
  40105a:	46bd      	mov	sp, r7
  40105c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401060:	4770      	bx	lr
  401062:	bf00      	nop

00401064 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401064:	b480      	push	{r7}
  401066:	b083      	sub	sp, #12
  401068:	af00      	add	r7, sp, #0
  40106a:	6078      	str	r0, [r7, #4]
  40106c:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40106e:	687b      	ldr	r3, [r7, #4]
  401070:	695b      	ldr	r3, [r3, #20]
  401072:	f003 0301 	and.w	r3, r3, #1
  401076:	2b00      	cmp	r3, #0
  401078:	d101      	bne.n	40107e <usart_read+0x1a>
		return 1;
  40107a:	2301      	movs	r3, #1
  40107c:	e006      	b.n	40108c <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40107e:	687b      	ldr	r3, [r7, #4]
  401080:	699b      	ldr	r3, [r3, #24]
  401082:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401086:	683b      	ldr	r3, [r7, #0]
  401088:	601a      	str	r2, [r3, #0]

	return 0;
  40108a:	2300      	movs	r3, #0
}
  40108c:	4618      	mov	r0, r3
  40108e:	370c      	adds	r7, #12
  401090:	46bd      	mov	sp, r7
  401092:	f85d 7b04 	ldr.w	r7, [sp], #4
  401096:	4770      	bx	lr

00401098 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401098:	b480      	push	{r7}
  40109a:	b083      	sub	sp, #12
  40109c:	af00      	add	r7, sp, #0
  40109e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4010a0:	687b      	ldr	r3, [r7, #4]
  4010a2:	4a04      	ldr	r2, [pc, #16]	; (4010b4 <usart_disable_writeprotect+0x1c>)
  4010a4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4010a8:	bf00      	nop
  4010aa:	370c      	adds	r7, #12
  4010ac:	46bd      	mov	sp, r7
  4010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010b2:	4770      	bx	lr
  4010b4:	55534100 	.word	0x55534100

004010b8 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4010b8:	b480      	push	{r7}
  4010ba:	b083      	sub	sp, #12
  4010bc:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4010be:	f3ef 8310 	mrs	r3, PRIMASK
  4010c2:	607b      	str	r3, [r7, #4]
  return(result);
  4010c4:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4010c6:	2b00      	cmp	r3, #0
  4010c8:	bf0c      	ite	eq
  4010ca:	2301      	moveq	r3, #1
  4010cc:	2300      	movne	r3, #0
  4010ce:	b2db      	uxtb	r3, r3
  4010d0:	603b      	str	r3, [r7, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4010d2:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4010d4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4010d8:	4b04      	ldr	r3, [pc, #16]	; (4010ec <cpu_irq_save+0x34>)
  4010da:	2200      	movs	r2, #0
  4010dc:	701a      	strb	r2, [r3, #0]
	return flags;
  4010de:	683b      	ldr	r3, [r7, #0]
}
  4010e0:	4618      	mov	r0, r3
  4010e2:	370c      	adds	r7, #12
  4010e4:	46bd      	mov	sp, r7
  4010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010ea:	4770      	bx	lr
  4010ec:	2040000c 	.word	0x2040000c

004010f0 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4010f0:	b480      	push	{r7}
  4010f2:	b083      	sub	sp, #12
  4010f4:	af00      	add	r7, sp, #0
  4010f6:	6078      	str	r0, [r7, #4]
	return (flags);
  4010f8:	687b      	ldr	r3, [r7, #4]
  4010fa:	2b00      	cmp	r3, #0
  4010fc:	bf14      	ite	ne
  4010fe:	2301      	movne	r3, #1
  401100:	2300      	moveq	r3, #0
  401102:	b2db      	uxtb	r3, r3
}
  401104:	4618      	mov	r0, r3
  401106:	370c      	adds	r7, #12
  401108:	46bd      	mov	sp, r7
  40110a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40110e:	4770      	bx	lr

00401110 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401110:	b580      	push	{r7, lr}
  401112:	b082      	sub	sp, #8
  401114:	af00      	add	r7, sp, #0
  401116:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401118:	6878      	ldr	r0, [r7, #4]
  40111a:	4b07      	ldr	r3, [pc, #28]	; (401138 <cpu_irq_restore+0x28>)
  40111c:	4798      	blx	r3
  40111e:	4603      	mov	r3, r0
  401120:	2b00      	cmp	r3, #0
  401122:	d005      	beq.n	401130 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401124:	4b05      	ldr	r3, [pc, #20]	; (40113c <cpu_irq_restore+0x2c>)
  401126:	2201      	movs	r2, #1
  401128:	701a      	strb	r2, [r3, #0]
  40112a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40112e:	b662      	cpsie	i
}
  401130:	bf00      	nop
  401132:	3708      	adds	r7, #8
  401134:	46bd      	mov	sp, r7
  401136:	bd80      	pop	{r7, pc}
  401138:	004010f1 	.word	0x004010f1
  40113c:	2040000c 	.word	0x2040000c

00401140 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401140:	b580      	push	{r7, lr}
  401142:	b084      	sub	sp, #16
  401144:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401146:	4b1e      	ldr	r3, [pc, #120]	; (4011c0 <Reset_Handler+0x80>)
  401148:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  40114a:	4b1e      	ldr	r3, [pc, #120]	; (4011c4 <Reset_Handler+0x84>)
  40114c:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  40114e:	68fa      	ldr	r2, [r7, #12]
  401150:	68bb      	ldr	r3, [r7, #8]
  401152:	429a      	cmp	r2, r3
  401154:	d00c      	beq.n	401170 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401156:	e007      	b.n	401168 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401158:	68bb      	ldr	r3, [r7, #8]
  40115a:	1d1a      	adds	r2, r3, #4
  40115c:	60ba      	str	r2, [r7, #8]
  40115e:	68fa      	ldr	r2, [r7, #12]
  401160:	1d11      	adds	r1, r2, #4
  401162:	60f9      	str	r1, [r7, #12]
  401164:	6812      	ldr	r2, [r2, #0]
  401166:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  401168:	68bb      	ldr	r3, [r7, #8]
  40116a:	4a17      	ldr	r2, [pc, #92]	; (4011c8 <Reset_Handler+0x88>)
  40116c:	4293      	cmp	r3, r2
  40116e:	d3f3      	bcc.n	401158 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401170:	4b16      	ldr	r3, [pc, #88]	; (4011cc <Reset_Handler+0x8c>)
  401172:	60bb      	str	r3, [r7, #8]
  401174:	e004      	b.n	401180 <Reset_Handler+0x40>
                *pDest++ = 0;
  401176:	68bb      	ldr	r3, [r7, #8]
  401178:	1d1a      	adds	r2, r3, #4
  40117a:	60ba      	str	r2, [r7, #8]
  40117c:	2200      	movs	r2, #0
  40117e:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401180:	68bb      	ldr	r3, [r7, #8]
  401182:	4a13      	ldr	r2, [pc, #76]	; (4011d0 <Reset_Handler+0x90>)
  401184:	4293      	cmp	r3, r2
  401186:	d3f6      	bcc.n	401176 <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401188:	4b12      	ldr	r3, [pc, #72]	; (4011d4 <Reset_Handler+0x94>)
  40118a:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40118c:	4a12      	ldr	r2, [pc, #72]	; (4011d8 <Reset_Handler+0x98>)
  40118e:	68fb      	ldr	r3, [r7, #12]
  401190:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401194:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401196:	4b11      	ldr	r3, [pc, #68]	; (4011dc <Reset_Handler+0x9c>)
  401198:	4798      	blx	r3
  40119a:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  40119c:	4a10      	ldr	r2, [pc, #64]	; (4011e0 <Reset_Handler+0xa0>)
  40119e:	4b10      	ldr	r3, [pc, #64]	; (4011e0 <Reset_Handler+0xa0>)
  4011a0:	681b      	ldr	r3, [r3, #0]
  4011a2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4011a6:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4011a8:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4011ac:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4011b0:	6878      	ldr	r0, [r7, #4]
  4011b2:	4b0c      	ldr	r3, [pc, #48]	; (4011e4 <Reset_Handler+0xa4>)
  4011b4:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4011b6:	4b0c      	ldr	r3, [pc, #48]	; (4011e8 <Reset_Handler+0xa8>)
  4011b8:	4798      	blx	r3

        /* Branch to main function */
        main();
  4011ba:	4b0c      	ldr	r3, [pc, #48]	; (4011ec <Reset_Handler+0xac>)
  4011bc:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4011be:	e7fe      	b.n	4011be <Reset_Handler+0x7e>
  4011c0:	00406860 	.word	0x00406860
  4011c4:	20400000 	.word	0x20400000
  4011c8:	2040088c 	.word	0x2040088c
  4011cc:	2040088c 	.word	0x2040088c
  4011d0:	20400a24 	.word	0x20400a24
  4011d4:	00400000 	.word	0x00400000
  4011d8:	e000ed00 	.word	0xe000ed00
  4011dc:	004010b9 	.word	0x004010b9
  4011e0:	e000ed88 	.word	0xe000ed88
  4011e4:	00401111 	.word	0x00401111
  4011e8:	00401e1d 	.word	0x00401e1d
  4011ec:	00401a25 	.word	0x00401a25

004011f0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4011f0:	b480      	push	{r7}
  4011f2:	af00      	add	r7, sp, #0
        while (1) {
        }
  4011f4:	e7fe      	b.n	4011f4 <Dummy_Handler+0x4>
  4011f6:	bf00      	nop

004011f8 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4011f8:	b480      	push	{r7}
  4011fa:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4011fc:	4b52      	ldr	r3, [pc, #328]	; (401348 <SystemCoreClockUpdate+0x150>)
  4011fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401200:	f003 0303 	and.w	r3, r3, #3
  401204:	2b01      	cmp	r3, #1
  401206:	d014      	beq.n	401232 <SystemCoreClockUpdate+0x3a>
  401208:	2b01      	cmp	r3, #1
  40120a:	d302      	bcc.n	401212 <SystemCoreClockUpdate+0x1a>
  40120c:	2b02      	cmp	r3, #2
  40120e:	d038      	beq.n	401282 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401210:	e07a      	b.n	401308 <SystemCoreClockUpdate+0x110>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401212:	4b4e      	ldr	r3, [pc, #312]	; (40134c <SystemCoreClockUpdate+0x154>)
  401214:	695b      	ldr	r3, [r3, #20]
  401216:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40121a:	2b00      	cmp	r3, #0
  40121c:	d004      	beq.n	401228 <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40121e:	4b4c      	ldr	r3, [pc, #304]	; (401350 <SystemCoreClockUpdate+0x158>)
  401220:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401224:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  401226:	e06f      	b.n	401308 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401228:	4b49      	ldr	r3, [pc, #292]	; (401350 <SystemCoreClockUpdate+0x158>)
  40122a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40122e:	601a      	str	r2, [r3, #0]
      }
    break;
  401230:	e06a      	b.n	401308 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401232:	4b45      	ldr	r3, [pc, #276]	; (401348 <SystemCoreClockUpdate+0x150>)
  401234:	6a1b      	ldr	r3, [r3, #32]
  401236:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40123a:	2b00      	cmp	r3, #0
  40123c:	d003      	beq.n	401246 <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40123e:	4b44      	ldr	r3, [pc, #272]	; (401350 <SystemCoreClockUpdate+0x158>)
  401240:	4a44      	ldr	r2, [pc, #272]	; (401354 <SystemCoreClockUpdate+0x15c>)
  401242:	601a      	str	r2, [r3, #0]

          default:
          break;
        }
      }
    break;
  401244:	e060      	b.n	401308 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401246:	4b42      	ldr	r3, [pc, #264]	; (401350 <SystemCoreClockUpdate+0x158>)
  401248:	4a43      	ldr	r2, [pc, #268]	; (401358 <SystemCoreClockUpdate+0x160>)
  40124a:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40124c:	4b3e      	ldr	r3, [pc, #248]	; (401348 <SystemCoreClockUpdate+0x150>)
  40124e:	6a1b      	ldr	r3, [r3, #32]
  401250:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401254:	2b10      	cmp	r3, #16
  401256:	d004      	beq.n	401262 <SystemCoreClockUpdate+0x6a>
  401258:	2b20      	cmp	r3, #32
  40125a:	d008      	beq.n	40126e <SystemCoreClockUpdate+0x76>
  40125c:	2b00      	cmp	r3, #0
  40125e:	d00e      	beq.n	40127e <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401260:	e00e      	b.n	401280 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401262:	4b3b      	ldr	r3, [pc, #236]	; (401350 <SystemCoreClockUpdate+0x158>)
  401264:	681b      	ldr	r3, [r3, #0]
  401266:	005b      	lsls	r3, r3, #1
  401268:	4a39      	ldr	r2, [pc, #228]	; (401350 <SystemCoreClockUpdate+0x158>)
  40126a:	6013      	str	r3, [r2, #0]
          break;
  40126c:	e008      	b.n	401280 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  40126e:	4b38      	ldr	r3, [pc, #224]	; (401350 <SystemCoreClockUpdate+0x158>)
  401270:	681a      	ldr	r2, [r3, #0]
  401272:	4613      	mov	r3, r2
  401274:	005b      	lsls	r3, r3, #1
  401276:	4413      	add	r3, r2
  401278:	4a35      	ldr	r2, [pc, #212]	; (401350 <SystemCoreClockUpdate+0x158>)
  40127a:	6013      	str	r3, [r2, #0]
          break;
  40127c:	e000      	b.n	401280 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  40127e:	bf00      	nop

          default:
          break;
        }
      }
    break;
  401280:	e042      	b.n	401308 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401282:	4b31      	ldr	r3, [pc, #196]	; (401348 <SystemCoreClockUpdate+0x150>)
  401284:	6a1b      	ldr	r3, [r3, #32]
  401286:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40128a:	2b00      	cmp	r3, #0
  40128c:	d003      	beq.n	401296 <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40128e:	4b30      	ldr	r3, [pc, #192]	; (401350 <SystemCoreClockUpdate+0x158>)
  401290:	4a30      	ldr	r2, [pc, #192]	; (401354 <SystemCoreClockUpdate+0x15c>)
  401292:	601a      	str	r2, [r3, #0]
  401294:	e01c      	b.n	4012d0 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401296:	4b2e      	ldr	r3, [pc, #184]	; (401350 <SystemCoreClockUpdate+0x158>)
  401298:	4a2f      	ldr	r2, [pc, #188]	; (401358 <SystemCoreClockUpdate+0x160>)
  40129a:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40129c:	4b2a      	ldr	r3, [pc, #168]	; (401348 <SystemCoreClockUpdate+0x150>)
  40129e:	6a1b      	ldr	r3, [r3, #32]
  4012a0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4012a4:	2b10      	cmp	r3, #16
  4012a6:	d004      	beq.n	4012b2 <SystemCoreClockUpdate+0xba>
  4012a8:	2b20      	cmp	r3, #32
  4012aa:	d008      	beq.n	4012be <SystemCoreClockUpdate+0xc6>
  4012ac:	2b00      	cmp	r3, #0
  4012ae:	d00e      	beq.n	4012ce <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  4012b0:	e00e      	b.n	4012d0 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4012b2:	4b27      	ldr	r3, [pc, #156]	; (401350 <SystemCoreClockUpdate+0x158>)
  4012b4:	681b      	ldr	r3, [r3, #0]
  4012b6:	005b      	lsls	r3, r3, #1
  4012b8:	4a25      	ldr	r2, [pc, #148]	; (401350 <SystemCoreClockUpdate+0x158>)
  4012ba:	6013      	str	r3, [r2, #0]
          break;
  4012bc:	e008      	b.n	4012d0 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4012be:	4b24      	ldr	r3, [pc, #144]	; (401350 <SystemCoreClockUpdate+0x158>)
  4012c0:	681a      	ldr	r2, [r3, #0]
  4012c2:	4613      	mov	r3, r2
  4012c4:	005b      	lsls	r3, r3, #1
  4012c6:	4413      	add	r3, r2
  4012c8:	4a21      	ldr	r2, [pc, #132]	; (401350 <SystemCoreClockUpdate+0x158>)
  4012ca:	6013      	str	r3, [r2, #0]
          break;
  4012cc:	e000      	b.n	4012d0 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  4012ce:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4012d0:	4b1d      	ldr	r3, [pc, #116]	; (401348 <SystemCoreClockUpdate+0x150>)
  4012d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012d4:	f003 0303 	and.w	r3, r3, #3
  4012d8:	2b02      	cmp	r3, #2
  4012da:	d114      	bne.n	401306 <SystemCoreClockUpdate+0x10e>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4012dc:	4b1a      	ldr	r3, [pc, #104]	; (401348 <SystemCoreClockUpdate+0x150>)
  4012de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4012e0:	4b1e      	ldr	r3, [pc, #120]	; (40135c <SystemCoreClockUpdate+0x164>)
  4012e2:	4013      	ands	r3, r2
  4012e4:	0c1b      	lsrs	r3, r3, #16
  4012e6:	3301      	adds	r3, #1
  4012e8:	4a19      	ldr	r2, [pc, #100]	; (401350 <SystemCoreClockUpdate+0x158>)
  4012ea:	6812      	ldr	r2, [r2, #0]
  4012ec:	fb02 f303 	mul.w	r3, r2, r3
  4012f0:	4a17      	ldr	r2, [pc, #92]	; (401350 <SystemCoreClockUpdate+0x158>)
  4012f2:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4012f4:	4b14      	ldr	r3, [pc, #80]	; (401348 <SystemCoreClockUpdate+0x150>)
  4012f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4012f8:	b2db      	uxtb	r3, r3
  4012fa:	4a15      	ldr	r2, [pc, #84]	; (401350 <SystemCoreClockUpdate+0x158>)
  4012fc:	6812      	ldr	r2, [r2, #0]
  4012fe:	fbb2 f3f3 	udiv	r3, r2, r3
  401302:	4a13      	ldr	r2, [pc, #76]	; (401350 <SystemCoreClockUpdate+0x158>)
  401304:	6013      	str	r3, [r2, #0]
      }
    break;
  401306:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401308:	4b0f      	ldr	r3, [pc, #60]	; (401348 <SystemCoreClockUpdate+0x150>)
  40130a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40130c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401310:	2b70      	cmp	r3, #112	; 0x70
  401312:	d108      	bne.n	401326 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401314:	4b0e      	ldr	r3, [pc, #56]	; (401350 <SystemCoreClockUpdate+0x158>)
  401316:	681b      	ldr	r3, [r3, #0]
  401318:	4a11      	ldr	r2, [pc, #68]	; (401360 <SystemCoreClockUpdate+0x168>)
  40131a:	fba2 2303 	umull	r2, r3, r2, r3
  40131e:	085b      	lsrs	r3, r3, #1
  401320:	4a0b      	ldr	r2, [pc, #44]	; (401350 <SystemCoreClockUpdate+0x158>)
  401322:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401324:	e00a      	b.n	40133c <SystemCoreClockUpdate+0x144>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401326:	4b08      	ldr	r3, [pc, #32]	; (401348 <SystemCoreClockUpdate+0x150>)
  401328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40132a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40132e:	091b      	lsrs	r3, r3, #4
  401330:	4a07      	ldr	r2, [pc, #28]	; (401350 <SystemCoreClockUpdate+0x158>)
  401332:	6812      	ldr	r2, [r2, #0]
  401334:	fa22 f303 	lsr.w	r3, r2, r3
  401338:	4a05      	ldr	r2, [pc, #20]	; (401350 <SystemCoreClockUpdate+0x158>)
  40133a:	6013      	str	r3, [r2, #0]
  }
}
  40133c:	bf00      	nop
  40133e:	46bd      	mov	sp, r7
  401340:	f85d 7b04 	ldr.w	r7, [sp], #4
  401344:	4770      	bx	lr
  401346:	bf00      	nop
  401348:	400e0600 	.word	0x400e0600
  40134c:	400e1810 	.word	0x400e1810
  401350:	20400010 	.word	0x20400010
  401354:	00b71b00 	.word	0x00b71b00
  401358:	003d0900 	.word	0x003d0900
  40135c:	07ff0000 	.word	0x07ff0000
  401360:	aaaaaaab 	.word	0xaaaaaaab

00401364 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401364:	b480      	push	{r7}
  401366:	b083      	sub	sp, #12
  401368:	af00      	add	r7, sp, #0
  40136a:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40136c:	687b      	ldr	r3, [r7, #4]
  40136e:	4a19      	ldr	r2, [pc, #100]	; (4013d4 <system_init_flash+0x70>)
  401370:	4293      	cmp	r3, r2
  401372:	d804      	bhi.n	40137e <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401374:	4b18      	ldr	r3, [pc, #96]	; (4013d8 <system_init_flash+0x74>)
  401376:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40137a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40137c:	e023      	b.n	4013c6 <system_init_flash+0x62>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40137e:	687b      	ldr	r3, [r7, #4]
  401380:	4a16      	ldr	r2, [pc, #88]	; (4013dc <system_init_flash+0x78>)
  401382:	4293      	cmp	r3, r2
  401384:	d803      	bhi.n	40138e <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401386:	4b14      	ldr	r3, [pc, #80]	; (4013d8 <system_init_flash+0x74>)
  401388:	4a15      	ldr	r2, [pc, #84]	; (4013e0 <system_init_flash+0x7c>)
  40138a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40138c:	e01b      	b.n	4013c6 <system_init_flash+0x62>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40138e:	687b      	ldr	r3, [r7, #4]
  401390:	4a14      	ldr	r2, [pc, #80]	; (4013e4 <system_init_flash+0x80>)
  401392:	4293      	cmp	r3, r2
  401394:	d803      	bhi.n	40139e <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401396:	4b10      	ldr	r3, [pc, #64]	; (4013d8 <system_init_flash+0x74>)
  401398:	4a13      	ldr	r2, [pc, #76]	; (4013e8 <system_init_flash+0x84>)
  40139a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40139c:	e013      	b.n	4013c6 <system_init_flash+0x62>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40139e:	687b      	ldr	r3, [r7, #4]
  4013a0:	4a12      	ldr	r2, [pc, #72]	; (4013ec <system_init_flash+0x88>)
  4013a2:	4293      	cmp	r3, r2
  4013a4:	d803      	bhi.n	4013ae <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4013a6:	4b0c      	ldr	r3, [pc, #48]	; (4013d8 <system_init_flash+0x74>)
  4013a8:	4a11      	ldr	r2, [pc, #68]	; (4013f0 <system_init_flash+0x8c>)
  4013aa:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4013ac:	e00b      	b.n	4013c6 <system_init_flash+0x62>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4013ae:	687b      	ldr	r3, [r7, #4]
  4013b0:	4a10      	ldr	r2, [pc, #64]	; (4013f4 <system_init_flash+0x90>)
  4013b2:	4293      	cmp	r3, r2
  4013b4:	d804      	bhi.n	4013c0 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4013b6:	4b08      	ldr	r3, [pc, #32]	; (4013d8 <system_init_flash+0x74>)
  4013b8:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4013bc:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4013be:	e002      	b.n	4013c6 <system_init_flash+0x62>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4013c0:	4b05      	ldr	r3, [pc, #20]	; (4013d8 <system_init_flash+0x74>)
  4013c2:	4a0d      	ldr	r2, [pc, #52]	; (4013f8 <system_init_flash+0x94>)
  4013c4:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4013c6:	bf00      	nop
  4013c8:	370c      	adds	r7, #12
  4013ca:	46bd      	mov	sp, r7
  4013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013d0:	4770      	bx	lr
  4013d2:	bf00      	nop
  4013d4:	01312cff 	.word	0x01312cff
  4013d8:	400e0c00 	.word	0x400e0c00
  4013dc:	026259ff 	.word	0x026259ff
  4013e0:	04000100 	.word	0x04000100
  4013e4:	039386ff 	.word	0x039386ff
  4013e8:	04000200 	.word	0x04000200
  4013ec:	04c4b3ff 	.word	0x04c4b3ff
  4013f0:	04000300 	.word	0x04000300
  4013f4:	05f5e0ff 	.word	0x05f5e0ff
  4013f8:	04000500 	.word	0x04000500

004013fc <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4013fc:	b480      	push	{r7}
  4013fe:	b085      	sub	sp, #20
  401400:	af00      	add	r7, sp, #0
  401402:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401404:	4b10      	ldr	r3, [pc, #64]	; (401448 <_sbrk+0x4c>)
  401406:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401408:	4b10      	ldr	r3, [pc, #64]	; (40144c <_sbrk+0x50>)
  40140a:	681b      	ldr	r3, [r3, #0]
  40140c:	2b00      	cmp	r3, #0
  40140e:	d102      	bne.n	401416 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401410:	4b0e      	ldr	r3, [pc, #56]	; (40144c <_sbrk+0x50>)
  401412:	4a0f      	ldr	r2, [pc, #60]	; (401450 <_sbrk+0x54>)
  401414:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401416:	4b0d      	ldr	r3, [pc, #52]	; (40144c <_sbrk+0x50>)
  401418:	681b      	ldr	r3, [r3, #0]
  40141a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40141c:	68ba      	ldr	r2, [r7, #8]
  40141e:	687b      	ldr	r3, [r7, #4]
  401420:	441a      	add	r2, r3
  401422:	68fb      	ldr	r3, [r7, #12]
  401424:	429a      	cmp	r2, r3
  401426:	dd02      	ble.n	40142e <_sbrk+0x32>
		return (caddr_t) -1;	
  401428:	f04f 33ff 	mov.w	r3, #4294967295
  40142c:	e006      	b.n	40143c <_sbrk+0x40>
	}

	heap += incr;
  40142e:	4b07      	ldr	r3, [pc, #28]	; (40144c <_sbrk+0x50>)
  401430:	681a      	ldr	r2, [r3, #0]
  401432:	687b      	ldr	r3, [r7, #4]
  401434:	4413      	add	r3, r2
  401436:	4a05      	ldr	r2, [pc, #20]	; (40144c <_sbrk+0x50>)
  401438:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40143a:	68bb      	ldr	r3, [r7, #8]
}
  40143c:	4618      	mov	r0, r3
  40143e:	3714      	adds	r7, #20
  401440:	46bd      	mov	sp, r7
  401442:	f85d 7b04 	ldr.w	r7, [sp], #4
  401446:	4770      	bx	lr
  401448:	2045fffc 	.word	0x2045fffc
  40144c:	20400920 	.word	0x20400920
  401450:	20402c28 	.word	0x20402c28

00401454 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401454:	b480      	push	{r7}
  401456:	b083      	sub	sp, #12
  401458:	af00      	add	r7, sp, #0
  40145a:	4603      	mov	r3, r0
  40145c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40145e:	4909      	ldr	r1, [pc, #36]	; (401484 <NVIC_EnableIRQ+0x30>)
  401460:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401464:	095b      	lsrs	r3, r3, #5
  401466:	79fa      	ldrb	r2, [r7, #7]
  401468:	f002 021f 	and.w	r2, r2, #31
  40146c:	2001      	movs	r0, #1
  40146e:	fa00 f202 	lsl.w	r2, r0, r2
  401472:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401476:	bf00      	nop
  401478:	370c      	adds	r7, #12
  40147a:	46bd      	mov	sp, r7
  40147c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401480:	4770      	bx	lr
  401482:	bf00      	nop
  401484:	e000e100 	.word	0xe000e100

00401488 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401488:	b480      	push	{r7}
  40148a:	b083      	sub	sp, #12
  40148c:	af00      	add	r7, sp, #0
  40148e:	4603      	mov	r3, r0
  401490:	6039      	str	r1, [r7, #0]
  401492:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401494:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401498:	2b00      	cmp	r3, #0
  40149a:	da0b      	bge.n	4014b4 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40149c:	490d      	ldr	r1, [pc, #52]	; (4014d4 <NVIC_SetPriority+0x4c>)
  40149e:	79fb      	ldrb	r3, [r7, #7]
  4014a0:	f003 030f 	and.w	r3, r3, #15
  4014a4:	3b04      	subs	r3, #4
  4014a6:	683a      	ldr	r2, [r7, #0]
  4014a8:	b2d2      	uxtb	r2, r2
  4014aa:	0152      	lsls	r2, r2, #5
  4014ac:	b2d2      	uxtb	r2, r2
  4014ae:	440b      	add	r3, r1
  4014b0:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  4014b2:	e009      	b.n	4014c8 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4014b4:	4908      	ldr	r1, [pc, #32]	; (4014d8 <NVIC_SetPriority+0x50>)
  4014b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4014ba:	683a      	ldr	r2, [r7, #0]
  4014bc:	b2d2      	uxtb	r2, r2
  4014be:	0152      	lsls	r2, r2, #5
  4014c0:	b2d2      	uxtb	r2, r2
  4014c2:	440b      	add	r3, r1
  4014c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4014c8:	bf00      	nop
  4014ca:	370c      	adds	r7, #12
  4014cc:	46bd      	mov	sp, r7
  4014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014d2:	4770      	bx	lr
  4014d4:	e000ed00 	.word	0xe000ed00
  4014d8:	e000e100 	.word	0xe000e100

004014dc <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4014dc:	b480      	push	{r7}
  4014de:	b083      	sub	sp, #12
  4014e0:	af00      	add	r7, sp, #0
  4014e2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4014e4:	687b      	ldr	r3, [r7, #4]
  4014e6:	2b07      	cmp	r3, #7
  4014e8:	d825      	bhi.n	401536 <osc_get_rate+0x5a>
  4014ea:	a201      	add	r2, pc, #4	; (adr r2, 4014f0 <osc_get_rate+0x14>)
  4014ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4014f0:	00401511 	.word	0x00401511
  4014f4:	00401517 	.word	0x00401517
  4014f8:	0040151d 	.word	0x0040151d
  4014fc:	00401523 	.word	0x00401523
  401500:	00401527 	.word	0x00401527
  401504:	0040152b 	.word	0x0040152b
  401508:	0040152f 	.word	0x0040152f
  40150c:	00401533 	.word	0x00401533
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401510:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401514:	e010      	b.n	401538 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401516:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40151a:	e00d      	b.n	401538 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40151c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401520:	e00a      	b.n	401538 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401522:	4b08      	ldr	r3, [pc, #32]	; (401544 <osc_get_rate+0x68>)
  401524:	e008      	b.n	401538 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401526:	4b08      	ldr	r3, [pc, #32]	; (401548 <osc_get_rate+0x6c>)
  401528:	e006      	b.n	401538 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40152a:	4b08      	ldr	r3, [pc, #32]	; (40154c <osc_get_rate+0x70>)
  40152c:	e004      	b.n	401538 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40152e:	4b07      	ldr	r3, [pc, #28]	; (40154c <osc_get_rate+0x70>)
  401530:	e002      	b.n	401538 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401532:	4b06      	ldr	r3, [pc, #24]	; (40154c <osc_get_rate+0x70>)
  401534:	e000      	b.n	401538 <osc_get_rate+0x5c>
	}

	return 0;
  401536:	2300      	movs	r3, #0
}
  401538:	4618      	mov	r0, r3
  40153a:	370c      	adds	r7, #12
  40153c:	46bd      	mov	sp, r7
  40153e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401542:	4770      	bx	lr
  401544:	003d0900 	.word	0x003d0900
  401548:	007a1200 	.word	0x007a1200
  40154c:	00b71b00 	.word	0x00b71b00

00401550 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401550:	b580      	push	{r7, lr}
  401552:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401554:	2006      	movs	r0, #6
  401556:	4b05      	ldr	r3, [pc, #20]	; (40156c <sysclk_get_main_hz+0x1c>)
  401558:	4798      	blx	r3
  40155a:	4602      	mov	r2, r0
  40155c:	4613      	mov	r3, r2
  40155e:	009b      	lsls	r3, r3, #2
  401560:	4413      	add	r3, r2
  401562:	009a      	lsls	r2, r3, #2
  401564:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401566:	4618      	mov	r0, r3
  401568:	bd80      	pop	{r7, pc}
  40156a:	bf00      	nop
  40156c:	004014dd 	.word	0x004014dd

00401570 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401570:	b580      	push	{r7, lr}
  401572:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401574:	4b02      	ldr	r3, [pc, #8]	; (401580 <sysclk_get_cpu_hz+0x10>)
  401576:	4798      	blx	r3
  401578:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40157a:	4618      	mov	r0, r3
  40157c:	bd80      	pop	{r7, pc}
  40157e:	bf00      	nop
  401580:	00401551 	.word	0x00401551

00401584 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401584:	b580      	push	{r7, lr}
  401586:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401588:	4b02      	ldr	r3, [pc, #8]	; (401594 <sysclk_get_peripheral_hz+0x10>)
  40158a:	4798      	blx	r3
  40158c:	4603      	mov	r3, r0
  40158e:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  401590:	4618      	mov	r0, r3
  401592:	bd80      	pop	{r7, pc}
  401594:	00401551 	.word	0x00401551

00401598 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401598:	b580      	push	{r7, lr}
  40159a:	b082      	sub	sp, #8
  40159c:	af00      	add	r7, sp, #0
  40159e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4015a0:	6878      	ldr	r0, [r7, #4]
  4015a2:	4b03      	ldr	r3, [pc, #12]	; (4015b0 <sysclk_enable_peripheral_clock+0x18>)
  4015a4:	4798      	blx	r3
}
  4015a6:	bf00      	nop
  4015a8:	3708      	adds	r7, #8
  4015aa:	46bd      	mov	sp, r7
  4015ac:	bd80      	pop	{r7, pc}
  4015ae:	bf00      	nop
  4015b0:	00400cfd 	.word	0x00400cfd

004015b4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4015b4:	b580      	push	{r7, lr}
  4015b6:	b082      	sub	sp, #8
  4015b8:	af00      	add	r7, sp, #0
  4015ba:	6078      	str	r0, [r7, #4]
  4015bc:	460b      	mov	r3, r1
  4015be:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4015c0:	687b      	ldr	r3, [r7, #4]
  4015c2:	4a36      	ldr	r2, [pc, #216]	; (40169c <usart_serial_putchar+0xe8>)
  4015c4:	4293      	cmp	r3, r2
  4015c6:	d10a      	bne.n	4015de <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4015c8:	bf00      	nop
  4015ca:	78fb      	ldrb	r3, [r7, #3]
  4015cc:	4619      	mov	r1, r3
  4015ce:	6878      	ldr	r0, [r7, #4]
  4015d0:	4b33      	ldr	r3, [pc, #204]	; (4016a0 <usart_serial_putchar+0xec>)
  4015d2:	4798      	blx	r3
  4015d4:	4603      	mov	r3, r0
  4015d6:	2b00      	cmp	r3, #0
  4015d8:	d1f7      	bne.n	4015ca <usart_serial_putchar+0x16>
		return 1;
  4015da:	2301      	movs	r3, #1
  4015dc:	e05a      	b.n	401694 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4015de:	687b      	ldr	r3, [r7, #4]
  4015e0:	4a30      	ldr	r2, [pc, #192]	; (4016a4 <usart_serial_putchar+0xf0>)
  4015e2:	4293      	cmp	r3, r2
  4015e4:	d10a      	bne.n	4015fc <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4015e6:	bf00      	nop
  4015e8:	78fb      	ldrb	r3, [r7, #3]
  4015ea:	4619      	mov	r1, r3
  4015ec:	6878      	ldr	r0, [r7, #4]
  4015ee:	4b2c      	ldr	r3, [pc, #176]	; (4016a0 <usart_serial_putchar+0xec>)
  4015f0:	4798      	blx	r3
  4015f2:	4603      	mov	r3, r0
  4015f4:	2b00      	cmp	r3, #0
  4015f6:	d1f7      	bne.n	4015e8 <usart_serial_putchar+0x34>
		return 1;
  4015f8:	2301      	movs	r3, #1
  4015fa:	e04b      	b.n	401694 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4015fc:	687b      	ldr	r3, [r7, #4]
  4015fe:	4a2a      	ldr	r2, [pc, #168]	; (4016a8 <usart_serial_putchar+0xf4>)
  401600:	4293      	cmp	r3, r2
  401602:	d10a      	bne.n	40161a <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  401604:	bf00      	nop
  401606:	78fb      	ldrb	r3, [r7, #3]
  401608:	4619      	mov	r1, r3
  40160a:	6878      	ldr	r0, [r7, #4]
  40160c:	4b24      	ldr	r3, [pc, #144]	; (4016a0 <usart_serial_putchar+0xec>)
  40160e:	4798      	blx	r3
  401610:	4603      	mov	r3, r0
  401612:	2b00      	cmp	r3, #0
  401614:	d1f7      	bne.n	401606 <usart_serial_putchar+0x52>
		return 1;
  401616:	2301      	movs	r3, #1
  401618:	e03c      	b.n	401694 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40161a:	687b      	ldr	r3, [r7, #4]
  40161c:	4a23      	ldr	r2, [pc, #140]	; (4016ac <usart_serial_putchar+0xf8>)
  40161e:	4293      	cmp	r3, r2
  401620:	d10a      	bne.n	401638 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  401622:	bf00      	nop
  401624:	78fb      	ldrb	r3, [r7, #3]
  401626:	4619      	mov	r1, r3
  401628:	6878      	ldr	r0, [r7, #4]
  40162a:	4b1d      	ldr	r3, [pc, #116]	; (4016a0 <usart_serial_putchar+0xec>)
  40162c:	4798      	blx	r3
  40162e:	4603      	mov	r3, r0
  401630:	2b00      	cmp	r3, #0
  401632:	d1f7      	bne.n	401624 <usart_serial_putchar+0x70>
		return 1;
  401634:	2301      	movs	r3, #1
  401636:	e02d      	b.n	401694 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401638:	687b      	ldr	r3, [r7, #4]
  40163a:	4a1d      	ldr	r2, [pc, #116]	; (4016b0 <usart_serial_putchar+0xfc>)
  40163c:	4293      	cmp	r3, r2
  40163e:	d10a      	bne.n	401656 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  401640:	bf00      	nop
  401642:	78fb      	ldrb	r3, [r7, #3]
  401644:	4619      	mov	r1, r3
  401646:	6878      	ldr	r0, [r7, #4]
  401648:	4b1a      	ldr	r3, [pc, #104]	; (4016b4 <usart_serial_putchar+0x100>)
  40164a:	4798      	blx	r3
  40164c:	4603      	mov	r3, r0
  40164e:	2b00      	cmp	r3, #0
  401650:	d1f7      	bne.n	401642 <usart_serial_putchar+0x8e>
		return 1;
  401652:	2301      	movs	r3, #1
  401654:	e01e      	b.n	401694 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401656:	687b      	ldr	r3, [r7, #4]
  401658:	4a17      	ldr	r2, [pc, #92]	; (4016b8 <usart_serial_putchar+0x104>)
  40165a:	4293      	cmp	r3, r2
  40165c:	d10a      	bne.n	401674 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40165e:	bf00      	nop
  401660:	78fb      	ldrb	r3, [r7, #3]
  401662:	4619      	mov	r1, r3
  401664:	6878      	ldr	r0, [r7, #4]
  401666:	4b13      	ldr	r3, [pc, #76]	; (4016b4 <usart_serial_putchar+0x100>)
  401668:	4798      	blx	r3
  40166a:	4603      	mov	r3, r0
  40166c:	2b00      	cmp	r3, #0
  40166e:	d1f7      	bne.n	401660 <usart_serial_putchar+0xac>
		return 1;
  401670:	2301      	movs	r3, #1
  401672:	e00f      	b.n	401694 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401674:	687b      	ldr	r3, [r7, #4]
  401676:	4a11      	ldr	r2, [pc, #68]	; (4016bc <usart_serial_putchar+0x108>)
  401678:	4293      	cmp	r3, r2
  40167a:	d10a      	bne.n	401692 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  40167c:	bf00      	nop
  40167e:	78fb      	ldrb	r3, [r7, #3]
  401680:	4619      	mov	r1, r3
  401682:	6878      	ldr	r0, [r7, #4]
  401684:	4b0b      	ldr	r3, [pc, #44]	; (4016b4 <usart_serial_putchar+0x100>)
  401686:	4798      	blx	r3
  401688:	4603      	mov	r3, r0
  40168a:	2b00      	cmp	r3, #0
  40168c:	d1f7      	bne.n	40167e <usart_serial_putchar+0xca>
		return 1;
  40168e:	2301      	movs	r3, #1
  401690:	e000      	b.n	401694 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401692:	2300      	movs	r3, #0
}
  401694:	4618      	mov	r0, r3
  401696:	3708      	adds	r7, #8
  401698:	46bd      	mov	sp, r7
  40169a:	bd80      	pop	{r7, pc}
  40169c:	400e0800 	.word	0x400e0800
  4016a0:	00400da9 	.word	0x00400da9
  4016a4:	400e0a00 	.word	0x400e0a00
  4016a8:	400e1a00 	.word	0x400e1a00
  4016ac:	400e1c00 	.word	0x400e1c00
  4016b0:	40024000 	.word	0x40024000
  4016b4:	00401031 	.word	0x00401031
  4016b8:	40028000 	.word	0x40028000
  4016bc:	4002c000 	.word	0x4002c000

004016c0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4016c0:	b580      	push	{r7, lr}
  4016c2:	b084      	sub	sp, #16
  4016c4:	af00      	add	r7, sp, #0
  4016c6:	6078      	str	r0, [r7, #4]
  4016c8:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4016ca:	2300      	movs	r3, #0
  4016cc:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4016ce:	687b      	ldr	r3, [r7, #4]
  4016d0:	4a34      	ldr	r2, [pc, #208]	; (4017a4 <usart_serial_getchar+0xe4>)
  4016d2:	4293      	cmp	r3, r2
  4016d4:	d107      	bne.n	4016e6 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4016d6:	bf00      	nop
  4016d8:	6839      	ldr	r1, [r7, #0]
  4016da:	6878      	ldr	r0, [r7, #4]
  4016dc:	4b32      	ldr	r3, [pc, #200]	; (4017a8 <usart_serial_getchar+0xe8>)
  4016de:	4798      	blx	r3
  4016e0:	4603      	mov	r3, r0
  4016e2:	2b00      	cmp	r3, #0
  4016e4:	d1f8      	bne.n	4016d8 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4016e6:	687b      	ldr	r3, [r7, #4]
  4016e8:	4a30      	ldr	r2, [pc, #192]	; (4017ac <usart_serial_getchar+0xec>)
  4016ea:	4293      	cmp	r3, r2
  4016ec:	d107      	bne.n	4016fe <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4016ee:	bf00      	nop
  4016f0:	6839      	ldr	r1, [r7, #0]
  4016f2:	6878      	ldr	r0, [r7, #4]
  4016f4:	4b2c      	ldr	r3, [pc, #176]	; (4017a8 <usart_serial_getchar+0xe8>)
  4016f6:	4798      	blx	r3
  4016f8:	4603      	mov	r3, r0
  4016fa:	2b00      	cmp	r3, #0
  4016fc:	d1f8      	bne.n	4016f0 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4016fe:	687b      	ldr	r3, [r7, #4]
  401700:	4a2b      	ldr	r2, [pc, #172]	; (4017b0 <usart_serial_getchar+0xf0>)
  401702:	4293      	cmp	r3, r2
  401704:	d107      	bne.n	401716 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  401706:	bf00      	nop
  401708:	6839      	ldr	r1, [r7, #0]
  40170a:	6878      	ldr	r0, [r7, #4]
  40170c:	4b26      	ldr	r3, [pc, #152]	; (4017a8 <usart_serial_getchar+0xe8>)
  40170e:	4798      	blx	r3
  401710:	4603      	mov	r3, r0
  401712:	2b00      	cmp	r3, #0
  401714:	d1f8      	bne.n	401708 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401716:	687b      	ldr	r3, [r7, #4]
  401718:	4a26      	ldr	r2, [pc, #152]	; (4017b4 <usart_serial_getchar+0xf4>)
  40171a:	4293      	cmp	r3, r2
  40171c:	d107      	bne.n	40172e <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  40171e:	bf00      	nop
  401720:	6839      	ldr	r1, [r7, #0]
  401722:	6878      	ldr	r0, [r7, #4]
  401724:	4b20      	ldr	r3, [pc, #128]	; (4017a8 <usart_serial_getchar+0xe8>)
  401726:	4798      	blx	r3
  401728:	4603      	mov	r3, r0
  40172a:	2b00      	cmp	r3, #0
  40172c:	d1f8      	bne.n	401720 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40172e:	687b      	ldr	r3, [r7, #4]
  401730:	4a21      	ldr	r2, [pc, #132]	; (4017b8 <usart_serial_getchar+0xf8>)
  401732:	4293      	cmp	r3, r2
  401734:	d10d      	bne.n	401752 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  401736:	bf00      	nop
  401738:	f107 030c 	add.w	r3, r7, #12
  40173c:	4619      	mov	r1, r3
  40173e:	6878      	ldr	r0, [r7, #4]
  401740:	4b1e      	ldr	r3, [pc, #120]	; (4017bc <usart_serial_getchar+0xfc>)
  401742:	4798      	blx	r3
  401744:	4603      	mov	r3, r0
  401746:	2b00      	cmp	r3, #0
  401748:	d1f6      	bne.n	401738 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  40174a:	68fb      	ldr	r3, [r7, #12]
  40174c:	b2da      	uxtb	r2, r3
  40174e:	683b      	ldr	r3, [r7, #0]
  401750:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401752:	687b      	ldr	r3, [r7, #4]
  401754:	4a1a      	ldr	r2, [pc, #104]	; (4017c0 <usart_serial_getchar+0x100>)
  401756:	4293      	cmp	r3, r2
  401758:	d10d      	bne.n	401776 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  40175a:	bf00      	nop
  40175c:	f107 030c 	add.w	r3, r7, #12
  401760:	4619      	mov	r1, r3
  401762:	6878      	ldr	r0, [r7, #4]
  401764:	4b15      	ldr	r3, [pc, #84]	; (4017bc <usart_serial_getchar+0xfc>)
  401766:	4798      	blx	r3
  401768:	4603      	mov	r3, r0
  40176a:	2b00      	cmp	r3, #0
  40176c:	d1f6      	bne.n	40175c <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  40176e:	68fb      	ldr	r3, [r7, #12]
  401770:	b2da      	uxtb	r2, r3
  401772:	683b      	ldr	r3, [r7, #0]
  401774:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401776:	687b      	ldr	r3, [r7, #4]
  401778:	4a12      	ldr	r2, [pc, #72]	; (4017c4 <usart_serial_getchar+0x104>)
  40177a:	4293      	cmp	r3, r2
  40177c:	d10d      	bne.n	40179a <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  40177e:	bf00      	nop
  401780:	f107 030c 	add.w	r3, r7, #12
  401784:	4619      	mov	r1, r3
  401786:	6878      	ldr	r0, [r7, #4]
  401788:	4b0c      	ldr	r3, [pc, #48]	; (4017bc <usart_serial_getchar+0xfc>)
  40178a:	4798      	blx	r3
  40178c:	4603      	mov	r3, r0
  40178e:	2b00      	cmp	r3, #0
  401790:	d1f6      	bne.n	401780 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  401792:	68fb      	ldr	r3, [r7, #12]
  401794:	b2da      	uxtb	r2, r3
  401796:	683b      	ldr	r3, [r7, #0]
  401798:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40179a:	bf00      	nop
  40179c:	3710      	adds	r7, #16
  40179e:	46bd      	mov	sp, r7
  4017a0:	bd80      	pop	{r7, pc}
  4017a2:	bf00      	nop
  4017a4:	400e0800 	.word	0x400e0800
  4017a8:	00400dd9 	.word	0x00400dd9
  4017ac:	400e0a00 	.word	0x400e0a00
  4017b0:	400e1a00 	.word	0x400e1a00
  4017b4:	400e1c00 	.word	0x400e1c00
  4017b8:	40024000 	.word	0x40024000
  4017bc:	00401065 	.word	0x00401065
  4017c0:	40028000 	.word	0x40028000
  4017c4:	4002c000 	.word	0x4002c000

004017c8 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  4017c8:	b580      	push	{r7, lr}
  4017ca:	b082      	sub	sp, #8
  4017cc:	af00      	add	r7, sp, #0
  4017ce:	6078      	str	r0, [r7, #4]
  4017d0:	6039      	str	r1, [r7, #0]
  pin_toggle(PIOD, (1<<28));
  4017d2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4017d6:	4806      	ldr	r0, [pc, #24]	; (4017f0 <Button1_Handler+0x28>)
  4017d8:	4b06      	ldr	r3, [pc, #24]	; (4017f4 <Button1_Handler+0x2c>)
  4017da:	4798      	blx	r3
  pin_toggle(LED_PIO, LED_PIN_MASK);
  4017dc:	f44f 7180 	mov.w	r1, #256	; 0x100
  4017e0:	4805      	ldr	r0, [pc, #20]	; (4017f8 <Button1_Handler+0x30>)
  4017e2:	4b04      	ldr	r3, [pc, #16]	; (4017f4 <Button1_Handler+0x2c>)
  4017e4:	4798      	blx	r3
}
  4017e6:	bf00      	nop
  4017e8:	3708      	adds	r7, #8
  4017ea:	46bd      	mov	sp, r7
  4017ec:	bd80      	pop	{r7, pc}
  4017ee:	bf00      	nop
  4017f0:	400e1400 	.word	0x400e1400
  4017f4:	00401841 	.word	0x00401841
  4017f8:	400e1200 	.word	0x400e1200

004017fc <USART1_Handler>:

void USART1_Handler(void){
  4017fc:	b580      	push	{r7, lr}
  4017fe:	b082      	sub	sp, #8
  401800:	af00      	add	r7, sp, #0
  uint32_t ret = usart_get_status(USART_COM);
  401802:	480a      	ldr	r0, [pc, #40]	; (40182c <USART1_Handler+0x30>)
  401804:	4b0a      	ldr	r3, [pc, #40]	; (401830 <USART1_Handler+0x34>)
  401806:	4798      	blx	r3
  401808:	6078      	str	r0, [r7, #4]
  uint8_t  c;
  
  // Verifica por qual motivo entrou na interrupcao
  if(ret & US_IER_RXRDY){                     // Dado disponvel para leitura
  40180a:	687b      	ldr	r3, [r7, #4]
  40180c:	f003 0301 	and.w	r3, r3, #1
  401810:	2b00      	cmp	r3, #0
  401812:	d007      	beq.n	401824 <USART1_Handler+0x28>
    usart_serial_getchar(USART_COM, &c);
  401814:	1cfb      	adds	r3, r7, #3
  401816:	4619      	mov	r1, r3
  401818:	4804      	ldr	r0, [pc, #16]	; (40182c <USART1_Handler+0x30>)
  40181a:	4b06      	ldr	r3, [pc, #24]	; (401834 <USART1_Handler+0x38>)
  40181c:	4798      	blx	r3
    usart_puts(bufferTX);
  40181e:	4806      	ldr	r0, [pc, #24]	; (401838 <USART1_Handler+0x3c>)
  401820:	4b06      	ldr	r3, [pc, #24]	; (40183c <USART1_Handler+0x40>)
  401822:	4798      	blx	r3
  } else if(ret & US_IER_TXRDY){              // Transmisso finalizada
    
  }
}
  401824:	bf00      	nop
  401826:	3708      	adds	r7, #8
  401828:	46bd      	mov	sp, r7
  40182a:	bd80      	pop	{r7, pc}
  40182c:	40028000 	.word	0x40028000
  401830:	00400fe1 	.word	0x00400fe1
  401834:	004016c1 	.word	0x004016c1
  401838:	204009bc 	.word	0x204009bc
  40183c:	004019d1 	.word	0x004019d1

00401840 <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  401840:	b580      	push	{r7, lr}
  401842:	b082      	sub	sp, #8
  401844:	af00      	add	r7, sp, #0
  401846:	6078      	str	r0, [r7, #4]
  401848:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  40184a:	6839      	ldr	r1, [r7, #0]
  40184c:	6878      	ldr	r0, [r7, #4]
  40184e:	4b09      	ldr	r3, [pc, #36]	; (401874 <pin_toggle+0x34>)
  401850:	4798      	blx	r3
  401852:	4603      	mov	r3, r0
  401854:	2b00      	cmp	r3, #0
  401856:	d004      	beq.n	401862 <pin_toggle+0x22>
    pio_clear(pio, mask);
  401858:	6839      	ldr	r1, [r7, #0]
  40185a:	6878      	ldr	r0, [r7, #4]
  40185c:	4b06      	ldr	r3, [pc, #24]	; (401878 <pin_toggle+0x38>)
  40185e:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  401860:	e003      	b.n	40186a <pin_toggle+0x2a>
 */
void pin_toggle(Pio *pio, uint32_t mask){
   if(pio_get_output_data_status(pio, mask))
    pio_clear(pio, mask);
   else
    pio_set(pio,mask);
  401862:	6839      	ldr	r1, [r7, #0]
  401864:	6878      	ldr	r0, [r7, #4]
  401866:	4b05      	ldr	r3, [pc, #20]	; (40187c <pin_toggle+0x3c>)
  401868:	4798      	blx	r3
}
  40186a:	bf00      	nop
  40186c:	3708      	adds	r7, #8
  40186e:	46bd      	mov	sp, r7
  401870:	bd80      	pop	{r7, pc}
  401872:	bf00      	nop
  401874:	00400771 	.word	0x00400771
  401878:	00400561 	.word	0x00400561
  40187c:	00400545 	.word	0x00400545

00401880 <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  401880:	b590      	push	{r4, r7, lr}
  401882:	b083      	sub	sp, #12
  401884:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  401886:	200a      	movs	r0, #10
  401888:	4b10      	ldr	r3, [pc, #64]	; (4018cc <BUT_init+0x4c>)
  40188a:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  40188c:	2209      	movs	r2, #9
  40188e:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401892:	480f      	ldr	r0, [pc, #60]	; (4018d0 <BUT_init+0x50>)
  401894:	4b0f      	ldr	r3, [pc, #60]	; (4018d4 <BUT_init+0x54>)
  401896:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  401898:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40189c:	480c      	ldr	r0, [pc, #48]	; (4018d0 <BUT_init+0x50>)
  40189e:	4b0e      	ldr	r3, [pc, #56]	; (4018d8 <BUT_init+0x58>)
  4018a0:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  4018a2:	4b0e      	ldr	r3, [pc, #56]	; (4018dc <BUT_init+0x5c>)
  4018a4:	9300      	str	r3, [sp, #0]
  4018a6:	2350      	movs	r3, #80	; 0x50
  4018a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4018ac:	210a      	movs	r1, #10
  4018ae:	4808      	ldr	r0, [pc, #32]	; (4018d0 <BUT_init+0x50>)
  4018b0:	4c0b      	ldr	r4, [pc, #44]	; (4018e0 <BUT_init+0x60>)
  4018b2:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  4018b4:	200a      	movs	r0, #10
  4018b6:	4b0b      	ldr	r3, [pc, #44]	; (4018e4 <BUT_init+0x64>)
  4018b8:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  4018ba:	2101      	movs	r1, #1
  4018bc:	200a      	movs	r0, #10
  4018be:	4b0a      	ldr	r3, [pc, #40]	; (4018e8 <BUT_init+0x68>)
  4018c0:	4798      	blx	r3
};
  4018c2:	bf00      	nop
  4018c4:	3704      	adds	r7, #4
  4018c6:	46bd      	mov	sp, r7
  4018c8:	bd90      	pop	{r4, r7, pc}
  4018ca:	bf00      	nop
  4018cc:	00400cfd 	.word	0x00400cfd
  4018d0:	400e0e00 	.word	0x400e0e00
  4018d4:	0040068d 	.word	0x0040068d
  4018d8:	00400805 	.word	0x00400805
  4018dc:	004017c9 	.word	0x004017c9
  4018e0:	00400921 	.word	0x00400921
  4018e4:	00401455 	.word	0x00401455
  4018e8:	00401489 	.word	0x00401489

004018ec <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  4018ec:	b590      	push	{r4, r7, lr}
  4018ee:	b085      	sub	sp, #20
  4018f0:	af02      	add	r7, sp, #8
  4018f2:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  4018f4:	200c      	movs	r0, #12
  4018f6:	4b07      	ldr	r3, [pc, #28]	; (401914 <LED_init+0x28>)
  4018f8:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  4018fa:	687a      	ldr	r2, [r7, #4]
  4018fc:	2300      	movs	r3, #0
  4018fe:	9300      	str	r3, [sp, #0]
  401900:	2300      	movs	r3, #0
  401902:	f44f 7180 	mov.w	r1, #256	; 0x100
  401906:	4804      	ldr	r0, [pc, #16]	; (401918 <LED_init+0x2c>)
  401908:	4c04      	ldr	r4, [pc, #16]	; (40191c <LED_init+0x30>)
  40190a:	47a0      	blx	r4
};
  40190c:	bf00      	nop
  40190e:	370c      	adds	r7, #12
  401910:	46bd      	mov	sp, r7
  401912:	bd90      	pop	{r4, r7, pc}
  401914:	00400cfd 	.word	0x00400cfd
  401918:	400e1200 	.word	0x400e1200
  40191c:	0040070d 	.word	0x0040070d

00401920 <USART1_init>:

/**
 * \brief Configure UART console.
 */
static void USART1_init(void){
  401920:	b580      	push	{r7, lr}
  401922:	b086      	sub	sp, #24
  401924:	af00      	add	r7, sp, #0
  
  /* Configura USART1 Pinos */
 sysclk_enable_peripheral_clock(ID_PIOB);
  401926:	200b      	movs	r0, #11
  401928:	4b1f      	ldr	r3, [pc, #124]	; (4019a8 <USART1_init+0x88>)
  40192a:	4798      	blx	r3
 sysclk_enable_peripheral_clock(ID_PIOA);
  40192c:	200a      	movs	r0, #10
  40192e:	4b1e      	ldr	r3, [pc, #120]	; (4019a8 <USART1_init+0x88>)
  401930:	4798      	blx	r3
 pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  401932:	2210      	movs	r2, #16
  401934:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401938:	481c      	ldr	r0, [pc, #112]	; (4019ac <USART1_init+0x8c>)
  40193a:	4b1d      	ldr	r3, [pc, #116]	; (4019b0 <USART1_init+0x90>)
  40193c:	4798      	blx	r3
 pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  40193e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401942:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401946:	481b      	ldr	r0, [pc, #108]	; (4019b4 <USART1_init+0x94>)
  401948:	4b19      	ldr	r3, [pc, #100]	; (4019b0 <USART1_init+0x90>)
  40194a:	4798      	blx	r3
 MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40194c:	4a1a      	ldr	r2, [pc, #104]	; (4019b8 <USART1_init+0x98>)
  40194e:	4b1a      	ldr	r3, [pc, #104]	; (4019b8 <USART1_init+0x98>)
  401950:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401954:	f043 0310 	orr.w	r3, r3, #16
  401958:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
  
  /* Configura opcoes USART */
  const sam_usart_opt_t usart_settings = {
  40195c:	463b      	mov	r3, r7
  40195e:	2200      	movs	r2, #0
  401960:	601a      	str	r2, [r3, #0]
  401962:	605a      	str	r2, [r3, #4]
  401964:	609a      	str	r2, [r3, #8]
  401966:	60da      	str	r2, [r3, #12]
  401968:	611a      	str	r2, [r3, #16]
  40196a:	615a      	str	r2, [r3, #20]
  40196c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401970:	603b      	str	r3, [r7, #0]
  401972:	23c0      	movs	r3, #192	; 0xc0
  401974:	607b      	str	r3, [r7, #4]
  401976:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40197a:	60bb      	str	r3, [r7, #8]
    .stop_bits    = US_MR_NBSTOP_1_BIT    ,
    .channel_mode = US_MR_CHMODE_NORMAL
  };

  /* Ativa Clock periferico USART0 */
  sysclk_enable_peripheral_clock(USART_COM_ID);
  40197c:	200e      	movs	r0, #14
  40197e:	4b0a      	ldr	r3, [pc, #40]	; (4019a8 <USART1_init+0x88>)
  401980:	4798      	blx	r3
  
  /* Configura USART para operar em modo RS232 */
  usart_init_rs232(USART_COM, &usart_settings, sysclk_get_peripheral_hz());
  401982:	4b0e      	ldr	r3, [pc, #56]	; (4019bc <USART1_init+0x9c>)
  401984:	4798      	blx	r3
  401986:	4602      	mov	r2, r0
  401988:	463b      	mov	r3, r7
  40198a:	4619      	mov	r1, r3
  40198c:	480c      	ldr	r0, [pc, #48]	; (4019c0 <USART1_init+0xa0>)
  40198e:	4b0d      	ldr	r3, [pc, #52]	; (4019c4 <USART1_init+0xa4>)
  401990:	4798      	blx	r3
  
  /* Enable the receiver and transmitter. */
	usart_enable_tx(USART_COM);
  401992:	480b      	ldr	r0, [pc, #44]	; (4019c0 <USART1_init+0xa0>)
  401994:	4b0c      	ldr	r3, [pc, #48]	; (4019c8 <USART1_init+0xa8>)
  401996:	4798      	blx	r3
	usart_enable_rx(USART_COM);
  401998:	4809      	ldr	r0, [pc, #36]	; (4019c0 <USART1_init+0xa0>)
  40199a:	4b0c      	ldr	r3, [pc, #48]	; (4019cc <USART1_init+0xac>)
  40199c:	4798      	blx	r3
 }
  40199e:	bf00      	nop
  4019a0:	3718      	adds	r7, #24
  4019a2:	46bd      	mov	sp, r7
  4019a4:	bd80      	pop	{r7, pc}
  4019a6:	bf00      	nop
  4019a8:	00401599 	.word	0x00401599
  4019ac:	400e1000 	.word	0x400e1000
  4019b0:	0040057d 	.word	0x0040057d
  4019b4:	400e0e00 	.word	0x400e0e00
  4019b8:	40088000 	.word	0x40088000
  4019bc:	00401585 	.word	0x00401585
  4019c0:	40028000 	.word	0x40028000
  4019c4:	00400eed 	.word	0x00400eed
  4019c8:	00400f71 	.word	0x00400f71
  4019cc:	00400fa9 	.word	0x00400fa9

004019d0 <usart_puts>:
 * envia todos os dados do vetor at
 * encontrar o \NULL (0x00)
 *
 * Retorna a quantidade de char escritos
 */
uint32_t usart_puts(uint8_t *pstring){
  4019d0:	b580      	push	{r7, lr}
  4019d2:	b084      	sub	sp, #16
  4019d4:	af00      	add	r7, sp, #0
  4019d6:	6078      	str	r0, [r7, #4]
	int i = 0;
  4019d8:	2300      	movs	r3, #0
  4019da:	60fb      	str	r3, [r7, #12]

	while (pstring[i])
  4019dc:	e010      	b.n	401a00 <usart_puts+0x30>
	{
		while (uart_is_tx_empty(USART_COM))
		{
			usart_serial_putchar(USART_COM, pstring[i]);
  4019de:	68fb      	ldr	r3, [r7, #12]
  4019e0:	687a      	ldr	r2, [r7, #4]
  4019e2:	4413      	add	r3, r2
  4019e4:	781b      	ldrb	r3, [r3, #0]
  4019e6:	4619      	mov	r1, r3
  4019e8:	480b      	ldr	r0, [pc, #44]	; (401a18 <usart_puts+0x48>)
  4019ea:	4b0c      	ldr	r3, [pc, #48]	; (401a1c <usart_puts+0x4c>)
  4019ec:	4798      	blx	r3
			i++;
  4019ee:	68fb      	ldr	r3, [r7, #12]
  4019f0:	3301      	adds	r3, #1
  4019f2:	60fb      	str	r3, [r7, #12]
uint32_t usart_puts(uint8_t *pstring){
	int i = 0;

	while (pstring[i])
	{
		while (uart_is_tx_empty(USART_COM))
  4019f4:	4808      	ldr	r0, [pc, #32]	; (401a18 <usart_puts+0x48>)
  4019f6:	4b0a      	ldr	r3, [pc, #40]	; (401a20 <usart_puts+0x50>)
  4019f8:	4798      	blx	r3
  4019fa:	4603      	mov	r3, r0
  4019fc:	2b00      	cmp	r3, #0
  4019fe:	d1ee      	bne.n	4019de <usart_puts+0xe>
 * Retorna a quantidade de char escritos
 */
uint32_t usart_puts(uint8_t *pstring){
	int i = 0;

	while (pstring[i])
  401a00:	68fb      	ldr	r3, [r7, #12]
  401a02:	687a      	ldr	r2, [r7, #4]
  401a04:	4413      	add	r3, r2
  401a06:	781b      	ldrb	r3, [r3, #0]
  401a08:	2b00      	cmp	r3, #0
  401a0a:	d1f3      	bne.n	4019f4 <usart_puts+0x24>
			usart_serial_putchar(USART_COM, pstring[i]);
			i++;
		}
	}
	
  return 1;
  401a0c:	2301      	movs	r3, #1
}
  401a0e:	4618      	mov	r0, r3
  401a10:	3710      	adds	r7, #16
  401a12:	46bd      	mov	sp, r7
  401a14:	bd80      	pop	{r7, pc}
  401a16:	bf00      	nop
  401a18:	40028000 	.word	0x40028000
  401a1c:	004015b5 	.word	0x004015b5
  401a20:	00400d81 	.word	0x00400d81

00401a24 <main>:
}

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  401a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a28:	b083      	sub	sp, #12
  401a2a:	af00      	add	r7, sp, #0

	int i =0;
  401a2c:	2300      	movs	r3, #0
  401a2e:	607b      	str	r3, [r7, #4]
  /* Initialize the SAM system */
  sysclk_init();
  401a30:	4b27      	ldr	r3, [pc, #156]	; (401ad0 <main+0xac>)
  401a32:	4798      	blx	r3
   
  /* Disable the watchdog */
  WDT->WDT_MR = WDT_MR_WDDIS;
  401a34:	4b27      	ldr	r3, [pc, #156]	; (401ad4 <main+0xb0>)
  401a36:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401a3a:	605a      	str	r2, [r3, #4]

  /* Configura Leds */
  LED_init(1);
  401a3c:	2001      	movs	r0, #1
  401a3e:	4b26      	ldr	r3, [pc, #152]	; (401ad8 <main+0xb4>)
  401a40:	4798      	blx	r3
  
  /* Configura os botes */
  BUT_init();  
  401a42:	4b26      	ldr	r3, [pc, #152]	; (401adc <main+0xb8>)
  401a44:	4798      	blx	r3
  
  /* Inicializa com serial com PC*/
  USART1_init();
  401a46:	4b26      	ldr	r3, [pc, #152]	; (401ae0 <main+0xbc>)
  401a48:	4798      	blx	r3
 
  /* Inicializa funcao de delay */
  delay_init( sysclk_get_cpu_hz());
        
	while (1) {
    sprintf(bufferTX, "%s : %d \n", "Ola Voce", i++);
  401a4a:	687b      	ldr	r3, [r7, #4]
  401a4c:	1c5a      	adds	r2, r3, #1
  401a4e:	607a      	str	r2, [r7, #4]
  401a50:	4a24      	ldr	r2, [pc, #144]	; (401ae4 <main+0xc0>)
  401a52:	4925      	ldr	r1, [pc, #148]	; (401ae8 <main+0xc4>)
  401a54:	4825      	ldr	r0, [pc, #148]	; (401aec <main+0xc8>)
  401a56:	4e26      	ldr	r6, [pc, #152]	; (401af0 <main+0xcc>)
  401a58:	47b0      	blx	r6
   //	usart_serial_putchar(USART_COM, 'c');
    usart_puts(bufferTX);
  401a5a:	4824      	ldr	r0, [pc, #144]	; (401aec <main+0xc8>)
  401a5c:	4b25      	ldr	r3, [pc, #148]	; (401af4 <main+0xd0>)
  401a5e:	4798      	blx	r3
   // usart_gets(bufferRX);
    delay_s(1);
  401a60:	4b25      	ldr	r3, [pc, #148]	; (401af8 <main+0xd4>)
  401a62:	4798      	blx	r3
  401a64:	4603      	mov	r3, r0
  401a66:	4618      	mov	r0, r3
  401a68:	f04f 0100 	mov.w	r1, #0
  401a6c:	4602      	mov	r2, r0
  401a6e:	460b      	mov	r3, r1
  401a70:	ea4f 0b83 	mov.w	fp, r3, lsl #2
  401a74:	ea4b 7b92 	orr.w	fp, fp, r2, lsr #30
  401a78:	ea4f 0a82 	mov.w	sl, r2, lsl #2
  401a7c:	4652      	mov	r2, sl
  401a7e:	465b      	mov	r3, fp
  401a80:	015d      	lsls	r5, r3, #5
  401a82:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
  401a86:	0154      	lsls	r4, r2, #5
  401a88:	1aa4      	subs	r4, r4, r2
  401a8a:	eb65 0503 	sbc.w	r5, r5, r3
  401a8e:	1824      	adds	r4, r4, r0
  401a90:	eb45 0501 	adc.w	r5, r5, r1
  401a94:	ea4f 09c5 	mov.w	r9, r5, lsl #3
  401a98:	ea49 7954 	orr.w	r9, r9, r4, lsr #29
  401a9c:	ea4f 08c4 	mov.w	r8, r4, lsl #3
  401aa0:	4644      	mov	r4, r8
  401aa2:	464d      	mov	r5, r9
  401aa4:	4620      	mov	r0, r4
  401aa6:	4629      	mov	r1, r5
  401aa8:	f241 722b 	movw	r2, #5931	; 0x172b
  401aac:	f04f 0300 	mov.w	r3, #0
  401ab0:	1880      	adds	r0, r0, r2
  401ab2:	eb41 0103 	adc.w	r1, r1, r3
  401ab6:	4e11      	ldr	r6, [pc, #68]	; (401afc <main+0xd8>)
  401ab8:	f241 722c 	movw	r2, #5932	; 0x172c
  401abc:	f04f 0300 	mov.w	r3, #0
  401ac0:	47b0      	blx	r6
  401ac2:	4602      	mov	r2, r0
  401ac4:	460b      	mov	r3, r1
  401ac6:	4613      	mov	r3, r2
  401ac8:	4618      	mov	r0, r3
  401aca:	4b0d      	ldr	r3, [pc, #52]	; (401b00 <main+0xdc>)
  401acc:	4798      	blx	r3
	}
  401ace:	e7bc      	b.n	401a4a <main+0x26>
  401ad0:	0040049d 	.word	0x0040049d
  401ad4:	400e1850 	.word	0x400e1850
  401ad8:	004018ed 	.word	0x004018ed
  401adc:	00401881 	.word	0x00401881
  401ae0:	00401921 	.word	0x00401921
  401ae4:	00406694 	.word	0x00406694
  401ae8:	004066a0 	.word	0x004066a0
  401aec:	204009bc 	.word	0x204009bc
  401af0:	00401f09 	.word	0x00401f09
  401af4:	004019d1 	.word	0x004019d1
  401af8:	00401571 	.word	0x00401571
  401afc:	00401b05 	.word	0x00401b05
  401b00:	20400001 	.word	0x20400001

00401b04 <__aeabi_uldivmod>:
  401b04:	b953      	cbnz	r3, 401b1c <__aeabi_uldivmod+0x18>
  401b06:	b94a      	cbnz	r2, 401b1c <__aeabi_uldivmod+0x18>
  401b08:	2900      	cmp	r1, #0
  401b0a:	bf08      	it	eq
  401b0c:	2800      	cmpeq	r0, #0
  401b0e:	bf1c      	itt	ne
  401b10:	f04f 31ff 	movne.w	r1, #4294967295
  401b14:	f04f 30ff 	movne.w	r0, #4294967295
  401b18:	f000 b97e 	b.w	401e18 <__aeabi_idiv0>
  401b1c:	f1ad 0c08 	sub.w	ip, sp, #8
  401b20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401b24:	f000 f806 	bl	401b34 <__udivmoddi4>
  401b28:	f8dd e004 	ldr.w	lr, [sp, #4]
  401b2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401b30:	b004      	add	sp, #16
  401b32:	4770      	bx	lr

00401b34 <__udivmoddi4>:
  401b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401b38:	468c      	mov	ip, r1
  401b3a:	460e      	mov	r6, r1
  401b3c:	4604      	mov	r4, r0
  401b3e:	9d08      	ldr	r5, [sp, #32]
  401b40:	2b00      	cmp	r3, #0
  401b42:	d150      	bne.n	401be6 <__udivmoddi4+0xb2>
  401b44:	428a      	cmp	r2, r1
  401b46:	4617      	mov	r7, r2
  401b48:	d96c      	bls.n	401c24 <__udivmoddi4+0xf0>
  401b4a:	fab2 fe82 	clz	lr, r2
  401b4e:	f1be 0f00 	cmp.w	lr, #0
  401b52:	d00b      	beq.n	401b6c <__udivmoddi4+0x38>
  401b54:	f1ce 0420 	rsb	r4, lr, #32
  401b58:	fa20 f404 	lsr.w	r4, r0, r4
  401b5c:	fa01 f60e 	lsl.w	r6, r1, lr
  401b60:	ea44 0c06 	orr.w	ip, r4, r6
  401b64:	fa02 f70e 	lsl.w	r7, r2, lr
  401b68:	fa00 f40e 	lsl.w	r4, r0, lr
  401b6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
  401b70:	0c22      	lsrs	r2, r4, #16
  401b72:	fbbc f0f9 	udiv	r0, ip, r9
  401b76:	fa1f f887 	uxth.w	r8, r7
  401b7a:	fb09 c610 	mls	r6, r9, r0, ip
  401b7e:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  401b82:	fb00 f308 	mul.w	r3, r0, r8
  401b86:	42b3      	cmp	r3, r6
  401b88:	d909      	bls.n	401b9e <__udivmoddi4+0x6a>
  401b8a:	19f6      	adds	r6, r6, r7
  401b8c:	f100 32ff 	add.w	r2, r0, #4294967295
  401b90:	f080 8122 	bcs.w	401dd8 <__udivmoddi4+0x2a4>
  401b94:	42b3      	cmp	r3, r6
  401b96:	f240 811f 	bls.w	401dd8 <__udivmoddi4+0x2a4>
  401b9a:	3802      	subs	r0, #2
  401b9c:	443e      	add	r6, r7
  401b9e:	1af6      	subs	r6, r6, r3
  401ba0:	b2a2      	uxth	r2, r4
  401ba2:	fbb6 f3f9 	udiv	r3, r6, r9
  401ba6:	fb09 6613 	mls	r6, r9, r3, r6
  401baa:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  401bae:	fb03 f808 	mul.w	r8, r3, r8
  401bb2:	45a0      	cmp	r8, r4
  401bb4:	d909      	bls.n	401bca <__udivmoddi4+0x96>
  401bb6:	19e4      	adds	r4, r4, r7
  401bb8:	f103 32ff 	add.w	r2, r3, #4294967295
  401bbc:	f080 810a 	bcs.w	401dd4 <__udivmoddi4+0x2a0>
  401bc0:	45a0      	cmp	r8, r4
  401bc2:	f240 8107 	bls.w	401dd4 <__udivmoddi4+0x2a0>
  401bc6:	3b02      	subs	r3, #2
  401bc8:	443c      	add	r4, r7
  401bca:	ebc8 0404 	rsb	r4, r8, r4
  401bce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  401bd2:	2100      	movs	r1, #0
  401bd4:	2d00      	cmp	r5, #0
  401bd6:	d062      	beq.n	401c9e <__udivmoddi4+0x16a>
  401bd8:	fa24 f40e 	lsr.w	r4, r4, lr
  401bdc:	2300      	movs	r3, #0
  401bde:	602c      	str	r4, [r5, #0]
  401be0:	606b      	str	r3, [r5, #4]
  401be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401be6:	428b      	cmp	r3, r1
  401be8:	d907      	bls.n	401bfa <__udivmoddi4+0xc6>
  401bea:	2d00      	cmp	r5, #0
  401bec:	d055      	beq.n	401c9a <__udivmoddi4+0x166>
  401bee:	2100      	movs	r1, #0
  401bf0:	e885 0041 	stmia.w	r5, {r0, r6}
  401bf4:	4608      	mov	r0, r1
  401bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401bfa:	fab3 f183 	clz	r1, r3
  401bfe:	2900      	cmp	r1, #0
  401c00:	f040 8090 	bne.w	401d24 <__udivmoddi4+0x1f0>
  401c04:	42b3      	cmp	r3, r6
  401c06:	d302      	bcc.n	401c0e <__udivmoddi4+0xda>
  401c08:	4282      	cmp	r2, r0
  401c0a:	f200 80f8 	bhi.w	401dfe <__udivmoddi4+0x2ca>
  401c0e:	1a84      	subs	r4, r0, r2
  401c10:	eb66 0603 	sbc.w	r6, r6, r3
  401c14:	2001      	movs	r0, #1
  401c16:	46b4      	mov	ip, r6
  401c18:	2d00      	cmp	r5, #0
  401c1a:	d040      	beq.n	401c9e <__udivmoddi4+0x16a>
  401c1c:	e885 1010 	stmia.w	r5, {r4, ip}
  401c20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401c24:	b912      	cbnz	r2, 401c2c <__udivmoddi4+0xf8>
  401c26:	2701      	movs	r7, #1
  401c28:	fbb7 f7f2 	udiv	r7, r7, r2
  401c2c:	fab7 fe87 	clz	lr, r7
  401c30:	f1be 0f00 	cmp.w	lr, #0
  401c34:	d135      	bne.n	401ca2 <__udivmoddi4+0x16e>
  401c36:	1bf3      	subs	r3, r6, r7
  401c38:	ea4f 4817 	mov.w	r8, r7, lsr #16
  401c3c:	fa1f fc87 	uxth.w	ip, r7
  401c40:	2101      	movs	r1, #1
  401c42:	fbb3 f0f8 	udiv	r0, r3, r8
  401c46:	0c22      	lsrs	r2, r4, #16
  401c48:	fb08 3610 	mls	r6, r8, r0, r3
  401c4c:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  401c50:	fb0c f300 	mul.w	r3, ip, r0
  401c54:	42b3      	cmp	r3, r6
  401c56:	d907      	bls.n	401c68 <__udivmoddi4+0x134>
  401c58:	19f6      	adds	r6, r6, r7
  401c5a:	f100 32ff 	add.w	r2, r0, #4294967295
  401c5e:	d202      	bcs.n	401c66 <__udivmoddi4+0x132>
  401c60:	42b3      	cmp	r3, r6
  401c62:	f200 80ce 	bhi.w	401e02 <__udivmoddi4+0x2ce>
  401c66:	4610      	mov	r0, r2
  401c68:	1af6      	subs	r6, r6, r3
  401c6a:	b2a2      	uxth	r2, r4
  401c6c:	fbb6 f3f8 	udiv	r3, r6, r8
  401c70:	fb08 6613 	mls	r6, r8, r3, r6
  401c74:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  401c78:	fb0c fc03 	mul.w	ip, ip, r3
  401c7c:	45a4      	cmp	ip, r4
  401c7e:	d907      	bls.n	401c90 <__udivmoddi4+0x15c>
  401c80:	19e4      	adds	r4, r4, r7
  401c82:	f103 32ff 	add.w	r2, r3, #4294967295
  401c86:	d202      	bcs.n	401c8e <__udivmoddi4+0x15a>
  401c88:	45a4      	cmp	ip, r4
  401c8a:	f200 80b5 	bhi.w	401df8 <__udivmoddi4+0x2c4>
  401c8e:	4613      	mov	r3, r2
  401c90:	ebcc 0404 	rsb	r4, ip, r4
  401c94:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  401c98:	e79c      	b.n	401bd4 <__udivmoddi4+0xa0>
  401c9a:	4629      	mov	r1, r5
  401c9c:	4628      	mov	r0, r5
  401c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401ca2:	f1ce 0120 	rsb	r1, lr, #32
  401ca6:	fa06 f30e 	lsl.w	r3, r6, lr
  401caa:	fa07 f70e 	lsl.w	r7, r7, lr
  401cae:	fa20 f901 	lsr.w	r9, r0, r1
  401cb2:	ea4f 4817 	mov.w	r8, r7, lsr #16
  401cb6:	40ce      	lsrs	r6, r1
  401cb8:	ea49 0903 	orr.w	r9, r9, r3
  401cbc:	fbb6 faf8 	udiv	sl, r6, r8
  401cc0:	ea4f 4419 	mov.w	r4, r9, lsr #16
  401cc4:	fb08 661a 	mls	r6, r8, sl, r6
  401cc8:	fa1f fc87 	uxth.w	ip, r7
  401ccc:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  401cd0:	fb0a f20c 	mul.w	r2, sl, ip
  401cd4:	429a      	cmp	r2, r3
  401cd6:	fa00 f40e 	lsl.w	r4, r0, lr
  401cda:	d90a      	bls.n	401cf2 <__udivmoddi4+0x1be>
  401cdc:	19db      	adds	r3, r3, r7
  401cde:	f10a 31ff 	add.w	r1, sl, #4294967295
  401ce2:	f080 8087 	bcs.w	401df4 <__udivmoddi4+0x2c0>
  401ce6:	429a      	cmp	r2, r3
  401ce8:	f240 8084 	bls.w	401df4 <__udivmoddi4+0x2c0>
  401cec:	f1aa 0a02 	sub.w	sl, sl, #2
  401cf0:	443b      	add	r3, r7
  401cf2:	1a9b      	subs	r3, r3, r2
  401cf4:	fa1f f989 	uxth.w	r9, r9
  401cf8:	fbb3 f1f8 	udiv	r1, r3, r8
  401cfc:	fb08 3311 	mls	r3, r8, r1, r3
  401d00:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  401d04:	fb01 f60c 	mul.w	r6, r1, ip
  401d08:	429e      	cmp	r6, r3
  401d0a:	d907      	bls.n	401d1c <__udivmoddi4+0x1e8>
  401d0c:	19db      	adds	r3, r3, r7
  401d0e:	f101 32ff 	add.w	r2, r1, #4294967295
  401d12:	d26b      	bcs.n	401dec <__udivmoddi4+0x2b8>
  401d14:	429e      	cmp	r6, r3
  401d16:	d969      	bls.n	401dec <__udivmoddi4+0x2b8>
  401d18:	3902      	subs	r1, #2
  401d1a:	443b      	add	r3, r7
  401d1c:	1b9b      	subs	r3, r3, r6
  401d1e:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  401d22:	e78e      	b.n	401c42 <__udivmoddi4+0x10e>
  401d24:	f1c1 0e20 	rsb	lr, r1, #32
  401d28:	fa22 f40e 	lsr.w	r4, r2, lr
  401d2c:	408b      	lsls	r3, r1
  401d2e:	4323      	orrs	r3, r4
  401d30:	fa20 f70e 	lsr.w	r7, r0, lr
  401d34:	fa06 f401 	lsl.w	r4, r6, r1
  401d38:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401d3c:	fa26 f60e 	lsr.w	r6, r6, lr
  401d40:	433c      	orrs	r4, r7
  401d42:	fbb6 f9fc 	udiv	r9, r6, ip
  401d46:	0c27      	lsrs	r7, r4, #16
  401d48:	fb0c 6619 	mls	r6, ip, r9, r6
  401d4c:	fa1f f883 	uxth.w	r8, r3
  401d50:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  401d54:	fb09 f708 	mul.w	r7, r9, r8
  401d58:	42b7      	cmp	r7, r6
  401d5a:	fa02 f201 	lsl.w	r2, r2, r1
  401d5e:	fa00 fa01 	lsl.w	sl, r0, r1
  401d62:	d908      	bls.n	401d76 <__udivmoddi4+0x242>
  401d64:	18f6      	adds	r6, r6, r3
  401d66:	f109 30ff 	add.w	r0, r9, #4294967295
  401d6a:	d241      	bcs.n	401df0 <__udivmoddi4+0x2bc>
  401d6c:	42b7      	cmp	r7, r6
  401d6e:	d93f      	bls.n	401df0 <__udivmoddi4+0x2bc>
  401d70:	f1a9 0902 	sub.w	r9, r9, #2
  401d74:	441e      	add	r6, r3
  401d76:	1bf6      	subs	r6, r6, r7
  401d78:	b2a0      	uxth	r0, r4
  401d7a:	fbb6 f4fc 	udiv	r4, r6, ip
  401d7e:	fb0c 6614 	mls	r6, ip, r4, r6
  401d82:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  401d86:	fb04 f808 	mul.w	r8, r4, r8
  401d8a:	45b8      	cmp	r8, r7
  401d8c:	d907      	bls.n	401d9e <__udivmoddi4+0x26a>
  401d8e:	18ff      	adds	r7, r7, r3
  401d90:	f104 30ff 	add.w	r0, r4, #4294967295
  401d94:	d228      	bcs.n	401de8 <__udivmoddi4+0x2b4>
  401d96:	45b8      	cmp	r8, r7
  401d98:	d926      	bls.n	401de8 <__udivmoddi4+0x2b4>
  401d9a:	3c02      	subs	r4, #2
  401d9c:	441f      	add	r7, r3
  401d9e:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  401da2:	ebc8 0707 	rsb	r7, r8, r7
  401da6:	fba0 8902 	umull	r8, r9, r0, r2
  401daa:	454f      	cmp	r7, r9
  401dac:	4644      	mov	r4, r8
  401dae:	464e      	mov	r6, r9
  401db0:	d314      	bcc.n	401ddc <__udivmoddi4+0x2a8>
  401db2:	d029      	beq.n	401e08 <__udivmoddi4+0x2d4>
  401db4:	b365      	cbz	r5, 401e10 <__udivmoddi4+0x2dc>
  401db6:	ebba 0304 	subs.w	r3, sl, r4
  401dba:	eb67 0706 	sbc.w	r7, r7, r6
  401dbe:	fa07 fe0e 	lsl.w	lr, r7, lr
  401dc2:	40cb      	lsrs	r3, r1
  401dc4:	40cf      	lsrs	r7, r1
  401dc6:	ea4e 0303 	orr.w	r3, lr, r3
  401dca:	e885 0088 	stmia.w	r5, {r3, r7}
  401dce:	2100      	movs	r1, #0
  401dd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401dd4:	4613      	mov	r3, r2
  401dd6:	e6f8      	b.n	401bca <__udivmoddi4+0x96>
  401dd8:	4610      	mov	r0, r2
  401dda:	e6e0      	b.n	401b9e <__udivmoddi4+0x6a>
  401ddc:	ebb8 0402 	subs.w	r4, r8, r2
  401de0:	eb69 0603 	sbc.w	r6, r9, r3
  401de4:	3801      	subs	r0, #1
  401de6:	e7e5      	b.n	401db4 <__udivmoddi4+0x280>
  401de8:	4604      	mov	r4, r0
  401dea:	e7d8      	b.n	401d9e <__udivmoddi4+0x26a>
  401dec:	4611      	mov	r1, r2
  401dee:	e795      	b.n	401d1c <__udivmoddi4+0x1e8>
  401df0:	4681      	mov	r9, r0
  401df2:	e7c0      	b.n	401d76 <__udivmoddi4+0x242>
  401df4:	468a      	mov	sl, r1
  401df6:	e77c      	b.n	401cf2 <__udivmoddi4+0x1be>
  401df8:	3b02      	subs	r3, #2
  401dfa:	443c      	add	r4, r7
  401dfc:	e748      	b.n	401c90 <__udivmoddi4+0x15c>
  401dfe:	4608      	mov	r0, r1
  401e00:	e70a      	b.n	401c18 <__udivmoddi4+0xe4>
  401e02:	3802      	subs	r0, #2
  401e04:	443e      	add	r6, r7
  401e06:	e72f      	b.n	401c68 <__udivmoddi4+0x134>
  401e08:	45c2      	cmp	sl, r8
  401e0a:	d3e7      	bcc.n	401ddc <__udivmoddi4+0x2a8>
  401e0c:	463e      	mov	r6, r7
  401e0e:	e7d1      	b.n	401db4 <__udivmoddi4+0x280>
  401e10:	4629      	mov	r1, r5
  401e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401e16:	bf00      	nop

00401e18 <__aeabi_idiv0>:
  401e18:	4770      	bx	lr
  401e1a:	bf00      	nop

00401e1c <__libc_init_array>:
  401e1c:	b570      	push	{r4, r5, r6, lr}
  401e1e:	4e0f      	ldr	r6, [pc, #60]	; (401e5c <__libc_init_array+0x40>)
  401e20:	4d0f      	ldr	r5, [pc, #60]	; (401e60 <__libc_init_array+0x44>)
  401e22:	1b76      	subs	r6, r6, r5
  401e24:	10b6      	asrs	r6, r6, #2
  401e26:	bf18      	it	ne
  401e28:	2400      	movne	r4, #0
  401e2a:	d005      	beq.n	401e38 <__libc_init_array+0x1c>
  401e2c:	3401      	adds	r4, #1
  401e2e:	f855 3b04 	ldr.w	r3, [r5], #4
  401e32:	4798      	blx	r3
  401e34:	42a6      	cmp	r6, r4
  401e36:	d1f9      	bne.n	401e2c <__libc_init_array+0x10>
  401e38:	4e0a      	ldr	r6, [pc, #40]	; (401e64 <__libc_init_array+0x48>)
  401e3a:	4d0b      	ldr	r5, [pc, #44]	; (401e68 <__libc_init_array+0x4c>)
  401e3c:	1b76      	subs	r6, r6, r5
  401e3e:	f004 fcf9 	bl	406834 <_init>
  401e42:	10b6      	asrs	r6, r6, #2
  401e44:	bf18      	it	ne
  401e46:	2400      	movne	r4, #0
  401e48:	d006      	beq.n	401e58 <__libc_init_array+0x3c>
  401e4a:	3401      	adds	r4, #1
  401e4c:	f855 3b04 	ldr.w	r3, [r5], #4
  401e50:	4798      	blx	r3
  401e52:	42a6      	cmp	r6, r4
  401e54:	d1f9      	bne.n	401e4a <__libc_init_array+0x2e>
  401e56:	bd70      	pop	{r4, r5, r6, pc}
  401e58:	bd70      	pop	{r4, r5, r6, pc}
  401e5a:	bf00      	nop
  401e5c:	00406840 	.word	0x00406840
  401e60:	00406840 	.word	0x00406840
  401e64:	00406848 	.word	0x00406848
  401e68:	00406840 	.word	0x00406840

00401e6c <memset>:
  401e6c:	b470      	push	{r4, r5, r6}
  401e6e:	0784      	lsls	r4, r0, #30
  401e70:	d046      	beq.n	401f00 <memset+0x94>
  401e72:	1e54      	subs	r4, r2, #1
  401e74:	2a00      	cmp	r2, #0
  401e76:	d041      	beq.n	401efc <memset+0x90>
  401e78:	b2cd      	uxtb	r5, r1
  401e7a:	4603      	mov	r3, r0
  401e7c:	e002      	b.n	401e84 <memset+0x18>
  401e7e:	1e62      	subs	r2, r4, #1
  401e80:	b3e4      	cbz	r4, 401efc <memset+0x90>
  401e82:	4614      	mov	r4, r2
  401e84:	f803 5b01 	strb.w	r5, [r3], #1
  401e88:	079a      	lsls	r2, r3, #30
  401e8a:	d1f8      	bne.n	401e7e <memset+0x12>
  401e8c:	2c03      	cmp	r4, #3
  401e8e:	d92e      	bls.n	401eee <memset+0x82>
  401e90:	b2cd      	uxtb	r5, r1
  401e92:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401e96:	2c0f      	cmp	r4, #15
  401e98:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401e9c:	d919      	bls.n	401ed2 <memset+0x66>
  401e9e:	f103 0210 	add.w	r2, r3, #16
  401ea2:	4626      	mov	r6, r4
  401ea4:	3e10      	subs	r6, #16
  401ea6:	2e0f      	cmp	r6, #15
  401ea8:	f842 5c10 	str.w	r5, [r2, #-16]
  401eac:	f842 5c0c 	str.w	r5, [r2, #-12]
  401eb0:	f842 5c08 	str.w	r5, [r2, #-8]
  401eb4:	f842 5c04 	str.w	r5, [r2, #-4]
  401eb8:	f102 0210 	add.w	r2, r2, #16
  401ebc:	d8f2      	bhi.n	401ea4 <memset+0x38>
  401ebe:	f1a4 0210 	sub.w	r2, r4, #16
  401ec2:	f022 020f 	bic.w	r2, r2, #15
  401ec6:	f004 040f 	and.w	r4, r4, #15
  401eca:	3210      	adds	r2, #16
  401ecc:	2c03      	cmp	r4, #3
  401ece:	4413      	add	r3, r2
  401ed0:	d90d      	bls.n	401eee <memset+0x82>
  401ed2:	461e      	mov	r6, r3
  401ed4:	4622      	mov	r2, r4
  401ed6:	3a04      	subs	r2, #4
  401ed8:	2a03      	cmp	r2, #3
  401eda:	f846 5b04 	str.w	r5, [r6], #4
  401ede:	d8fa      	bhi.n	401ed6 <memset+0x6a>
  401ee0:	1f22      	subs	r2, r4, #4
  401ee2:	f022 0203 	bic.w	r2, r2, #3
  401ee6:	3204      	adds	r2, #4
  401ee8:	4413      	add	r3, r2
  401eea:	f004 0403 	and.w	r4, r4, #3
  401eee:	b12c      	cbz	r4, 401efc <memset+0x90>
  401ef0:	b2c9      	uxtb	r1, r1
  401ef2:	441c      	add	r4, r3
  401ef4:	f803 1b01 	strb.w	r1, [r3], #1
  401ef8:	42a3      	cmp	r3, r4
  401efa:	d1fb      	bne.n	401ef4 <memset+0x88>
  401efc:	bc70      	pop	{r4, r5, r6}
  401efe:	4770      	bx	lr
  401f00:	4614      	mov	r4, r2
  401f02:	4603      	mov	r3, r0
  401f04:	e7c2      	b.n	401e8c <memset+0x20>
  401f06:	bf00      	nop

00401f08 <sprintf>:
  401f08:	b40e      	push	{r1, r2, r3}
  401f0a:	b5f0      	push	{r4, r5, r6, r7, lr}
  401f0c:	b09c      	sub	sp, #112	; 0x70
  401f0e:	ab21      	add	r3, sp, #132	; 0x84
  401f10:	490f      	ldr	r1, [pc, #60]	; (401f50 <sprintf+0x48>)
  401f12:	f853 2b04 	ldr.w	r2, [r3], #4
  401f16:	9301      	str	r3, [sp, #4]
  401f18:	4605      	mov	r5, r0
  401f1a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401f1e:	6808      	ldr	r0, [r1, #0]
  401f20:	9502      	str	r5, [sp, #8]
  401f22:	f44f 7702 	mov.w	r7, #520	; 0x208
  401f26:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401f2a:	a902      	add	r1, sp, #8
  401f2c:	9506      	str	r5, [sp, #24]
  401f2e:	f8ad 7014 	strh.w	r7, [sp, #20]
  401f32:	9404      	str	r4, [sp, #16]
  401f34:	9407      	str	r4, [sp, #28]
  401f36:	f8ad 6016 	strh.w	r6, [sp, #22]
  401f3a:	f000 f80b 	bl	401f54 <_svfprintf_r>
  401f3e:	9b02      	ldr	r3, [sp, #8]
  401f40:	2200      	movs	r2, #0
  401f42:	701a      	strb	r2, [r3, #0]
  401f44:	b01c      	add	sp, #112	; 0x70
  401f46:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401f4a:	b003      	add	sp, #12
  401f4c:	4770      	bx	lr
  401f4e:	bf00      	nop
  401f50:	20400440 	.word	0x20400440

00401f54 <_svfprintf_r>:
  401f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401f58:	b0c1      	sub	sp, #260	; 0x104
  401f5a:	460c      	mov	r4, r1
  401f5c:	9109      	str	r1, [sp, #36]	; 0x24
  401f5e:	4615      	mov	r5, r2
  401f60:	930e      	str	r3, [sp, #56]	; 0x38
  401f62:	900a      	str	r0, [sp, #40]	; 0x28
  401f64:	f002 fb28 	bl	4045b8 <_localeconv_r>
  401f68:	6803      	ldr	r3, [r0, #0]
  401f6a:	9317      	str	r3, [sp, #92]	; 0x5c
  401f6c:	4618      	mov	r0, r3
  401f6e:	f003 fa07 	bl	405380 <strlen>
  401f72:	89a3      	ldrh	r3, [r4, #12]
  401f74:	9016      	str	r0, [sp, #88]	; 0x58
  401f76:	061e      	lsls	r6, r3, #24
  401f78:	d503      	bpl.n	401f82 <_svfprintf_r+0x2e>
  401f7a:	6923      	ldr	r3, [r4, #16]
  401f7c:	2b00      	cmp	r3, #0
  401f7e:	f001 8119 	beq.w	4031b4 <_svfprintf_r+0x1260>
  401f82:	2300      	movs	r3, #0
  401f84:	461a      	mov	r2, r3
  401f86:	9312      	str	r3, [sp, #72]	; 0x48
  401f88:	9325      	str	r3, [sp, #148]	; 0x94
  401f8a:	9324      	str	r3, [sp, #144]	; 0x90
  401f8c:	9319      	str	r3, [sp, #100]	; 0x64
  401f8e:	930b      	str	r3, [sp, #44]	; 0x2c
  401f90:	f8df a464 	ldr.w	sl, [pc, #1124]	; 4023f8 <_svfprintf_r+0x4a4>
  401f94:	9214      	str	r2, [sp, #80]	; 0x50
  401f96:	ab30      	add	r3, sp, #192	; 0xc0
  401f98:	9323      	str	r3, [sp, #140]	; 0x8c
  401f9a:	4699      	mov	r9, r3
  401f9c:	9215      	str	r2, [sp, #84]	; 0x54
  401f9e:	46a8      	mov	r8, r5
  401fa0:	f898 3000 	ldrb.w	r3, [r8]
  401fa4:	4644      	mov	r4, r8
  401fa6:	b1eb      	cbz	r3, 401fe4 <_svfprintf_r+0x90>
  401fa8:	2b25      	cmp	r3, #37	; 0x25
  401faa:	d102      	bne.n	401fb2 <_svfprintf_r+0x5e>
  401fac:	e01a      	b.n	401fe4 <_svfprintf_r+0x90>
  401fae:	2b25      	cmp	r3, #37	; 0x25
  401fb0:	d003      	beq.n	401fba <_svfprintf_r+0x66>
  401fb2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401fb6:	2b00      	cmp	r3, #0
  401fb8:	d1f9      	bne.n	401fae <_svfprintf_r+0x5a>
  401fba:	ebc8 0504 	rsb	r5, r8, r4
  401fbe:	b18d      	cbz	r5, 401fe4 <_svfprintf_r+0x90>
  401fc0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401fc2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  401fc4:	f8c9 8000 	str.w	r8, [r9]
  401fc8:	3301      	adds	r3, #1
  401fca:	442a      	add	r2, r5
  401fcc:	2b07      	cmp	r3, #7
  401fce:	f8c9 5004 	str.w	r5, [r9, #4]
  401fd2:	9225      	str	r2, [sp, #148]	; 0x94
  401fd4:	9324      	str	r3, [sp, #144]	; 0x90
  401fd6:	f300 80a6 	bgt.w	402126 <_svfprintf_r+0x1d2>
  401fda:	f109 0908 	add.w	r9, r9, #8
  401fde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401fe0:	442b      	add	r3, r5
  401fe2:	930b      	str	r3, [sp, #44]	; 0x2c
  401fe4:	7823      	ldrb	r3, [r4, #0]
  401fe6:	2b00      	cmp	r3, #0
  401fe8:	f000 80a6 	beq.w	402138 <_svfprintf_r+0x1e4>
  401fec:	2300      	movs	r3, #0
  401fee:	461a      	mov	r2, r3
  401ff0:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  401ff4:	4619      	mov	r1, r3
  401ff6:	930c      	str	r3, [sp, #48]	; 0x30
  401ff8:	9307      	str	r3, [sp, #28]
  401ffa:	f04f 3bff 	mov.w	fp, #4294967295
  401ffe:	7863      	ldrb	r3, [r4, #1]
  402000:	f104 0801 	add.w	r8, r4, #1
  402004:	465d      	mov	r5, fp
  402006:	f108 0801 	add.w	r8, r8, #1
  40200a:	f1a3 0020 	sub.w	r0, r3, #32
  40200e:	2858      	cmp	r0, #88	; 0x58
  402010:	f200 8425 	bhi.w	40285e <_svfprintf_r+0x90a>
  402014:	e8df f010 	tbh	[pc, r0, lsl #1]
  402018:	04230388 	.word	0x04230388
  40201c:	03900423 	.word	0x03900423
  402020:	04230423 	.word	0x04230423
  402024:	04230423 	.word	0x04230423
  402028:	04230423 	.word	0x04230423
  40202c:	03a50397 	.word	0x03a50397
  402030:	005d0423 	.word	0x005d0423
  402034:	042300e2 	.word	0x042300e2
  402038:	010500fe 	.word	0x010500fe
  40203c:	01050105 	.word	0x01050105
  402040:	01050105 	.word	0x01050105
  402044:	01050105 	.word	0x01050105
  402048:	01050105 	.word	0x01050105
  40204c:	04230423 	.word	0x04230423
  402050:	04230423 	.word	0x04230423
  402054:	04230423 	.word	0x04230423
  402058:	04230423 	.word	0x04230423
  40205c:	04230423 	.word	0x04230423
  402060:	02810115 	.word	0x02810115
  402064:	02810423 	.word	0x02810423
  402068:	04230423 	.word	0x04230423
  40206c:	04230423 	.word	0x04230423
  402070:	042302c6 	.word	0x042302c6
  402074:	02cd0423 	.word	0x02cd0423
  402078:	04230423 	.word	0x04230423
  40207c:	04230423 	.word	0x04230423
  402080:	02f70423 	.word	0x02f70423
  402084:	04230423 	.word	0x04230423
  402088:	04230325 	.word	0x04230325
  40208c:	04230423 	.word	0x04230423
  402090:	04230423 	.word	0x04230423
  402094:	04230423 	.word	0x04230423
  402098:	04230423 	.word	0x04230423
  40209c:	03660423 	.word	0x03660423
  4020a0:	02810379 	.word	0x02810379
  4020a4:	02810281 	.word	0x02810281
  4020a8:	03790381 	.word	0x03790381
  4020ac:	04230423 	.word	0x04230423
  4020b0:	042303d1 	.word	0x042303d1
  4020b4:	00a303db 	.word	0x00a303db
  4020b8:	03ee0064 	.word	0x03ee0064
  4020bc:	03f50423 	.word	0x03f50423
  4020c0:	03aa0423 	.word	0x03aa0423
  4020c4:	04230423 	.word	0x04230423
  4020c8:	03bc      	.short	0x03bc
  4020ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4020cc:	930e      	str	r3, [sp, #56]	; 0x38
  4020ce:	4240      	negs	r0, r0
  4020d0:	900c      	str	r0, [sp, #48]	; 0x30
  4020d2:	9b07      	ldr	r3, [sp, #28]
  4020d4:	f043 0304 	orr.w	r3, r3, #4
  4020d8:	9307      	str	r3, [sp, #28]
  4020da:	f898 3000 	ldrb.w	r3, [r8]
  4020de:	e792      	b.n	402006 <_svfprintf_r+0xb2>
  4020e0:	980e      	ldr	r0, [sp, #56]	; 0x38
  4020e2:	46ab      	mov	fp, r5
  4020e4:	2100      	movs	r1, #0
  4020e6:	6804      	ldr	r4, [r0, #0]
  4020e8:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4020ec:	1d07      	adds	r7, r0, #4
  4020ee:	9807      	ldr	r0, [sp, #28]
  4020f0:	2330      	movs	r3, #48	; 0x30
  4020f2:	2278      	movs	r2, #120	; 0x78
  4020f4:	458b      	cmp	fp, r1
  4020f6:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4020fa:	f04f 0500 	mov.w	r5, #0
  4020fe:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  402102:	f040 0302 	orr.w	r3, r0, #2
  402106:	f2c0 83c7 	blt.w	402898 <_svfprintf_r+0x944>
  40210a:	f020 0380 	bic.w	r3, r0, #128	; 0x80
  40210e:	f043 0302 	orr.w	r3, r3, #2
  402112:	9307      	str	r3, [sp, #28]
  402114:	ea54 0305 	orrs.w	r3, r4, r5
  402118:	970e      	str	r7, [sp, #56]	; 0x38
  40211a:	f000 8393 	beq.w	402844 <_svfprintf_r+0x8f0>
  40211e:	460f      	mov	r7, r1
  402120:	9211      	str	r2, [sp, #68]	; 0x44
  402122:	48b3      	ldr	r0, [pc, #716]	; (4023f0 <_svfprintf_r+0x49c>)
  402124:	e2ce      	b.n	4026c4 <_svfprintf_r+0x770>
  402126:	aa23      	add	r2, sp, #140	; 0x8c
  402128:	9909      	ldr	r1, [sp, #36]	; 0x24
  40212a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40212c:	f003 f996 	bl	40545c <__ssprint_r>
  402130:	b948      	cbnz	r0, 402146 <_svfprintf_r+0x1f2>
  402132:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402136:	e752      	b.n	401fde <_svfprintf_r+0x8a>
  402138:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40213a:	b123      	cbz	r3, 402146 <_svfprintf_r+0x1f2>
  40213c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40213e:	9909      	ldr	r1, [sp, #36]	; 0x24
  402140:	aa23      	add	r2, sp, #140	; 0x8c
  402142:	f003 f98b 	bl	40545c <__ssprint_r>
  402146:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402148:	899b      	ldrh	r3, [r3, #12]
  40214a:	f013 0f40 	tst.w	r3, #64	; 0x40
  40214e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402150:	bf18      	it	ne
  402152:	f04f 33ff 	movne.w	r3, #4294967295
  402156:	4618      	mov	r0, r3
  402158:	b041      	add	sp, #260	; 0x104
  40215a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40215e:	9311      	str	r3, [sp, #68]	; 0x44
  402160:	46ab      	mov	fp, r5
  402162:	2a00      	cmp	r2, #0
  402164:	f041 8223 	bne.w	4035ae <_svfprintf_r+0x165a>
  402168:	9a07      	ldr	r2, [sp, #28]
  40216a:	f012 0320 	ands.w	r3, r2, #32
  40216e:	f000 822e 	beq.w	4025ce <_svfprintf_r+0x67a>
  402172:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  402174:	3707      	adds	r7, #7
  402176:	f027 0307 	bic.w	r3, r7, #7
  40217a:	2700      	movs	r7, #0
  40217c:	f103 0108 	add.w	r1, r3, #8
  402180:	45bb      	cmp	fp, r7
  402182:	910e      	str	r1, [sp, #56]	; 0x38
  402184:	e9d3 4500 	ldrd	r4, r5, [r3]
  402188:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40218c:	f2c0 8752 	blt.w	403034 <_svfprintf_r+0x10e0>
  402190:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  402194:	9307      	str	r3, [sp, #28]
  402196:	ea54 0305 	orrs.w	r3, r4, r5
  40219a:	f000 8375 	beq.w	402888 <_svfprintf_r+0x934>
  40219e:	ae30      	add	r6, sp, #192	; 0xc0
  4021a0:	08e2      	lsrs	r2, r4, #3
  4021a2:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4021a6:	08e9      	lsrs	r1, r5, #3
  4021a8:	f004 0307 	and.w	r3, r4, #7
  4021ac:	460d      	mov	r5, r1
  4021ae:	4614      	mov	r4, r2
  4021b0:	3330      	adds	r3, #48	; 0x30
  4021b2:	ea54 0205 	orrs.w	r2, r4, r5
  4021b6:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4021ba:	d1f1      	bne.n	4021a0 <_svfprintf_r+0x24c>
  4021bc:	9a07      	ldr	r2, [sp, #28]
  4021be:	07d1      	lsls	r1, r2, #31
  4021c0:	f140 8084 	bpl.w	4022cc <_svfprintf_r+0x378>
  4021c4:	2b30      	cmp	r3, #48	; 0x30
  4021c6:	f000 8081 	beq.w	4022cc <_svfprintf_r+0x378>
  4021ca:	2230      	movs	r2, #48	; 0x30
  4021cc:	1e73      	subs	r3, r6, #1
  4021ce:	f806 2c01 	strb.w	r2, [r6, #-1]
  4021d2:	aa30      	add	r2, sp, #192	; 0xc0
  4021d4:	1ad2      	subs	r2, r2, r3
  4021d6:	920d      	str	r2, [sp, #52]	; 0x34
  4021d8:	461e      	mov	r6, r3
  4021da:	e07a      	b.n	4022d2 <_svfprintf_r+0x37e>
  4021dc:	f898 3000 	ldrb.w	r3, [r8]
  4021e0:	2b2a      	cmp	r3, #42	; 0x2a
  4021e2:	f108 0401 	add.w	r4, r8, #1
  4021e6:	f001 81b1 	beq.w	40354c <_svfprintf_r+0x15f8>
  4021ea:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4021ee:	2809      	cmp	r0, #9
  4021f0:	bf98      	it	ls
  4021f2:	2500      	movls	r5, #0
  4021f4:	f201 8164 	bhi.w	4034c0 <_svfprintf_r+0x156c>
  4021f8:	f814 3b01 	ldrb.w	r3, [r4], #1
  4021fc:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  402200:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  402204:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402208:	2809      	cmp	r0, #9
  40220a:	d9f5      	bls.n	4021f8 <_svfprintf_r+0x2a4>
  40220c:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  402210:	46a0      	mov	r8, r4
  402212:	e6fa      	b.n	40200a <_svfprintf_r+0xb6>
  402214:	9b07      	ldr	r3, [sp, #28]
  402216:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40221a:	9307      	str	r3, [sp, #28]
  40221c:	f898 3000 	ldrb.w	r3, [r8]
  402220:	e6f1      	b.n	402006 <_svfprintf_r+0xb2>
  402222:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402226:	2300      	movs	r3, #0
  402228:	461c      	mov	r4, r3
  40222a:	f818 3b01 	ldrb.w	r3, [r8], #1
  40222e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402232:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402236:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40223a:	2809      	cmp	r0, #9
  40223c:	d9f5      	bls.n	40222a <_svfprintf_r+0x2d6>
  40223e:	940c      	str	r4, [sp, #48]	; 0x30
  402240:	e6e3      	b.n	40200a <_svfprintf_r+0xb6>
  402242:	9311      	str	r3, [sp, #68]	; 0x44
  402244:	46ab      	mov	fp, r5
  402246:	2a00      	cmp	r2, #0
  402248:	f041 81c9 	bne.w	4035de <_svfprintf_r+0x168a>
  40224c:	9b07      	ldr	r3, [sp, #28]
  40224e:	f043 0310 	orr.w	r3, r3, #16
  402252:	9307      	str	r3, [sp, #28]
  402254:	9b07      	ldr	r3, [sp, #28]
  402256:	0698      	lsls	r0, r3, #26
  402258:	f140 8530 	bpl.w	402cbc <_svfprintf_r+0xd68>
  40225c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40225e:	3707      	adds	r7, #7
  402260:	f027 0707 	bic.w	r7, r7, #7
  402264:	e9d7 2300 	ldrd	r2, r3, [r7]
  402268:	f107 0108 	add.w	r1, r7, #8
  40226c:	910e      	str	r1, [sp, #56]	; 0x38
  40226e:	4614      	mov	r4, r2
  402270:	461d      	mov	r5, r3
  402272:	2a00      	cmp	r2, #0
  402274:	f173 0300 	sbcs.w	r3, r3, #0
  402278:	f2c0 855b 	blt.w	402d32 <_svfprintf_r+0xdde>
  40227c:	f1bb 0f00 	cmp.w	fp, #0
  402280:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402284:	f2c0 8538 	blt.w	402cf8 <_svfprintf_r+0xda4>
  402288:	9b07      	ldr	r3, [sp, #28]
  40228a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40228e:	9307      	str	r3, [sp, #28]
  402290:	ea54 0305 	orrs.w	r3, r4, r5
  402294:	f000 81db 	beq.w	40264e <_svfprintf_r+0x6fa>
  402298:	2d00      	cmp	r5, #0
  40229a:	bf08      	it	eq
  40229c:	2c0a      	cmpeq	r4, #10
  40229e:	f0c0 81db 	bcc.w	402658 <_svfprintf_r+0x704>
  4022a2:	ae30      	add	r6, sp, #192	; 0xc0
  4022a4:	4620      	mov	r0, r4
  4022a6:	4629      	mov	r1, r5
  4022a8:	220a      	movs	r2, #10
  4022aa:	2300      	movs	r3, #0
  4022ac:	f7ff fc2a 	bl	401b04 <__aeabi_uldivmod>
  4022b0:	3230      	adds	r2, #48	; 0x30
  4022b2:	f806 2d01 	strb.w	r2, [r6, #-1]!
  4022b6:	4620      	mov	r0, r4
  4022b8:	4629      	mov	r1, r5
  4022ba:	2300      	movs	r3, #0
  4022bc:	220a      	movs	r2, #10
  4022be:	f7ff fc21 	bl	401b04 <__aeabi_uldivmod>
  4022c2:	4604      	mov	r4, r0
  4022c4:	460d      	mov	r5, r1
  4022c6:	ea54 0305 	orrs.w	r3, r4, r5
  4022ca:	d1eb      	bne.n	4022a4 <_svfprintf_r+0x350>
  4022cc:	ab30      	add	r3, sp, #192	; 0xc0
  4022ce:	1b9b      	subs	r3, r3, r6
  4022d0:	930d      	str	r3, [sp, #52]	; 0x34
  4022d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4022d4:	455b      	cmp	r3, fp
  4022d6:	bfb8      	it	lt
  4022d8:	465b      	movlt	r3, fp
  4022da:	9308      	str	r3, [sp, #32]
  4022dc:	2300      	movs	r3, #0
  4022de:	9313      	str	r3, [sp, #76]	; 0x4c
  4022e0:	b117      	cbz	r7, 4022e8 <_svfprintf_r+0x394>
  4022e2:	9b08      	ldr	r3, [sp, #32]
  4022e4:	3301      	adds	r3, #1
  4022e6:	9308      	str	r3, [sp, #32]
  4022e8:	9b07      	ldr	r3, [sp, #28]
  4022ea:	f013 0302 	ands.w	r3, r3, #2
  4022ee:	930f      	str	r3, [sp, #60]	; 0x3c
  4022f0:	d002      	beq.n	4022f8 <_svfprintf_r+0x3a4>
  4022f2:	9b08      	ldr	r3, [sp, #32]
  4022f4:	3302      	adds	r3, #2
  4022f6:	9308      	str	r3, [sp, #32]
  4022f8:	9b07      	ldr	r3, [sp, #28]
  4022fa:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4022fe:	9310      	str	r3, [sp, #64]	; 0x40
  402300:	f040 82d7 	bne.w	4028b2 <_svfprintf_r+0x95e>
  402304:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402306:	9a08      	ldr	r2, [sp, #32]
  402308:	1a9d      	subs	r5, r3, r2
  40230a:	2d00      	cmp	r5, #0
  40230c:	f340 82d1 	ble.w	4028b2 <_svfprintf_r+0x95e>
  402310:	2d10      	cmp	r5, #16
  402312:	9925      	ldr	r1, [sp, #148]	; 0x94
  402314:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402316:	4f37      	ldr	r7, [pc, #220]	; (4023f4 <_svfprintf_r+0x4a0>)
  402318:	dd27      	ble.n	40236a <_svfprintf_r+0x416>
  40231a:	9618      	str	r6, [sp, #96]	; 0x60
  40231c:	4648      	mov	r0, r9
  40231e:	2410      	movs	r4, #16
  402320:	46b9      	mov	r9, r7
  402322:	9e09      	ldr	r6, [sp, #36]	; 0x24
  402324:	462f      	mov	r7, r5
  402326:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402328:	e004      	b.n	402334 <_svfprintf_r+0x3e0>
  40232a:	3f10      	subs	r7, #16
  40232c:	2f10      	cmp	r7, #16
  40232e:	f100 0008 	add.w	r0, r0, #8
  402332:	dd16      	ble.n	402362 <_svfprintf_r+0x40e>
  402334:	3201      	adds	r2, #1
  402336:	4b2f      	ldr	r3, [pc, #188]	; (4023f4 <_svfprintf_r+0x4a0>)
  402338:	9224      	str	r2, [sp, #144]	; 0x90
  40233a:	3110      	adds	r1, #16
  40233c:	2a07      	cmp	r2, #7
  40233e:	9125      	str	r1, [sp, #148]	; 0x94
  402340:	e880 0018 	stmia.w	r0, {r3, r4}
  402344:	ddf1      	ble.n	40232a <_svfprintf_r+0x3d6>
  402346:	aa23      	add	r2, sp, #140	; 0x8c
  402348:	4631      	mov	r1, r6
  40234a:	4628      	mov	r0, r5
  40234c:	f003 f886 	bl	40545c <__ssprint_r>
  402350:	2800      	cmp	r0, #0
  402352:	f47f aef8 	bne.w	402146 <_svfprintf_r+0x1f2>
  402356:	3f10      	subs	r7, #16
  402358:	2f10      	cmp	r7, #16
  40235a:	9925      	ldr	r1, [sp, #148]	; 0x94
  40235c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40235e:	a830      	add	r0, sp, #192	; 0xc0
  402360:	dce8      	bgt.n	402334 <_svfprintf_r+0x3e0>
  402362:	9e18      	ldr	r6, [sp, #96]	; 0x60
  402364:	463d      	mov	r5, r7
  402366:	464f      	mov	r7, r9
  402368:	4681      	mov	r9, r0
  40236a:	3201      	adds	r2, #1
  40236c:	186c      	adds	r4, r5, r1
  40236e:	2a07      	cmp	r2, #7
  402370:	9425      	str	r4, [sp, #148]	; 0x94
  402372:	9224      	str	r2, [sp, #144]	; 0x90
  402374:	f8c9 7000 	str.w	r7, [r9]
  402378:	f8c9 5004 	str.w	r5, [r9, #4]
  40237c:	f300 8428 	bgt.w	402bd0 <_svfprintf_r+0xc7c>
  402380:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402384:	f109 0908 	add.w	r9, r9, #8
  402388:	b177      	cbz	r7, 4023a8 <_svfprintf_r+0x454>
  40238a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40238c:	3301      	adds	r3, #1
  40238e:	3401      	adds	r4, #1
  402390:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  402394:	2201      	movs	r2, #1
  402396:	2b07      	cmp	r3, #7
  402398:	9425      	str	r4, [sp, #148]	; 0x94
  40239a:	9324      	str	r3, [sp, #144]	; 0x90
  40239c:	e889 0006 	stmia.w	r9, {r1, r2}
  4023a0:	f300 83a0 	bgt.w	402ae4 <_svfprintf_r+0xb90>
  4023a4:	f109 0908 	add.w	r9, r9, #8
  4023a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4023aa:	b16b      	cbz	r3, 4023c8 <_svfprintf_r+0x474>
  4023ac:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4023ae:	3301      	adds	r3, #1
  4023b0:	3402      	adds	r4, #2
  4023b2:	a91c      	add	r1, sp, #112	; 0x70
  4023b4:	2202      	movs	r2, #2
  4023b6:	2b07      	cmp	r3, #7
  4023b8:	9425      	str	r4, [sp, #148]	; 0x94
  4023ba:	9324      	str	r3, [sp, #144]	; 0x90
  4023bc:	e889 0006 	stmia.w	r9, {r1, r2}
  4023c0:	f300 839c 	bgt.w	402afc <_svfprintf_r+0xba8>
  4023c4:	f109 0908 	add.w	r9, r9, #8
  4023c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4023ca:	2b80      	cmp	r3, #128	; 0x80
  4023cc:	f000 82d5 	beq.w	40297a <_svfprintf_r+0xa26>
  4023d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4023d2:	ebc3 070b 	rsb	r7, r3, fp
  4023d6:	2f00      	cmp	r7, #0
  4023d8:	dd39      	ble.n	40244e <_svfprintf_r+0x4fa>
  4023da:	4a07      	ldr	r2, [pc, #28]	; (4023f8 <_svfprintf_r+0x4a4>)
  4023dc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4023de:	920f      	str	r2, [sp, #60]	; 0x3c
  4023e0:	2f10      	cmp	r7, #16
  4023e2:	dd28      	ble.n	402436 <_svfprintf_r+0x4e2>
  4023e4:	4622      	mov	r2, r4
  4023e6:	f04f 0b10 	mov.w	fp, #16
  4023ea:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4023ec:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4023ee:	e00a      	b.n	402406 <_svfprintf_r+0x4b2>
  4023f0:	004066e8 	.word	0x004066e8
  4023f4:	00406708 	.word	0x00406708
  4023f8:	004066b4 	.word	0x004066b4
  4023fc:	3f10      	subs	r7, #16
  4023fe:	2f10      	cmp	r7, #16
  402400:	f109 0908 	add.w	r9, r9, #8
  402404:	dd16      	ble.n	402434 <_svfprintf_r+0x4e0>
  402406:	3301      	adds	r3, #1
  402408:	3210      	adds	r2, #16
  40240a:	2b07      	cmp	r3, #7
  40240c:	9225      	str	r2, [sp, #148]	; 0x94
  40240e:	9324      	str	r3, [sp, #144]	; 0x90
  402410:	e889 0c00 	stmia.w	r9, {sl, fp}
  402414:	ddf2      	ble.n	4023fc <_svfprintf_r+0x4a8>
  402416:	aa23      	add	r2, sp, #140	; 0x8c
  402418:	4621      	mov	r1, r4
  40241a:	4628      	mov	r0, r5
  40241c:	f003 f81e 	bl	40545c <__ssprint_r>
  402420:	2800      	cmp	r0, #0
  402422:	f47f ae90 	bne.w	402146 <_svfprintf_r+0x1f2>
  402426:	3f10      	subs	r7, #16
  402428:	2f10      	cmp	r7, #16
  40242a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40242c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40242e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402432:	dce8      	bgt.n	402406 <_svfprintf_r+0x4b2>
  402434:	4614      	mov	r4, r2
  402436:	3301      	adds	r3, #1
  402438:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40243a:	9324      	str	r3, [sp, #144]	; 0x90
  40243c:	443c      	add	r4, r7
  40243e:	2b07      	cmp	r3, #7
  402440:	9425      	str	r4, [sp, #148]	; 0x94
  402442:	e889 0084 	stmia.w	r9, {r2, r7}
  402446:	f300 8341 	bgt.w	402acc <_svfprintf_r+0xb78>
  40244a:	f109 0908 	add.w	r9, r9, #8
  40244e:	9b07      	ldr	r3, [sp, #28]
  402450:	05da      	lsls	r2, r3, #23
  402452:	f100 8230 	bmi.w	4028b6 <_svfprintf_r+0x962>
  402456:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402458:	990d      	ldr	r1, [sp, #52]	; 0x34
  40245a:	f8c9 6000 	str.w	r6, [r9]
  40245e:	3301      	adds	r3, #1
  402460:	440c      	add	r4, r1
  402462:	2b07      	cmp	r3, #7
  402464:	9425      	str	r4, [sp, #148]	; 0x94
  402466:	f8c9 1004 	str.w	r1, [r9, #4]
  40246a:	9324      	str	r3, [sp, #144]	; 0x90
  40246c:	f300 8318 	bgt.w	402aa0 <_svfprintf_r+0xb4c>
  402470:	f109 0908 	add.w	r9, r9, #8
  402474:	9b07      	ldr	r3, [sp, #28]
  402476:	0759      	lsls	r1, r3, #29
  402478:	d53f      	bpl.n	4024fa <_svfprintf_r+0x5a6>
  40247a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40247c:	9a08      	ldr	r2, [sp, #32]
  40247e:	1a9d      	subs	r5, r3, r2
  402480:	2d00      	cmp	r5, #0
  402482:	dd3a      	ble.n	4024fa <_svfprintf_r+0x5a6>
  402484:	2d10      	cmp	r5, #16
  402486:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402488:	4fbc      	ldr	r7, [pc, #752]	; (40277c <_svfprintf_r+0x828>)
  40248a:	dd23      	ble.n	4024d4 <_svfprintf_r+0x580>
  40248c:	4622      	mov	r2, r4
  40248e:	2610      	movs	r6, #16
  402490:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  402494:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402496:	e004      	b.n	4024a2 <_svfprintf_r+0x54e>
  402498:	3d10      	subs	r5, #16
  40249a:	2d10      	cmp	r5, #16
  40249c:	f109 0908 	add.w	r9, r9, #8
  4024a0:	dd17      	ble.n	4024d2 <_svfprintf_r+0x57e>
  4024a2:	3301      	adds	r3, #1
  4024a4:	49b5      	ldr	r1, [pc, #724]	; (40277c <_svfprintf_r+0x828>)
  4024a6:	9324      	str	r3, [sp, #144]	; 0x90
  4024a8:	3210      	adds	r2, #16
  4024aa:	2b07      	cmp	r3, #7
  4024ac:	9225      	str	r2, [sp, #148]	; 0x94
  4024ae:	e889 0042 	stmia.w	r9, {r1, r6}
  4024b2:	ddf1      	ble.n	402498 <_svfprintf_r+0x544>
  4024b4:	aa23      	add	r2, sp, #140	; 0x8c
  4024b6:	4621      	mov	r1, r4
  4024b8:	4658      	mov	r0, fp
  4024ba:	f002 ffcf 	bl	40545c <__ssprint_r>
  4024be:	2800      	cmp	r0, #0
  4024c0:	f47f ae41 	bne.w	402146 <_svfprintf_r+0x1f2>
  4024c4:	3d10      	subs	r5, #16
  4024c6:	2d10      	cmp	r5, #16
  4024c8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4024ca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4024cc:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4024d0:	dce7      	bgt.n	4024a2 <_svfprintf_r+0x54e>
  4024d2:	4614      	mov	r4, r2
  4024d4:	3301      	adds	r3, #1
  4024d6:	442c      	add	r4, r5
  4024d8:	2b07      	cmp	r3, #7
  4024da:	9425      	str	r4, [sp, #148]	; 0x94
  4024dc:	9324      	str	r3, [sp, #144]	; 0x90
  4024de:	f8c9 7000 	str.w	r7, [r9]
  4024e2:	f8c9 5004 	str.w	r5, [r9, #4]
  4024e6:	dd08      	ble.n	4024fa <_svfprintf_r+0x5a6>
  4024e8:	aa23      	add	r2, sp, #140	; 0x8c
  4024ea:	9909      	ldr	r1, [sp, #36]	; 0x24
  4024ec:	980a      	ldr	r0, [sp, #40]	; 0x28
  4024ee:	f002 ffb5 	bl	40545c <__ssprint_r>
  4024f2:	2800      	cmp	r0, #0
  4024f4:	f47f ae27 	bne.w	402146 <_svfprintf_r+0x1f2>
  4024f8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4024fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4024fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4024fe:	9908      	ldr	r1, [sp, #32]
  402500:	428a      	cmp	r2, r1
  402502:	bfac      	ite	ge
  402504:	189b      	addge	r3, r3, r2
  402506:	185b      	addlt	r3, r3, r1
  402508:	930b      	str	r3, [sp, #44]	; 0x2c
  40250a:	2c00      	cmp	r4, #0
  40250c:	f040 82d4 	bne.w	402ab8 <_svfprintf_r+0xb64>
  402510:	2300      	movs	r3, #0
  402512:	9324      	str	r3, [sp, #144]	; 0x90
  402514:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402518:	e542      	b.n	401fa0 <_svfprintf_r+0x4c>
  40251a:	9311      	str	r3, [sp, #68]	; 0x44
  40251c:	46ab      	mov	fp, r5
  40251e:	2a00      	cmp	r2, #0
  402520:	f041 8059 	bne.w	4035d6 <_svfprintf_r+0x1682>
  402524:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  402526:	3707      	adds	r7, #7
  402528:	f027 0307 	bic.w	r3, r7, #7
  40252c:	f103 0208 	add.w	r2, r3, #8
  402530:	920e      	str	r2, [sp, #56]	; 0x38
  402532:	681a      	ldr	r2, [r3, #0]
  402534:	9214      	str	r2, [sp, #80]	; 0x50
  402536:	685b      	ldr	r3, [r3, #4]
  402538:	9315      	str	r3, [sp, #84]	; 0x54
  40253a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40253c:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40253e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402542:	4628      	mov	r0, r5
  402544:	4621      	mov	r1, r4
  402546:	f04f 32ff 	mov.w	r2, #4294967295
  40254a:	4b8d      	ldr	r3, [pc, #564]	; (402780 <_svfprintf_r+0x82c>)
  40254c:	f004 f864 	bl	406618 <__aeabi_dcmpun>
  402550:	2800      	cmp	r0, #0
  402552:	f040 84c1 	bne.w	402ed8 <_svfprintf_r+0xf84>
  402556:	4628      	mov	r0, r5
  402558:	4621      	mov	r1, r4
  40255a:	f04f 32ff 	mov.w	r2, #4294967295
  40255e:	4b88      	ldr	r3, [pc, #544]	; (402780 <_svfprintf_r+0x82c>)
  402560:	f004 f83c 	bl	4065dc <__aeabi_dcmple>
  402564:	2800      	cmp	r0, #0
  402566:	f040 84b7 	bne.w	402ed8 <_svfprintf_r+0xf84>
  40256a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40256c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40256e:	2200      	movs	r2, #0
  402570:	2300      	movs	r3, #0
  402572:	f004 f829 	bl	4065c8 <__aeabi_dcmplt>
  402576:	2800      	cmp	r0, #0
  402578:	f040 874b 	bne.w	403412 <_svfprintf_r+0x14be>
  40257c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402580:	4e80      	ldr	r6, [pc, #512]	; (402784 <_svfprintf_r+0x830>)
  402582:	4b81      	ldr	r3, [pc, #516]	; (402788 <_svfprintf_r+0x834>)
  402584:	9907      	ldr	r1, [sp, #28]
  402586:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  40258a:	9107      	str	r1, [sp, #28]
  40258c:	9911      	ldr	r1, [sp, #68]	; 0x44
  40258e:	2203      	movs	r2, #3
  402590:	f04f 0b00 	mov.w	fp, #0
  402594:	9208      	str	r2, [sp, #32]
  402596:	2947      	cmp	r1, #71	; 0x47
  402598:	bfd8      	it	le
  40259a:	461e      	movle	r6, r3
  40259c:	920d      	str	r2, [sp, #52]	; 0x34
  40259e:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  4025a2:	e69d      	b.n	4022e0 <_svfprintf_r+0x38c>
  4025a4:	9b07      	ldr	r3, [sp, #28]
  4025a6:	f043 0308 	orr.w	r3, r3, #8
  4025aa:	9307      	str	r3, [sp, #28]
  4025ac:	f898 3000 	ldrb.w	r3, [r8]
  4025b0:	e529      	b.n	402006 <_svfprintf_r+0xb2>
  4025b2:	9311      	str	r3, [sp, #68]	; 0x44
  4025b4:	46ab      	mov	fp, r5
  4025b6:	2a00      	cmp	r2, #0
  4025b8:	f041 8009 	bne.w	4035ce <_svfprintf_r+0x167a>
  4025bc:	9b07      	ldr	r3, [sp, #28]
  4025be:	f043 0310 	orr.w	r3, r3, #16
  4025c2:	9307      	str	r3, [sp, #28]
  4025c4:	9a07      	ldr	r2, [sp, #28]
  4025c6:	f012 0320 	ands.w	r3, r2, #32
  4025ca:	f47f add2 	bne.w	402172 <_svfprintf_r+0x21e>
  4025ce:	9907      	ldr	r1, [sp, #28]
  4025d0:	f011 0210 	ands.w	r2, r1, #16
  4025d4:	f000 8507 	beq.w	402fe6 <_svfprintf_r+0x1092>
  4025d8:	980e      	ldr	r0, [sp, #56]	; 0x38
  4025da:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4025de:	f1bb 0f00 	cmp.w	fp, #0
  4025e2:	6804      	ldr	r4, [r0, #0]
  4025e4:	f100 0704 	add.w	r7, r0, #4
  4025e8:	f04f 0500 	mov.w	r5, #0
  4025ec:	f2c0 8521 	blt.w	403032 <_svfprintf_r+0x10de>
  4025f0:	460a      	mov	r2, r1
  4025f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  4025f6:	9207      	str	r2, [sp, #28]
  4025f8:	ea54 0205 	orrs.w	r2, r4, r5
  4025fc:	970e      	str	r7, [sp, #56]	; 0x38
  4025fe:	f000 8143 	beq.w	402888 <_svfprintf_r+0x934>
  402602:	461f      	mov	r7, r3
  402604:	e5cb      	b.n	40219e <_svfprintf_r+0x24a>
  402606:	9311      	str	r3, [sp, #68]	; 0x44
  402608:	46ab      	mov	fp, r5
  40260a:	2a00      	cmp	r2, #0
  40260c:	f040 87d7 	bne.w	4035be <_svfprintf_r+0x166a>
  402610:	9b07      	ldr	r3, [sp, #28]
  402612:	f043 0310 	orr.w	r3, r3, #16
  402616:	9307      	str	r3, [sp, #28]
  402618:	9a07      	ldr	r2, [sp, #28]
  40261a:	f012 0320 	ands.w	r3, r2, #32
  40261e:	f000 8332 	beq.w	402c86 <_svfprintf_r+0xd32>
  402622:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  402624:	3707      	adds	r7, #7
  402626:	f027 0307 	bic.w	r3, r7, #7
  40262a:	2700      	movs	r7, #0
  40262c:	f103 0108 	add.w	r1, r3, #8
  402630:	45bb      	cmp	fp, r7
  402632:	910e      	str	r1, [sp, #56]	; 0x38
  402634:	e9d3 4500 	ldrd	r4, r5, [r3]
  402638:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40263c:	f2c0 835c 	blt.w	402cf8 <_svfprintf_r+0xda4>
  402640:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  402644:	9307      	str	r3, [sp, #28]
  402646:	ea54 0305 	orrs.w	r3, r4, r5
  40264a:	f47f ae25 	bne.w	402298 <_svfprintf_r+0x344>
  40264e:	f1bb 0f00 	cmp.w	fp, #0
  402652:	f000 80fe 	beq.w	402852 <_svfprintf_r+0x8fe>
  402656:	2400      	movs	r4, #0
  402658:	ae40      	add	r6, sp, #256	; 0x100
  40265a:	3430      	adds	r4, #48	; 0x30
  40265c:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402660:	e634      	b.n	4022cc <_svfprintf_r+0x378>
  402662:	9311      	str	r3, [sp, #68]	; 0x44
  402664:	46ab      	mov	fp, r5
  402666:	2a00      	cmp	r2, #0
  402668:	f040 87a5 	bne.w	4035b6 <_svfprintf_r+0x1662>
  40266c:	9b07      	ldr	r3, [sp, #28]
  40266e:	4847      	ldr	r0, [pc, #284]	; (40278c <_svfprintf_r+0x838>)
  402670:	069d      	lsls	r5, r3, #26
  402672:	f140 8097 	bpl.w	4027a4 <_svfprintf_r+0x850>
  402676:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  402678:	3707      	adds	r7, #7
  40267a:	f027 0307 	bic.w	r3, r7, #7
  40267e:	e9d3 4500 	ldrd	r4, r5, [r3]
  402682:	f103 0208 	add.w	r2, r3, #8
  402686:	920e      	str	r2, [sp, #56]	; 0x38
  402688:	9a07      	ldr	r2, [sp, #28]
  40268a:	f012 0701 	ands.w	r7, r2, #1
  40268e:	f000 8241 	beq.w	402b14 <_svfprintf_r+0xbc0>
  402692:	ea54 0305 	orrs.w	r3, r4, r5
  402696:	f000 84f5 	beq.w	403084 <_svfprintf_r+0x1130>
  40269a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40269e:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  4026a2:	2700      	movs	r7, #0
  4026a4:	9a07      	ldr	r2, [sp, #28]
  4026a6:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4026aa:	2330      	movs	r3, #48	; 0x30
  4026ac:	45bb      	cmp	fp, r7
  4026ae:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4026b2:	f042 0302 	orr.w	r3, r2, #2
  4026b6:	f2c0 86a9 	blt.w	40340c <_svfprintf_r+0x14b8>
  4026ba:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  4026be:	f043 0302 	orr.w	r3, r3, #2
  4026c2:	9307      	str	r3, [sp, #28]
  4026c4:	ae30      	add	r6, sp, #192	; 0xc0
  4026c6:	0923      	lsrs	r3, r4, #4
  4026c8:	f004 010f 	and.w	r1, r4, #15
  4026cc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4026d0:	092a      	lsrs	r2, r5, #4
  4026d2:	461c      	mov	r4, r3
  4026d4:	4615      	mov	r5, r2
  4026d6:	5c43      	ldrb	r3, [r0, r1]
  4026d8:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4026dc:	ea54 0305 	orrs.w	r3, r4, r5
  4026e0:	d1f1      	bne.n	4026c6 <_svfprintf_r+0x772>
  4026e2:	e5f3      	b.n	4022cc <_svfprintf_r+0x378>
  4026e4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4026e6:	9311      	str	r3, [sp, #68]	; 0x44
  4026e8:	680a      	ldr	r2, [r1, #0]
  4026ea:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4026ee:	2300      	movs	r3, #0
  4026f0:	460a      	mov	r2, r1
  4026f2:	461f      	mov	r7, r3
  4026f4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4026f8:	3204      	adds	r2, #4
  4026fa:	2301      	movs	r3, #1
  4026fc:	9308      	str	r3, [sp, #32]
  4026fe:	46bb      	mov	fp, r7
  402700:	9713      	str	r7, [sp, #76]	; 0x4c
  402702:	920e      	str	r2, [sp, #56]	; 0x38
  402704:	930d      	str	r3, [sp, #52]	; 0x34
  402706:	ae26      	add	r6, sp, #152	; 0x98
  402708:	e5ee      	b.n	4022e8 <_svfprintf_r+0x394>
  40270a:	9311      	str	r3, [sp, #68]	; 0x44
  40270c:	46ab      	mov	fp, r5
  40270e:	2a00      	cmp	r2, #0
  402710:	f43f ada0 	beq.w	402254 <_svfprintf_r+0x300>
  402714:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402718:	e59c      	b.n	402254 <_svfprintf_r+0x300>
  40271a:	9b07      	ldr	r3, [sp, #28]
  40271c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402720:	9307      	str	r3, [sp, #28]
  402722:	f898 3000 	ldrb.w	r3, [r8]
  402726:	e46e      	b.n	402006 <_svfprintf_r+0xb2>
  402728:	f898 3000 	ldrb.w	r3, [r8]
  40272c:	2900      	cmp	r1, #0
  40272e:	f47f ac6a 	bne.w	402006 <_svfprintf_r+0xb2>
  402732:	2201      	movs	r2, #1
  402734:	2120      	movs	r1, #32
  402736:	e466      	b.n	402006 <_svfprintf_r+0xb2>
  402738:	9b07      	ldr	r3, [sp, #28]
  40273a:	f043 0301 	orr.w	r3, r3, #1
  40273e:	9307      	str	r3, [sp, #28]
  402740:	f898 3000 	ldrb.w	r3, [r8]
  402744:	e45f      	b.n	402006 <_svfprintf_r+0xb2>
  402746:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  402748:	6823      	ldr	r3, [r4, #0]
  40274a:	930c      	str	r3, [sp, #48]	; 0x30
  40274c:	4618      	mov	r0, r3
  40274e:	2800      	cmp	r0, #0
  402750:	4623      	mov	r3, r4
  402752:	f103 0304 	add.w	r3, r3, #4
  402756:	f6ff acb8 	blt.w	4020ca <_svfprintf_r+0x176>
  40275a:	930e      	str	r3, [sp, #56]	; 0x38
  40275c:	f898 3000 	ldrb.w	r3, [r8]
  402760:	e451      	b.n	402006 <_svfprintf_r+0xb2>
  402762:	f898 3000 	ldrb.w	r3, [r8]
  402766:	2201      	movs	r2, #1
  402768:	212b      	movs	r1, #43	; 0x2b
  40276a:	e44c      	b.n	402006 <_svfprintf_r+0xb2>
  40276c:	9311      	str	r3, [sp, #68]	; 0x44
  40276e:	46ab      	mov	fp, r5
  402770:	2a00      	cmp	r2, #0
  402772:	f43f af51 	beq.w	402618 <_svfprintf_r+0x6c4>
  402776:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40277a:	e74d      	b.n	402618 <_svfprintf_r+0x6c4>
  40277c:	00406708 	.word	0x00406708
  402780:	7fefffff 	.word	0x7fefffff
  402784:	004066c8 	.word	0x004066c8
  402788:	004066c4 	.word	0x004066c4
  40278c:	004066d4 	.word	0x004066d4
  402790:	9311      	str	r3, [sp, #68]	; 0x44
  402792:	46ab      	mov	fp, r5
  402794:	2a00      	cmp	r2, #0
  402796:	f040 8703 	bne.w	4035a0 <_svfprintf_r+0x164c>
  40279a:	9b07      	ldr	r3, [sp, #28]
  40279c:	4899      	ldr	r0, [pc, #612]	; (402a04 <_svfprintf_r+0xab0>)
  40279e:	069d      	lsls	r5, r3, #26
  4027a0:	f53f af69 	bmi.w	402676 <_svfprintf_r+0x722>
  4027a4:	9b07      	ldr	r3, [sp, #28]
  4027a6:	06dc      	lsls	r4, r3, #27
  4027a8:	f140 845e 	bpl.w	403068 <_svfprintf_r+0x1114>
  4027ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4027ae:	4613      	mov	r3, r2
  4027b0:	3304      	adds	r3, #4
  4027b2:	6814      	ldr	r4, [r2, #0]
  4027b4:	930e      	str	r3, [sp, #56]	; 0x38
  4027b6:	2500      	movs	r5, #0
  4027b8:	e766      	b.n	402688 <_svfprintf_r+0x734>
  4027ba:	f898 3000 	ldrb.w	r3, [r8]
  4027be:	2b6c      	cmp	r3, #108	; 0x6c
  4027c0:	f000 84e1 	beq.w	403186 <_svfprintf_r+0x1232>
  4027c4:	9807      	ldr	r0, [sp, #28]
  4027c6:	f040 0010 	orr.w	r0, r0, #16
  4027ca:	9007      	str	r0, [sp, #28]
  4027cc:	e41b      	b.n	402006 <_svfprintf_r+0xb2>
  4027ce:	2a00      	cmp	r2, #0
  4027d0:	f040 86db 	bne.w	40358a <_svfprintf_r+0x1636>
  4027d4:	9b07      	ldr	r3, [sp, #28]
  4027d6:	069b      	lsls	r3, r3, #26
  4027d8:	f140 842f 	bpl.w	40303a <_svfprintf_r+0x10e6>
  4027dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4027de:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4027e0:	6813      	ldr	r3, [r2, #0]
  4027e2:	17cd      	asrs	r5, r1, #31
  4027e4:	4608      	mov	r0, r1
  4027e6:	3204      	adds	r2, #4
  4027e8:	4629      	mov	r1, r5
  4027ea:	920e      	str	r2, [sp, #56]	; 0x38
  4027ec:	e9c3 0100 	strd	r0, r1, [r3]
  4027f0:	f7ff bbd6 	b.w	401fa0 <_svfprintf_r+0x4c>
  4027f4:	9b07      	ldr	r3, [sp, #28]
  4027f6:	f043 0320 	orr.w	r3, r3, #32
  4027fa:	9307      	str	r3, [sp, #28]
  4027fc:	f898 3000 	ldrb.w	r3, [r8]
  402800:	e401      	b.n	402006 <_svfprintf_r+0xb2>
  402802:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402804:	9311      	str	r3, [sp, #68]	; 0x44
  402806:	6816      	ldr	r6, [r2, #0]
  402808:	2400      	movs	r4, #0
  40280a:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  40280e:	1d17      	adds	r7, r2, #4
  402810:	2e00      	cmp	r6, #0
  402812:	f000 85bd 	beq.w	403390 <_svfprintf_r+0x143c>
  402816:	2d00      	cmp	r5, #0
  402818:	f2c0 850f 	blt.w	40323a <_svfprintf_r+0x12e6>
  40281c:	462a      	mov	r2, r5
  40281e:	4621      	mov	r1, r4
  402820:	4630      	mov	r0, r6
  402822:	f002 f985 	bl	404b30 <memchr>
  402826:	2800      	cmp	r0, #0
  402828:	f000 8604 	beq.w	403434 <_svfprintf_r+0x14e0>
  40282c:	1b83      	subs	r3, r0, r6
  40282e:	930d      	str	r3, [sp, #52]	; 0x34
  402830:	46a3      	mov	fp, r4
  402832:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402836:	970e      	str	r7, [sp, #56]	; 0x38
  402838:	9308      	str	r3, [sp, #32]
  40283a:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  40283e:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402842:	e54d      	b.n	4022e0 <_svfprintf_r+0x38c>
  402844:	486f      	ldr	r0, [pc, #444]	; (402a04 <_svfprintf_r+0xab0>)
  402846:	9211      	str	r2, [sp, #68]	; 0x44
  402848:	f1bb 0f00 	cmp.w	fp, #0
  40284c:	f040 8173 	bne.w	402b36 <_svfprintf_r+0xbe2>
  402850:	465f      	mov	r7, fp
  402852:	f04f 0b00 	mov.w	fp, #0
  402856:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  40285a:	ae30      	add	r6, sp, #192	; 0xc0
  40285c:	e539      	b.n	4022d2 <_svfprintf_r+0x37e>
  40285e:	9311      	str	r3, [sp, #68]	; 0x44
  402860:	2a00      	cmp	r2, #0
  402862:	f040 86b0 	bne.w	4035c6 <_svfprintf_r+0x1672>
  402866:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402868:	2a00      	cmp	r2, #0
  40286a:	f43f ac65 	beq.w	402138 <_svfprintf_r+0x1e4>
  40286e:	2300      	movs	r3, #0
  402870:	2101      	movs	r1, #1
  402872:	461f      	mov	r7, r3
  402874:	9108      	str	r1, [sp, #32]
  402876:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  40287a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40287e:	469b      	mov	fp, r3
  402880:	9313      	str	r3, [sp, #76]	; 0x4c
  402882:	910d      	str	r1, [sp, #52]	; 0x34
  402884:	ae26      	add	r6, sp, #152	; 0x98
  402886:	e52f      	b.n	4022e8 <_svfprintf_r+0x394>
  402888:	f1bb 0f00 	cmp.w	fp, #0
  40288c:	f000 85dd 	beq.w	40344a <_svfprintf_r+0x14f6>
  402890:	2700      	movs	r7, #0
  402892:	2400      	movs	r4, #0
  402894:	2500      	movs	r5, #0
  402896:	e482      	b.n	40219e <_svfprintf_r+0x24a>
  402898:	485a      	ldr	r0, [pc, #360]	; (402a04 <_svfprintf_r+0xab0>)
  40289a:	9307      	str	r3, [sp, #28]
  40289c:	9211      	str	r2, [sp, #68]	; 0x44
  40289e:	ea54 0305 	orrs.w	r3, r4, r5
  4028a2:	970e      	str	r7, [sp, #56]	; 0x38
  4028a4:	f04f 0700 	mov.w	r7, #0
  4028a8:	f47f af0c 	bne.w	4026c4 <_svfprintf_r+0x770>
  4028ac:	2400      	movs	r4, #0
  4028ae:	2500      	movs	r5, #0
  4028b0:	e708      	b.n	4026c4 <_svfprintf_r+0x770>
  4028b2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4028b4:	e568      	b.n	402388 <_svfprintf_r+0x434>
  4028b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4028b8:	2b65      	cmp	r3, #101	; 0x65
  4028ba:	f340 80a9 	ble.w	402a10 <_svfprintf_r+0xabc>
  4028be:	9814      	ldr	r0, [sp, #80]	; 0x50
  4028c0:	9915      	ldr	r1, [sp, #84]	; 0x54
  4028c2:	2200      	movs	r2, #0
  4028c4:	2300      	movs	r3, #0
  4028c6:	f003 fe75 	bl	4065b4 <__aeabi_dcmpeq>
  4028ca:	2800      	cmp	r0, #0
  4028cc:	f000 8135 	beq.w	402b3a <_svfprintf_r+0xbe6>
  4028d0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4028d2:	4a4d      	ldr	r2, [pc, #308]	; (402a08 <_svfprintf_r+0xab4>)
  4028d4:	f8c9 2000 	str.w	r2, [r9]
  4028d8:	3301      	adds	r3, #1
  4028da:	3401      	adds	r4, #1
  4028dc:	2201      	movs	r2, #1
  4028de:	2b07      	cmp	r3, #7
  4028e0:	9425      	str	r4, [sp, #148]	; 0x94
  4028e2:	9324      	str	r3, [sp, #144]	; 0x90
  4028e4:	f8c9 2004 	str.w	r2, [r9, #4]
  4028e8:	f300 83e6 	bgt.w	4030b8 <_svfprintf_r+0x1164>
  4028ec:	f109 0908 	add.w	r9, r9, #8
  4028f0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4028f2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4028f4:	4293      	cmp	r3, r2
  4028f6:	db03      	blt.n	402900 <_svfprintf_r+0x9ac>
  4028f8:	9b07      	ldr	r3, [sp, #28]
  4028fa:	07db      	lsls	r3, r3, #31
  4028fc:	f57f adba 	bpl.w	402474 <_svfprintf_r+0x520>
  402900:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402902:	9916      	ldr	r1, [sp, #88]	; 0x58
  402904:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  402906:	f8c9 2000 	str.w	r2, [r9]
  40290a:	3301      	adds	r3, #1
  40290c:	440c      	add	r4, r1
  40290e:	2b07      	cmp	r3, #7
  402910:	9425      	str	r4, [sp, #148]	; 0x94
  402912:	f8c9 1004 	str.w	r1, [r9, #4]
  402916:	9324      	str	r3, [sp, #144]	; 0x90
  402918:	f300 843f 	bgt.w	40319a <_svfprintf_r+0x1246>
  40291c:	f109 0908 	add.w	r9, r9, #8
  402920:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402922:	1e5d      	subs	r5, r3, #1
  402924:	2d00      	cmp	r5, #0
  402926:	f77f ada5 	ble.w	402474 <_svfprintf_r+0x520>
  40292a:	4a38      	ldr	r2, [pc, #224]	; (402a0c <_svfprintf_r+0xab8>)
  40292c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40292e:	920f      	str	r2, [sp, #60]	; 0x3c
  402930:	2d10      	cmp	r5, #16
  402932:	f340 81e6 	ble.w	402d02 <_svfprintf_r+0xdae>
  402936:	2610      	movs	r6, #16
  402938:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40293a:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40293e:	e005      	b.n	40294c <_svfprintf_r+0x9f8>
  402940:	f109 0908 	add.w	r9, r9, #8
  402944:	3d10      	subs	r5, #16
  402946:	2d10      	cmp	r5, #16
  402948:	f340 81db 	ble.w	402d02 <_svfprintf_r+0xdae>
  40294c:	3301      	adds	r3, #1
  40294e:	3410      	adds	r4, #16
  402950:	2b07      	cmp	r3, #7
  402952:	9425      	str	r4, [sp, #148]	; 0x94
  402954:	9324      	str	r3, [sp, #144]	; 0x90
  402956:	f8c9 a000 	str.w	sl, [r9]
  40295a:	f8c9 6004 	str.w	r6, [r9, #4]
  40295e:	ddef      	ble.n	402940 <_svfprintf_r+0x9ec>
  402960:	aa23      	add	r2, sp, #140	; 0x8c
  402962:	4659      	mov	r1, fp
  402964:	4638      	mov	r0, r7
  402966:	f002 fd79 	bl	40545c <__ssprint_r>
  40296a:	2800      	cmp	r0, #0
  40296c:	f47f abeb 	bne.w	402146 <_svfprintf_r+0x1f2>
  402970:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402972:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402974:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402978:	e7e4      	b.n	402944 <_svfprintf_r+0x9f0>
  40297a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40297c:	9a08      	ldr	r2, [sp, #32]
  40297e:	1a9f      	subs	r7, r3, r2
  402980:	2f00      	cmp	r7, #0
  402982:	f77f ad25 	ble.w	4023d0 <_svfprintf_r+0x47c>
  402986:	4a21      	ldr	r2, [pc, #132]	; (402a0c <_svfprintf_r+0xab8>)
  402988:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40298a:	920f      	str	r2, [sp, #60]	; 0x3c
  40298c:	2f10      	cmp	r7, #16
  40298e:	dd2b      	ble.n	4029e8 <_svfprintf_r+0xa94>
  402990:	464a      	mov	r2, r9
  402992:	4621      	mov	r1, r4
  402994:	46b9      	mov	r9, r7
  402996:	2510      	movs	r5, #16
  402998:	4637      	mov	r7, r6
  40299a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40299c:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40299e:	e006      	b.n	4029ae <_svfprintf_r+0xa5a>
  4029a0:	f1a9 0910 	sub.w	r9, r9, #16
  4029a4:	f1b9 0f10 	cmp.w	r9, #16
  4029a8:	f102 0208 	add.w	r2, r2, #8
  4029ac:	dd18      	ble.n	4029e0 <_svfprintf_r+0xa8c>
  4029ae:	3301      	adds	r3, #1
  4029b0:	3110      	adds	r1, #16
  4029b2:	2b07      	cmp	r3, #7
  4029b4:	9125      	str	r1, [sp, #148]	; 0x94
  4029b6:	9324      	str	r3, [sp, #144]	; 0x90
  4029b8:	f8c2 a000 	str.w	sl, [r2]
  4029bc:	6055      	str	r5, [r2, #4]
  4029be:	ddef      	ble.n	4029a0 <_svfprintf_r+0xa4c>
  4029c0:	aa23      	add	r2, sp, #140	; 0x8c
  4029c2:	4631      	mov	r1, r6
  4029c4:	4620      	mov	r0, r4
  4029c6:	f002 fd49 	bl	40545c <__ssprint_r>
  4029ca:	2800      	cmp	r0, #0
  4029cc:	f47f abbb 	bne.w	402146 <_svfprintf_r+0x1f2>
  4029d0:	f1a9 0910 	sub.w	r9, r9, #16
  4029d4:	f1b9 0f10 	cmp.w	r9, #16
  4029d8:	9925      	ldr	r1, [sp, #148]	; 0x94
  4029da:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4029dc:	aa30      	add	r2, sp, #192	; 0xc0
  4029de:	dce6      	bgt.n	4029ae <_svfprintf_r+0xa5a>
  4029e0:	463e      	mov	r6, r7
  4029e2:	460c      	mov	r4, r1
  4029e4:	464f      	mov	r7, r9
  4029e6:	4691      	mov	r9, r2
  4029e8:	3301      	adds	r3, #1
  4029ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4029ec:	9324      	str	r3, [sp, #144]	; 0x90
  4029ee:	443c      	add	r4, r7
  4029f0:	2b07      	cmp	r3, #7
  4029f2:	9425      	str	r4, [sp, #148]	; 0x94
  4029f4:	e889 0084 	stmia.w	r9, {r2, r7}
  4029f8:	f300 8245 	bgt.w	402e86 <_svfprintf_r+0xf32>
  4029fc:	f109 0908 	add.w	r9, r9, #8
  402a00:	e4e6      	b.n	4023d0 <_svfprintf_r+0x47c>
  402a02:	bf00      	nop
  402a04:	004066e8 	.word	0x004066e8
  402a08:	00406704 	.word	0x00406704
  402a0c:	004066b4 	.word	0x004066b4
  402a10:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402a12:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402a14:	2b01      	cmp	r3, #1
  402a16:	f340 8208 	ble.w	402e2a <_svfprintf_r+0xed6>
  402a1a:	3501      	adds	r5, #1
  402a1c:	3401      	adds	r4, #1
  402a1e:	2301      	movs	r3, #1
  402a20:	2d07      	cmp	r5, #7
  402a22:	9425      	str	r4, [sp, #148]	; 0x94
  402a24:	9524      	str	r5, [sp, #144]	; 0x90
  402a26:	f8c9 6000 	str.w	r6, [r9]
  402a2a:	f8c9 3004 	str.w	r3, [r9, #4]
  402a2e:	f300 820d 	bgt.w	402e4c <_svfprintf_r+0xef8>
  402a32:	f109 0908 	add.w	r9, r9, #8
  402a36:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402a38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402a3a:	f8c9 3000 	str.w	r3, [r9]
  402a3e:	3501      	adds	r5, #1
  402a40:	4414      	add	r4, r2
  402a42:	2d07      	cmp	r5, #7
  402a44:	9425      	str	r4, [sp, #148]	; 0x94
  402a46:	9524      	str	r5, [sp, #144]	; 0x90
  402a48:	f8c9 2004 	str.w	r2, [r9, #4]
  402a4c:	f300 820e 	bgt.w	402e6c <_svfprintf_r+0xf18>
  402a50:	f109 0908 	add.w	r9, r9, #8
  402a54:	2300      	movs	r3, #0
  402a56:	9814      	ldr	r0, [sp, #80]	; 0x50
  402a58:	9915      	ldr	r1, [sp, #84]	; 0x54
  402a5a:	2200      	movs	r2, #0
  402a5c:	f003 fdaa 	bl	4065b4 <__aeabi_dcmpeq>
  402a60:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402a62:	2800      	cmp	r0, #0
  402a64:	f040 80c3 	bne.w	402bee <_svfprintf_r+0xc9a>
  402a68:	3b01      	subs	r3, #1
  402a6a:	3501      	adds	r5, #1
  402a6c:	3601      	adds	r6, #1
  402a6e:	441c      	add	r4, r3
  402a70:	2d07      	cmp	r5, #7
  402a72:	9524      	str	r5, [sp, #144]	; 0x90
  402a74:	9425      	str	r4, [sp, #148]	; 0x94
  402a76:	f8c9 6000 	str.w	r6, [r9]
  402a7a:	f8c9 3004 	str.w	r3, [r9, #4]
  402a7e:	f300 80f5 	bgt.w	402c6c <_svfprintf_r+0xd18>
  402a82:	f109 0908 	add.w	r9, r9, #8
  402a86:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402a88:	f8c9 2004 	str.w	r2, [r9, #4]
  402a8c:	3501      	adds	r5, #1
  402a8e:	4414      	add	r4, r2
  402a90:	ab1f      	add	r3, sp, #124	; 0x7c
  402a92:	2d07      	cmp	r5, #7
  402a94:	9425      	str	r4, [sp, #148]	; 0x94
  402a96:	9524      	str	r5, [sp, #144]	; 0x90
  402a98:	f8c9 3000 	str.w	r3, [r9]
  402a9c:	f77f ace8 	ble.w	402470 <_svfprintf_r+0x51c>
  402aa0:	aa23      	add	r2, sp, #140	; 0x8c
  402aa2:	9909      	ldr	r1, [sp, #36]	; 0x24
  402aa4:	980a      	ldr	r0, [sp, #40]	; 0x28
  402aa6:	f002 fcd9 	bl	40545c <__ssprint_r>
  402aaa:	2800      	cmp	r0, #0
  402aac:	f47f ab4b 	bne.w	402146 <_svfprintf_r+0x1f2>
  402ab0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402ab2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402ab6:	e4dd      	b.n	402474 <_svfprintf_r+0x520>
  402ab8:	aa23      	add	r2, sp, #140	; 0x8c
  402aba:	9909      	ldr	r1, [sp, #36]	; 0x24
  402abc:	980a      	ldr	r0, [sp, #40]	; 0x28
  402abe:	f002 fccd 	bl	40545c <__ssprint_r>
  402ac2:	2800      	cmp	r0, #0
  402ac4:	f43f ad24 	beq.w	402510 <_svfprintf_r+0x5bc>
  402ac8:	f7ff bb3d 	b.w	402146 <_svfprintf_r+0x1f2>
  402acc:	aa23      	add	r2, sp, #140	; 0x8c
  402ace:	9909      	ldr	r1, [sp, #36]	; 0x24
  402ad0:	980a      	ldr	r0, [sp, #40]	; 0x28
  402ad2:	f002 fcc3 	bl	40545c <__ssprint_r>
  402ad6:	2800      	cmp	r0, #0
  402ad8:	f47f ab35 	bne.w	402146 <_svfprintf_r+0x1f2>
  402adc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402ade:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402ae2:	e4b4      	b.n	40244e <_svfprintf_r+0x4fa>
  402ae4:	aa23      	add	r2, sp, #140	; 0x8c
  402ae6:	9909      	ldr	r1, [sp, #36]	; 0x24
  402ae8:	980a      	ldr	r0, [sp, #40]	; 0x28
  402aea:	f002 fcb7 	bl	40545c <__ssprint_r>
  402aee:	2800      	cmp	r0, #0
  402af0:	f47f ab29 	bne.w	402146 <_svfprintf_r+0x1f2>
  402af4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402af6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402afa:	e455      	b.n	4023a8 <_svfprintf_r+0x454>
  402afc:	aa23      	add	r2, sp, #140	; 0x8c
  402afe:	9909      	ldr	r1, [sp, #36]	; 0x24
  402b00:	980a      	ldr	r0, [sp, #40]	; 0x28
  402b02:	f002 fcab 	bl	40545c <__ssprint_r>
  402b06:	2800      	cmp	r0, #0
  402b08:	f47f ab1d 	bne.w	402146 <_svfprintf_r+0x1f2>
  402b0c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402b0e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402b12:	e459      	b.n	4023c8 <_svfprintf_r+0x474>
  402b14:	f1bb 0f00 	cmp.w	fp, #0
  402b18:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402b1c:	f2c0 82d8 	blt.w	4030d0 <_svfprintf_r+0x117c>
  402b20:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  402b24:	9307      	str	r3, [sp, #28]
  402b26:	ea54 0305 	orrs.w	r3, r4, r5
  402b2a:	f47f adcb 	bne.w	4026c4 <_svfprintf_r+0x770>
  402b2e:	f1bb 0f00 	cmp.w	fp, #0
  402b32:	f43f ae8d 	beq.w	402850 <_svfprintf_r+0x8fc>
  402b36:	2700      	movs	r7, #0
  402b38:	e6b8      	b.n	4028ac <_svfprintf_r+0x958>
  402b3a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402b3c:	2d00      	cmp	r5, #0
  402b3e:	f340 82ca 	ble.w	4030d6 <_svfprintf_r+0x1182>
  402b42:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b44:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402b46:	4293      	cmp	r3, r2
  402b48:	bfa8      	it	ge
  402b4a:	4613      	movge	r3, r2
  402b4c:	2b00      	cmp	r3, #0
  402b4e:	461d      	mov	r5, r3
  402b50:	dd0d      	ble.n	402b6e <_svfprintf_r+0xc1a>
  402b52:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402b54:	f8c9 6000 	str.w	r6, [r9]
  402b58:	3301      	adds	r3, #1
  402b5a:	442c      	add	r4, r5
  402b5c:	2b07      	cmp	r3, #7
  402b5e:	9425      	str	r4, [sp, #148]	; 0x94
  402b60:	f8c9 5004 	str.w	r5, [r9, #4]
  402b64:	9324      	str	r3, [sp, #144]	; 0x90
  402b66:	f300 839c 	bgt.w	4032a2 <_svfprintf_r+0x134e>
  402b6a:	f109 0908 	add.w	r9, r9, #8
  402b6e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b70:	2d00      	cmp	r5, #0
  402b72:	bfa8      	it	ge
  402b74:	1b5b      	subge	r3, r3, r5
  402b76:	2b00      	cmp	r3, #0
  402b78:	461d      	mov	r5, r3
  402b7a:	f340 80f6 	ble.w	402d6a <_svfprintf_r+0xe16>
  402b7e:	4aba      	ldr	r2, [pc, #744]	; (402e68 <_svfprintf_r+0xf14>)
  402b80:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402b82:	920f      	str	r2, [sp, #60]	; 0x3c
  402b84:	2d10      	cmp	r5, #16
  402b86:	f340 828a 	ble.w	40309e <_svfprintf_r+0x114a>
  402b8a:	4622      	mov	r2, r4
  402b8c:	2710      	movs	r7, #16
  402b8e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  402b92:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402b94:	e005      	b.n	402ba2 <_svfprintf_r+0xc4e>
  402b96:	f109 0908 	add.w	r9, r9, #8
  402b9a:	3d10      	subs	r5, #16
  402b9c:	2d10      	cmp	r5, #16
  402b9e:	f340 827d 	ble.w	40309c <_svfprintf_r+0x1148>
  402ba2:	3301      	adds	r3, #1
  402ba4:	3210      	adds	r2, #16
  402ba6:	2b07      	cmp	r3, #7
  402ba8:	9225      	str	r2, [sp, #148]	; 0x94
  402baa:	9324      	str	r3, [sp, #144]	; 0x90
  402bac:	f8c9 a000 	str.w	sl, [r9]
  402bb0:	f8c9 7004 	str.w	r7, [r9, #4]
  402bb4:	ddef      	ble.n	402b96 <_svfprintf_r+0xc42>
  402bb6:	aa23      	add	r2, sp, #140	; 0x8c
  402bb8:	4621      	mov	r1, r4
  402bba:	4658      	mov	r0, fp
  402bbc:	f002 fc4e 	bl	40545c <__ssprint_r>
  402bc0:	2800      	cmp	r0, #0
  402bc2:	f47f aac0 	bne.w	402146 <_svfprintf_r+0x1f2>
  402bc6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402bc8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402bca:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402bce:	e7e4      	b.n	402b9a <_svfprintf_r+0xc46>
  402bd0:	aa23      	add	r2, sp, #140	; 0x8c
  402bd2:	9909      	ldr	r1, [sp, #36]	; 0x24
  402bd4:	980a      	ldr	r0, [sp, #40]	; 0x28
  402bd6:	f002 fc41 	bl	40545c <__ssprint_r>
  402bda:	2800      	cmp	r0, #0
  402bdc:	f47f aab3 	bne.w	402146 <_svfprintf_r+0x1f2>
  402be0:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402be4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402be6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402bea:	f7ff bbcd 	b.w	402388 <_svfprintf_r+0x434>
  402bee:	1e5e      	subs	r6, r3, #1
  402bf0:	2e00      	cmp	r6, #0
  402bf2:	f77f af48 	ble.w	402a86 <_svfprintf_r+0xb32>
  402bf6:	4b9c      	ldr	r3, [pc, #624]	; (402e68 <_svfprintf_r+0xf14>)
  402bf8:	930f      	str	r3, [sp, #60]	; 0x3c
  402bfa:	2e10      	cmp	r6, #16
  402bfc:	dd2c      	ble.n	402c58 <_svfprintf_r+0xd04>
  402bfe:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  402c02:	2710      	movs	r7, #16
  402c04:	46b0      	mov	r8, r6
  402c06:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  402c0a:	9e09      	ldr	r6, [sp, #36]	; 0x24
  402c0c:	e006      	b.n	402c1c <_svfprintf_r+0xcc8>
  402c0e:	f1a8 0810 	sub.w	r8, r8, #16
  402c12:	f1b8 0f10 	cmp.w	r8, #16
  402c16:	f109 0908 	add.w	r9, r9, #8
  402c1a:	dd1a      	ble.n	402c52 <_svfprintf_r+0xcfe>
  402c1c:	3501      	adds	r5, #1
  402c1e:	3410      	adds	r4, #16
  402c20:	2d07      	cmp	r5, #7
  402c22:	9425      	str	r4, [sp, #148]	; 0x94
  402c24:	9524      	str	r5, [sp, #144]	; 0x90
  402c26:	f8c9 a000 	str.w	sl, [r9]
  402c2a:	f8c9 7004 	str.w	r7, [r9, #4]
  402c2e:	ddee      	ble.n	402c0e <_svfprintf_r+0xcba>
  402c30:	aa23      	add	r2, sp, #140	; 0x8c
  402c32:	4631      	mov	r1, r6
  402c34:	4658      	mov	r0, fp
  402c36:	f002 fc11 	bl	40545c <__ssprint_r>
  402c3a:	2800      	cmp	r0, #0
  402c3c:	f47f aa83 	bne.w	402146 <_svfprintf_r+0x1f2>
  402c40:	f1a8 0810 	sub.w	r8, r8, #16
  402c44:	f1b8 0f10 	cmp.w	r8, #16
  402c48:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402c4a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402c4c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402c50:	dce4      	bgt.n	402c1c <_svfprintf_r+0xcc8>
  402c52:	4646      	mov	r6, r8
  402c54:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  402c58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402c5a:	3501      	adds	r5, #1
  402c5c:	4434      	add	r4, r6
  402c5e:	2d07      	cmp	r5, #7
  402c60:	9425      	str	r4, [sp, #148]	; 0x94
  402c62:	9524      	str	r5, [sp, #144]	; 0x90
  402c64:	e889 0048 	stmia.w	r9, {r3, r6}
  402c68:	f77f af0b 	ble.w	402a82 <_svfprintf_r+0xb2e>
  402c6c:	aa23      	add	r2, sp, #140	; 0x8c
  402c6e:	9909      	ldr	r1, [sp, #36]	; 0x24
  402c70:	980a      	ldr	r0, [sp, #40]	; 0x28
  402c72:	f002 fbf3 	bl	40545c <__ssprint_r>
  402c76:	2800      	cmp	r0, #0
  402c78:	f47f aa65 	bne.w	402146 <_svfprintf_r+0x1f2>
  402c7c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402c7e:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402c80:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402c84:	e6ff      	b.n	402a86 <_svfprintf_r+0xb32>
  402c86:	9907      	ldr	r1, [sp, #28]
  402c88:	f011 0210 	ands.w	r2, r1, #16
  402c8c:	f000 8108 	beq.w	402ea0 <_svfprintf_r+0xf4c>
  402c90:	980e      	ldr	r0, [sp, #56]	; 0x38
  402c92:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402c96:	f1bb 0f00 	cmp.w	fp, #0
  402c9a:	6804      	ldr	r4, [r0, #0]
  402c9c:	f100 0704 	add.w	r7, r0, #4
  402ca0:	f04f 0500 	mov.w	r5, #0
  402ca4:	db26      	blt.n	402cf4 <_svfprintf_r+0xda0>
  402ca6:	460a      	mov	r2, r1
  402ca8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  402cac:	9207      	str	r2, [sp, #28]
  402cae:	ea54 0205 	orrs.w	r2, r4, r5
  402cb2:	970e      	str	r7, [sp, #56]	; 0x38
  402cb4:	461f      	mov	r7, r3
  402cb6:	f47f aaef 	bne.w	402298 <_svfprintf_r+0x344>
  402cba:	e4c8      	b.n	40264e <_svfprintf_r+0x6fa>
  402cbc:	9b07      	ldr	r3, [sp, #28]
  402cbe:	06d9      	lsls	r1, r3, #27
  402cc0:	d42a      	bmi.n	402d18 <_svfprintf_r+0xdc4>
  402cc2:	9b07      	ldr	r3, [sp, #28]
  402cc4:	065a      	lsls	r2, r3, #25
  402cc6:	d527      	bpl.n	402d18 <_svfprintf_r+0xdc4>
  402cc8:	990e      	ldr	r1, [sp, #56]	; 0x38
  402cca:	f9b1 4000 	ldrsh.w	r4, [r1]
  402cce:	3104      	adds	r1, #4
  402cd0:	17e5      	asrs	r5, r4, #31
  402cd2:	4622      	mov	r2, r4
  402cd4:	462b      	mov	r3, r5
  402cd6:	910e      	str	r1, [sp, #56]	; 0x38
  402cd8:	f7ff bacb 	b.w	402272 <_svfprintf_r+0x31e>
  402cdc:	990e      	ldr	r1, [sp, #56]	; 0x38
  402cde:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402ce2:	f1bb 0f00 	cmp.w	fp, #0
  402ce6:	680c      	ldr	r4, [r1, #0]
  402ce8:	f101 0704 	add.w	r7, r1, #4
  402cec:	f04f 0500 	mov.w	r5, #0
  402cf0:	f280 8247 	bge.w	403182 <_svfprintf_r+0x122e>
  402cf4:	970e      	str	r7, [sp, #56]	; 0x38
  402cf6:	461f      	mov	r7, r3
  402cf8:	ea54 0305 	orrs.w	r3, r4, r5
  402cfc:	f47f aacc 	bne.w	402298 <_svfprintf_r+0x344>
  402d00:	e4aa      	b.n	402658 <_svfprintf_r+0x704>
  402d02:	3301      	adds	r3, #1
  402d04:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d06:	9324      	str	r3, [sp, #144]	; 0x90
  402d08:	442c      	add	r4, r5
  402d0a:	2b07      	cmp	r3, #7
  402d0c:	9425      	str	r4, [sp, #148]	; 0x94
  402d0e:	e889 0024 	stmia.w	r9, {r2, r5}
  402d12:	f77f abad 	ble.w	402470 <_svfprintf_r+0x51c>
  402d16:	e6c3      	b.n	402aa0 <_svfprintf_r+0xb4c>
  402d18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402d1a:	6814      	ldr	r4, [r2, #0]
  402d1c:	4613      	mov	r3, r2
  402d1e:	3304      	adds	r3, #4
  402d20:	17e5      	asrs	r5, r4, #31
  402d22:	4622      	mov	r2, r4
  402d24:	930e      	str	r3, [sp, #56]	; 0x38
  402d26:	2a00      	cmp	r2, #0
  402d28:	462b      	mov	r3, r5
  402d2a:	f173 0300 	sbcs.w	r3, r3, #0
  402d2e:	f6bf aaa5 	bge.w	40227c <_svfprintf_r+0x328>
  402d32:	4264      	negs	r4, r4
  402d34:	f04f 072d 	mov.w	r7, #45	; 0x2d
  402d38:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402d3c:	f1bb 0f00 	cmp.w	fp, #0
  402d40:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402d44:	f6ff aaa8 	blt.w	402298 <_svfprintf_r+0x344>
  402d48:	9b07      	ldr	r3, [sp, #28]
  402d4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402d4e:	9307      	str	r3, [sp, #28]
  402d50:	f7ff baa2 	b.w	402298 <_svfprintf_r+0x344>
  402d54:	aa23      	add	r2, sp, #140	; 0x8c
  402d56:	9909      	ldr	r1, [sp, #36]	; 0x24
  402d58:	980a      	ldr	r0, [sp, #40]	; 0x28
  402d5a:	f002 fb7f 	bl	40545c <__ssprint_r>
  402d5e:	2800      	cmp	r0, #0
  402d60:	f47f a9f1 	bne.w	402146 <_svfprintf_r+0x1f2>
  402d64:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402d66:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402d6a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402d6c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402d6e:	4432      	add	r2, r6
  402d70:	4617      	mov	r7, r2
  402d72:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402d74:	4293      	cmp	r3, r2
  402d76:	db47      	blt.n	402e08 <_svfprintf_r+0xeb4>
  402d78:	9a07      	ldr	r2, [sp, #28]
  402d7a:	07d5      	lsls	r5, r2, #31
  402d7c:	d444      	bmi.n	402e08 <_svfprintf_r+0xeb4>
  402d7e:	9912      	ldr	r1, [sp, #72]	; 0x48
  402d80:	440e      	add	r6, r1
  402d82:	1bf5      	subs	r5, r6, r7
  402d84:	1acb      	subs	r3, r1, r3
  402d86:	429d      	cmp	r5, r3
  402d88:	bfa8      	it	ge
  402d8a:	461d      	movge	r5, r3
  402d8c:	2d00      	cmp	r5, #0
  402d8e:	462e      	mov	r6, r5
  402d90:	dd0d      	ble.n	402dae <_svfprintf_r+0xe5a>
  402d92:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402d94:	f8c9 7000 	str.w	r7, [r9]
  402d98:	3201      	adds	r2, #1
  402d9a:	442c      	add	r4, r5
  402d9c:	2a07      	cmp	r2, #7
  402d9e:	9425      	str	r4, [sp, #148]	; 0x94
  402da0:	f8c9 5004 	str.w	r5, [r9, #4]
  402da4:	9224      	str	r2, [sp, #144]	; 0x90
  402da6:	f300 830b 	bgt.w	4033c0 <_svfprintf_r+0x146c>
  402daa:	f109 0908 	add.w	r9, r9, #8
  402dae:	2e00      	cmp	r6, #0
  402db0:	bfac      	ite	ge
  402db2:	1b9d      	subge	r5, r3, r6
  402db4:	461d      	movlt	r5, r3
  402db6:	2d00      	cmp	r5, #0
  402db8:	f77f ab5c 	ble.w	402474 <_svfprintf_r+0x520>
  402dbc:	4a2a      	ldr	r2, [pc, #168]	; (402e68 <_svfprintf_r+0xf14>)
  402dbe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402dc0:	920f      	str	r2, [sp, #60]	; 0x3c
  402dc2:	2d10      	cmp	r5, #16
  402dc4:	dd9d      	ble.n	402d02 <_svfprintf_r+0xdae>
  402dc6:	2610      	movs	r6, #16
  402dc8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  402dca:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  402dce:	e004      	b.n	402dda <_svfprintf_r+0xe86>
  402dd0:	f109 0908 	add.w	r9, r9, #8
  402dd4:	3d10      	subs	r5, #16
  402dd6:	2d10      	cmp	r5, #16
  402dd8:	dd93      	ble.n	402d02 <_svfprintf_r+0xdae>
  402dda:	3301      	adds	r3, #1
  402ddc:	3410      	adds	r4, #16
  402dde:	2b07      	cmp	r3, #7
  402de0:	9425      	str	r4, [sp, #148]	; 0x94
  402de2:	9324      	str	r3, [sp, #144]	; 0x90
  402de4:	f8c9 a000 	str.w	sl, [r9]
  402de8:	f8c9 6004 	str.w	r6, [r9, #4]
  402dec:	ddf0      	ble.n	402dd0 <_svfprintf_r+0xe7c>
  402dee:	aa23      	add	r2, sp, #140	; 0x8c
  402df0:	4659      	mov	r1, fp
  402df2:	4638      	mov	r0, r7
  402df4:	f002 fb32 	bl	40545c <__ssprint_r>
  402df8:	2800      	cmp	r0, #0
  402dfa:	f47f a9a4 	bne.w	402146 <_svfprintf_r+0x1f2>
  402dfe:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402e00:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e02:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402e06:	e7e5      	b.n	402dd4 <_svfprintf_r+0xe80>
  402e08:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402e0a:	9816      	ldr	r0, [sp, #88]	; 0x58
  402e0c:	9917      	ldr	r1, [sp, #92]	; 0x5c
  402e0e:	f8c9 1000 	str.w	r1, [r9]
  402e12:	3201      	adds	r2, #1
  402e14:	4404      	add	r4, r0
  402e16:	2a07      	cmp	r2, #7
  402e18:	9425      	str	r4, [sp, #148]	; 0x94
  402e1a:	f8c9 0004 	str.w	r0, [r9, #4]
  402e1e:	9224      	str	r2, [sp, #144]	; 0x90
  402e20:	f300 82a9 	bgt.w	403376 <_svfprintf_r+0x1422>
  402e24:	f109 0908 	add.w	r9, r9, #8
  402e28:	e7a9      	b.n	402d7e <_svfprintf_r+0xe2a>
  402e2a:	9b07      	ldr	r3, [sp, #28]
  402e2c:	07d8      	lsls	r0, r3, #31
  402e2e:	f53f adf4 	bmi.w	402a1a <_svfprintf_r+0xac6>
  402e32:	3501      	adds	r5, #1
  402e34:	3401      	adds	r4, #1
  402e36:	2301      	movs	r3, #1
  402e38:	2d07      	cmp	r5, #7
  402e3a:	9425      	str	r4, [sp, #148]	; 0x94
  402e3c:	9524      	str	r5, [sp, #144]	; 0x90
  402e3e:	f8c9 6000 	str.w	r6, [r9]
  402e42:	f8c9 3004 	str.w	r3, [r9, #4]
  402e46:	f77f ae1c 	ble.w	402a82 <_svfprintf_r+0xb2e>
  402e4a:	e70f      	b.n	402c6c <_svfprintf_r+0xd18>
  402e4c:	aa23      	add	r2, sp, #140	; 0x8c
  402e4e:	9909      	ldr	r1, [sp, #36]	; 0x24
  402e50:	980a      	ldr	r0, [sp, #40]	; 0x28
  402e52:	f002 fb03 	bl	40545c <__ssprint_r>
  402e56:	2800      	cmp	r0, #0
  402e58:	f47f a975 	bne.w	402146 <_svfprintf_r+0x1f2>
  402e5c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402e5e:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402e60:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402e64:	e5e7      	b.n	402a36 <_svfprintf_r+0xae2>
  402e66:	bf00      	nop
  402e68:	004066b4 	.word	0x004066b4
  402e6c:	aa23      	add	r2, sp, #140	; 0x8c
  402e6e:	9909      	ldr	r1, [sp, #36]	; 0x24
  402e70:	980a      	ldr	r0, [sp, #40]	; 0x28
  402e72:	f002 faf3 	bl	40545c <__ssprint_r>
  402e76:	2800      	cmp	r0, #0
  402e78:	f47f a965 	bne.w	402146 <_svfprintf_r+0x1f2>
  402e7c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402e7e:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402e80:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402e84:	e5e6      	b.n	402a54 <_svfprintf_r+0xb00>
  402e86:	aa23      	add	r2, sp, #140	; 0x8c
  402e88:	9909      	ldr	r1, [sp, #36]	; 0x24
  402e8a:	980a      	ldr	r0, [sp, #40]	; 0x28
  402e8c:	f002 fae6 	bl	40545c <__ssprint_r>
  402e90:	2800      	cmp	r0, #0
  402e92:	f47f a958 	bne.w	402146 <_svfprintf_r+0x1f2>
  402e96:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402e98:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402e9c:	f7ff ba98 	b.w	4023d0 <_svfprintf_r+0x47c>
  402ea0:	9907      	ldr	r1, [sp, #28]
  402ea2:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  402ea6:	f43f af19 	beq.w	402cdc <_svfprintf_r+0xd88>
  402eaa:	980e      	ldr	r0, [sp, #56]	; 0x38
  402eac:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402eb0:	f1bb 0f00 	cmp.w	fp, #0
  402eb4:	8804      	ldrh	r4, [r0, #0]
  402eb6:	f100 0704 	add.w	r7, r0, #4
  402eba:	f04f 0500 	mov.w	r5, #0
  402ebe:	f2c0 81b9 	blt.w	403234 <_svfprintf_r+0x12e0>
  402ec2:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  402ec6:	9307      	str	r3, [sp, #28]
  402ec8:	ea54 0305 	orrs.w	r3, r4, r5
  402ecc:	970e      	str	r7, [sp, #56]	; 0x38
  402ece:	4617      	mov	r7, r2
  402ed0:	f47f a9e2 	bne.w	402298 <_svfprintf_r+0x344>
  402ed4:	f7ff bbbb 	b.w	40264e <_svfprintf_r+0x6fa>
  402ed8:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402eda:	4622      	mov	r2, r4
  402edc:	4620      	mov	r0, r4
  402ede:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402ee0:	4623      	mov	r3, r4
  402ee2:	4621      	mov	r1, r4
  402ee4:	f003 fb98 	bl	406618 <__aeabi_dcmpun>
  402ee8:	2800      	cmp	r0, #0
  402eea:	f040 8317 	bne.w	40351c <_svfprintf_r+0x15c8>
  402eee:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ef0:	f1bb 3fff 	cmp.w	fp, #4294967295
  402ef4:	f023 0320 	bic.w	r3, r3, #32
  402ef8:	930d      	str	r3, [sp, #52]	; 0x34
  402efa:	f000 8270 	beq.w	4033de <_svfprintf_r+0x148a>
  402efe:	2b47      	cmp	r3, #71	; 0x47
  402f00:	f000 8192 	beq.w	403228 <_svfprintf_r+0x12d4>
  402f04:	9b07      	ldr	r3, [sp, #28]
  402f06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  402f0a:	9310      	str	r3, [sp, #64]	; 0x40
  402f0c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402f0e:	1e1f      	subs	r7, r3, #0
  402f10:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402f12:	9308      	str	r3, [sp, #32]
  402f14:	bfbb      	ittet	lt
  402f16:	463b      	movlt	r3, r7
  402f18:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402f1c:	2300      	movge	r3, #0
  402f1e:	232d      	movlt	r3, #45	; 0x2d
  402f20:	930f      	str	r3, [sp, #60]	; 0x3c
  402f22:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f24:	2b66      	cmp	r3, #102	; 0x66
  402f26:	f000 825d 	beq.w	4033e4 <_svfprintf_r+0x1490>
  402f2a:	2b46      	cmp	r3, #70	; 0x46
  402f2c:	f000 8151 	beq.w	4031d2 <_svfprintf_r+0x127e>
  402f30:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402f32:	9a08      	ldr	r2, [sp, #32]
  402f34:	2b45      	cmp	r3, #69	; 0x45
  402f36:	a821      	add	r0, sp, #132	; 0x84
  402f38:	a91e      	add	r1, sp, #120	; 0x78
  402f3a:	bf0c      	ite	eq
  402f3c:	f10b 0501 	addeq.w	r5, fp, #1
  402f40:	465d      	movne	r5, fp
  402f42:	9004      	str	r0, [sp, #16]
  402f44:	9103      	str	r1, [sp, #12]
  402f46:	a81d      	add	r0, sp, #116	; 0x74
  402f48:	2102      	movs	r1, #2
  402f4a:	463b      	mov	r3, r7
  402f4c:	9002      	str	r0, [sp, #8]
  402f4e:	9501      	str	r5, [sp, #4]
  402f50:	9100      	str	r1, [sp, #0]
  402f52:	980a      	ldr	r0, [sp, #40]	; 0x28
  402f54:	f000 fbf0 	bl	403738 <_dtoa_r>
  402f58:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f5a:	2b67      	cmp	r3, #103	; 0x67
  402f5c:	4606      	mov	r6, r0
  402f5e:	f040 8290 	bne.w	403482 <_svfprintf_r+0x152e>
  402f62:	9b07      	ldr	r3, [sp, #28]
  402f64:	07da      	lsls	r2, r3, #31
  402f66:	f140 82af 	bpl.w	4034c8 <_svfprintf_r+0x1574>
  402f6a:	1974      	adds	r4, r6, r5
  402f6c:	9808      	ldr	r0, [sp, #32]
  402f6e:	4639      	mov	r1, r7
  402f70:	2200      	movs	r2, #0
  402f72:	2300      	movs	r3, #0
  402f74:	f003 fb1e 	bl	4065b4 <__aeabi_dcmpeq>
  402f78:	2800      	cmp	r0, #0
  402f7a:	f040 8190 	bne.w	40329e <_svfprintf_r+0x134a>
  402f7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402f80:	429c      	cmp	r4, r3
  402f82:	d906      	bls.n	402f92 <_svfprintf_r+0x103e>
  402f84:	2130      	movs	r1, #48	; 0x30
  402f86:	1c5a      	adds	r2, r3, #1
  402f88:	9221      	str	r2, [sp, #132]	; 0x84
  402f8a:	7019      	strb	r1, [r3, #0]
  402f8c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402f8e:	429c      	cmp	r4, r3
  402f90:	d8f9      	bhi.n	402f86 <_svfprintf_r+0x1032>
  402f92:	1b9b      	subs	r3, r3, r6
  402f94:	9312      	str	r3, [sp, #72]	; 0x48
  402f96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402f98:	2b47      	cmp	r3, #71	; 0x47
  402f9a:	f000 8179 	beq.w	403290 <_svfprintf_r+0x133c>
  402f9e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402fa0:	2b65      	cmp	r3, #101	; 0x65
  402fa2:	f340 827d 	ble.w	4034a0 <_svfprintf_r+0x154c>
  402fa6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402fa8:	2b66      	cmp	r3, #102	; 0x66
  402faa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402fac:	9313      	str	r3, [sp, #76]	; 0x4c
  402fae:	f000 825b 	beq.w	403468 <_svfprintf_r+0x1514>
  402fb2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402fb4:	9912      	ldr	r1, [sp, #72]	; 0x48
  402fb6:	428a      	cmp	r2, r1
  402fb8:	f2c0 8230 	blt.w	40341c <_svfprintf_r+0x14c8>
  402fbc:	9b07      	ldr	r3, [sp, #28]
  402fbe:	07d9      	lsls	r1, r3, #31
  402fc0:	f100 8284 	bmi.w	4034cc <_svfprintf_r+0x1578>
  402fc4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402fc8:	920d      	str	r2, [sp, #52]	; 0x34
  402fca:	2267      	movs	r2, #103	; 0x67
  402fcc:	9211      	str	r2, [sp, #68]	; 0x44
  402fce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402fd0:	2a00      	cmp	r2, #0
  402fd2:	f040 8153 	bne.w	40327c <_svfprintf_r+0x1328>
  402fd6:	9308      	str	r3, [sp, #32]
  402fd8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402fda:	9307      	str	r3, [sp, #28]
  402fdc:	4693      	mov	fp, r2
  402fde:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402fe2:	f7ff b97d 	b.w	4022e0 <_svfprintf_r+0x38c>
  402fe6:	9907      	ldr	r1, [sp, #28]
  402fe8:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  402fec:	d015      	beq.n	40301a <_svfprintf_r+0x10c6>
  402fee:	980e      	ldr	r0, [sp, #56]	; 0x38
  402ff0:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402ff4:	f1bb 0f00 	cmp.w	fp, #0
  402ff8:	8804      	ldrh	r4, [r0, #0]
  402ffa:	f100 0704 	add.w	r7, r0, #4
  402ffe:	f04f 0500 	mov.w	r5, #0
  403002:	db16      	blt.n	403032 <_svfprintf_r+0x10de>
  403004:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  403008:	9307      	str	r3, [sp, #28]
  40300a:	ea54 0305 	orrs.w	r3, r4, r5
  40300e:	970e      	str	r7, [sp, #56]	; 0x38
  403010:	f43f ac3a 	beq.w	402888 <_svfprintf_r+0x934>
  403014:	4617      	mov	r7, r2
  403016:	f7ff b8c2 	b.w	40219e <_svfprintf_r+0x24a>
  40301a:	990e      	ldr	r1, [sp, #56]	; 0x38
  40301c:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403020:	f1bb 0f00 	cmp.w	fp, #0
  403024:	680c      	ldr	r4, [r1, #0]
  403026:	f101 0704 	add.w	r7, r1, #4
  40302a:	f04f 0500 	mov.w	r5, #0
  40302e:	f280 80a5 	bge.w	40317c <_svfprintf_r+0x1228>
  403032:	970e      	str	r7, [sp, #56]	; 0x38
  403034:	2700      	movs	r7, #0
  403036:	f7ff b8b2 	b.w	40219e <_svfprintf_r+0x24a>
  40303a:	9b07      	ldr	r3, [sp, #28]
  40303c:	06df      	lsls	r7, r3, #27
  40303e:	d40b      	bmi.n	403058 <_svfprintf_r+0x1104>
  403040:	9b07      	ldr	r3, [sp, #28]
  403042:	065e      	lsls	r6, r3, #25
  403044:	d508      	bpl.n	403058 <_svfprintf_r+0x1104>
  403046:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403048:	6813      	ldr	r3, [r2, #0]
  40304a:	3204      	adds	r2, #4
  40304c:	920e      	str	r2, [sp, #56]	; 0x38
  40304e:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  403052:	801a      	strh	r2, [r3, #0]
  403054:	f7fe bfa4 	b.w	401fa0 <_svfprintf_r+0x4c>
  403058:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40305a:	6813      	ldr	r3, [r2, #0]
  40305c:	3204      	adds	r2, #4
  40305e:	920e      	str	r2, [sp, #56]	; 0x38
  403060:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403062:	601a      	str	r2, [r3, #0]
  403064:	f7fe bf9c 	b.w	401fa0 <_svfprintf_r+0x4c>
  403068:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40306a:	9b07      	ldr	r3, [sp, #28]
  40306c:	f013 0f40 	tst.w	r3, #64	; 0x40
  403070:	4613      	mov	r3, r2
  403072:	f103 0304 	add.w	r3, r3, #4
  403076:	bf0c      	ite	eq
  403078:	6814      	ldreq	r4, [r2, #0]
  40307a:	8814      	ldrhne	r4, [r2, #0]
  40307c:	930e      	str	r3, [sp, #56]	; 0x38
  40307e:	2500      	movs	r5, #0
  403080:	f7ff bb02 	b.w	402688 <_svfprintf_r+0x734>
  403084:	2700      	movs	r7, #0
  403086:	45bb      	cmp	fp, r7
  403088:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40308c:	f6ff ac0e 	blt.w	4028ac <_svfprintf_r+0x958>
  403090:	9b07      	ldr	r3, [sp, #28]
  403092:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403096:	9307      	str	r3, [sp, #28]
  403098:	f7ff bbd6 	b.w	402848 <_svfprintf_r+0x8f4>
  40309c:	4614      	mov	r4, r2
  40309e:	3301      	adds	r3, #1
  4030a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4030a2:	9324      	str	r3, [sp, #144]	; 0x90
  4030a4:	442c      	add	r4, r5
  4030a6:	2b07      	cmp	r3, #7
  4030a8:	9425      	str	r4, [sp, #148]	; 0x94
  4030aa:	e889 0024 	stmia.w	r9, {r2, r5}
  4030ae:	f73f ae51 	bgt.w	402d54 <_svfprintf_r+0xe00>
  4030b2:	f109 0908 	add.w	r9, r9, #8
  4030b6:	e658      	b.n	402d6a <_svfprintf_r+0xe16>
  4030b8:	aa23      	add	r2, sp, #140	; 0x8c
  4030ba:	9909      	ldr	r1, [sp, #36]	; 0x24
  4030bc:	980a      	ldr	r0, [sp, #40]	; 0x28
  4030be:	f002 f9cd 	bl	40545c <__ssprint_r>
  4030c2:	2800      	cmp	r0, #0
  4030c4:	f47f a83f 	bne.w	402146 <_svfprintf_r+0x1f2>
  4030c8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4030ca:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4030ce:	e40f      	b.n	4028f0 <_svfprintf_r+0x99c>
  4030d0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4030d2:	f7ff bbe4 	b.w	40289e <_svfprintf_r+0x94a>
  4030d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4030d8:	4ab5      	ldr	r2, [pc, #724]	; (4033b0 <_svfprintf_r+0x145c>)
  4030da:	f8c9 2000 	str.w	r2, [r9]
  4030de:	3301      	adds	r3, #1
  4030e0:	3401      	adds	r4, #1
  4030e2:	2201      	movs	r2, #1
  4030e4:	2b07      	cmp	r3, #7
  4030e6:	9425      	str	r4, [sp, #148]	; 0x94
  4030e8:	9324      	str	r3, [sp, #144]	; 0x90
  4030ea:	f8c9 2004 	str.w	r2, [r9, #4]
  4030ee:	f300 808e 	bgt.w	40320e <_svfprintf_r+0x12ba>
  4030f2:	f109 0908 	add.w	r9, r9, #8
  4030f6:	b92d      	cbnz	r5, 403104 <_svfprintf_r+0x11b0>
  4030f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4030fa:	b91b      	cbnz	r3, 403104 <_svfprintf_r+0x11b0>
  4030fc:	9b07      	ldr	r3, [sp, #28]
  4030fe:	07df      	lsls	r7, r3, #31
  403100:	f57f a9b8 	bpl.w	402474 <_svfprintf_r+0x520>
  403104:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403106:	9916      	ldr	r1, [sp, #88]	; 0x58
  403108:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40310a:	f8c9 2000 	str.w	r2, [r9]
  40310e:	3301      	adds	r3, #1
  403110:	440c      	add	r4, r1
  403112:	2b07      	cmp	r3, #7
  403114:	9425      	str	r4, [sp, #148]	; 0x94
  403116:	f8c9 1004 	str.w	r1, [r9, #4]
  40311a:	9324      	str	r3, [sp, #144]	; 0x90
  40311c:	f300 81c2 	bgt.w	4034a4 <_svfprintf_r+0x1550>
  403120:	f109 0908 	add.w	r9, r9, #8
  403124:	426d      	negs	r5, r5
  403126:	2d00      	cmp	r5, #0
  403128:	f340 809b 	ble.w	403262 <_svfprintf_r+0x130e>
  40312c:	4aa1      	ldr	r2, [pc, #644]	; (4033b4 <_svfprintf_r+0x1460>)
  40312e:	920f      	str	r2, [sp, #60]	; 0x3c
  403130:	2d10      	cmp	r5, #16
  403132:	f340 80c3 	ble.w	4032bc <_svfprintf_r+0x1368>
  403136:	4622      	mov	r2, r4
  403138:	2710      	movs	r7, #16
  40313a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40313e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403140:	e005      	b.n	40314e <_svfprintf_r+0x11fa>
  403142:	f109 0908 	add.w	r9, r9, #8
  403146:	3d10      	subs	r5, #16
  403148:	2d10      	cmp	r5, #16
  40314a:	f340 80b6 	ble.w	4032ba <_svfprintf_r+0x1366>
  40314e:	3301      	adds	r3, #1
  403150:	3210      	adds	r2, #16
  403152:	2b07      	cmp	r3, #7
  403154:	9225      	str	r2, [sp, #148]	; 0x94
  403156:	9324      	str	r3, [sp, #144]	; 0x90
  403158:	f8c9 a000 	str.w	sl, [r9]
  40315c:	f8c9 7004 	str.w	r7, [r9, #4]
  403160:	ddef      	ble.n	403142 <_svfprintf_r+0x11ee>
  403162:	aa23      	add	r2, sp, #140	; 0x8c
  403164:	4621      	mov	r1, r4
  403166:	4658      	mov	r0, fp
  403168:	f002 f978 	bl	40545c <__ssprint_r>
  40316c:	2800      	cmp	r0, #0
  40316e:	f47e afea 	bne.w	402146 <_svfprintf_r+0x1f2>
  403172:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403174:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403176:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40317a:	e7e4      	b.n	403146 <_svfprintf_r+0x11f2>
  40317c:	9a07      	ldr	r2, [sp, #28]
  40317e:	f7ff ba38 	b.w	4025f2 <_svfprintf_r+0x69e>
  403182:	9a07      	ldr	r2, [sp, #28]
  403184:	e590      	b.n	402ca8 <_svfprintf_r+0xd54>
  403186:	9b07      	ldr	r3, [sp, #28]
  403188:	f043 0320 	orr.w	r3, r3, #32
  40318c:	9307      	str	r3, [sp, #28]
  40318e:	f108 0801 	add.w	r8, r8, #1
  403192:	f898 3000 	ldrb.w	r3, [r8]
  403196:	f7fe bf36 	b.w	402006 <_svfprintf_r+0xb2>
  40319a:	aa23      	add	r2, sp, #140	; 0x8c
  40319c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40319e:	980a      	ldr	r0, [sp, #40]	; 0x28
  4031a0:	f002 f95c 	bl	40545c <__ssprint_r>
  4031a4:	2800      	cmp	r0, #0
  4031a6:	f47e afce 	bne.w	402146 <_svfprintf_r+0x1f2>
  4031aa:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4031ac:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4031b0:	f7ff bbb6 	b.w	402920 <_svfprintf_r+0x9cc>
  4031b4:	2140      	movs	r1, #64	; 0x40
  4031b6:	980a      	ldr	r0, [sp, #40]	; 0x28
  4031b8:	f001 fa02 	bl	4045c0 <_malloc_r>
  4031bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4031be:	6010      	str	r0, [r2, #0]
  4031c0:	6110      	str	r0, [r2, #16]
  4031c2:	2800      	cmp	r0, #0
  4031c4:	f000 81e5 	beq.w	403592 <_svfprintf_r+0x163e>
  4031c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4031ca:	2340      	movs	r3, #64	; 0x40
  4031cc:	6153      	str	r3, [r2, #20]
  4031ce:	f7fe bed8 	b.w	401f82 <_svfprintf_r+0x2e>
  4031d2:	a821      	add	r0, sp, #132	; 0x84
  4031d4:	a91e      	add	r1, sp, #120	; 0x78
  4031d6:	9004      	str	r0, [sp, #16]
  4031d8:	9103      	str	r1, [sp, #12]
  4031da:	a81d      	add	r0, sp, #116	; 0x74
  4031dc:	2103      	movs	r1, #3
  4031de:	9002      	str	r0, [sp, #8]
  4031e0:	9a08      	ldr	r2, [sp, #32]
  4031e2:	f8cd b004 	str.w	fp, [sp, #4]
  4031e6:	463b      	mov	r3, r7
  4031e8:	9100      	str	r1, [sp, #0]
  4031ea:	980a      	ldr	r0, [sp, #40]	; 0x28
  4031ec:	f000 faa4 	bl	403738 <_dtoa_r>
  4031f0:	465d      	mov	r5, fp
  4031f2:	4606      	mov	r6, r0
  4031f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031f6:	2b46      	cmp	r3, #70	; 0x46
  4031f8:	eb06 0405 	add.w	r4, r6, r5
  4031fc:	f47f aeb6 	bne.w	402f6c <_svfprintf_r+0x1018>
  403200:	7833      	ldrb	r3, [r6, #0]
  403202:	2b30      	cmp	r3, #48	; 0x30
  403204:	f000 817c 	beq.w	403500 <_svfprintf_r+0x15ac>
  403208:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40320a:	442c      	add	r4, r5
  40320c:	e6ae      	b.n	402f6c <_svfprintf_r+0x1018>
  40320e:	aa23      	add	r2, sp, #140	; 0x8c
  403210:	9909      	ldr	r1, [sp, #36]	; 0x24
  403212:	980a      	ldr	r0, [sp, #40]	; 0x28
  403214:	f002 f922 	bl	40545c <__ssprint_r>
  403218:	2800      	cmp	r0, #0
  40321a:	f47e af94 	bne.w	402146 <_svfprintf_r+0x1f2>
  40321e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  403220:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403222:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403226:	e766      	b.n	4030f6 <_svfprintf_r+0x11a2>
  403228:	f1bb 0f00 	cmp.w	fp, #0
  40322c:	bf08      	it	eq
  40322e:	f04f 0b01 	moveq.w	fp, #1
  403232:	e667      	b.n	402f04 <_svfprintf_r+0xfb0>
  403234:	970e      	str	r7, [sp, #56]	; 0x38
  403236:	4617      	mov	r7, r2
  403238:	e55e      	b.n	402cf8 <_svfprintf_r+0xda4>
  40323a:	4630      	mov	r0, r6
  40323c:	f002 f8a0 	bl	405380 <strlen>
  403240:	46a3      	mov	fp, r4
  403242:	4603      	mov	r3, r0
  403244:	900d      	str	r0, [sp, #52]	; 0x34
  403246:	f7ff baf4 	b.w	402832 <_svfprintf_r+0x8de>
  40324a:	aa23      	add	r2, sp, #140	; 0x8c
  40324c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40324e:	980a      	ldr	r0, [sp, #40]	; 0x28
  403250:	f002 f904 	bl	40545c <__ssprint_r>
  403254:	2800      	cmp	r0, #0
  403256:	f47e af76 	bne.w	402146 <_svfprintf_r+0x1f2>
  40325a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40325c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40325e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403262:	9912      	ldr	r1, [sp, #72]	; 0x48
  403264:	f8c9 6000 	str.w	r6, [r9]
  403268:	3301      	adds	r3, #1
  40326a:	440c      	add	r4, r1
  40326c:	2b07      	cmp	r3, #7
  40326e:	9425      	str	r4, [sp, #148]	; 0x94
  403270:	9324      	str	r3, [sp, #144]	; 0x90
  403272:	f8c9 1004 	str.w	r1, [r9, #4]
  403276:	f77f a8fb 	ble.w	402470 <_svfprintf_r+0x51c>
  40327a:	e411      	b.n	402aa0 <_svfprintf_r+0xb4c>
  40327c:	272d      	movs	r7, #45	; 0x2d
  40327e:	9308      	str	r3, [sp, #32]
  403280:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403282:	9307      	str	r3, [sp, #28]
  403284:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403288:	f04f 0b00 	mov.w	fp, #0
  40328c:	f7ff b829 	b.w	4022e2 <_svfprintf_r+0x38e>
  403290:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403292:	1cdd      	adds	r5, r3, #3
  403294:	db1e      	blt.n	4032d4 <_svfprintf_r+0x1380>
  403296:	459b      	cmp	fp, r3
  403298:	db1c      	blt.n	4032d4 <_svfprintf_r+0x1380>
  40329a:	9313      	str	r3, [sp, #76]	; 0x4c
  40329c:	e689      	b.n	402fb2 <_svfprintf_r+0x105e>
  40329e:	4623      	mov	r3, r4
  4032a0:	e677      	b.n	402f92 <_svfprintf_r+0x103e>
  4032a2:	aa23      	add	r2, sp, #140	; 0x8c
  4032a4:	9909      	ldr	r1, [sp, #36]	; 0x24
  4032a6:	980a      	ldr	r0, [sp, #40]	; 0x28
  4032a8:	f002 f8d8 	bl	40545c <__ssprint_r>
  4032ac:	2800      	cmp	r0, #0
  4032ae:	f47e af4a 	bne.w	402146 <_svfprintf_r+0x1f2>
  4032b2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4032b4:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4032b8:	e459      	b.n	402b6e <_svfprintf_r+0xc1a>
  4032ba:	4614      	mov	r4, r2
  4032bc:	3301      	adds	r3, #1
  4032be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4032c0:	9324      	str	r3, [sp, #144]	; 0x90
  4032c2:	442c      	add	r4, r5
  4032c4:	2b07      	cmp	r3, #7
  4032c6:	9425      	str	r4, [sp, #148]	; 0x94
  4032c8:	e889 0024 	stmia.w	r9, {r2, r5}
  4032cc:	dcbd      	bgt.n	40324a <_svfprintf_r+0x12f6>
  4032ce:	f109 0908 	add.w	r9, r9, #8
  4032d2:	e7c6      	b.n	403262 <_svfprintf_r+0x130e>
  4032d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4032d6:	3a02      	subs	r2, #2
  4032d8:	9211      	str	r2, [sp, #68]	; 0x44
  4032da:	3b01      	subs	r3, #1
  4032dc:	2b00      	cmp	r3, #0
  4032de:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4032e2:	931d      	str	r3, [sp, #116]	; 0x74
  4032e4:	bfb8      	it	lt
  4032e6:	425b      	neglt	r3, r3
  4032e8:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  4032ec:	bfb4      	ite	lt
  4032ee:	222d      	movlt	r2, #45	; 0x2d
  4032f0:	222b      	movge	r2, #43	; 0x2b
  4032f2:	2b09      	cmp	r3, #9
  4032f4:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  4032f8:	f340 80f1 	ble.w	4034de <_svfprintf_r+0x158a>
  4032fc:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  403300:	4604      	mov	r4, r0
  403302:	4a2d      	ldr	r2, [pc, #180]	; (4033b8 <_svfprintf_r+0x1464>)
  403304:	fb82 2103 	smull	r2, r1, r2, r3
  403308:	17da      	asrs	r2, r3, #31
  40330a:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  40330e:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  403312:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  403316:	f103 0130 	add.w	r1, r3, #48	; 0x30
  40331a:	2a09      	cmp	r2, #9
  40331c:	4613      	mov	r3, r2
  40331e:	f804 1d01 	strb.w	r1, [r4, #-1]!
  403322:	dcee      	bgt.n	403302 <_svfprintf_r+0x13ae>
  403324:	4621      	mov	r1, r4
  403326:	3330      	adds	r3, #48	; 0x30
  403328:	b2da      	uxtb	r2, r3
  40332a:	f801 2d01 	strb.w	r2, [r1, #-1]!
  40332e:	4288      	cmp	r0, r1
  403330:	f240 813a 	bls.w	4035a8 <_svfprintf_r+0x1654>
  403334:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  403338:	4623      	mov	r3, r4
  40333a:	e001      	b.n	403340 <_svfprintf_r+0x13ec>
  40333c:	f813 2b01 	ldrb.w	r2, [r3], #1
  403340:	f801 2b01 	strb.w	r2, [r1], #1
  403344:	4298      	cmp	r0, r3
  403346:	d1f9      	bne.n	40333c <_svfprintf_r+0x13e8>
  403348:	1c43      	adds	r3, r0, #1
  40334a:	1b1b      	subs	r3, r3, r4
  40334c:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  403350:	4413      	add	r3, r2
  403352:	aa1f      	add	r2, sp, #124	; 0x7c
  403354:	1a9b      	subs	r3, r3, r2
  403356:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403358:	9319      	str	r3, [sp, #100]	; 0x64
  40335a:	2a01      	cmp	r2, #1
  40335c:	4413      	add	r3, r2
  40335e:	930d      	str	r3, [sp, #52]	; 0x34
  403360:	f340 80ea 	ble.w	403538 <_svfprintf_r+0x15e4>
  403364:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403366:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403368:	4413      	add	r3, r2
  40336a:	2200      	movs	r2, #0
  40336c:	930d      	str	r3, [sp, #52]	; 0x34
  40336e:	9213      	str	r2, [sp, #76]	; 0x4c
  403370:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403374:	e62b      	b.n	402fce <_svfprintf_r+0x107a>
  403376:	aa23      	add	r2, sp, #140	; 0x8c
  403378:	9909      	ldr	r1, [sp, #36]	; 0x24
  40337a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40337c:	f002 f86e 	bl	40545c <__ssprint_r>
  403380:	2800      	cmp	r0, #0
  403382:	f47e aee0 	bne.w	402146 <_svfprintf_r+0x1f2>
  403386:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403388:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40338a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40338e:	e4f6      	b.n	402d7e <_svfprintf_r+0xe2a>
  403390:	2d06      	cmp	r5, #6
  403392:	462b      	mov	r3, r5
  403394:	bf28      	it	cs
  403396:	2306      	movcs	r3, #6
  403398:	930d      	str	r3, [sp, #52]	; 0x34
  40339a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40339e:	46b3      	mov	fp, r6
  4033a0:	970e      	str	r7, [sp, #56]	; 0x38
  4033a2:	9613      	str	r6, [sp, #76]	; 0x4c
  4033a4:	4637      	mov	r7, r6
  4033a6:	9308      	str	r3, [sp, #32]
  4033a8:	4e04      	ldr	r6, [pc, #16]	; (4033bc <_svfprintf_r+0x1468>)
  4033aa:	f7fe bf99 	b.w	4022e0 <_svfprintf_r+0x38c>
  4033ae:	bf00      	nop
  4033b0:	00406704 	.word	0x00406704
  4033b4:	004066b4 	.word	0x004066b4
  4033b8:	66666667 	.word	0x66666667
  4033bc:	004066fc 	.word	0x004066fc
  4033c0:	aa23      	add	r2, sp, #140	; 0x8c
  4033c2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4033c4:	980a      	ldr	r0, [sp, #40]	; 0x28
  4033c6:	f002 f849 	bl	40545c <__ssprint_r>
  4033ca:	2800      	cmp	r0, #0
  4033cc:	f47e aebb 	bne.w	402146 <_svfprintf_r+0x1f2>
  4033d0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4033d2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4033d4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4033d6:	1ad3      	subs	r3, r2, r3
  4033d8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4033dc:	e4e7      	b.n	402dae <_svfprintf_r+0xe5a>
  4033de:	f04f 0b06 	mov.w	fp, #6
  4033e2:	e58f      	b.n	402f04 <_svfprintf_r+0xfb0>
  4033e4:	a821      	add	r0, sp, #132	; 0x84
  4033e6:	a91e      	add	r1, sp, #120	; 0x78
  4033e8:	9004      	str	r0, [sp, #16]
  4033ea:	9103      	str	r1, [sp, #12]
  4033ec:	a81d      	add	r0, sp, #116	; 0x74
  4033ee:	2103      	movs	r1, #3
  4033f0:	9002      	str	r0, [sp, #8]
  4033f2:	9a08      	ldr	r2, [sp, #32]
  4033f4:	f8cd b004 	str.w	fp, [sp, #4]
  4033f8:	463b      	mov	r3, r7
  4033fa:	9100      	str	r1, [sp, #0]
  4033fc:	980a      	ldr	r0, [sp, #40]	; 0x28
  4033fe:	f000 f99b 	bl	403738 <_dtoa_r>
  403402:	465d      	mov	r5, fp
  403404:	4606      	mov	r6, r0
  403406:	eb00 040b 	add.w	r4, r0, fp
  40340a:	e6f9      	b.n	403200 <_svfprintf_r+0x12ac>
  40340c:	9307      	str	r3, [sp, #28]
  40340e:	f7ff b959 	b.w	4026c4 <_svfprintf_r+0x770>
  403412:	272d      	movs	r7, #45	; 0x2d
  403414:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403418:	f7ff b8b2 	b.w	402580 <_svfprintf_r+0x62c>
  40341c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40341e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403420:	4413      	add	r3, r2
  403422:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403424:	930d      	str	r3, [sp, #52]	; 0x34
  403426:	2a00      	cmp	r2, #0
  403428:	dd7e      	ble.n	403528 <_svfprintf_r+0x15d4>
  40342a:	2267      	movs	r2, #103	; 0x67
  40342c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403430:	9211      	str	r2, [sp, #68]	; 0x44
  403432:	e5cc      	b.n	402fce <_svfprintf_r+0x107a>
  403434:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  403438:	970e      	str	r7, [sp, #56]	; 0x38
  40343a:	9308      	str	r3, [sp, #32]
  40343c:	950d      	str	r5, [sp, #52]	; 0x34
  40343e:	4683      	mov	fp, r0
  403440:	9013      	str	r0, [sp, #76]	; 0x4c
  403442:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  403446:	f7fe bf4b 	b.w	4022e0 <_svfprintf_r+0x38c>
  40344a:	9b07      	ldr	r3, [sp, #28]
  40344c:	07db      	lsls	r3, r3, #31
  40344e:	465f      	mov	r7, fp
  403450:	d505      	bpl.n	40345e <_svfprintf_r+0x150a>
  403452:	ae40      	add	r6, sp, #256	; 0x100
  403454:	2330      	movs	r3, #48	; 0x30
  403456:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40345a:	f7fe bf37 	b.w	4022cc <_svfprintf_r+0x378>
  40345e:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  403462:	ae30      	add	r6, sp, #192	; 0xc0
  403464:	f7fe bf35 	b.w	4022d2 <_svfprintf_r+0x37e>
  403468:	2b00      	cmp	r3, #0
  40346a:	dd7d      	ble.n	403568 <_svfprintf_r+0x1614>
  40346c:	f1bb 0f00 	cmp.w	fp, #0
  403470:	d13d      	bne.n	4034ee <_svfprintf_r+0x159a>
  403472:	9a07      	ldr	r2, [sp, #28]
  403474:	07d4      	lsls	r4, r2, #31
  403476:	d43a      	bmi.n	4034ee <_svfprintf_r+0x159a>
  403478:	461a      	mov	r2, r3
  40347a:	920d      	str	r2, [sp, #52]	; 0x34
  40347c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403480:	e5a5      	b.n	402fce <_svfprintf_r+0x107a>
  403482:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403484:	2b47      	cmp	r3, #71	; 0x47
  403486:	f47f ad70 	bne.w	402f6a <_svfprintf_r+0x1016>
  40348a:	9b07      	ldr	r3, [sp, #28]
  40348c:	07db      	lsls	r3, r3, #31
  40348e:	f53f aeb1 	bmi.w	4031f4 <_svfprintf_r+0x12a0>
  403492:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403494:	1b9b      	subs	r3, r3, r6
  403496:	9312      	str	r3, [sp, #72]	; 0x48
  403498:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40349a:	2b47      	cmp	r3, #71	; 0x47
  40349c:	f43f aef8 	beq.w	403290 <_svfprintf_r+0x133c>
  4034a0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4034a2:	e71a      	b.n	4032da <_svfprintf_r+0x1386>
  4034a4:	aa23      	add	r2, sp, #140	; 0x8c
  4034a6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4034a8:	980a      	ldr	r0, [sp, #40]	; 0x28
  4034aa:	f001 ffd7 	bl	40545c <__ssprint_r>
  4034ae:	2800      	cmp	r0, #0
  4034b0:	f47e ae49 	bne.w	402146 <_svfprintf_r+0x1f2>
  4034b4:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4034b6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4034b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4034ba:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4034be:	e631      	b.n	403124 <_svfprintf_r+0x11d0>
  4034c0:	46a0      	mov	r8, r4
  4034c2:	2500      	movs	r5, #0
  4034c4:	f7fe bda1 	b.w	40200a <_svfprintf_r+0xb6>
  4034c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4034ca:	e562      	b.n	402f92 <_svfprintf_r+0x103e>
  4034cc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4034ce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4034d0:	4413      	add	r3, r2
  4034d2:	2267      	movs	r2, #103	; 0x67
  4034d4:	930d      	str	r3, [sp, #52]	; 0x34
  4034d6:	9211      	str	r2, [sp, #68]	; 0x44
  4034d8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4034dc:	e577      	b.n	402fce <_svfprintf_r+0x107a>
  4034de:	3330      	adds	r3, #48	; 0x30
  4034e0:	2230      	movs	r2, #48	; 0x30
  4034e2:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  4034e6:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  4034ea:	ab20      	add	r3, sp, #128	; 0x80
  4034ec:	e731      	b.n	403352 <_svfprintf_r+0x13fe>
  4034ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4034f0:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4034f2:	189d      	adds	r5, r3, r2
  4034f4:	eb05 030b 	add.w	r3, r5, fp
  4034f8:	930d      	str	r3, [sp, #52]	; 0x34
  4034fa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4034fe:	e566      	b.n	402fce <_svfprintf_r+0x107a>
  403500:	9808      	ldr	r0, [sp, #32]
  403502:	4639      	mov	r1, r7
  403504:	2200      	movs	r2, #0
  403506:	2300      	movs	r3, #0
  403508:	f003 f854 	bl	4065b4 <__aeabi_dcmpeq>
  40350c:	2800      	cmp	r0, #0
  40350e:	f47f ae7b 	bne.w	403208 <_svfprintf_r+0x12b4>
  403512:	f1c5 0501 	rsb	r5, r5, #1
  403516:	951d      	str	r5, [sp, #116]	; 0x74
  403518:	442c      	add	r4, r5
  40351a:	e527      	b.n	402f6c <_svfprintf_r+0x1018>
  40351c:	4e32      	ldr	r6, [pc, #200]	; (4035e8 <_svfprintf_r+0x1694>)
  40351e:	4b33      	ldr	r3, [pc, #204]	; (4035ec <_svfprintf_r+0x1698>)
  403520:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  403524:	f7ff b82e 	b.w	402584 <_svfprintf_r+0x630>
  403528:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40352a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40352c:	f1c3 0301 	rsb	r3, r3, #1
  403530:	441a      	add	r2, r3
  403532:	4613      	mov	r3, r2
  403534:	920d      	str	r2, [sp, #52]	; 0x34
  403536:	e778      	b.n	40342a <_svfprintf_r+0x14d6>
  403538:	9b07      	ldr	r3, [sp, #28]
  40353a:	f013 0301 	ands.w	r3, r3, #1
  40353e:	f47f af11 	bne.w	403364 <_svfprintf_r+0x1410>
  403542:	9313      	str	r3, [sp, #76]	; 0x4c
  403544:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403546:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40354a:	e540      	b.n	402fce <_svfprintf_r+0x107a>
  40354c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40354e:	f898 3001 	ldrb.w	r3, [r8, #1]
  403552:	6805      	ldr	r5, [r0, #0]
  403554:	3004      	adds	r0, #4
  403556:	2d00      	cmp	r5, #0
  403558:	900e      	str	r0, [sp, #56]	; 0x38
  40355a:	46a0      	mov	r8, r4
  40355c:	f6be ad53 	bge.w	402006 <_svfprintf_r+0xb2>
  403560:	f04f 35ff 	mov.w	r5, #4294967295
  403564:	f7fe bd4f 	b.w	402006 <_svfprintf_r+0xb2>
  403568:	f1bb 0f00 	cmp.w	fp, #0
  40356c:	d102      	bne.n	403574 <_svfprintf_r+0x1620>
  40356e:	9b07      	ldr	r3, [sp, #28]
  403570:	07d8      	lsls	r0, r3, #31
  403572:	d507      	bpl.n	403584 <_svfprintf_r+0x1630>
  403574:	9b16      	ldr	r3, [sp, #88]	; 0x58
  403576:	1c5d      	adds	r5, r3, #1
  403578:	eb05 030b 	add.w	r3, r5, fp
  40357c:	930d      	str	r3, [sp, #52]	; 0x34
  40357e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403582:	e524      	b.n	402fce <_svfprintf_r+0x107a>
  403584:	2301      	movs	r3, #1
  403586:	930d      	str	r3, [sp, #52]	; 0x34
  403588:	e521      	b.n	402fce <_svfprintf_r+0x107a>
  40358a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40358e:	f7ff b921 	b.w	4027d4 <_svfprintf_r+0x880>
  403592:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403594:	230c      	movs	r3, #12
  403596:	6013      	str	r3, [r2, #0]
  403598:	f04f 30ff 	mov.w	r0, #4294967295
  40359c:	f7fe bddc 	b.w	402158 <_svfprintf_r+0x204>
  4035a0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4035a4:	f7ff b8f9 	b.w	40279a <_svfprintf_r+0x846>
  4035a8:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  4035ac:	e6d1      	b.n	403352 <_svfprintf_r+0x13fe>
  4035ae:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4035b2:	f7fe bdd9 	b.w	402168 <_svfprintf_r+0x214>
  4035b6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4035ba:	f7ff b857 	b.w	40266c <_svfprintf_r+0x718>
  4035be:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4035c2:	f7ff b825 	b.w	402610 <_svfprintf_r+0x6bc>
  4035c6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4035ca:	f7ff b94c 	b.w	402866 <_svfprintf_r+0x912>
  4035ce:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4035d2:	f7fe bff3 	b.w	4025bc <_svfprintf_r+0x668>
  4035d6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4035da:	f7fe bfa3 	b.w	402524 <_svfprintf_r+0x5d0>
  4035de:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4035e2:	f7fe be33 	b.w	40224c <_svfprintf_r+0x2f8>
  4035e6:	bf00      	nop
  4035e8:	004066d0 	.word	0x004066d0
  4035ec:	004066cc 	.word	0x004066cc

004035f0 <register_fini>:
  4035f0:	4b02      	ldr	r3, [pc, #8]	; (4035fc <register_fini+0xc>)
  4035f2:	b113      	cbz	r3, 4035fa <register_fini+0xa>
  4035f4:	4802      	ldr	r0, [pc, #8]	; (403600 <register_fini+0x10>)
  4035f6:	f000 b805 	b.w	403604 <atexit>
  4035fa:	4770      	bx	lr
  4035fc:	00000000 	.word	0x00000000
  403600:	00404591 	.word	0x00404591

00403604 <atexit>:
  403604:	2300      	movs	r3, #0
  403606:	4601      	mov	r1, r0
  403608:	461a      	mov	r2, r3
  40360a:	4618      	mov	r0, r3
  40360c:	f001 bfa6 	b.w	40555c <__register_exitproc>

00403610 <quorem>:
  403610:	6902      	ldr	r2, [r0, #16]
  403612:	690b      	ldr	r3, [r1, #16]
  403614:	4293      	cmp	r3, r2
  403616:	f300 808d 	bgt.w	403734 <quorem+0x124>
  40361a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40361e:	f103 38ff 	add.w	r8, r3, #4294967295
  403622:	f101 0714 	add.w	r7, r1, #20
  403626:	f100 0b14 	add.w	fp, r0, #20
  40362a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40362e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403632:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403636:	b083      	sub	sp, #12
  403638:	3201      	adds	r2, #1
  40363a:	fbb3 f9f2 	udiv	r9, r3, r2
  40363e:	eb0b 0304 	add.w	r3, fp, r4
  403642:	9400      	str	r4, [sp, #0]
  403644:	eb07 0a04 	add.w	sl, r7, r4
  403648:	9301      	str	r3, [sp, #4]
  40364a:	f1b9 0f00 	cmp.w	r9, #0
  40364e:	d039      	beq.n	4036c4 <quorem+0xb4>
  403650:	2500      	movs	r5, #0
  403652:	46bc      	mov	ip, r7
  403654:	46de      	mov	lr, fp
  403656:	462b      	mov	r3, r5
  403658:	f85c 6b04 	ldr.w	r6, [ip], #4
  40365c:	f8de 2000 	ldr.w	r2, [lr]
  403660:	b2b4      	uxth	r4, r6
  403662:	fb09 5504 	mla	r5, r9, r4, r5
  403666:	0c36      	lsrs	r6, r6, #16
  403668:	0c2c      	lsrs	r4, r5, #16
  40366a:	fb09 4406 	mla	r4, r9, r6, r4
  40366e:	b2ad      	uxth	r5, r5
  403670:	1b5b      	subs	r3, r3, r5
  403672:	b2a6      	uxth	r6, r4
  403674:	fa13 f382 	uxtah	r3, r3, r2
  403678:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
  40367c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403680:	b29b      	uxth	r3, r3
  403682:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403686:	45e2      	cmp	sl, ip
  403688:	f84e 3b04 	str.w	r3, [lr], #4
  40368c:	ea4f 4514 	mov.w	r5, r4, lsr #16
  403690:	ea4f 4326 	mov.w	r3, r6, asr #16
  403694:	d2e0      	bcs.n	403658 <quorem+0x48>
  403696:	9b00      	ldr	r3, [sp, #0]
  403698:	f85b 3003 	ldr.w	r3, [fp, r3]
  40369c:	b993      	cbnz	r3, 4036c4 <quorem+0xb4>
  40369e:	9c01      	ldr	r4, [sp, #4]
  4036a0:	1f23      	subs	r3, r4, #4
  4036a2:	459b      	cmp	fp, r3
  4036a4:	d20c      	bcs.n	4036c0 <quorem+0xb0>
  4036a6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4036aa:	b94b      	cbnz	r3, 4036c0 <quorem+0xb0>
  4036ac:	f1a4 0308 	sub.w	r3, r4, #8
  4036b0:	e002      	b.n	4036b8 <quorem+0xa8>
  4036b2:	681a      	ldr	r2, [r3, #0]
  4036b4:	3b04      	subs	r3, #4
  4036b6:	b91a      	cbnz	r2, 4036c0 <quorem+0xb0>
  4036b8:	459b      	cmp	fp, r3
  4036ba:	f108 38ff 	add.w	r8, r8, #4294967295
  4036be:	d3f8      	bcc.n	4036b2 <quorem+0xa2>
  4036c0:	f8c0 8010 	str.w	r8, [r0, #16]
  4036c4:	4604      	mov	r4, r0
  4036c6:	f001 fd29 	bl	40511c <__mcmp>
  4036ca:	2800      	cmp	r0, #0
  4036cc:	db2e      	blt.n	40372c <quorem+0x11c>
  4036ce:	f109 0901 	add.w	r9, r9, #1
  4036d2:	465d      	mov	r5, fp
  4036d4:	2300      	movs	r3, #0
  4036d6:	f857 1b04 	ldr.w	r1, [r7], #4
  4036da:	6828      	ldr	r0, [r5, #0]
  4036dc:	b28a      	uxth	r2, r1
  4036de:	1a9a      	subs	r2, r3, r2
  4036e0:	0c09      	lsrs	r1, r1, #16
  4036e2:	fa12 f280 	uxtah	r2, r2, r0
  4036e6:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  4036ea:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4036ee:	b291      	uxth	r1, r2
  4036f0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4036f4:	45ba      	cmp	sl, r7
  4036f6:	f845 1b04 	str.w	r1, [r5], #4
  4036fa:	ea4f 4323 	mov.w	r3, r3, asr #16
  4036fe:	d2ea      	bcs.n	4036d6 <quorem+0xc6>
  403700:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403704:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403708:	b982      	cbnz	r2, 40372c <quorem+0x11c>
  40370a:	1f1a      	subs	r2, r3, #4
  40370c:	4593      	cmp	fp, r2
  40370e:	d20b      	bcs.n	403728 <quorem+0x118>
  403710:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403714:	b942      	cbnz	r2, 403728 <quorem+0x118>
  403716:	3b08      	subs	r3, #8
  403718:	e002      	b.n	403720 <quorem+0x110>
  40371a:	681a      	ldr	r2, [r3, #0]
  40371c:	3b04      	subs	r3, #4
  40371e:	b91a      	cbnz	r2, 403728 <quorem+0x118>
  403720:	459b      	cmp	fp, r3
  403722:	f108 38ff 	add.w	r8, r8, #4294967295
  403726:	d3f8      	bcc.n	40371a <quorem+0x10a>
  403728:	f8c4 8010 	str.w	r8, [r4, #16]
  40372c:	4648      	mov	r0, r9
  40372e:	b003      	add	sp, #12
  403730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403734:	2000      	movs	r0, #0
  403736:	4770      	bx	lr

00403738 <_dtoa_r>:
  403738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40373c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40373e:	b097      	sub	sp, #92	; 0x5c
  403740:	4681      	mov	r9, r0
  403742:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  403744:	4692      	mov	sl, r2
  403746:	469b      	mov	fp, r3
  403748:	b149      	cbz	r1, 40375e <_dtoa_r+0x26>
  40374a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40374c:	604a      	str	r2, [r1, #4]
  40374e:	2301      	movs	r3, #1
  403750:	4093      	lsls	r3, r2
  403752:	608b      	str	r3, [r1, #8]
  403754:	f001 fb00 	bl	404d58 <_Bfree>
  403758:	2300      	movs	r3, #0
  40375a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  40375e:	f1bb 0f00 	cmp.w	fp, #0
  403762:	46d8      	mov	r8, fp
  403764:	db33      	blt.n	4037ce <_dtoa_r+0x96>
  403766:	2300      	movs	r3, #0
  403768:	6023      	str	r3, [r4, #0]
  40376a:	4ba5      	ldr	r3, [pc, #660]	; (403a00 <_dtoa_r+0x2c8>)
  40376c:	461a      	mov	r2, r3
  40376e:	ea08 0303 	and.w	r3, r8, r3
  403772:	4293      	cmp	r3, r2
  403774:	d014      	beq.n	4037a0 <_dtoa_r+0x68>
  403776:	4650      	mov	r0, sl
  403778:	4659      	mov	r1, fp
  40377a:	2200      	movs	r2, #0
  40377c:	2300      	movs	r3, #0
  40377e:	f002 ff19 	bl	4065b4 <__aeabi_dcmpeq>
  403782:	4605      	mov	r5, r0
  403784:	b348      	cbz	r0, 4037da <_dtoa_r+0xa2>
  403786:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403788:	2301      	movs	r3, #1
  40378a:	6013      	str	r3, [r2, #0]
  40378c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40378e:	2b00      	cmp	r3, #0
  403790:	f000 80c5 	beq.w	40391e <_dtoa_r+0x1e6>
  403794:	489b      	ldr	r0, [pc, #620]	; (403a04 <_dtoa_r+0x2cc>)
  403796:	6018      	str	r0, [r3, #0]
  403798:	3801      	subs	r0, #1
  40379a:	b017      	add	sp, #92	; 0x5c
  40379c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4037a0:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4037a2:	f242 730f 	movw	r3, #9999	; 0x270f
  4037a6:	6013      	str	r3, [r2, #0]
  4037a8:	f1ba 0f00 	cmp.w	sl, #0
  4037ac:	f000 80a2 	beq.w	4038f4 <_dtoa_r+0x1bc>
  4037b0:	4895      	ldr	r0, [pc, #596]	; (403a08 <_dtoa_r+0x2d0>)
  4037b2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4037b4:	2b00      	cmp	r3, #0
  4037b6:	d0f0      	beq.n	40379a <_dtoa_r+0x62>
  4037b8:	78c3      	ldrb	r3, [r0, #3]
  4037ba:	2b00      	cmp	r3, #0
  4037bc:	f000 80b1 	beq.w	403922 <_dtoa_r+0x1ea>
  4037c0:	f100 0308 	add.w	r3, r0, #8
  4037c4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4037c6:	6013      	str	r3, [r2, #0]
  4037c8:	b017      	add	sp, #92	; 0x5c
  4037ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4037ce:	2301      	movs	r3, #1
  4037d0:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  4037d4:	6023      	str	r3, [r4, #0]
  4037d6:	46c3      	mov	fp, r8
  4037d8:	e7c7      	b.n	40376a <_dtoa_r+0x32>
  4037da:	aa14      	add	r2, sp, #80	; 0x50
  4037dc:	ab15      	add	r3, sp, #84	; 0x54
  4037de:	9201      	str	r2, [sp, #4]
  4037e0:	9300      	str	r3, [sp, #0]
  4037e2:	4652      	mov	r2, sl
  4037e4:	465b      	mov	r3, fp
  4037e6:	4648      	mov	r0, r9
  4037e8:	f001 fd42 	bl	405270 <__d2b>
  4037ec:	ea5f 5418 	movs.w	r4, r8, lsr #20
  4037f0:	9008      	str	r0, [sp, #32]
  4037f2:	f040 8088 	bne.w	403906 <_dtoa_r+0x1ce>
  4037f6:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4037f8:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4037fa:	442c      	add	r4, r5
  4037fc:	f204 4332 	addw	r3, r4, #1074	; 0x432
  403800:	2b20      	cmp	r3, #32
  403802:	f340 8291 	ble.w	403d28 <_dtoa_r+0x5f0>
  403806:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40380a:	f204 4012 	addw	r0, r4, #1042	; 0x412
  40380e:	fa08 f803 	lsl.w	r8, r8, r3
  403812:	fa2a f000 	lsr.w	r0, sl, r0
  403816:	ea40 0008 	orr.w	r0, r0, r8
  40381a:	f002 fbed 	bl	405ff8 <__aeabi_ui2d>
  40381e:	2301      	movs	r3, #1
  403820:	3c01      	subs	r4, #1
  403822:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403826:	9310      	str	r3, [sp, #64]	; 0x40
  403828:	2200      	movs	r2, #0
  40382a:	4b78      	ldr	r3, [pc, #480]	; (403a0c <_dtoa_r+0x2d4>)
  40382c:	f002 faa6 	bl	405d7c <__aeabi_dsub>
  403830:	a36d      	add	r3, pc, #436	; (adr r3, 4039e8 <_dtoa_r+0x2b0>)
  403832:	e9d3 2300 	ldrd	r2, r3, [r3]
  403836:	f002 fc55 	bl	4060e4 <__aeabi_dmul>
  40383a:	a36d      	add	r3, pc, #436	; (adr r3, 4039f0 <_dtoa_r+0x2b8>)
  40383c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403840:	f002 fa9e 	bl	405d80 <__adddf3>
  403844:	4606      	mov	r6, r0
  403846:	4620      	mov	r0, r4
  403848:	460f      	mov	r7, r1
  40384a:	f002 fbe5 	bl	406018 <__aeabi_i2d>
  40384e:	a36a      	add	r3, pc, #424	; (adr r3, 4039f8 <_dtoa_r+0x2c0>)
  403850:	e9d3 2300 	ldrd	r2, r3, [r3]
  403854:	f002 fc46 	bl	4060e4 <__aeabi_dmul>
  403858:	4602      	mov	r2, r0
  40385a:	460b      	mov	r3, r1
  40385c:	4630      	mov	r0, r6
  40385e:	4639      	mov	r1, r7
  403860:	f002 fa8e 	bl	405d80 <__adddf3>
  403864:	4606      	mov	r6, r0
  403866:	460f      	mov	r7, r1
  403868:	f002 feec 	bl	406644 <__aeabi_d2iz>
  40386c:	2200      	movs	r2, #0
  40386e:	9004      	str	r0, [sp, #16]
  403870:	2300      	movs	r3, #0
  403872:	4630      	mov	r0, r6
  403874:	4639      	mov	r1, r7
  403876:	f002 fea7 	bl	4065c8 <__aeabi_dcmplt>
  40387a:	2800      	cmp	r0, #0
  40387c:	f040 8230 	bne.w	403ce0 <_dtoa_r+0x5a8>
  403880:	9e04      	ldr	r6, [sp, #16]
  403882:	2e16      	cmp	r6, #22
  403884:	f200 8229 	bhi.w	403cda <_dtoa_r+0x5a2>
  403888:	4b61      	ldr	r3, [pc, #388]	; (403a10 <_dtoa_r+0x2d8>)
  40388a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  40388e:	e9d3 0100 	ldrd	r0, r1, [r3]
  403892:	4652      	mov	r2, sl
  403894:	465b      	mov	r3, fp
  403896:	f002 feb5 	bl	406604 <__aeabi_dcmpgt>
  40389a:	2800      	cmp	r0, #0
  40389c:	f000 8249 	beq.w	403d32 <_dtoa_r+0x5fa>
  4038a0:	1e73      	subs	r3, r6, #1
  4038a2:	9304      	str	r3, [sp, #16]
  4038a4:	2300      	movs	r3, #0
  4038a6:	930c      	str	r3, [sp, #48]	; 0x30
  4038a8:	1b2c      	subs	r4, r5, r4
  4038aa:	1e63      	subs	r3, r4, #1
  4038ac:	9302      	str	r3, [sp, #8]
  4038ae:	f100 8232 	bmi.w	403d16 <_dtoa_r+0x5de>
  4038b2:	2300      	movs	r3, #0
  4038b4:	9305      	str	r3, [sp, #20]
  4038b6:	9b04      	ldr	r3, [sp, #16]
  4038b8:	2b00      	cmp	r3, #0
  4038ba:	f2c0 8223 	blt.w	403d04 <_dtoa_r+0x5cc>
  4038be:	9a02      	ldr	r2, [sp, #8]
  4038c0:	930b      	str	r3, [sp, #44]	; 0x2c
  4038c2:	4611      	mov	r1, r2
  4038c4:	4419      	add	r1, r3
  4038c6:	2300      	movs	r3, #0
  4038c8:	9102      	str	r1, [sp, #8]
  4038ca:	930a      	str	r3, [sp, #40]	; 0x28
  4038cc:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4038ce:	2b09      	cmp	r3, #9
  4038d0:	d829      	bhi.n	403926 <_dtoa_r+0x1ee>
  4038d2:	2b05      	cmp	r3, #5
  4038d4:	f340 8658 	ble.w	404588 <_dtoa_r+0xe50>
  4038d8:	3b04      	subs	r3, #4
  4038da:	9320      	str	r3, [sp, #128]	; 0x80
  4038dc:	2500      	movs	r5, #0
  4038de:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4038e0:	3b02      	subs	r3, #2
  4038e2:	2b03      	cmp	r3, #3
  4038e4:	f200 8635 	bhi.w	404552 <_dtoa_r+0xe1a>
  4038e8:	e8df f013 	tbh	[pc, r3, lsl #1]
  4038ec:	0228032c 	.word	0x0228032c
  4038f0:	04590337 	.word	0x04590337
  4038f4:	4b44      	ldr	r3, [pc, #272]	; (403a08 <_dtoa_r+0x2d0>)
  4038f6:	4a47      	ldr	r2, [pc, #284]	; (403a14 <_dtoa_r+0x2dc>)
  4038f8:	f3c8 0013 	ubfx	r0, r8, #0, #20
  4038fc:	2800      	cmp	r0, #0
  4038fe:	bf14      	ite	ne
  403900:	4618      	movne	r0, r3
  403902:	4610      	moveq	r0, r2
  403904:	e755      	b.n	4037b2 <_dtoa_r+0x7a>
  403906:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40390a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40390e:	9510      	str	r5, [sp, #64]	; 0x40
  403910:	4650      	mov	r0, sl
  403912:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  403916:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40391a:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40391c:	e784      	b.n	403828 <_dtoa_r+0xf0>
  40391e:	483e      	ldr	r0, [pc, #248]	; (403a18 <_dtoa_r+0x2e0>)
  403920:	e73b      	b.n	40379a <_dtoa_r+0x62>
  403922:	1cc3      	adds	r3, r0, #3
  403924:	e74e      	b.n	4037c4 <_dtoa_r+0x8c>
  403926:	2100      	movs	r1, #0
  403928:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  40392c:	4648      	mov	r0, r9
  40392e:	9120      	str	r1, [sp, #128]	; 0x80
  403930:	f001 f9ec 	bl	404d0c <_Balloc>
  403934:	f04f 33ff 	mov.w	r3, #4294967295
  403938:	9306      	str	r3, [sp, #24]
  40393a:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40393c:	930d      	str	r3, [sp, #52]	; 0x34
  40393e:	2301      	movs	r3, #1
  403940:	9007      	str	r0, [sp, #28]
  403942:	9221      	str	r2, [sp, #132]	; 0x84
  403944:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  403948:	9309      	str	r3, [sp, #36]	; 0x24
  40394a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40394c:	2b00      	cmp	r3, #0
  40394e:	f2c0 80d1 	blt.w	403af4 <_dtoa_r+0x3bc>
  403952:	9a04      	ldr	r2, [sp, #16]
  403954:	2a0e      	cmp	r2, #14
  403956:	f300 80cd 	bgt.w	403af4 <_dtoa_r+0x3bc>
  40395a:	4b2d      	ldr	r3, [pc, #180]	; (403a10 <_dtoa_r+0x2d8>)
  40395c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403960:	e9d3 3400 	ldrd	r3, r4, [r3]
  403964:	e9cd 3402 	strd	r3, r4, [sp, #8]
  403968:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40396a:	2b00      	cmp	r3, #0
  40396c:	f2c0 8300 	blt.w	403f70 <_dtoa_r+0x838>
  403970:	4656      	mov	r6, sl
  403972:	465f      	mov	r7, fp
  403974:	4650      	mov	r0, sl
  403976:	4659      	mov	r1, fp
  403978:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  40397c:	4652      	mov	r2, sl
  40397e:	465b      	mov	r3, fp
  403980:	f002 fcda 	bl	406338 <__aeabi_ddiv>
  403984:	f002 fe5e 	bl	406644 <__aeabi_d2iz>
  403988:	4604      	mov	r4, r0
  40398a:	f002 fb45 	bl	406018 <__aeabi_i2d>
  40398e:	4652      	mov	r2, sl
  403990:	465b      	mov	r3, fp
  403992:	f002 fba7 	bl	4060e4 <__aeabi_dmul>
  403996:	460b      	mov	r3, r1
  403998:	4602      	mov	r2, r0
  40399a:	4639      	mov	r1, r7
  40399c:	4630      	mov	r0, r6
  40399e:	f002 f9ed 	bl	405d7c <__aeabi_dsub>
  4039a2:	9d07      	ldr	r5, [sp, #28]
  4039a4:	f104 0330 	add.w	r3, r4, #48	; 0x30
  4039a8:	702b      	strb	r3, [r5, #0]
  4039aa:	9b06      	ldr	r3, [sp, #24]
  4039ac:	2b01      	cmp	r3, #1
  4039ae:	4606      	mov	r6, r0
  4039b0:	460f      	mov	r7, r1
  4039b2:	f105 0501 	add.w	r5, r5, #1
  4039b6:	d062      	beq.n	403a7e <_dtoa_r+0x346>
  4039b8:	2200      	movs	r2, #0
  4039ba:	4b18      	ldr	r3, [pc, #96]	; (403a1c <_dtoa_r+0x2e4>)
  4039bc:	f002 fb92 	bl	4060e4 <__aeabi_dmul>
  4039c0:	2200      	movs	r2, #0
  4039c2:	2300      	movs	r3, #0
  4039c4:	4606      	mov	r6, r0
  4039c6:	460f      	mov	r7, r1
  4039c8:	f002 fdf4 	bl	4065b4 <__aeabi_dcmpeq>
  4039cc:	2800      	cmp	r0, #0
  4039ce:	d17e      	bne.n	403ace <_dtoa_r+0x396>
  4039d0:	f8cd 9014 	str.w	r9, [sp, #20]
  4039d4:	f8dd a018 	ldr.w	sl, [sp, #24]
  4039d8:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4039dc:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  4039e0:	e029      	b.n	403a36 <_dtoa_r+0x2fe>
  4039e2:	bf00      	nop
  4039e4:	f3af 8000 	nop.w
  4039e8:	636f4361 	.word	0x636f4361
  4039ec:	3fd287a7 	.word	0x3fd287a7
  4039f0:	8b60c8b3 	.word	0x8b60c8b3
  4039f4:	3fc68a28 	.word	0x3fc68a28
  4039f8:	509f79fb 	.word	0x509f79fb
  4039fc:	3fd34413 	.word	0x3fd34413
  403a00:	7ff00000 	.word	0x7ff00000
  403a04:	00406705 	.word	0x00406705
  403a08:	00406724 	.word	0x00406724
  403a0c:	3ff80000 	.word	0x3ff80000
  403a10:	00406738 	.word	0x00406738
  403a14:	00406718 	.word	0x00406718
  403a18:	00406704 	.word	0x00406704
  403a1c:	40240000 	.word	0x40240000
  403a20:	f002 fb60 	bl	4060e4 <__aeabi_dmul>
  403a24:	2200      	movs	r2, #0
  403a26:	2300      	movs	r3, #0
  403a28:	4606      	mov	r6, r0
  403a2a:	460f      	mov	r7, r1
  403a2c:	f002 fdc2 	bl	4065b4 <__aeabi_dcmpeq>
  403a30:	2800      	cmp	r0, #0
  403a32:	f040 83b7 	bne.w	4041a4 <_dtoa_r+0xa6c>
  403a36:	4642      	mov	r2, r8
  403a38:	464b      	mov	r3, r9
  403a3a:	4630      	mov	r0, r6
  403a3c:	4639      	mov	r1, r7
  403a3e:	f002 fc7b 	bl	406338 <__aeabi_ddiv>
  403a42:	f002 fdff 	bl	406644 <__aeabi_d2iz>
  403a46:	4604      	mov	r4, r0
  403a48:	f002 fae6 	bl	406018 <__aeabi_i2d>
  403a4c:	4642      	mov	r2, r8
  403a4e:	464b      	mov	r3, r9
  403a50:	f002 fb48 	bl	4060e4 <__aeabi_dmul>
  403a54:	4602      	mov	r2, r0
  403a56:	460b      	mov	r3, r1
  403a58:	4630      	mov	r0, r6
  403a5a:	4639      	mov	r1, r7
  403a5c:	f002 f98e 	bl	405d7c <__aeabi_dsub>
  403a60:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403a64:	f805 eb01 	strb.w	lr, [r5], #1
  403a68:	ebcb 0e05 	rsb	lr, fp, r5
  403a6c:	45d6      	cmp	lr, sl
  403a6e:	4606      	mov	r6, r0
  403a70:	460f      	mov	r7, r1
  403a72:	f04f 0200 	mov.w	r2, #0
  403a76:	4bb0      	ldr	r3, [pc, #704]	; (403d38 <_dtoa_r+0x600>)
  403a78:	d1d2      	bne.n	403a20 <_dtoa_r+0x2e8>
  403a7a:	f8dd 9014 	ldr.w	r9, [sp, #20]
  403a7e:	4632      	mov	r2, r6
  403a80:	463b      	mov	r3, r7
  403a82:	4630      	mov	r0, r6
  403a84:	4639      	mov	r1, r7
  403a86:	f002 f97b 	bl	405d80 <__adddf3>
  403a8a:	4606      	mov	r6, r0
  403a8c:	460f      	mov	r7, r1
  403a8e:	4602      	mov	r2, r0
  403a90:	460b      	mov	r3, r1
  403a92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403a96:	f002 fd97 	bl	4065c8 <__aeabi_dcmplt>
  403a9a:	b940      	cbnz	r0, 403aae <_dtoa_r+0x376>
  403a9c:	4632      	mov	r2, r6
  403a9e:	463b      	mov	r3, r7
  403aa0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403aa4:	f002 fd86 	bl	4065b4 <__aeabi_dcmpeq>
  403aa8:	b188      	cbz	r0, 403ace <_dtoa_r+0x396>
  403aaa:	07e3      	lsls	r3, r4, #31
  403aac:	d50f      	bpl.n	403ace <_dtoa_r+0x396>
  403aae:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  403ab2:	9a07      	ldr	r2, [sp, #28]
  403ab4:	1e6b      	subs	r3, r5, #1
  403ab6:	e004      	b.n	403ac2 <_dtoa_r+0x38a>
  403ab8:	429a      	cmp	r2, r3
  403aba:	f000 842c 	beq.w	404316 <_dtoa_r+0xbde>
  403abe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403ac2:	2c39      	cmp	r4, #57	; 0x39
  403ac4:	f103 0501 	add.w	r5, r3, #1
  403ac8:	d0f6      	beq.n	403ab8 <_dtoa_r+0x380>
  403aca:	3401      	adds	r4, #1
  403acc:	701c      	strb	r4, [r3, #0]
  403ace:	9908      	ldr	r1, [sp, #32]
  403ad0:	4648      	mov	r0, r9
  403ad2:	f001 f941 	bl	404d58 <_Bfree>
  403ad6:	2200      	movs	r2, #0
  403ad8:	9b04      	ldr	r3, [sp, #16]
  403ada:	702a      	strb	r2, [r5, #0]
  403adc:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403ade:	3301      	adds	r3, #1
  403ae0:	6013      	str	r3, [r2, #0]
  403ae2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403ae4:	2b00      	cmp	r3, #0
  403ae6:	f000 83a7 	beq.w	404238 <_dtoa_r+0xb00>
  403aea:	9807      	ldr	r0, [sp, #28]
  403aec:	601d      	str	r5, [r3, #0]
  403aee:	b017      	add	sp, #92	; 0x5c
  403af0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403af4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403af6:	2a00      	cmp	r2, #0
  403af8:	f000 8112 	beq.w	403d20 <_dtoa_r+0x5e8>
  403afc:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403afe:	2a01      	cmp	r2, #1
  403b00:	f340 8258 	ble.w	403fb4 <_dtoa_r+0x87c>
  403b04:	9b06      	ldr	r3, [sp, #24]
  403b06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403b08:	1e5f      	subs	r7, r3, #1
  403b0a:	42ba      	cmp	r2, r7
  403b0c:	f2c0 8397 	blt.w	40423e <_dtoa_r+0xb06>
  403b10:	1bd7      	subs	r7, r2, r7
  403b12:	9b06      	ldr	r3, [sp, #24]
  403b14:	2b00      	cmp	r3, #0
  403b16:	f2c0 848a 	blt.w	40442e <_dtoa_r+0xcf6>
  403b1a:	9d05      	ldr	r5, [sp, #20]
  403b1c:	9b06      	ldr	r3, [sp, #24]
  403b1e:	9a05      	ldr	r2, [sp, #20]
  403b20:	441a      	add	r2, r3
  403b22:	9205      	str	r2, [sp, #20]
  403b24:	9a02      	ldr	r2, [sp, #8]
  403b26:	2101      	movs	r1, #1
  403b28:	441a      	add	r2, r3
  403b2a:	4648      	mov	r0, r9
  403b2c:	9202      	str	r2, [sp, #8]
  403b2e:	f001 f9ab 	bl	404e88 <__i2b>
  403b32:	4606      	mov	r6, r0
  403b34:	b165      	cbz	r5, 403b50 <_dtoa_r+0x418>
  403b36:	9902      	ldr	r1, [sp, #8]
  403b38:	2900      	cmp	r1, #0
  403b3a:	460b      	mov	r3, r1
  403b3c:	dd08      	ble.n	403b50 <_dtoa_r+0x418>
  403b3e:	42a9      	cmp	r1, r5
  403b40:	9a05      	ldr	r2, [sp, #20]
  403b42:	bfa8      	it	ge
  403b44:	462b      	movge	r3, r5
  403b46:	1ad2      	subs	r2, r2, r3
  403b48:	1aed      	subs	r5, r5, r3
  403b4a:	1acb      	subs	r3, r1, r3
  403b4c:	9205      	str	r2, [sp, #20]
  403b4e:	9302      	str	r3, [sp, #8]
  403b50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b52:	2b00      	cmp	r3, #0
  403b54:	f340 82fc 	ble.w	404150 <_dtoa_r+0xa18>
  403b58:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403b5a:	2a00      	cmp	r2, #0
  403b5c:	f000 8201 	beq.w	403f62 <_dtoa_r+0x82a>
  403b60:	2f00      	cmp	r7, #0
  403b62:	f000 81fe 	beq.w	403f62 <_dtoa_r+0x82a>
  403b66:	4631      	mov	r1, r6
  403b68:	463a      	mov	r2, r7
  403b6a:	4648      	mov	r0, r9
  403b6c:	f001 fa2e 	bl	404fcc <__pow5mult>
  403b70:	f8dd 8020 	ldr.w	r8, [sp, #32]
  403b74:	4601      	mov	r1, r0
  403b76:	4642      	mov	r2, r8
  403b78:	4606      	mov	r6, r0
  403b7a:	4648      	mov	r0, r9
  403b7c:	f001 f98e 	bl	404e9c <__multiply>
  403b80:	4641      	mov	r1, r8
  403b82:	4604      	mov	r4, r0
  403b84:	4648      	mov	r0, r9
  403b86:	f001 f8e7 	bl	404d58 <_Bfree>
  403b8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b8c:	1bdb      	subs	r3, r3, r7
  403b8e:	930a      	str	r3, [sp, #40]	; 0x28
  403b90:	f040 81e6 	bne.w	403f60 <_dtoa_r+0x828>
  403b94:	2101      	movs	r1, #1
  403b96:	4648      	mov	r0, r9
  403b98:	f001 f976 	bl	404e88 <__i2b>
  403b9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403b9e:	4680      	mov	r8, r0
  403ba0:	2b00      	cmp	r3, #0
  403ba2:	f000 8219 	beq.w	403fd8 <_dtoa_r+0x8a0>
  403ba6:	4601      	mov	r1, r0
  403ba8:	461a      	mov	r2, r3
  403baa:	4648      	mov	r0, r9
  403bac:	f001 fa0e 	bl	404fcc <__pow5mult>
  403bb0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403bb2:	2b01      	cmp	r3, #1
  403bb4:	4680      	mov	r8, r0
  403bb6:	f340 82f8 	ble.w	4041aa <_dtoa_r+0xa72>
  403bba:	2700      	movs	r7, #0
  403bbc:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403bc0:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403bc4:	6918      	ldr	r0, [r3, #16]
  403bc6:	f001 f911 	bl	404dec <__hi0bits>
  403bca:	f1c0 0020 	rsb	r0, r0, #32
  403bce:	9a02      	ldr	r2, [sp, #8]
  403bd0:	4410      	add	r0, r2
  403bd2:	f010 001f 	ands.w	r0, r0, #31
  403bd6:	f000 81f6 	beq.w	403fc6 <_dtoa_r+0x88e>
  403bda:	f1c0 0320 	rsb	r3, r0, #32
  403bde:	2b04      	cmp	r3, #4
  403be0:	f340 84ca 	ble.w	404578 <_dtoa_r+0xe40>
  403be4:	9b05      	ldr	r3, [sp, #20]
  403be6:	f1c0 001c 	rsb	r0, r0, #28
  403bea:	4403      	add	r3, r0
  403bec:	9305      	str	r3, [sp, #20]
  403bee:	4613      	mov	r3, r2
  403bf0:	4403      	add	r3, r0
  403bf2:	4405      	add	r5, r0
  403bf4:	9302      	str	r3, [sp, #8]
  403bf6:	9b05      	ldr	r3, [sp, #20]
  403bf8:	2b00      	cmp	r3, #0
  403bfa:	dd05      	ble.n	403c08 <_dtoa_r+0x4d0>
  403bfc:	4621      	mov	r1, r4
  403bfe:	461a      	mov	r2, r3
  403c00:	4648      	mov	r0, r9
  403c02:	f001 fa33 	bl	40506c <__lshift>
  403c06:	4604      	mov	r4, r0
  403c08:	9b02      	ldr	r3, [sp, #8]
  403c0a:	2b00      	cmp	r3, #0
  403c0c:	dd05      	ble.n	403c1a <_dtoa_r+0x4e2>
  403c0e:	4641      	mov	r1, r8
  403c10:	461a      	mov	r2, r3
  403c12:	4648      	mov	r0, r9
  403c14:	f001 fa2a 	bl	40506c <__lshift>
  403c18:	4680      	mov	r8, r0
  403c1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403c1c:	2b00      	cmp	r3, #0
  403c1e:	f040 827c 	bne.w	40411a <_dtoa_r+0x9e2>
  403c22:	9b06      	ldr	r3, [sp, #24]
  403c24:	2b00      	cmp	r3, #0
  403c26:	f340 8295 	ble.w	404154 <_dtoa_r+0xa1c>
  403c2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403c2c:	2b00      	cmp	r3, #0
  403c2e:	f040 81f5 	bne.w	40401c <_dtoa_r+0x8e4>
  403c32:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403c36:	9f06      	ldr	r7, [sp, #24]
  403c38:	465d      	mov	r5, fp
  403c3a:	e002      	b.n	403c42 <_dtoa_r+0x50a>
  403c3c:	f001 f896 	bl	404d6c <__multadd>
  403c40:	4604      	mov	r4, r0
  403c42:	4641      	mov	r1, r8
  403c44:	4620      	mov	r0, r4
  403c46:	f7ff fce3 	bl	403610 <quorem>
  403c4a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403c4e:	f805 ab01 	strb.w	sl, [r5], #1
  403c52:	ebcb 0305 	rsb	r3, fp, r5
  403c56:	42bb      	cmp	r3, r7
  403c58:	f04f 020a 	mov.w	r2, #10
  403c5c:	f04f 0300 	mov.w	r3, #0
  403c60:	4621      	mov	r1, r4
  403c62:	4648      	mov	r0, r9
  403c64:	dbea      	blt.n	403c3c <_dtoa_r+0x504>
  403c66:	9b07      	ldr	r3, [sp, #28]
  403c68:	9a06      	ldr	r2, [sp, #24]
  403c6a:	2a01      	cmp	r2, #1
  403c6c:	bfac      	ite	ge
  403c6e:	189b      	addge	r3, r3, r2
  403c70:	3301      	addlt	r3, #1
  403c72:	461d      	mov	r5, r3
  403c74:	f04f 0b00 	mov.w	fp, #0
  403c78:	4621      	mov	r1, r4
  403c7a:	2201      	movs	r2, #1
  403c7c:	4648      	mov	r0, r9
  403c7e:	f001 f9f5 	bl	40506c <__lshift>
  403c82:	4641      	mov	r1, r8
  403c84:	9008      	str	r0, [sp, #32]
  403c86:	f001 fa49 	bl	40511c <__mcmp>
  403c8a:	2800      	cmp	r0, #0
  403c8c:	f340 830d 	ble.w	4042aa <_dtoa_r+0xb72>
  403c90:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403c94:	9907      	ldr	r1, [sp, #28]
  403c96:	1e6b      	subs	r3, r5, #1
  403c98:	e004      	b.n	403ca4 <_dtoa_r+0x56c>
  403c9a:	428b      	cmp	r3, r1
  403c9c:	f000 8278 	beq.w	404190 <_dtoa_r+0xa58>
  403ca0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403ca4:	2a39      	cmp	r2, #57	; 0x39
  403ca6:	f103 0501 	add.w	r5, r3, #1
  403caa:	d0f6      	beq.n	403c9a <_dtoa_r+0x562>
  403cac:	3201      	adds	r2, #1
  403cae:	701a      	strb	r2, [r3, #0]
  403cb0:	4641      	mov	r1, r8
  403cb2:	4648      	mov	r0, r9
  403cb4:	f001 f850 	bl	404d58 <_Bfree>
  403cb8:	2e00      	cmp	r6, #0
  403cba:	f43f af08 	beq.w	403ace <_dtoa_r+0x396>
  403cbe:	f1bb 0f00 	cmp.w	fp, #0
  403cc2:	d005      	beq.n	403cd0 <_dtoa_r+0x598>
  403cc4:	45b3      	cmp	fp, r6
  403cc6:	d003      	beq.n	403cd0 <_dtoa_r+0x598>
  403cc8:	4659      	mov	r1, fp
  403cca:	4648      	mov	r0, r9
  403ccc:	f001 f844 	bl	404d58 <_Bfree>
  403cd0:	4631      	mov	r1, r6
  403cd2:	4648      	mov	r0, r9
  403cd4:	f001 f840 	bl	404d58 <_Bfree>
  403cd8:	e6f9      	b.n	403ace <_dtoa_r+0x396>
  403cda:	2301      	movs	r3, #1
  403cdc:	930c      	str	r3, [sp, #48]	; 0x30
  403cde:	e5e3      	b.n	4038a8 <_dtoa_r+0x170>
  403ce0:	f8dd 8010 	ldr.w	r8, [sp, #16]
  403ce4:	4640      	mov	r0, r8
  403ce6:	f002 f997 	bl	406018 <__aeabi_i2d>
  403cea:	4602      	mov	r2, r0
  403cec:	460b      	mov	r3, r1
  403cee:	4630      	mov	r0, r6
  403cf0:	4639      	mov	r1, r7
  403cf2:	f002 fc5f 	bl	4065b4 <__aeabi_dcmpeq>
  403cf6:	2800      	cmp	r0, #0
  403cf8:	f47f adc2 	bne.w	403880 <_dtoa_r+0x148>
  403cfc:	f108 33ff 	add.w	r3, r8, #4294967295
  403d00:	9304      	str	r3, [sp, #16]
  403d02:	e5bd      	b.n	403880 <_dtoa_r+0x148>
  403d04:	9a05      	ldr	r2, [sp, #20]
  403d06:	9b04      	ldr	r3, [sp, #16]
  403d08:	1ad2      	subs	r2, r2, r3
  403d0a:	425b      	negs	r3, r3
  403d0c:	930a      	str	r3, [sp, #40]	; 0x28
  403d0e:	2300      	movs	r3, #0
  403d10:	9205      	str	r2, [sp, #20]
  403d12:	930b      	str	r3, [sp, #44]	; 0x2c
  403d14:	e5da      	b.n	4038cc <_dtoa_r+0x194>
  403d16:	425b      	negs	r3, r3
  403d18:	9305      	str	r3, [sp, #20]
  403d1a:	2300      	movs	r3, #0
  403d1c:	9302      	str	r3, [sp, #8]
  403d1e:	e5ca      	b.n	4038b6 <_dtoa_r+0x17e>
  403d20:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403d22:	9d05      	ldr	r5, [sp, #20]
  403d24:	9e09      	ldr	r6, [sp, #36]	; 0x24
  403d26:	e705      	b.n	403b34 <_dtoa_r+0x3fc>
  403d28:	f1c3 0820 	rsb	r8, r3, #32
  403d2c:	fa0a f008 	lsl.w	r0, sl, r8
  403d30:	e573      	b.n	40381a <_dtoa_r+0xe2>
  403d32:	900c      	str	r0, [sp, #48]	; 0x30
  403d34:	e5b8      	b.n	4038a8 <_dtoa_r+0x170>
  403d36:	bf00      	nop
  403d38:	40240000 	.word	0x40240000
  403d3c:	2300      	movs	r3, #0
  403d3e:	9309      	str	r3, [sp, #36]	; 0x24
  403d40:	9b04      	ldr	r3, [sp, #16]
  403d42:	9a21      	ldr	r2, [sp, #132]	; 0x84
  403d44:	4413      	add	r3, r2
  403d46:	930d      	str	r3, [sp, #52]	; 0x34
  403d48:	3301      	adds	r3, #1
  403d4a:	2b00      	cmp	r3, #0
  403d4c:	9306      	str	r3, [sp, #24]
  403d4e:	f340 8283 	ble.w	404258 <_dtoa_r+0xb20>
  403d52:	9c06      	ldr	r4, [sp, #24]
  403d54:	4626      	mov	r6, r4
  403d56:	2100      	movs	r1, #0
  403d58:	2e17      	cmp	r6, #23
  403d5a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  403d5e:	d90b      	bls.n	403d78 <_dtoa_r+0x640>
  403d60:	2201      	movs	r2, #1
  403d62:	2304      	movs	r3, #4
  403d64:	005b      	lsls	r3, r3, #1
  403d66:	f103 0014 	add.w	r0, r3, #20
  403d6a:	42b0      	cmp	r0, r6
  403d6c:	4611      	mov	r1, r2
  403d6e:	f102 0201 	add.w	r2, r2, #1
  403d72:	d9f7      	bls.n	403d64 <_dtoa_r+0x62c>
  403d74:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  403d78:	4648      	mov	r0, r9
  403d7a:	f000 ffc7 	bl	404d0c <_Balloc>
  403d7e:	2c0e      	cmp	r4, #14
  403d80:	9007      	str	r0, [sp, #28]
  403d82:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  403d86:	f63f ade0 	bhi.w	40394a <_dtoa_r+0x212>
  403d8a:	2d00      	cmp	r5, #0
  403d8c:	f43f addd 	beq.w	40394a <_dtoa_r+0x212>
  403d90:	9904      	ldr	r1, [sp, #16]
  403d92:	4657      	mov	r7, sl
  403d94:	46d8      	mov	r8, fp
  403d96:	2900      	cmp	r1, #0
  403d98:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
  403d9c:	f340 8292 	ble.w	4042c4 <_dtoa_r+0xb8c>
  403da0:	4b91      	ldr	r3, [pc, #580]	; (403fe8 <_dtoa_r+0x8b0>)
  403da2:	f001 020f 	and.w	r2, r1, #15
  403da6:	110e      	asrs	r6, r1, #4
  403da8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403dac:	06f0      	lsls	r0, r6, #27
  403dae:	e9d3 4500 	ldrd	r4, r5, [r3]
  403db2:	f140 824c 	bpl.w	40424e <_dtoa_r+0xb16>
  403db6:	4b8d      	ldr	r3, [pc, #564]	; (403fec <_dtoa_r+0x8b4>)
  403db8:	4650      	mov	r0, sl
  403dba:	4659      	mov	r1, fp
  403dbc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403dc0:	f002 faba 	bl	406338 <__aeabi_ddiv>
  403dc4:	f006 060f 	and.w	r6, r6, #15
  403dc8:	4682      	mov	sl, r0
  403dca:	468b      	mov	fp, r1
  403dcc:	f04f 0803 	mov.w	r8, #3
  403dd0:	b186      	cbz	r6, 403df4 <_dtoa_r+0x6bc>
  403dd2:	4f86      	ldr	r7, [pc, #536]	; (403fec <_dtoa_r+0x8b4>)
  403dd4:	07f1      	lsls	r1, r6, #31
  403dd6:	d509      	bpl.n	403dec <_dtoa_r+0x6b4>
  403dd8:	4620      	mov	r0, r4
  403dda:	4629      	mov	r1, r5
  403ddc:	e9d7 2300 	ldrd	r2, r3, [r7]
  403de0:	f002 f980 	bl	4060e4 <__aeabi_dmul>
  403de4:	f108 0801 	add.w	r8, r8, #1
  403de8:	4604      	mov	r4, r0
  403dea:	460d      	mov	r5, r1
  403dec:	1076      	asrs	r6, r6, #1
  403dee:	f107 0708 	add.w	r7, r7, #8
  403df2:	d1ef      	bne.n	403dd4 <_dtoa_r+0x69c>
  403df4:	4622      	mov	r2, r4
  403df6:	462b      	mov	r3, r5
  403df8:	4650      	mov	r0, sl
  403dfa:	4659      	mov	r1, fp
  403dfc:	f002 fa9c 	bl	406338 <__aeabi_ddiv>
  403e00:	4606      	mov	r6, r0
  403e02:	460f      	mov	r7, r1
  403e04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403e06:	b143      	cbz	r3, 403e1a <_dtoa_r+0x6e2>
  403e08:	2200      	movs	r2, #0
  403e0a:	4b79      	ldr	r3, [pc, #484]	; (403ff0 <_dtoa_r+0x8b8>)
  403e0c:	4630      	mov	r0, r6
  403e0e:	4639      	mov	r1, r7
  403e10:	f002 fbda 	bl	4065c8 <__aeabi_dcmplt>
  403e14:	2800      	cmp	r0, #0
  403e16:	f040 8320 	bne.w	40445a <_dtoa_r+0xd22>
  403e1a:	4640      	mov	r0, r8
  403e1c:	f002 f8fc 	bl	406018 <__aeabi_i2d>
  403e20:	4632      	mov	r2, r6
  403e22:	463b      	mov	r3, r7
  403e24:	f002 f95e 	bl	4060e4 <__aeabi_dmul>
  403e28:	4b72      	ldr	r3, [pc, #456]	; (403ff4 <_dtoa_r+0x8bc>)
  403e2a:	2200      	movs	r2, #0
  403e2c:	f001 ffa8 	bl	405d80 <__adddf3>
  403e30:	9b06      	ldr	r3, [sp, #24]
  403e32:	4604      	mov	r4, r0
  403e34:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  403e38:	2b00      	cmp	r3, #0
  403e3a:	f000 81df 	beq.w	4041fc <_dtoa_r+0xac4>
  403e3e:	9b04      	ldr	r3, [sp, #16]
  403e40:	f8dd 8018 	ldr.w	r8, [sp, #24]
  403e44:	9311      	str	r3, [sp, #68]	; 0x44
  403e46:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403e48:	2b00      	cmp	r3, #0
  403e4a:	f000 8297 	beq.w	40437c <_dtoa_r+0xc44>
  403e4e:	4b66      	ldr	r3, [pc, #408]	; (403fe8 <_dtoa_r+0x8b0>)
  403e50:	4969      	ldr	r1, [pc, #420]	; (403ff8 <_dtoa_r+0x8c0>)
  403e52:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  403e56:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403e5a:	2000      	movs	r0, #0
  403e5c:	f002 fa6c 	bl	406338 <__aeabi_ddiv>
  403e60:	4622      	mov	r2, r4
  403e62:	462b      	mov	r3, r5
  403e64:	f001 ff8a 	bl	405d7c <__aeabi_dsub>
  403e68:	4682      	mov	sl, r0
  403e6a:	468b      	mov	fp, r1
  403e6c:	4630      	mov	r0, r6
  403e6e:	4639      	mov	r1, r7
  403e70:	f002 fbe8 	bl	406644 <__aeabi_d2iz>
  403e74:	4604      	mov	r4, r0
  403e76:	f002 f8cf 	bl	406018 <__aeabi_i2d>
  403e7a:	4602      	mov	r2, r0
  403e7c:	460b      	mov	r3, r1
  403e7e:	4630      	mov	r0, r6
  403e80:	4639      	mov	r1, r7
  403e82:	f001 ff7b 	bl	405d7c <__aeabi_dsub>
  403e86:	3430      	adds	r4, #48	; 0x30
  403e88:	9d07      	ldr	r5, [sp, #28]
  403e8a:	b2e4      	uxtb	r4, r4
  403e8c:	4606      	mov	r6, r0
  403e8e:	460f      	mov	r7, r1
  403e90:	702c      	strb	r4, [r5, #0]
  403e92:	4602      	mov	r2, r0
  403e94:	460b      	mov	r3, r1
  403e96:	4650      	mov	r0, sl
  403e98:	4659      	mov	r1, fp
  403e9a:	3501      	adds	r5, #1
  403e9c:	f002 fbb2 	bl	406604 <__aeabi_dcmpgt>
  403ea0:	2800      	cmp	r0, #0
  403ea2:	d14c      	bne.n	403f3e <_dtoa_r+0x806>
  403ea4:	4632      	mov	r2, r6
  403ea6:	463b      	mov	r3, r7
  403ea8:	2000      	movs	r0, #0
  403eaa:	4951      	ldr	r1, [pc, #324]	; (403ff0 <_dtoa_r+0x8b8>)
  403eac:	f001 ff66 	bl	405d7c <__aeabi_dsub>
  403eb0:	4602      	mov	r2, r0
  403eb2:	460b      	mov	r3, r1
  403eb4:	4650      	mov	r0, sl
  403eb6:	4659      	mov	r1, fp
  403eb8:	f002 fba4 	bl	406604 <__aeabi_dcmpgt>
  403ebc:	2800      	cmp	r0, #0
  403ebe:	f040 830d 	bne.w	4044dc <_dtoa_r+0xda4>
  403ec2:	f1b8 0f01 	cmp.w	r8, #1
  403ec6:	f340 81b3 	ble.w	404230 <_dtoa_r+0xaf8>
  403eca:	9b07      	ldr	r3, [sp, #28]
  403ecc:	4498      	add	r8, r3
  403ece:	e00d      	b.n	403eec <_dtoa_r+0x7b4>
  403ed0:	2000      	movs	r0, #0
  403ed2:	4947      	ldr	r1, [pc, #284]	; (403ff0 <_dtoa_r+0x8b8>)
  403ed4:	f001 ff52 	bl	405d7c <__aeabi_dsub>
  403ed8:	4652      	mov	r2, sl
  403eda:	465b      	mov	r3, fp
  403edc:	f002 fb74 	bl	4065c8 <__aeabi_dcmplt>
  403ee0:	2800      	cmp	r0, #0
  403ee2:	f040 82fb 	bne.w	4044dc <_dtoa_r+0xda4>
  403ee6:	4545      	cmp	r5, r8
  403ee8:	f000 81a2 	beq.w	404230 <_dtoa_r+0xaf8>
  403eec:	4650      	mov	r0, sl
  403eee:	4659      	mov	r1, fp
  403ef0:	2200      	movs	r2, #0
  403ef2:	4b42      	ldr	r3, [pc, #264]	; (403ffc <_dtoa_r+0x8c4>)
  403ef4:	f002 f8f6 	bl	4060e4 <__aeabi_dmul>
  403ef8:	2200      	movs	r2, #0
  403efa:	4b40      	ldr	r3, [pc, #256]	; (403ffc <_dtoa_r+0x8c4>)
  403efc:	4682      	mov	sl, r0
  403efe:	468b      	mov	fp, r1
  403f00:	4630      	mov	r0, r6
  403f02:	4639      	mov	r1, r7
  403f04:	f002 f8ee 	bl	4060e4 <__aeabi_dmul>
  403f08:	460f      	mov	r7, r1
  403f0a:	4606      	mov	r6, r0
  403f0c:	f002 fb9a 	bl	406644 <__aeabi_d2iz>
  403f10:	4604      	mov	r4, r0
  403f12:	f002 f881 	bl	406018 <__aeabi_i2d>
  403f16:	4602      	mov	r2, r0
  403f18:	460b      	mov	r3, r1
  403f1a:	4630      	mov	r0, r6
  403f1c:	4639      	mov	r1, r7
  403f1e:	f001 ff2d 	bl	405d7c <__aeabi_dsub>
  403f22:	3430      	adds	r4, #48	; 0x30
  403f24:	b2e4      	uxtb	r4, r4
  403f26:	4652      	mov	r2, sl
  403f28:	465b      	mov	r3, fp
  403f2a:	f805 4b01 	strb.w	r4, [r5], #1
  403f2e:	4606      	mov	r6, r0
  403f30:	460f      	mov	r7, r1
  403f32:	f002 fb49 	bl	4065c8 <__aeabi_dcmplt>
  403f36:	4632      	mov	r2, r6
  403f38:	463b      	mov	r3, r7
  403f3a:	2800      	cmp	r0, #0
  403f3c:	d0c8      	beq.n	403ed0 <_dtoa_r+0x798>
  403f3e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403f40:	9304      	str	r3, [sp, #16]
  403f42:	e5c4      	b.n	403ace <_dtoa_r+0x396>
  403f44:	2300      	movs	r3, #0
  403f46:	9309      	str	r3, [sp, #36]	; 0x24
  403f48:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403f4a:	2b00      	cmp	r3, #0
  403f4c:	f340 8189 	ble.w	404262 <_dtoa_r+0xb2a>
  403f50:	461e      	mov	r6, r3
  403f52:	461c      	mov	r4, r3
  403f54:	930d      	str	r3, [sp, #52]	; 0x34
  403f56:	9306      	str	r3, [sp, #24]
  403f58:	e6fd      	b.n	403d56 <_dtoa_r+0x61e>
  403f5a:	2301      	movs	r3, #1
  403f5c:	9309      	str	r3, [sp, #36]	; 0x24
  403f5e:	e7f3      	b.n	403f48 <_dtoa_r+0x810>
  403f60:	9408      	str	r4, [sp, #32]
  403f62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403f64:	9908      	ldr	r1, [sp, #32]
  403f66:	4648      	mov	r0, r9
  403f68:	f001 f830 	bl	404fcc <__pow5mult>
  403f6c:	4604      	mov	r4, r0
  403f6e:	e611      	b.n	403b94 <_dtoa_r+0x45c>
  403f70:	9b06      	ldr	r3, [sp, #24]
  403f72:	2b00      	cmp	r3, #0
  403f74:	f73f acfc 	bgt.w	403970 <_dtoa_r+0x238>
  403f78:	f040 82da 	bne.w	404530 <_dtoa_r+0xdf8>
  403f7c:	2200      	movs	r2, #0
  403f7e:	4b20      	ldr	r3, [pc, #128]	; (404000 <_dtoa_r+0x8c8>)
  403f80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f84:	f002 f8ae 	bl	4060e4 <__aeabi_dmul>
  403f88:	4652      	mov	r2, sl
  403f8a:	465b      	mov	r3, fp
  403f8c:	f002 fb30 	bl	4065f0 <__aeabi_dcmpge>
  403f90:	f8dd 8018 	ldr.w	r8, [sp, #24]
  403f94:	4646      	mov	r6, r8
  403f96:	2800      	cmp	r0, #0
  403f98:	f000 80f2 	beq.w	404180 <_dtoa_r+0xa48>
  403f9c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403f9e:	9d07      	ldr	r5, [sp, #28]
  403fa0:	43db      	mvns	r3, r3
  403fa2:	9304      	str	r3, [sp, #16]
  403fa4:	4641      	mov	r1, r8
  403fa6:	4648      	mov	r0, r9
  403fa8:	f000 fed6 	bl	404d58 <_Bfree>
  403fac:	2e00      	cmp	r6, #0
  403fae:	f43f ad8e 	beq.w	403ace <_dtoa_r+0x396>
  403fb2:	e68d      	b.n	403cd0 <_dtoa_r+0x598>
  403fb4:	9a10      	ldr	r2, [sp, #64]	; 0x40
  403fb6:	2a00      	cmp	r2, #0
  403fb8:	f000 8241 	beq.w	40443e <_dtoa_r+0xd06>
  403fbc:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403fc0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403fc2:	9d05      	ldr	r5, [sp, #20]
  403fc4:	e5ab      	b.n	403b1e <_dtoa_r+0x3e6>
  403fc6:	201c      	movs	r0, #28
  403fc8:	9b05      	ldr	r3, [sp, #20]
  403fca:	4403      	add	r3, r0
  403fcc:	9305      	str	r3, [sp, #20]
  403fce:	9b02      	ldr	r3, [sp, #8]
  403fd0:	4403      	add	r3, r0
  403fd2:	4405      	add	r5, r0
  403fd4:	9302      	str	r3, [sp, #8]
  403fd6:	e60e      	b.n	403bf6 <_dtoa_r+0x4be>
  403fd8:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403fda:	2b01      	cmp	r3, #1
  403fdc:	f340 8282 	ble.w	4044e4 <_dtoa_r+0xdac>
  403fe0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  403fe2:	2001      	movs	r0, #1
  403fe4:	e5f3      	b.n	403bce <_dtoa_r+0x496>
  403fe6:	bf00      	nop
  403fe8:	00406738 	.word	0x00406738
  403fec:	00406800 	.word	0x00406800
  403ff0:	3ff00000 	.word	0x3ff00000
  403ff4:	401c0000 	.word	0x401c0000
  403ff8:	3fe00000 	.word	0x3fe00000
  403ffc:	40240000 	.word	0x40240000
  404000:	40140000 	.word	0x40140000
  404004:	4631      	mov	r1, r6
  404006:	2300      	movs	r3, #0
  404008:	220a      	movs	r2, #10
  40400a:	4648      	mov	r0, r9
  40400c:	f000 feae 	bl	404d6c <__multadd>
  404010:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404012:	2b00      	cmp	r3, #0
  404014:	4606      	mov	r6, r0
  404016:	f340 8297 	ble.w	404548 <_dtoa_r+0xe10>
  40401a:	9306      	str	r3, [sp, #24]
  40401c:	2d00      	cmp	r5, #0
  40401e:	dd05      	ble.n	40402c <_dtoa_r+0x8f4>
  404020:	4631      	mov	r1, r6
  404022:	462a      	mov	r2, r5
  404024:	4648      	mov	r0, r9
  404026:	f001 f821 	bl	40506c <__lshift>
  40402a:	4606      	mov	r6, r0
  40402c:	2f00      	cmp	r7, #0
  40402e:	f040 817c 	bne.w	40432a <_dtoa_r+0xbf2>
  404032:	9605      	str	r6, [sp, #20]
  404034:	9b06      	ldr	r3, [sp, #24]
  404036:	9a07      	ldr	r2, [sp, #28]
  404038:	f8dd b014 	ldr.w	fp, [sp, #20]
  40403c:	3b01      	subs	r3, #1
  40403e:	18d3      	adds	r3, r2, r3
  404040:	9308      	str	r3, [sp, #32]
  404042:	f00a 0301 	and.w	r3, sl, #1
  404046:	9309      	str	r3, [sp, #36]	; 0x24
  404048:	4617      	mov	r7, r2
  40404a:	46c2      	mov	sl, r8
  40404c:	4651      	mov	r1, sl
  40404e:	4620      	mov	r0, r4
  404050:	f7ff fade 	bl	403610 <quorem>
  404054:	4631      	mov	r1, r6
  404056:	4605      	mov	r5, r0
  404058:	4620      	mov	r0, r4
  40405a:	f001 f85f 	bl	40511c <__mcmp>
  40405e:	465a      	mov	r2, fp
  404060:	9002      	str	r0, [sp, #8]
  404062:	4651      	mov	r1, sl
  404064:	4648      	mov	r0, r9
  404066:	f001 f879 	bl	40515c <__mdiff>
  40406a:	68c2      	ldr	r2, [r0, #12]
  40406c:	4680      	mov	r8, r0
  40406e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  404072:	2a00      	cmp	r2, #0
  404074:	d149      	bne.n	40410a <_dtoa_r+0x9d2>
  404076:	4601      	mov	r1, r0
  404078:	4620      	mov	r0, r4
  40407a:	9306      	str	r3, [sp, #24]
  40407c:	f001 f84e 	bl	40511c <__mcmp>
  404080:	4641      	mov	r1, r8
  404082:	9005      	str	r0, [sp, #20]
  404084:	4648      	mov	r0, r9
  404086:	f000 fe67 	bl	404d58 <_Bfree>
  40408a:	9a05      	ldr	r2, [sp, #20]
  40408c:	9b06      	ldr	r3, [sp, #24]
  40408e:	b92a      	cbnz	r2, 40409c <_dtoa_r+0x964>
  404090:	9920      	ldr	r1, [sp, #128]	; 0x80
  404092:	b919      	cbnz	r1, 40409c <_dtoa_r+0x964>
  404094:	9909      	ldr	r1, [sp, #36]	; 0x24
  404096:	2900      	cmp	r1, #0
  404098:	f000 8236 	beq.w	404508 <_dtoa_r+0xdd0>
  40409c:	9902      	ldr	r1, [sp, #8]
  40409e:	2900      	cmp	r1, #0
  4040a0:	f2c0 80e4 	blt.w	40426c <_dtoa_r+0xb34>
  4040a4:	d105      	bne.n	4040b2 <_dtoa_r+0x97a>
  4040a6:	9920      	ldr	r1, [sp, #128]	; 0x80
  4040a8:	b919      	cbnz	r1, 4040b2 <_dtoa_r+0x97a>
  4040aa:	9909      	ldr	r1, [sp, #36]	; 0x24
  4040ac:	2900      	cmp	r1, #0
  4040ae:	f000 80dd 	beq.w	40426c <_dtoa_r+0xb34>
  4040b2:	2a00      	cmp	r2, #0
  4040b4:	f300 814d 	bgt.w	404352 <_dtoa_r+0xc1a>
  4040b8:	9a08      	ldr	r2, [sp, #32]
  4040ba:	703b      	strb	r3, [r7, #0]
  4040bc:	f107 0801 	add.w	r8, r7, #1
  4040c0:	4297      	cmp	r7, r2
  4040c2:	4645      	mov	r5, r8
  4040c4:	f000 8154 	beq.w	404370 <_dtoa_r+0xc38>
  4040c8:	4621      	mov	r1, r4
  4040ca:	2300      	movs	r3, #0
  4040cc:	220a      	movs	r2, #10
  4040ce:	4648      	mov	r0, r9
  4040d0:	f000 fe4c 	bl	404d6c <__multadd>
  4040d4:	455e      	cmp	r6, fp
  4040d6:	4604      	mov	r4, r0
  4040d8:	4631      	mov	r1, r6
  4040da:	f04f 0300 	mov.w	r3, #0
  4040de:	f04f 020a 	mov.w	r2, #10
  4040e2:	4648      	mov	r0, r9
  4040e4:	d00b      	beq.n	4040fe <_dtoa_r+0x9c6>
  4040e6:	f000 fe41 	bl	404d6c <__multadd>
  4040ea:	4659      	mov	r1, fp
  4040ec:	4606      	mov	r6, r0
  4040ee:	2300      	movs	r3, #0
  4040f0:	220a      	movs	r2, #10
  4040f2:	4648      	mov	r0, r9
  4040f4:	f000 fe3a 	bl	404d6c <__multadd>
  4040f8:	4647      	mov	r7, r8
  4040fa:	4683      	mov	fp, r0
  4040fc:	e7a6      	b.n	40404c <_dtoa_r+0x914>
  4040fe:	f000 fe35 	bl	404d6c <__multadd>
  404102:	4647      	mov	r7, r8
  404104:	4606      	mov	r6, r0
  404106:	4683      	mov	fp, r0
  404108:	e7a0      	b.n	40404c <_dtoa_r+0x914>
  40410a:	4601      	mov	r1, r0
  40410c:	4648      	mov	r0, r9
  40410e:	9305      	str	r3, [sp, #20]
  404110:	f000 fe22 	bl	404d58 <_Bfree>
  404114:	2201      	movs	r2, #1
  404116:	9b05      	ldr	r3, [sp, #20]
  404118:	e7c0      	b.n	40409c <_dtoa_r+0x964>
  40411a:	4641      	mov	r1, r8
  40411c:	4620      	mov	r0, r4
  40411e:	f000 fffd 	bl	40511c <__mcmp>
  404122:	2800      	cmp	r0, #0
  404124:	f6bf ad7d 	bge.w	403c22 <_dtoa_r+0x4ea>
  404128:	4621      	mov	r1, r4
  40412a:	9c04      	ldr	r4, [sp, #16]
  40412c:	2300      	movs	r3, #0
  40412e:	3c01      	subs	r4, #1
  404130:	220a      	movs	r2, #10
  404132:	4648      	mov	r0, r9
  404134:	9404      	str	r4, [sp, #16]
  404136:	f000 fe19 	bl	404d6c <__multadd>
  40413a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40413c:	4604      	mov	r4, r0
  40413e:	2b00      	cmp	r3, #0
  404140:	f47f af60 	bne.w	404004 <_dtoa_r+0x8cc>
  404144:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404146:	2b00      	cmp	r3, #0
  404148:	f340 81f6 	ble.w	404538 <_dtoa_r+0xe00>
  40414c:	9306      	str	r3, [sp, #24]
  40414e:	e570      	b.n	403c32 <_dtoa_r+0x4fa>
  404150:	9c08      	ldr	r4, [sp, #32]
  404152:	e51f      	b.n	403b94 <_dtoa_r+0x45c>
  404154:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404156:	2b02      	cmp	r3, #2
  404158:	f77f ad67 	ble.w	403c2a <_dtoa_r+0x4f2>
  40415c:	9b06      	ldr	r3, [sp, #24]
  40415e:	2b00      	cmp	r3, #0
  404160:	f040 8179 	bne.w	404456 <_dtoa_r+0xd1e>
  404164:	4641      	mov	r1, r8
  404166:	2205      	movs	r2, #5
  404168:	4648      	mov	r0, r9
  40416a:	f000 fdff 	bl	404d6c <__multadd>
  40416e:	4601      	mov	r1, r0
  404170:	4680      	mov	r8, r0
  404172:	4620      	mov	r0, r4
  404174:	f000 ffd2 	bl	40511c <__mcmp>
  404178:	2800      	cmp	r0, #0
  40417a:	9408      	str	r4, [sp, #32]
  40417c:	f77f af0e 	ble.w	403f9c <_dtoa_r+0x864>
  404180:	9a04      	ldr	r2, [sp, #16]
  404182:	9907      	ldr	r1, [sp, #28]
  404184:	2331      	movs	r3, #49	; 0x31
  404186:	3201      	adds	r2, #1
  404188:	9204      	str	r2, [sp, #16]
  40418a:	700b      	strb	r3, [r1, #0]
  40418c:	1c4d      	adds	r5, r1, #1
  40418e:	e709      	b.n	403fa4 <_dtoa_r+0x86c>
  404190:	9a04      	ldr	r2, [sp, #16]
  404192:	3201      	adds	r2, #1
  404194:	9204      	str	r2, [sp, #16]
  404196:	9a07      	ldr	r2, [sp, #28]
  404198:	2331      	movs	r3, #49	; 0x31
  40419a:	7013      	strb	r3, [r2, #0]
  40419c:	e588      	b.n	403cb0 <_dtoa_r+0x578>
  40419e:	2301      	movs	r3, #1
  4041a0:	9309      	str	r3, [sp, #36]	; 0x24
  4041a2:	e5cd      	b.n	403d40 <_dtoa_r+0x608>
  4041a4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4041a8:	e491      	b.n	403ace <_dtoa_r+0x396>
  4041aa:	f1ba 0f00 	cmp.w	sl, #0
  4041ae:	f47f ad04 	bne.w	403bba <_dtoa_r+0x482>
  4041b2:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4041b6:	2b00      	cmp	r3, #0
  4041b8:	f040 813f 	bne.w	40443a <_dtoa_r+0xd02>
  4041bc:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4041c0:	0d3f      	lsrs	r7, r7, #20
  4041c2:	053f      	lsls	r7, r7, #20
  4041c4:	b137      	cbz	r7, 4041d4 <_dtoa_r+0xa9c>
  4041c6:	9b05      	ldr	r3, [sp, #20]
  4041c8:	3301      	adds	r3, #1
  4041ca:	9305      	str	r3, [sp, #20]
  4041cc:	9b02      	ldr	r3, [sp, #8]
  4041ce:	3301      	adds	r3, #1
  4041d0:	9302      	str	r3, [sp, #8]
  4041d2:	2701      	movs	r7, #1
  4041d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4041d6:	2001      	movs	r0, #1
  4041d8:	2b00      	cmp	r3, #0
  4041da:	f43f acf8 	beq.w	403bce <_dtoa_r+0x496>
  4041de:	e4ed      	b.n	403bbc <_dtoa_r+0x484>
  4041e0:	4640      	mov	r0, r8
  4041e2:	f001 ff19 	bl	406018 <__aeabi_i2d>
  4041e6:	4632      	mov	r2, r6
  4041e8:	463b      	mov	r3, r7
  4041ea:	f001 ff7b 	bl	4060e4 <__aeabi_dmul>
  4041ee:	2200      	movs	r2, #0
  4041f0:	4bbf      	ldr	r3, [pc, #764]	; (4044f0 <_dtoa_r+0xdb8>)
  4041f2:	f001 fdc5 	bl	405d80 <__adddf3>
  4041f6:	4604      	mov	r4, r0
  4041f8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  4041fc:	4630      	mov	r0, r6
  4041fe:	4639      	mov	r1, r7
  404200:	2200      	movs	r2, #0
  404202:	4bbc      	ldr	r3, [pc, #752]	; (4044f4 <_dtoa_r+0xdbc>)
  404204:	f001 fdba 	bl	405d7c <__aeabi_dsub>
  404208:	4622      	mov	r2, r4
  40420a:	462b      	mov	r3, r5
  40420c:	4606      	mov	r6, r0
  40420e:	460f      	mov	r7, r1
  404210:	f002 f9f8 	bl	406604 <__aeabi_dcmpgt>
  404214:	4680      	mov	r8, r0
  404216:	2800      	cmp	r0, #0
  404218:	f040 8105 	bne.w	404426 <_dtoa_r+0xcee>
  40421c:	4622      	mov	r2, r4
  40421e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  404222:	4630      	mov	r0, r6
  404224:	4639      	mov	r1, r7
  404226:	f002 f9cf 	bl	4065c8 <__aeabi_dcmplt>
  40422a:	b108      	cbz	r0, 404230 <_dtoa_r+0xaf8>
  40422c:	4646      	mov	r6, r8
  40422e:	e6b5      	b.n	403f9c <_dtoa_r+0x864>
  404230:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  404234:	f7ff bb89 	b.w	40394a <_dtoa_r+0x212>
  404238:	9807      	ldr	r0, [sp, #28]
  40423a:	f7ff baae 	b.w	40379a <_dtoa_r+0x62>
  40423e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404240:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404242:	970a      	str	r7, [sp, #40]	; 0x28
  404244:	1afb      	subs	r3, r7, r3
  404246:	441a      	add	r2, r3
  404248:	920b      	str	r2, [sp, #44]	; 0x2c
  40424a:	2700      	movs	r7, #0
  40424c:	e461      	b.n	403b12 <_dtoa_r+0x3da>
  40424e:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  404252:	f04f 0802 	mov.w	r8, #2
  404256:	e5bb      	b.n	403dd0 <_dtoa_r+0x698>
  404258:	461c      	mov	r4, r3
  40425a:	2100      	movs	r1, #0
  40425c:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  404260:	e58a      	b.n	403d78 <_dtoa_r+0x640>
  404262:	2401      	movs	r4, #1
  404264:	9421      	str	r4, [sp, #132]	; 0x84
  404266:	940d      	str	r4, [sp, #52]	; 0x34
  404268:	9406      	str	r4, [sp, #24]
  40426a:	e7f6      	b.n	40425a <_dtoa_r+0xb22>
  40426c:	2a00      	cmp	r2, #0
  40426e:	46d0      	mov	r8, sl
  404270:	f8cd b014 	str.w	fp, [sp, #20]
  404274:	469a      	mov	sl, r3
  404276:	dd11      	ble.n	40429c <_dtoa_r+0xb64>
  404278:	4621      	mov	r1, r4
  40427a:	2201      	movs	r2, #1
  40427c:	4648      	mov	r0, r9
  40427e:	f000 fef5 	bl	40506c <__lshift>
  404282:	4641      	mov	r1, r8
  404284:	4604      	mov	r4, r0
  404286:	f000 ff49 	bl	40511c <__mcmp>
  40428a:	2800      	cmp	r0, #0
  40428c:	f340 8149 	ble.w	404522 <_dtoa_r+0xdea>
  404290:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  404294:	f000 8106 	beq.w	4044a4 <_dtoa_r+0xd6c>
  404298:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40429c:	46b3      	mov	fp, r6
  40429e:	f887 a000 	strb.w	sl, [r7]
  4042a2:	1c7d      	adds	r5, r7, #1
  4042a4:	9e05      	ldr	r6, [sp, #20]
  4042a6:	9408      	str	r4, [sp, #32]
  4042a8:	e502      	b.n	403cb0 <_dtoa_r+0x578>
  4042aa:	d104      	bne.n	4042b6 <_dtoa_r+0xb7e>
  4042ac:	f01a 0f01 	tst.w	sl, #1
  4042b0:	d001      	beq.n	4042b6 <_dtoa_r+0xb7e>
  4042b2:	e4ed      	b.n	403c90 <_dtoa_r+0x558>
  4042b4:	4615      	mov	r5, r2
  4042b6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4042ba:	2b30      	cmp	r3, #48	; 0x30
  4042bc:	f105 32ff 	add.w	r2, r5, #4294967295
  4042c0:	d0f8      	beq.n	4042b4 <_dtoa_r+0xb7c>
  4042c2:	e4f5      	b.n	403cb0 <_dtoa_r+0x578>
  4042c4:	9b04      	ldr	r3, [sp, #16]
  4042c6:	425c      	negs	r4, r3
  4042c8:	2c00      	cmp	r4, #0
  4042ca:	f000 80bf 	beq.w	40444c <_dtoa_r+0xd14>
  4042ce:	4b8a      	ldr	r3, [pc, #552]	; (4044f8 <_dtoa_r+0xdc0>)
  4042d0:	f004 020f 	and.w	r2, r4, #15
  4042d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4042d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4042dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  4042e0:	f001 ff00 	bl	4060e4 <__aeabi_dmul>
  4042e4:	1124      	asrs	r4, r4, #4
  4042e6:	4606      	mov	r6, r0
  4042e8:	460f      	mov	r7, r1
  4042ea:	f000 812a 	beq.w	404542 <_dtoa_r+0xe0a>
  4042ee:	4d83      	ldr	r5, [pc, #524]	; (4044fc <_dtoa_r+0xdc4>)
  4042f0:	f04f 0802 	mov.w	r8, #2
  4042f4:	07e2      	lsls	r2, r4, #31
  4042f6:	d509      	bpl.n	40430c <_dtoa_r+0xbd4>
  4042f8:	4630      	mov	r0, r6
  4042fa:	4639      	mov	r1, r7
  4042fc:	e9d5 2300 	ldrd	r2, r3, [r5]
  404300:	f001 fef0 	bl	4060e4 <__aeabi_dmul>
  404304:	f108 0801 	add.w	r8, r8, #1
  404308:	4606      	mov	r6, r0
  40430a:	460f      	mov	r7, r1
  40430c:	1064      	asrs	r4, r4, #1
  40430e:	f105 0508 	add.w	r5, r5, #8
  404312:	d1ef      	bne.n	4042f4 <_dtoa_r+0xbbc>
  404314:	e576      	b.n	403e04 <_dtoa_r+0x6cc>
  404316:	9907      	ldr	r1, [sp, #28]
  404318:	2230      	movs	r2, #48	; 0x30
  40431a:	700a      	strb	r2, [r1, #0]
  40431c:	9a04      	ldr	r2, [sp, #16]
  40431e:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  404322:	3201      	adds	r2, #1
  404324:	9204      	str	r2, [sp, #16]
  404326:	f7ff bbd0 	b.w	403aca <_dtoa_r+0x392>
  40432a:	6871      	ldr	r1, [r6, #4]
  40432c:	4648      	mov	r0, r9
  40432e:	f000 fced 	bl	404d0c <_Balloc>
  404332:	6933      	ldr	r3, [r6, #16]
  404334:	1c9a      	adds	r2, r3, #2
  404336:	4605      	mov	r5, r0
  404338:	0092      	lsls	r2, r2, #2
  40433a:	f106 010c 	add.w	r1, r6, #12
  40433e:	300c      	adds	r0, #12
  404340:	f000 fc46 	bl	404bd0 <memcpy>
  404344:	4629      	mov	r1, r5
  404346:	2201      	movs	r2, #1
  404348:	4648      	mov	r0, r9
  40434a:	f000 fe8f 	bl	40506c <__lshift>
  40434e:	9005      	str	r0, [sp, #20]
  404350:	e670      	b.n	404034 <_dtoa_r+0x8fc>
  404352:	2b39      	cmp	r3, #57	; 0x39
  404354:	f8cd b014 	str.w	fp, [sp, #20]
  404358:	46d0      	mov	r8, sl
  40435a:	f000 80a3 	beq.w	4044a4 <_dtoa_r+0xd6c>
  40435e:	f103 0a01 	add.w	sl, r3, #1
  404362:	46b3      	mov	fp, r6
  404364:	f887 a000 	strb.w	sl, [r7]
  404368:	1c7d      	adds	r5, r7, #1
  40436a:	9e05      	ldr	r6, [sp, #20]
  40436c:	9408      	str	r4, [sp, #32]
  40436e:	e49f      	b.n	403cb0 <_dtoa_r+0x578>
  404370:	465a      	mov	r2, fp
  404372:	46d0      	mov	r8, sl
  404374:	46b3      	mov	fp, r6
  404376:	469a      	mov	sl, r3
  404378:	4616      	mov	r6, r2
  40437a:	e47d      	b.n	403c78 <_dtoa_r+0x540>
  40437c:	495e      	ldr	r1, [pc, #376]	; (4044f8 <_dtoa_r+0xdc0>)
  40437e:	f108 3aff 	add.w	sl, r8, #4294967295
  404382:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  404386:	4622      	mov	r2, r4
  404388:	462b      	mov	r3, r5
  40438a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40438e:	f001 fea9 	bl	4060e4 <__aeabi_dmul>
  404392:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404396:	4639      	mov	r1, r7
  404398:	4630      	mov	r0, r6
  40439a:	f002 f953 	bl	406644 <__aeabi_d2iz>
  40439e:	4604      	mov	r4, r0
  4043a0:	f001 fe3a 	bl	406018 <__aeabi_i2d>
  4043a4:	4602      	mov	r2, r0
  4043a6:	460b      	mov	r3, r1
  4043a8:	4630      	mov	r0, r6
  4043aa:	4639      	mov	r1, r7
  4043ac:	f001 fce6 	bl	405d7c <__aeabi_dsub>
  4043b0:	9a07      	ldr	r2, [sp, #28]
  4043b2:	3430      	adds	r4, #48	; 0x30
  4043b4:	f1b8 0f01 	cmp.w	r8, #1
  4043b8:	4606      	mov	r6, r0
  4043ba:	460f      	mov	r7, r1
  4043bc:	7014      	strb	r4, [r2, #0]
  4043be:	f102 0501 	add.w	r5, r2, #1
  4043c2:	d01e      	beq.n	404402 <_dtoa_r+0xcca>
  4043c4:	9b07      	ldr	r3, [sp, #28]
  4043c6:	eb03 0b08 	add.w	fp, r3, r8
  4043ca:	46a8      	mov	r8, r5
  4043cc:	2200      	movs	r2, #0
  4043ce:	4b4c      	ldr	r3, [pc, #304]	; (404500 <_dtoa_r+0xdc8>)
  4043d0:	4630      	mov	r0, r6
  4043d2:	4639      	mov	r1, r7
  4043d4:	f001 fe86 	bl	4060e4 <__aeabi_dmul>
  4043d8:	460f      	mov	r7, r1
  4043da:	4606      	mov	r6, r0
  4043dc:	f002 f932 	bl	406644 <__aeabi_d2iz>
  4043e0:	4604      	mov	r4, r0
  4043e2:	f001 fe19 	bl	406018 <__aeabi_i2d>
  4043e6:	3430      	adds	r4, #48	; 0x30
  4043e8:	4602      	mov	r2, r0
  4043ea:	460b      	mov	r3, r1
  4043ec:	4630      	mov	r0, r6
  4043ee:	4639      	mov	r1, r7
  4043f0:	f001 fcc4 	bl	405d7c <__aeabi_dsub>
  4043f4:	f808 4b01 	strb.w	r4, [r8], #1
  4043f8:	45c3      	cmp	fp, r8
  4043fa:	4606      	mov	r6, r0
  4043fc:	460f      	mov	r7, r1
  4043fe:	d1e5      	bne.n	4043cc <_dtoa_r+0xc94>
  404400:	4455      	add	r5, sl
  404402:	2200      	movs	r2, #0
  404404:	4b3f      	ldr	r3, [pc, #252]	; (404504 <_dtoa_r+0xdcc>)
  404406:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40440a:	f001 fcb9 	bl	405d80 <__adddf3>
  40440e:	4632      	mov	r2, r6
  404410:	463b      	mov	r3, r7
  404412:	f002 f8d9 	bl	4065c8 <__aeabi_dcmplt>
  404416:	2800      	cmp	r0, #0
  404418:	d04c      	beq.n	4044b4 <_dtoa_r+0xd7c>
  40441a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40441c:	9304      	str	r3, [sp, #16]
  40441e:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  404422:	f7ff bb46 	b.w	403ab2 <_dtoa_r+0x37a>
  404426:	f04f 0800 	mov.w	r8, #0
  40442a:	4646      	mov	r6, r8
  40442c:	e6a8      	b.n	404180 <_dtoa_r+0xa48>
  40442e:	9b05      	ldr	r3, [sp, #20]
  404430:	9a06      	ldr	r2, [sp, #24]
  404432:	1a9d      	subs	r5, r3, r2
  404434:	2300      	movs	r3, #0
  404436:	f7ff bb72 	b.w	403b1e <_dtoa_r+0x3e6>
  40443a:	2700      	movs	r7, #0
  40443c:	e6ca      	b.n	4041d4 <_dtoa_r+0xa9c>
  40443e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404440:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404442:	9d05      	ldr	r5, [sp, #20]
  404444:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404448:	f7ff bb69 	b.w	403b1e <_dtoa_r+0x3e6>
  40444c:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
  404450:	f04f 0802 	mov.w	r8, #2
  404454:	e4d6      	b.n	403e04 <_dtoa_r+0x6cc>
  404456:	9408      	str	r4, [sp, #32]
  404458:	e5a0      	b.n	403f9c <_dtoa_r+0x864>
  40445a:	9b06      	ldr	r3, [sp, #24]
  40445c:	2b00      	cmp	r3, #0
  40445e:	f43f aebf 	beq.w	4041e0 <_dtoa_r+0xaa8>
  404462:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404464:	2b00      	cmp	r3, #0
  404466:	f77f aee3 	ble.w	404230 <_dtoa_r+0xaf8>
  40446a:	2200      	movs	r2, #0
  40446c:	4b24      	ldr	r3, [pc, #144]	; (404500 <_dtoa_r+0xdc8>)
  40446e:	4630      	mov	r0, r6
  404470:	4639      	mov	r1, r7
  404472:	f001 fe37 	bl	4060e4 <__aeabi_dmul>
  404476:	4606      	mov	r6, r0
  404478:	460f      	mov	r7, r1
  40447a:	f108 0001 	add.w	r0, r8, #1
  40447e:	f001 fdcb 	bl	406018 <__aeabi_i2d>
  404482:	4632      	mov	r2, r6
  404484:	463b      	mov	r3, r7
  404486:	f001 fe2d 	bl	4060e4 <__aeabi_dmul>
  40448a:	2200      	movs	r2, #0
  40448c:	4b18      	ldr	r3, [pc, #96]	; (4044f0 <_dtoa_r+0xdb8>)
  40448e:	f001 fc77 	bl	405d80 <__adddf3>
  404492:	9a04      	ldr	r2, [sp, #16]
  404494:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  404498:	3a01      	subs	r2, #1
  40449a:	4604      	mov	r4, r0
  40449c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  4044a0:	9211      	str	r2, [sp, #68]	; 0x44
  4044a2:	e4d0      	b.n	403e46 <_dtoa_r+0x70e>
  4044a4:	2239      	movs	r2, #57	; 0x39
  4044a6:	46b3      	mov	fp, r6
  4044a8:	9408      	str	r4, [sp, #32]
  4044aa:	9e05      	ldr	r6, [sp, #20]
  4044ac:	703a      	strb	r2, [r7, #0]
  4044ae:	1c7d      	adds	r5, r7, #1
  4044b0:	f7ff bbf0 	b.w	403c94 <_dtoa_r+0x55c>
  4044b4:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  4044b8:	2000      	movs	r0, #0
  4044ba:	4912      	ldr	r1, [pc, #72]	; (404504 <_dtoa_r+0xdcc>)
  4044bc:	f001 fc5e 	bl	405d7c <__aeabi_dsub>
  4044c0:	4632      	mov	r2, r6
  4044c2:	463b      	mov	r3, r7
  4044c4:	f002 f89e 	bl	406604 <__aeabi_dcmpgt>
  4044c8:	b908      	cbnz	r0, 4044ce <_dtoa_r+0xd96>
  4044ca:	e6b1      	b.n	404230 <_dtoa_r+0xaf8>
  4044cc:	4615      	mov	r5, r2
  4044ce:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4044d2:	2b30      	cmp	r3, #48	; 0x30
  4044d4:	f105 32ff 	add.w	r2, r5, #4294967295
  4044d8:	d0f8      	beq.n	4044cc <_dtoa_r+0xd94>
  4044da:	e530      	b.n	403f3e <_dtoa_r+0x806>
  4044dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044de:	9304      	str	r3, [sp, #16]
  4044e0:	f7ff bae7 	b.w	403ab2 <_dtoa_r+0x37a>
  4044e4:	f1ba 0f00 	cmp.w	sl, #0
  4044e8:	f47f ad7a 	bne.w	403fe0 <_dtoa_r+0x8a8>
  4044ec:	e661      	b.n	4041b2 <_dtoa_r+0xa7a>
  4044ee:	bf00      	nop
  4044f0:	401c0000 	.word	0x401c0000
  4044f4:	40140000 	.word	0x40140000
  4044f8:	00406738 	.word	0x00406738
  4044fc:	00406800 	.word	0x00406800
  404500:	40240000 	.word	0x40240000
  404504:	3fe00000 	.word	0x3fe00000
  404508:	2b39      	cmp	r3, #57	; 0x39
  40450a:	f8cd b014 	str.w	fp, [sp, #20]
  40450e:	46d0      	mov	r8, sl
  404510:	f8dd b008 	ldr.w	fp, [sp, #8]
  404514:	469a      	mov	sl, r3
  404516:	d0c5      	beq.n	4044a4 <_dtoa_r+0xd6c>
  404518:	f1bb 0f00 	cmp.w	fp, #0
  40451c:	f73f aebc 	bgt.w	404298 <_dtoa_r+0xb60>
  404520:	e6bc      	b.n	40429c <_dtoa_r+0xb64>
  404522:	f47f aebb 	bne.w	40429c <_dtoa_r+0xb64>
  404526:	f01a 0f01 	tst.w	sl, #1
  40452a:	f43f aeb7 	beq.w	40429c <_dtoa_r+0xb64>
  40452e:	e6af      	b.n	404290 <_dtoa_r+0xb58>
  404530:	f04f 0800 	mov.w	r8, #0
  404534:	4646      	mov	r6, r8
  404536:	e531      	b.n	403f9c <_dtoa_r+0x864>
  404538:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40453a:	2b02      	cmp	r3, #2
  40453c:	dc21      	bgt.n	404582 <_dtoa_r+0xe4a>
  40453e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404540:	e604      	b.n	40414c <_dtoa_r+0xa14>
  404542:	f04f 0802 	mov.w	r8, #2
  404546:	e45d      	b.n	403e04 <_dtoa_r+0x6cc>
  404548:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40454a:	2b02      	cmp	r3, #2
  40454c:	dc19      	bgt.n	404582 <_dtoa_r+0xe4a>
  40454e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404550:	e563      	b.n	40401a <_dtoa_r+0x8e2>
  404552:	2400      	movs	r4, #0
  404554:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  404558:	4621      	mov	r1, r4
  40455a:	4648      	mov	r0, r9
  40455c:	f000 fbd6 	bl	404d0c <_Balloc>
  404560:	f04f 33ff 	mov.w	r3, #4294967295
  404564:	9306      	str	r3, [sp, #24]
  404566:	930d      	str	r3, [sp, #52]	; 0x34
  404568:	2301      	movs	r3, #1
  40456a:	9007      	str	r0, [sp, #28]
  40456c:	9421      	str	r4, [sp, #132]	; 0x84
  40456e:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  404572:	9309      	str	r3, [sp, #36]	; 0x24
  404574:	f7ff b9e9 	b.w	40394a <_dtoa_r+0x212>
  404578:	f43f ab3d 	beq.w	403bf6 <_dtoa_r+0x4be>
  40457c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404580:	e522      	b.n	403fc8 <_dtoa_r+0x890>
  404582:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404584:	9306      	str	r3, [sp, #24]
  404586:	e5e9      	b.n	40415c <_dtoa_r+0xa24>
  404588:	2501      	movs	r5, #1
  40458a:	f7ff b9a8 	b.w	4038de <_dtoa_r+0x1a6>
  40458e:	bf00      	nop

00404590 <__libc_fini_array>:
  404590:	b538      	push	{r3, r4, r5, lr}
  404592:	4d07      	ldr	r5, [pc, #28]	; (4045b0 <__libc_fini_array+0x20>)
  404594:	4c07      	ldr	r4, [pc, #28]	; (4045b4 <__libc_fini_array+0x24>)
  404596:	1b2c      	subs	r4, r5, r4
  404598:	10a4      	asrs	r4, r4, #2
  40459a:	d005      	beq.n	4045a8 <__libc_fini_array+0x18>
  40459c:	3c01      	subs	r4, #1
  40459e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4045a2:	4798      	blx	r3
  4045a4:	2c00      	cmp	r4, #0
  4045a6:	d1f9      	bne.n	40459c <__libc_fini_array+0xc>
  4045a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4045ac:	f002 b94c 	b.w	406848 <_fini>
  4045b0:	00406858 	.word	0x00406858
  4045b4:	00406854 	.word	0x00406854

004045b8 <_localeconv_r>:
  4045b8:	4800      	ldr	r0, [pc, #0]	; (4045bc <_localeconv_r+0x4>)
  4045ba:	4770      	bx	lr
  4045bc:	20400444 	.word	0x20400444

004045c0 <_malloc_r>:
  4045c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4045c4:	f101 050b 	add.w	r5, r1, #11
  4045c8:	2d16      	cmp	r5, #22
  4045ca:	b083      	sub	sp, #12
  4045cc:	4606      	mov	r6, r0
  4045ce:	f240 809f 	bls.w	404710 <_malloc_r+0x150>
  4045d2:	f035 0507 	bics.w	r5, r5, #7
  4045d6:	f100 80bf 	bmi.w	404758 <_malloc_r+0x198>
  4045da:	42a9      	cmp	r1, r5
  4045dc:	f200 80bc 	bhi.w	404758 <_malloc_r+0x198>
  4045e0:	f000 fb90 	bl	404d04 <__malloc_lock>
  4045e4:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4045e8:	f0c0 829c 	bcc.w	404b24 <_malloc_r+0x564>
  4045ec:	0a6b      	lsrs	r3, r5, #9
  4045ee:	f000 80ba 	beq.w	404766 <_malloc_r+0x1a6>
  4045f2:	2b04      	cmp	r3, #4
  4045f4:	f200 8183 	bhi.w	4048fe <_malloc_r+0x33e>
  4045f8:	09a8      	lsrs	r0, r5, #6
  4045fa:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  4045fe:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404602:	3038      	adds	r0, #56	; 0x38
  404604:	4fc4      	ldr	r7, [pc, #784]	; (404918 <_malloc_r+0x358>)
  404606:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  40460a:	f1a3 0108 	sub.w	r1, r3, #8
  40460e:	685c      	ldr	r4, [r3, #4]
  404610:	42a1      	cmp	r1, r4
  404612:	d107      	bne.n	404624 <_malloc_r+0x64>
  404614:	e0ac      	b.n	404770 <_malloc_r+0x1b0>
  404616:	2a00      	cmp	r2, #0
  404618:	f280 80ac 	bge.w	404774 <_malloc_r+0x1b4>
  40461c:	68e4      	ldr	r4, [r4, #12]
  40461e:	42a1      	cmp	r1, r4
  404620:	f000 80a6 	beq.w	404770 <_malloc_r+0x1b0>
  404624:	6863      	ldr	r3, [r4, #4]
  404626:	f023 0303 	bic.w	r3, r3, #3
  40462a:	1b5a      	subs	r2, r3, r5
  40462c:	2a0f      	cmp	r2, #15
  40462e:	ddf2      	ble.n	404616 <_malloc_r+0x56>
  404630:	49b9      	ldr	r1, [pc, #740]	; (404918 <_malloc_r+0x358>)
  404632:	693c      	ldr	r4, [r7, #16]
  404634:	f101 0e08 	add.w	lr, r1, #8
  404638:	4574      	cmp	r4, lr
  40463a:	f000 81b3 	beq.w	4049a4 <_malloc_r+0x3e4>
  40463e:	6863      	ldr	r3, [r4, #4]
  404640:	f023 0303 	bic.w	r3, r3, #3
  404644:	1b5a      	subs	r2, r3, r5
  404646:	2a0f      	cmp	r2, #15
  404648:	f300 8199 	bgt.w	40497e <_malloc_r+0x3be>
  40464c:	2a00      	cmp	r2, #0
  40464e:	f8c1 e014 	str.w	lr, [r1, #20]
  404652:	f8c1 e010 	str.w	lr, [r1, #16]
  404656:	f280 809e 	bge.w	404796 <_malloc_r+0x1d6>
  40465a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40465e:	f080 8167 	bcs.w	404930 <_malloc_r+0x370>
  404662:	08db      	lsrs	r3, r3, #3
  404664:	f103 0c01 	add.w	ip, r3, #1
  404668:	2201      	movs	r2, #1
  40466a:	109b      	asrs	r3, r3, #2
  40466c:	fa02 f303 	lsl.w	r3, r2, r3
  404670:	684a      	ldr	r2, [r1, #4]
  404672:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  404676:	f8c4 8008 	str.w	r8, [r4, #8]
  40467a:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  40467e:	431a      	orrs	r2, r3
  404680:	f1a9 0308 	sub.w	r3, r9, #8
  404684:	60e3      	str	r3, [r4, #12]
  404686:	604a      	str	r2, [r1, #4]
  404688:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  40468c:	f8c8 400c 	str.w	r4, [r8, #12]
  404690:	1083      	asrs	r3, r0, #2
  404692:	2401      	movs	r4, #1
  404694:	409c      	lsls	r4, r3
  404696:	4294      	cmp	r4, r2
  404698:	f200 808a 	bhi.w	4047b0 <_malloc_r+0x1f0>
  40469c:	4214      	tst	r4, r2
  40469e:	d106      	bne.n	4046ae <_malloc_r+0xee>
  4046a0:	f020 0003 	bic.w	r0, r0, #3
  4046a4:	0064      	lsls	r4, r4, #1
  4046a6:	4214      	tst	r4, r2
  4046a8:	f100 0004 	add.w	r0, r0, #4
  4046ac:	d0fa      	beq.n	4046a4 <_malloc_r+0xe4>
  4046ae:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4046b2:	46cc      	mov	ip, r9
  4046b4:	4680      	mov	r8, r0
  4046b6:	f8dc 100c 	ldr.w	r1, [ip, #12]
  4046ba:	458c      	cmp	ip, r1
  4046bc:	d107      	bne.n	4046ce <_malloc_r+0x10e>
  4046be:	e173      	b.n	4049a8 <_malloc_r+0x3e8>
  4046c0:	2a00      	cmp	r2, #0
  4046c2:	f280 8181 	bge.w	4049c8 <_malloc_r+0x408>
  4046c6:	68c9      	ldr	r1, [r1, #12]
  4046c8:	458c      	cmp	ip, r1
  4046ca:	f000 816d 	beq.w	4049a8 <_malloc_r+0x3e8>
  4046ce:	684b      	ldr	r3, [r1, #4]
  4046d0:	f023 0303 	bic.w	r3, r3, #3
  4046d4:	1b5a      	subs	r2, r3, r5
  4046d6:	2a0f      	cmp	r2, #15
  4046d8:	ddf2      	ble.n	4046c0 <_malloc_r+0x100>
  4046da:	460c      	mov	r4, r1
  4046dc:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4046e0:	f854 8f08 	ldr.w	r8, [r4, #8]!
  4046e4:	194b      	adds	r3, r1, r5
  4046e6:	f045 0501 	orr.w	r5, r5, #1
  4046ea:	604d      	str	r5, [r1, #4]
  4046ec:	f042 0101 	orr.w	r1, r2, #1
  4046f0:	f8c8 c00c 	str.w	ip, [r8, #12]
  4046f4:	4630      	mov	r0, r6
  4046f6:	f8cc 8008 	str.w	r8, [ip, #8]
  4046fa:	617b      	str	r3, [r7, #20]
  4046fc:	613b      	str	r3, [r7, #16]
  4046fe:	f8c3 e00c 	str.w	lr, [r3, #12]
  404702:	f8c3 e008 	str.w	lr, [r3, #8]
  404706:	6059      	str	r1, [r3, #4]
  404708:	509a      	str	r2, [r3, r2]
  40470a:	f000 fafd 	bl	404d08 <__malloc_unlock>
  40470e:	e01f      	b.n	404750 <_malloc_r+0x190>
  404710:	2910      	cmp	r1, #16
  404712:	d821      	bhi.n	404758 <_malloc_r+0x198>
  404714:	f000 faf6 	bl	404d04 <__malloc_lock>
  404718:	2510      	movs	r5, #16
  40471a:	2306      	movs	r3, #6
  40471c:	2002      	movs	r0, #2
  40471e:	4f7e      	ldr	r7, [pc, #504]	; (404918 <_malloc_r+0x358>)
  404720:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  404724:	f1a3 0208 	sub.w	r2, r3, #8
  404728:	685c      	ldr	r4, [r3, #4]
  40472a:	4294      	cmp	r4, r2
  40472c:	f000 8145 	beq.w	4049ba <_malloc_r+0x3fa>
  404730:	6863      	ldr	r3, [r4, #4]
  404732:	68e1      	ldr	r1, [r4, #12]
  404734:	68a5      	ldr	r5, [r4, #8]
  404736:	f023 0303 	bic.w	r3, r3, #3
  40473a:	4423      	add	r3, r4
  40473c:	4630      	mov	r0, r6
  40473e:	685a      	ldr	r2, [r3, #4]
  404740:	60e9      	str	r1, [r5, #12]
  404742:	f042 0201 	orr.w	r2, r2, #1
  404746:	608d      	str	r5, [r1, #8]
  404748:	605a      	str	r2, [r3, #4]
  40474a:	f000 fadd 	bl	404d08 <__malloc_unlock>
  40474e:	3408      	adds	r4, #8
  404750:	4620      	mov	r0, r4
  404752:	b003      	add	sp, #12
  404754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404758:	2400      	movs	r4, #0
  40475a:	230c      	movs	r3, #12
  40475c:	4620      	mov	r0, r4
  40475e:	6033      	str	r3, [r6, #0]
  404760:	b003      	add	sp, #12
  404762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404766:	2380      	movs	r3, #128	; 0x80
  404768:	f04f 0e40 	mov.w	lr, #64	; 0x40
  40476c:	203f      	movs	r0, #63	; 0x3f
  40476e:	e749      	b.n	404604 <_malloc_r+0x44>
  404770:	4670      	mov	r0, lr
  404772:	e75d      	b.n	404630 <_malloc_r+0x70>
  404774:	4423      	add	r3, r4
  404776:	68e1      	ldr	r1, [r4, #12]
  404778:	685a      	ldr	r2, [r3, #4]
  40477a:	68a5      	ldr	r5, [r4, #8]
  40477c:	f042 0201 	orr.w	r2, r2, #1
  404780:	60e9      	str	r1, [r5, #12]
  404782:	4630      	mov	r0, r6
  404784:	608d      	str	r5, [r1, #8]
  404786:	605a      	str	r2, [r3, #4]
  404788:	f000 fabe 	bl	404d08 <__malloc_unlock>
  40478c:	3408      	adds	r4, #8
  40478e:	4620      	mov	r0, r4
  404790:	b003      	add	sp, #12
  404792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404796:	4423      	add	r3, r4
  404798:	4630      	mov	r0, r6
  40479a:	685a      	ldr	r2, [r3, #4]
  40479c:	f042 0201 	orr.w	r2, r2, #1
  4047a0:	605a      	str	r2, [r3, #4]
  4047a2:	f000 fab1 	bl	404d08 <__malloc_unlock>
  4047a6:	3408      	adds	r4, #8
  4047a8:	4620      	mov	r0, r4
  4047aa:	b003      	add	sp, #12
  4047ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047b0:	68bc      	ldr	r4, [r7, #8]
  4047b2:	6863      	ldr	r3, [r4, #4]
  4047b4:	f023 0803 	bic.w	r8, r3, #3
  4047b8:	45a8      	cmp	r8, r5
  4047ba:	d304      	bcc.n	4047c6 <_malloc_r+0x206>
  4047bc:	ebc5 0308 	rsb	r3, r5, r8
  4047c0:	2b0f      	cmp	r3, #15
  4047c2:	f300 808c 	bgt.w	4048de <_malloc_r+0x31e>
  4047c6:	4b55      	ldr	r3, [pc, #340]	; (40491c <_malloc_r+0x35c>)
  4047c8:	f8df 9160 	ldr.w	r9, [pc, #352]	; 40492c <_malloc_r+0x36c>
  4047cc:	681a      	ldr	r2, [r3, #0]
  4047ce:	f8d9 3000 	ldr.w	r3, [r9]
  4047d2:	3301      	adds	r3, #1
  4047d4:	442a      	add	r2, r5
  4047d6:	eb04 0a08 	add.w	sl, r4, r8
  4047da:	f000 8160 	beq.w	404a9e <_malloc_r+0x4de>
  4047de:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4047e2:	320f      	adds	r2, #15
  4047e4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  4047e8:	f022 020f 	bic.w	r2, r2, #15
  4047ec:	4611      	mov	r1, r2
  4047ee:	4630      	mov	r0, r6
  4047f0:	9201      	str	r2, [sp, #4]
  4047f2:	f000 fd99 	bl	405328 <_sbrk_r>
  4047f6:	f1b0 3fff 	cmp.w	r0, #4294967295
  4047fa:	4683      	mov	fp, r0
  4047fc:	9a01      	ldr	r2, [sp, #4]
  4047fe:	f000 8158 	beq.w	404ab2 <_malloc_r+0x4f2>
  404802:	4582      	cmp	sl, r0
  404804:	f200 80fc 	bhi.w	404a00 <_malloc_r+0x440>
  404808:	4b45      	ldr	r3, [pc, #276]	; (404920 <_malloc_r+0x360>)
  40480a:	6819      	ldr	r1, [r3, #0]
  40480c:	45da      	cmp	sl, fp
  40480e:	4411      	add	r1, r2
  404810:	6019      	str	r1, [r3, #0]
  404812:	f000 8153 	beq.w	404abc <_malloc_r+0x4fc>
  404816:	f8d9 0000 	ldr.w	r0, [r9]
  40481a:	f8df e110 	ldr.w	lr, [pc, #272]	; 40492c <_malloc_r+0x36c>
  40481e:	3001      	adds	r0, #1
  404820:	bf1b      	ittet	ne
  404822:	ebca 0a0b 	rsbne	sl, sl, fp
  404826:	4451      	addne	r1, sl
  404828:	f8ce b000 	streq.w	fp, [lr]
  40482c:	6019      	strne	r1, [r3, #0]
  40482e:	f01b 0107 	ands.w	r1, fp, #7
  404832:	f000 8117 	beq.w	404a64 <_malloc_r+0x4a4>
  404836:	f1c1 0008 	rsb	r0, r1, #8
  40483a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40483e:	4483      	add	fp, r0
  404840:	3108      	adds	r1, #8
  404842:	445a      	add	r2, fp
  404844:	f3c2 020b 	ubfx	r2, r2, #0, #12
  404848:	ebc2 0901 	rsb	r9, r2, r1
  40484c:	4649      	mov	r1, r9
  40484e:	4630      	mov	r0, r6
  404850:	9301      	str	r3, [sp, #4]
  404852:	f000 fd69 	bl	405328 <_sbrk_r>
  404856:	1c43      	adds	r3, r0, #1
  404858:	9b01      	ldr	r3, [sp, #4]
  40485a:	f000 813f 	beq.w	404adc <_malloc_r+0x51c>
  40485e:	ebcb 0200 	rsb	r2, fp, r0
  404862:	444a      	add	r2, r9
  404864:	f042 0201 	orr.w	r2, r2, #1
  404868:	6819      	ldr	r1, [r3, #0]
  40486a:	f8c7 b008 	str.w	fp, [r7, #8]
  40486e:	4449      	add	r1, r9
  404870:	42bc      	cmp	r4, r7
  404872:	f8cb 2004 	str.w	r2, [fp, #4]
  404876:	6019      	str	r1, [r3, #0]
  404878:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 404920 <_malloc_r+0x360>
  40487c:	d016      	beq.n	4048ac <_malloc_r+0x2ec>
  40487e:	f1b8 0f0f 	cmp.w	r8, #15
  404882:	f240 80fd 	bls.w	404a80 <_malloc_r+0x4c0>
  404886:	6862      	ldr	r2, [r4, #4]
  404888:	f1a8 030c 	sub.w	r3, r8, #12
  40488c:	f023 0307 	bic.w	r3, r3, #7
  404890:	18e0      	adds	r0, r4, r3
  404892:	f002 0201 	and.w	r2, r2, #1
  404896:	f04f 0e05 	mov.w	lr, #5
  40489a:	431a      	orrs	r2, r3
  40489c:	2b0f      	cmp	r3, #15
  40489e:	6062      	str	r2, [r4, #4]
  4048a0:	f8c0 e004 	str.w	lr, [r0, #4]
  4048a4:	f8c0 e008 	str.w	lr, [r0, #8]
  4048a8:	f200 811c 	bhi.w	404ae4 <_malloc_r+0x524>
  4048ac:	4b1d      	ldr	r3, [pc, #116]	; (404924 <_malloc_r+0x364>)
  4048ae:	68bc      	ldr	r4, [r7, #8]
  4048b0:	681a      	ldr	r2, [r3, #0]
  4048b2:	4291      	cmp	r1, r2
  4048b4:	bf88      	it	hi
  4048b6:	6019      	strhi	r1, [r3, #0]
  4048b8:	4b1b      	ldr	r3, [pc, #108]	; (404928 <_malloc_r+0x368>)
  4048ba:	681a      	ldr	r2, [r3, #0]
  4048bc:	4291      	cmp	r1, r2
  4048be:	6862      	ldr	r2, [r4, #4]
  4048c0:	bf88      	it	hi
  4048c2:	6019      	strhi	r1, [r3, #0]
  4048c4:	f022 0203 	bic.w	r2, r2, #3
  4048c8:	4295      	cmp	r5, r2
  4048ca:	eba2 0305 	sub.w	r3, r2, r5
  4048ce:	d801      	bhi.n	4048d4 <_malloc_r+0x314>
  4048d0:	2b0f      	cmp	r3, #15
  4048d2:	dc04      	bgt.n	4048de <_malloc_r+0x31e>
  4048d4:	4630      	mov	r0, r6
  4048d6:	f000 fa17 	bl	404d08 <__malloc_unlock>
  4048da:	2400      	movs	r4, #0
  4048dc:	e738      	b.n	404750 <_malloc_r+0x190>
  4048de:	1962      	adds	r2, r4, r5
  4048e0:	f043 0301 	orr.w	r3, r3, #1
  4048e4:	f045 0501 	orr.w	r5, r5, #1
  4048e8:	6065      	str	r5, [r4, #4]
  4048ea:	4630      	mov	r0, r6
  4048ec:	60ba      	str	r2, [r7, #8]
  4048ee:	6053      	str	r3, [r2, #4]
  4048f0:	f000 fa0a 	bl	404d08 <__malloc_unlock>
  4048f4:	3408      	adds	r4, #8
  4048f6:	4620      	mov	r0, r4
  4048f8:	b003      	add	sp, #12
  4048fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048fe:	2b14      	cmp	r3, #20
  404900:	d971      	bls.n	4049e6 <_malloc_r+0x426>
  404902:	2b54      	cmp	r3, #84	; 0x54
  404904:	f200 80a4 	bhi.w	404a50 <_malloc_r+0x490>
  404908:	0b28      	lsrs	r0, r5, #12
  40490a:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  40490e:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404912:	306e      	adds	r0, #110	; 0x6e
  404914:	e676      	b.n	404604 <_malloc_r+0x44>
  404916:	bf00      	nop
  404918:	2040047c 	.word	0x2040047c
  40491c:	2040092c 	.word	0x2040092c
  404920:	20400930 	.word	0x20400930
  404924:	20400928 	.word	0x20400928
  404928:	20400924 	.word	0x20400924
  40492c:	20400888 	.word	0x20400888
  404930:	0a5a      	lsrs	r2, r3, #9
  404932:	2a04      	cmp	r2, #4
  404934:	d95e      	bls.n	4049f4 <_malloc_r+0x434>
  404936:	2a14      	cmp	r2, #20
  404938:	f200 80b3 	bhi.w	404aa2 <_malloc_r+0x4e2>
  40493c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404940:	0049      	lsls	r1, r1, #1
  404942:	325b      	adds	r2, #91	; 0x5b
  404944:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  404948:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  40494c:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 404b2c <_malloc_r+0x56c>
  404950:	f1ac 0c08 	sub.w	ip, ip, #8
  404954:	458c      	cmp	ip, r1
  404956:	f000 8088 	beq.w	404a6a <_malloc_r+0x4aa>
  40495a:	684a      	ldr	r2, [r1, #4]
  40495c:	f022 0203 	bic.w	r2, r2, #3
  404960:	4293      	cmp	r3, r2
  404962:	d202      	bcs.n	40496a <_malloc_r+0x3aa>
  404964:	6889      	ldr	r1, [r1, #8]
  404966:	458c      	cmp	ip, r1
  404968:	d1f7      	bne.n	40495a <_malloc_r+0x39a>
  40496a:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40496e:	687a      	ldr	r2, [r7, #4]
  404970:	f8c4 c00c 	str.w	ip, [r4, #12]
  404974:	60a1      	str	r1, [r4, #8]
  404976:	f8cc 4008 	str.w	r4, [ip, #8]
  40497a:	60cc      	str	r4, [r1, #12]
  40497c:	e688      	b.n	404690 <_malloc_r+0xd0>
  40497e:	1963      	adds	r3, r4, r5
  404980:	f042 0701 	orr.w	r7, r2, #1
  404984:	f045 0501 	orr.w	r5, r5, #1
  404988:	6065      	str	r5, [r4, #4]
  40498a:	4630      	mov	r0, r6
  40498c:	614b      	str	r3, [r1, #20]
  40498e:	610b      	str	r3, [r1, #16]
  404990:	f8c3 e00c 	str.w	lr, [r3, #12]
  404994:	f8c3 e008 	str.w	lr, [r3, #8]
  404998:	605f      	str	r7, [r3, #4]
  40499a:	509a      	str	r2, [r3, r2]
  40499c:	3408      	adds	r4, #8
  40499e:	f000 f9b3 	bl	404d08 <__malloc_unlock>
  4049a2:	e6d5      	b.n	404750 <_malloc_r+0x190>
  4049a4:	684a      	ldr	r2, [r1, #4]
  4049a6:	e673      	b.n	404690 <_malloc_r+0xd0>
  4049a8:	f108 0801 	add.w	r8, r8, #1
  4049ac:	f018 0f03 	tst.w	r8, #3
  4049b0:	f10c 0c08 	add.w	ip, ip, #8
  4049b4:	f47f ae7f 	bne.w	4046b6 <_malloc_r+0xf6>
  4049b8:	e030      	b.n	404a1c <_malloc_r+0x45c>
  4049ba:	68dc      	ldr	r4, [r3, #12]
  4049bc:	42a3      	cmp	r3, r4
  4049be:	bf08      	it	eq
  4049c0:	3002      	addeq	r0, #2
  4049c2:	f43f ae35 	beq.w	404630 <_malloc_r+0x70>
  4049c6:	e6b3      	b.n	404730 <_malloc_r+0x170>
  4049c8:	440b      	add	r3, r1
  4049ca:	460c      	mov	r4, r1
  4049cc:	685a      	ldr	r2, [r3, #4]
  4049ce:	68c9      	ldr	r1, [r1, #12]
  4049d0:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4049d4:	f042 0201 	orr.w	r2, r2, #1
  4049d8:	605a      	str	r2, [r3, #4]
  4049da:	4630      	mov	r0, r6
  4049dc:	60e9      	str	r1, [r5, #12]
  4049de:	608d      	str	r5, [r1, #8]
  4049e0:	f000 f992 	bl	404d08 <__malloc_unlock>
  4049e4:	e6b4      	b.n	404750 <_malloc_r+0x190>
  4049e6:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  4049ea:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  4049ee:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4049f2:	e607      	b.n	404604 <_malloc_r+0x44>
  4049f4:	099a      	lsrs	r2, r3, #6
  4049f6:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4049fa:	0049      	lsls	r1, r1, #1
  4049fc:	3238      	adds	r2, #56	; 0x38
  4049fe:	e7a1      	b.n	404944 <_malloc_r+0x384>
  404a00:	42bc      	cmp	r4, r7
  404a02:	4b4a      	ldr	r3, [pc, #296]	; (404b2c <_malloc_r+0x56c>)
  404a04:	f43f af00 	beq.w	404808 <_malloc_r+0x248>
  404a08:	689c      	ldr	r4, [r3, #8]
  404a0a:	6862      	ldr	r2, [r4, #4]
  404a0c:	f022 0203 	bic.w	r2, r2, #3
  404a10:	e75a      	b.n	4048c8 <_malloc_r+0x308>
  404a12:	f859 3908 	ldr.w	r3, [r9], #-8
  404a16:	4599      	cmp	r9, r3
  404a18:	f040 8082 	bne.w	404b20 <_malloc_r+0x560>
  404a1c:	f010 0f03 	tst.w	r0, #3
  404a20:	f100 30ff 	add.w	r0, r0, #4294967295
  404a24:	d1f5      	bne.n	404a12 <_malloc_r+0x452>
  404a26:	687b      	ldr	r3, [r7, #4]
  404a28:	ea23 0304 	bic.w	r3, r3, r4
  404a2c:	607b      	str	r3, [r7, #4]
  404a2e:	0064      	lsls	r4, r4, #1
  404a30:	429c      	cmp	r4, r3
  404a32:	f63f aebd 	bhi.w	4047b0 <_malloc_r+0x1f0>
  404a36:	2c00      	cmp	r4, #0
  404a38:	f43f aeba 	beq.w	4047b0 <_malloc_r+0x1f0>
  404a3c:	421c      	tst	r4, r3
  404a3e:	4640      	mov	r0, r8
  404a40:	f47f ae35 	bne.w	4046ae <_malloc_r+0xee>
  404a44:	0064      	lsls	r4, r4, #1
  404a46:	421c      	tst	r4, r3
  404a48:	f100 0004 	add.w	r0, r0, #4
  404a4c:	d0fa      	beq.n	404a44 <_malloc_r+0x484>
  404a4e:	e62e      	b.n	4046ae <_malloc_r+0xee>
  404a50:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404a54:	d818      	bhi.n	404a88 <_malloc_r+0x4c8>
  404a56:	0be8      	lsrs	r0, r5, #15
  404a58:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  404a5c:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404a60:	3077      	adds	r0, #119	; 0x77
  404a62:	e5cf      	b.n	404604 <_malloc_r+0x44>
  404a64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404a68:	e6eb      	b.n	404842 <_malloc_r+0x282>
  404a6a:	2101      	movs	r1, #1
  404a6c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  404a70:	1092      	asrs	r2, r2, #2
  404a72:	fa01 f202 	lsl.w	r2, r1, r2
  404a76:	431a      	orrs	r2, r3
  404a78:	f8c8 2004 	str.w	r2, [r8, #4]
  404a7c:	4661      	mov	r1, ip
  404a7e:	e777      	b.n	404970 <_malloc_r+0x3b0>
  404a80:	2301      	movs	r3, #1
  404a82:	f8cb 3004 	str.w	r3, [fp, #4]
  404a86:	e725      	b.n	4048d4 <_malloc_r+0x314>
  404a88:	f240 5254 	movw	r2, #1364	; 0x554
  404a8c:	4293      	cmp	r3, r2
  404a8e:	d820      	bhi.n	404ad2 <_malloc_r+0x512>
  404a90:	0ca8      	lsrs	r0, r5, #18
  404a92:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  404a96:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404a9a:	307c      	adds	r0, #124	; 0x7c
  404a9c:	e5b2      	b.n	404604 <_malloc_r+0x44>
  404a9e:	3210      	adds	r2, #16
  404aa0:	e6a4      	b.n	4047ec <_malloc_r+0x22c>
  404aa2:	2a54      	cmp	r2, #84	; 0x54
  404aa4:	d826      	bhi.n	404af4 <_malloc_r+0x534>
  404aa6:	0b1a      	lsrs	r2, r3, #12
  404aa8:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404aac:	0049      	lsls	r1, r1, #1
  404aae:	326e      	adds	r2, #110	; 0x6e
  404ab0:	e748      	b.n	404944 <_malloc_r+0x384>
  404ab2:	68bc      	ldr	r4, [r7, #8]
  404ab4:	6862      	ldr	r2, [r4, #4]
  404ab6:	f022 0203 	bic.w	r2, r2, #3
  404aba:	e705      	b.n	4048c8 <_malloc_r+0x308>
  404abc:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404ac0:	2800      	cmp	r0, #0
  404ac2:	f47f aea8 	bne.w	404816 <_malloc_r+0x256>
  404ac6:	4442      	add	r2, r8
  404ac8:	68bb      	ldr	r3, [r7, #8]
  404aca:	f042 0201 	orr.w	r2, r2, #1
  404ace:	605a      	str	r2, [r3, #4]
  404ad0:	e6ec      	b.n	4048ac <_malloc_r+0x2ec>
  404ad2:	23fe      	movs	r3, #254	; 0xfe
  404ad4:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  404ad8:	207e      	movs	r0, #126	; 0x7e
  404ada:	e593      	b.n	404604 <_malloc_r+0x44>
  404adc:	2201      	movs	r2, #1
  404ade:	f04f 0900 	mov.w	r9, #0
  404ae2:	e6c1      	b.n	404868 <_malloc_r+0x2a8>
  404ae4:	f104 0108 	add.w	r1, r4, #8
  404ae8:	4630      	mov	r0, r6
  404aea:	f000 fe07 	bl	4056fc <_free_r>
  404aee:	f8d9 1000 	ldr.w	r1, [r9]
  404af2:	e6db      	b.n	4048ac <_malloc_r+0x2ec>
  404af4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404af8:	d805      	bhi.n	404b06 <_malloc_r+0x546>
  404afa:	0bda      	lsrs	r2, r3, #15
  404afc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404b00:	0049      	lsls	r1, r1, #1
  404b02:	3277      	adds	r2, #119	; 0x77
  404b04:	e71e      	b.n	404944 <_malloc_r+0x384>
  404b06:	f240 5154 	movw	r1, #1364	; 0x554
  404b0a:	428a      	cmp	r2, r1
  404b0c:	d805      	bhi.n	404b1a <_malloc_r+0x55a>
  404b0e:	0c9a      	lsrs	r2, r3, #18
  404b10:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404b14:	0049      	lsls	r1, r1, #1
  404b16:	327c      	adds	r2, #124	; 0x7c
  404b18:	e714      	b.n	404944 <_malloc_r+0x384>
  404b1a:	21fe      	movs	r1, #254	; 0xfe
  404b1c:	227e      	movs	r2, #126	; 0x7e
  404b1e:	e711      	b.n	404944 <_malloc_r+0x384>
  404b20:	687b      	ldr	r3, [r7, #4]
  404b22:	e784      	b.n	404a2e <_malloc_r+0x46e>
  404b24:	08e8      	lsrs	r0, r5, #3
  404b26:	1c43      	adds	r3, r0, #1
  404b28:	005b      	lsls	r3, r3, #1
  404b2a:	e5f8      	b.n	40471e <_malloc_r+0x15e>
  404b2c:	2040047c 	.word	0x2040047c

00404b30 <memchr>:
  404b30:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404b34:	2a10      	cmp	r2, #16
  404b36:	db2b      	blt.n	404b90 <memchr+0x60>
  404b38:	f010 0f07 	tst.w	r0, #7
  404b3c:	d008      	beq.n	404b50 <memchr+0x20>
  404b3e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404b42:	3a01      	subs	r2, #1
  404b44:	428b      	cmp	r3, r1
  404b46:	d02d      	beq.n	404ba4 <memchr+0x74>
  404b48:	f010 0f07 	tst.w	r0, #7
  404b4c:	b342      	cbz	r2, 404ba0 <memchr+0x70>
  404b4e:	d1f6      	bne.n	404b3e <memchr+0xe>
  404b50:	b4f0      	push	{r4, r5, r6, r7}
  404b52:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404b56:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404b5a:	f022 0407 	bic.w	r4, r2, #7
  404b5e:	f07f 0700 	mvns.w	r7, #0
  404b62:	2300      	movs	r3, #0
  404b64:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404b68:	3c08      	subs	r4, #8
  404b6a:	ea85 0501 	eor.w	r5, r5, r1
  404b6e:	ea86 0601 	eor.w	r6, r6, r1
  404b72:	fa85 f547 	uadd8	r5, r5, r7
  404b76:	faa3 f587 	sel	r5, r3, r7
  404b7a:	fa86 f647 	uadd8	r6, r6, r7
  404b7e:	faa5 f687 	sel	r6, r5, r7
  404b82:	b98e      	cbnz	r6, 404ba8 <memchr+0x78>
  404b84:	d1ee      	bne.n	404b64 <memchr+0x34>
  404b86:	bcf0      	pop	{r4, r5, r6, r7}
  404b88:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404b8c:	f002 0207 	and.w	r2, r2, #7
  404b90:	b132      	cbz	r2, 404ba0 <memchr+0x70>
  404b92:	f810 3b01 	ldrb.w	r3, [r0], #1
  404b96:	3a01      	subs	r2, #1
  404b98:	ea83 0301 	eor.w	r3, r3, r1
  404b9c:	b113      	cbz	r3, 404ba4 <memchr+0x74>
  404b9e:	d1f8      	bne.n	404b92 <memchr+0x62>
  404ba0:	2000      	movs	r0, #0
  404ba2:	4770      	bx	lr
  404ba4:	3801      	subs	r0, #1
  404ba6:	4770      	bx	lr
  404ba8:	2d00      	cmp	r5, #0
  404baa:	bf06      	itte	eq
  404bac:	4635      	moveq	r5, r6
  404bae:	3803      	subeq	r0, #3
  404bb0:	3807      	subne	r0, #7
  404bb2:	f015 0f01 	tst.w	r5, #1
  404bb6:	d107      	bne.n	404bc8 <memchr+0x98>
  404bb8:	3001      	adds	r0, #1
  404bba:	f415 7f80 	tst.w	r5, #256	; 0x100
  404bbe:	bf02      	ittt	eq
  404bc0:	3001      	addeq	r0, #1
  404bc2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404bc6:	3001      	addeq	r0, #1
  404bc8:	bcf0      	pop	{r4, r5, r6, r7}
  404bca:	3801      	subs	r0, #1
  404bcc:	4770      	bx	lr
  404bce:	bf00      	nop

00404bd0 <memcpy>:
  404bd0:	4684      	mov	ip, r0
  404bd2:	ea41 0300 	orr.w	r3, r1, r0
  404bd6:	f013 0303 	ands.w	r3, r3, #3
  404bda:	d16d      	bne.n	404cb8 <memcpy+0xe8>
  404bdc:	3a40      	subs	r2, #64	; 0x40
  404bde:	d341      	bcc.n	404c64 <memcpy+0x94>
  404be0:	f851 3b04 	ldr.w	r3, [r1], #4
  404be4:	f840 3b04 	str.w	r3, [r0], #4
  404be8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bec:	f840 3b04 	str.w	r3, [r0], #4
  404bf0:	f851 3b04 	ldr.w	r3, [r1], #4
  404bf4:	f840 3b04 	str.w	r3, [r0], #4
  404bf8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bfc:	f840 3b04 	str.w	r3, [r0], #4
  404c00:	f851 3b04 	ldr.w	r3, [r1], #4
  404c04:	f840 3b04 	str.w	r3, [r0], #4
  404c08:	f851 3b04 	ldr.w	r3, [r1], #4
  404c0c:	f840 3b04 	str.w	r3, [r0], #4
  404c10:	f851 3b04 	ldr.w	r3, [r1], #4
  404c14:	f840 3b04 	str.w	r3, [r0], #4
  404c18:	f851 3b04 	ldr.w	r3, [r1], #4
  404c1c:	f840 3b04 	str.w	r3, [r0], #4
  404c20:	f851 3b04 	ldr.w	r3, [r1], #4
  404c24:	f840 3b04 	str.w	r3, [r0], #4
  404c28:	f851 3b04 	ldr.w	r3, [r1], #4
  404c2c:	f840 3b04 	str.w	r3, [r0], #4
  404c30:	f851 3b04 	ldr.w	r3, [r1], #4
  404c34:	f840 3b04 	str.w	r3, [r0], #4
  404c38:	f851 3b04 	ldr.w	r3, [r1], #4
  404c3c:	f840 3b04 	str.w	r3, [r0], #4
  404c40:	f851 3b04 	ldr.w	r3, [r1], #4
  404c44:	f840 3b04 	str.w	r3, [r0], #4
  404c48:	f851 3b04 	ldr.w	r3, [r1], #4
  404c4c:	f840 3b04 	str.w	r3, [r0], #4
  404c50:	f851 3b04 	ldr.w	r3, [r1], #4
  404c54:	f840 3b04 	str.w	r3, [r0], #4
  404c58:	f851 3b04 	ldr.w	r3, [r1], #4
  404c5c:	f840 3b04 	str.w	r3, [r0], #4
  404c60:	3a40      	subs	r2, #64	; 0x40
  404c62:	d2bd      	bcs.n	404be0 <memcpy+0x10>
  404c64:	3230      	adds	r2, #48	; 0x30
  404c66:	d311      	bcc.n	404c8c <memcpy+0xbc>
  404c68:	f851 3b04 	ldr.w	r3, [r1], #4
  404c6c:	f840 3b04 	str.w	r3, [r0], #4
  404c70:	f851 3b04 	ldr.w	r3, [r1], #4
  404c74:	f840 3b04 	str.w	r3, [r0], #4
  404c78:	f851 3b04 	ldr.w	r3, [r1], #4
  404c7c:	f840 3b04 	str.w	r3, [r0], #4
  404c80:	f851 3b04 	ldr.w	r3, [r1], #4
  404c84:	f840 3b04 	str.w	r3, [r0], #4
  404c88:	3a10      	subs	r2, #16
  404c8a:	d2ed      	bcs.n	404c68 <memcpy+0x98>
  404c8c:	320c      	adds	r2, #12
  404c8e:	d305      	bcc.n	404c9c <memcpy+0xcc>
  404c90:	f851 3b04 	ldr.w	r3, [r1], #4
  404c94:	f840 3b04 	str.w	r3, [r0], #4
  404c98:	3a04      	subs	r2, #4
  404c9a:	d2f9      	bcs.n	404c90 <memcpy+0xc0>
  404c9c:	3204      	adds	r2, #4
  404c9e:	d008      	beq.n	404cb2 <memcpy+0xe2>
  404ca0:	07d2      	lsls	r2, r2, #31
  404ca2:	bf1c      	itt	ne
  404ca4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404ca8:	f800 3b01 	strbne.w	r3, [r0], #1
  404cac:	d301      	bcc.n	404cb2 <memcpy+0xe2>
  404cae:	880b      	ldrh	r3, [r1, #0]
  404cb0:	8003      	strh	r3, [r0, #0]
  404cb2:	4660      	mov	r0, ip
  404cb4:	4770      	bx	lr
  404cb6:	bf00      	nop
  404cb8:	2a08      	cmp	r2, #8
  404cba:	d313      	bcc.n	404ce4 <memcpy+0x114>
  404cbc:	078b      	lsls	r3, r1, #30
  404cbe:	d08d      	beq.n	404bdc <memcpy+0xc>
  404cc0:	f010 0303 	ands.w	r3, r0, #3
  404cc4:	d08a      	beq.n	404bdc <memcpy+0xc>
  404cc6:	f1c3 0304 	rsb	r3, r3, #4
  404cca:	1ad2      	subs	r2, r2, r3
  404ccc:	07db      	lsls	r3, r3, #31
  404cce:	bf1c      	itt	ne
  404cd0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404cd4:	f800 3b01 	strbne.w	r3, [r0], #1
  404cd8:	d380      	bcc.n	404bdc <memcpy+0xc>
  404cda:	f831 3b02 	ldrh.w	r3, [r1], #2
  404cde:	f820 3b02 	strh.w	r3, [r0], #2
  404ce2:	e77b      	b.n	404bdc <memcpy+0xc>
  404ce4:	3a04      	subs	r2, #4
  404ce6:	d3d9      	bcc.n	404c9c <memcpy+0xcc>
  404ce8:	3a01      	subs	r2, #1
  404cea:	f811 3b01 	ldrb.w	r3, [r1], #1
  404cee:	f800 3b01 	strb.w	r3, [r0], #1
  404cf2:	d2f9      	bcs.n	404ce8 <memcpy+0x118>
  404cf4:	780b      	ldrb	r3, [r1, #0]
  404cf6:	7003      	strb	r3, [r0, #0]
  404cf8:	784b      	ldrb	r3, [r1, #1]
  404cfa:	7043      	strb	r3, [r0, #1]
  404cfc:	788b      	ldrb	r3, [r1, #2]
  404cfe:	7083      	strb	r3, [r0, #2]
  404d00:	4660      	mov	r0, ip
  404d02:	4770      	bx	lr

00404d04 <__malloc_lock>:
  404d04:	4770      	bx	lr
  404d06:	bf00      	nop

00404d08 <__malloc_unlock>:
  404d08:	4770      	bx	lr
  404d0a:	bf00      	nop

00404d0c <_Balloc>:
  404d0c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404d0e:	b570      	push	{r4, r5, r6, lr}
  404d10:	4605      	mov	r5, r0
  404d12:	460c      	mov	r4, r1
  404d14:	b14b      	cbz	r3, 404d2a <_Balloc+0x1e>
  404d16:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404d1a:	b180      	cbz	r0, 404d3e <_Balloc+0x32>
  404d1c:	6802      	ldr	r2, [r0, #0]
  404d1e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404d22:	2300      	movs	r3, #0
  404d24:	6103      	str	r3, [r0, #16]
  404d26:	60c3      	str	r3, [r0, #12]
  404d28:	bd70      	pop	{r4, r5, r6, pc}
  404d2a:	2221      	movs	r2, #33	; 0x21
  404d2c:	2104      	movs	r1, #4
  404d2e:	f000 fc67 	bl	405600 <_calloc_r>
  404d32:	64e8      	str	r0, [r5, #76]	; 0x4c
  404d34:	4603      	mov	r3, r0
  404d36:	2800      	cmp	r0, #0
  404d38:	d1ed      	bne.n	404d16 <_Balloc+0xa>
  404d3a:	2000      	movs	r0, #0
  404d3c:	bd70      	pop	{r4, r5, r6, pc}
  404d3e:	2101      	movs	r1, #1
  404d40:	fa01 f604 	lsl.w	r6, r1, r4
  404d44:	1d72      	adds	r2, r6, #5
  404d46:	4628      	mov	r0, r5
  404d48:	0092      	lsls	r2, r2, #2
  404d4a:	f000 fc59 	bl	405600 <_calloc_r>
  404d4e:	2800      	cmp	r0, #0
  404d50:	d0f3      	beq.n	404d3a <_Balloc+0x2e>
  404d52:	6044      	str	r4, [r0, #4]
  404d54:	6086      	str	r6, [r0, #8]
  404d56:	e7e4      	b.n	404d22 <_Balloc+0x16>

00404d58 <_Bfree>:
  404d58:	b131      	cbz	r1, 404d68 <_Bfree+0x10>
  404d5a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404d5c:	684a      	ldr	r2, [r1, #4]
  404d5e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404d62:	6008      	str	r0, [r1, #0]
  404d64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404d68:	4770      	bx	lr
  404d6a:	bf00      	nop

00404d6c <__multadd>:
  404d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
  404d6e:	690c      	ldr	r4, [r1, #16]
  404d70:	b083      	sub	sp, #12
  404d72:	460d      	mov	r5, r1
  404d74:	4606      	mov	r6, r0
  404d76:	f101 0e14 	add.w	lr, r1, #20
  404d7a:	2700      	movs	r7, #0
  404d7c:	f8de 0000 	ldr.w	r0, [lr]
  404d80:	b281      	uxth	r1, r0
  404d82:	fb02 3101 	mla	r1, r2, r1, r3
  404d86:	0c0b      	lsrs	r3, r1, #16
  404d88:	0c00      	lsrs	r0, r0, #16
  404d8a:	fb02 3300 	mla	r3, r2, r0, r3
  404d8e:	b289      	uxth	r1, r1
  404d90:	3701      	adds	r7, #1
  404d92:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  404d96:	42bc      	cmp	r4, r7
  404d98:	f84e 1b04 	str.w	r1, [lr], #4
  404d9c:	ea4f 4313 	mov.w	r3, r3, lsr #16
  404da0:	dcec      	bgt.n	404d7c <__multadd+0x10>
  404da2:	b13b      	cbz	r3, 404db4 <__multadd+0x48>
  404da4:	68aa      	ldr	r2, [r5, #8]
  404da6:	4294      	cmp	r4, r2
  404da8:	da07      	bge.n	404dba <__multadd+0x4e>
  404daa:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404dae:	3401      	adds	r4, #1
  404db0:	6153      	str	r3, [r2, #20]
  404db2:	612c      	str	r4, [r5, #16]
  404db4:	4628      	mov	r0, r5
  404db6:	b003      	add	sp, #12
  404db8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404dba:	6869      	ldr	r1, [r5, #4]
  404dbc:	9301      	str	r3, [sp, #4]
  404dbe:	3101      	adds	r1, #1
  404dc0:	4630      	mov	r0, r6
  404dc2:	f7ff ffa3 	bl	404d0c <_Balloc>
  404dc6:	692a      	ldr	r2, [r5, #16]
  404dc8:	3202      	adds	r2, #2
  404dca:	f105 010c 	add.w	r1, r5, #12
  404dce:	4607      	mov	r7, r0
  404dd0:	0092      	lsls	r2, r2, #2
  404dd2:	300c      	adds	r0, #12
  404dd4:	f7ff fefc 	bl	404bd0 <memcpy>
  404dd8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404dda:	6869      	ldr	r1, [r5, #4]
  404ddc:	9b01      	ldr	r3, [sp, #4]
  404dde:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404de2:	6028      	str	r0, [r5, #0]
  404de4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404de8:	463d      	mov	r5, r7
  404dea:	e7de      	b.n	404daa <__multadd+0x3e>

00404dec <__hi0bits>:
  404dec:	0c03      	lsrs	r3, r0, #16
  404dee:	041b      	lsls	r3, r3, #16
  404df0:	b9b3      	cbnz	r3, 404e20 <__hi0bits+0x34>
  404df2:	0400      	lsls	r0, r0, #16
  404df4:	2310      	movs	r3, #16
  404df6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  404dfa:	bf04      	itt	eq
  404dfc:	0200      	lsleq	r0, r0, #8
  404dfe:	3308      	addeq	r3, #8
  404e00:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  404e04:	bf04      	itt	eq
  404e06:	0100      	lsleq	r0, r0, #4
  404e08:	3304      	addeq	r3, #4
  404e0a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  404e0e:	bf04      	itt	eq
  404e10:	0080      	lsleq	r0, r0, #2
  404e12:	3302      	addeq	r3, #2
  404e14:	2800      	cmp	r0, #0
  404e16:	db07      	blt.n	404e28 <__hi0bits+0x3c>
  404e18:	0042      	lsls	r2, r0, #1
  404e1a:	d403      	bmi.n	404e24 <__hi0bits+0x38>
  404e1c:	2020      	movs	r0, #32
  404e1e:	4770      	bx	lr
  404e20:	2300      	movs	r3, #0
  404e22:	e7e8      	b.n	404df6 <__hi0bits+0xa>
  404e24:	1c58      	adds	r0, r3, #1
  404e26:	4770      	bx	lr
  404e28:	4618      	mov	r0, r3
  404e2a:	4770      	bx	lr

00404e2c <__lo0bits>:
  404e2c:	6803      	ldr	r3, [r0, #0]
  404e2e:	f013 0207 	ands.w	r2, r3, #7
  404e32:	d007      	beq.n	404e44 <__lo0bits+0x18>
  404e34:	07d9      	lsls	r1, r3, #31
  404e36:	d420      	bmi.n	404e7a <__lo0bits+0x4e>
  404e38:	079a      	lsls	r2, r3, #30
  404e3a:	d420      	bmi.n	404e7e <__lo0bits+0x52>
  404e3c:	089b      	lsrs	r3, r3, #2
  404e3e:	6003      	str	r3, [r0, #0]
  404e40:	2002      	movs	r0, #2
  404e42:	4770      	bx	lr
  404e44:	b299      	uxth	r1, r3
  404e46:	b909      	cbnz	r1, 404e4c <__lo0bits+0x20>
  404e48:	0c1b      	lsrs	r3, r3, #16
  404e4a:	2210      	movs	r2, #16
  404e4c:	f013 0fff 	tst.w	r3, #255	; 0xff
  404e50:	bf04      	itt	eq
  404e52:	0a1b      	lsreq	r3, r3, #8
  404e54:	3208      	addeq	r2, #8
  404e56:	0719      	lsls	r1, r3, #28
  404e58:	bf04      	itt	eq
  404e5a:	091b      	lsreq	r3, r3, #4
  404e5c:	3204      	addeq	r2, #4
  404e5e:	0799      	lsls	r1, r3, #30
  404e60:	bf04      	itt	eq
  404e62:	089b      	lsreq	r3, r3, #2
  404e64:	3202      	addeq	r2, #2
  404e66:	07d9      	lsls	r1, r3, #31
  404e68:	d404      	bmi.n	404e74 <__lo0bits+0x48>
  404e6a:	085b      	lsrs	r3, r3, #1
  404e6c:	d101      	bne.n	404e72 <__lo0bits+0x46>
  404e6e:	2020      	movs	r0, #32
  404e70:	4770      	bx	lr
  404e72:	3201      	adds	r2, #1
  404e74:	6003      	str	r3, [r0, #0]
  404e76:	4610      	mov	r0, r2
  404e78:	4770      	bx	lr
  404e7a:	2000      	movs	r0, #0
  404e7c:	4770      	bx	lr
  404e7e:	085b      	lsrs	r3, r3, #1
  404e80:	6003      	str	r3, [r0, #0]
  404e82:	2001      	movs	r0, #1
  404e84:	4770      	bx	lr
  404e86:	bf00      	nop

00404e88 <__i2b>:
  404e88:	b510      	push	{r4, lr}
  404e8a:	460c      	mov	r4, r1
  404e8c:	2101      	movs	r1, #1
  404e8e:	f7ff ff3d 	bl	404d0c <_Balloc>
  404e92:	2201      	movs	r2, #1
  404e94:	6144      	str	r4, [r0, #20]
  404e96:	6102      	str	r2, [r0, #16]
  404e98:	bd10      	pop	{r4, pc}
  404e9a:	bf00      	nop

00404e9c <__multiply>:
  404e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404ea0:	690d      	ldr	r5, [r1, #16]
  404ea2:	6917      	ldr	r7, [r2, #16]
  404ea4:	42bd      	cmp	r5, r7
  404ea6:	b083      	sub	sp, #12
  404ea8:	460c      	mov	r4, r1
  404eaa:	4616      	mov	r6, r2
  404eac:	da04      	bge.n	404eb8 <__multiply+0x1c>
  404eae:	462a      	mov	r2, r5
  404eb0:	4634      	mov	r4, r6
  404eb2:	463d      	mov	r5, r7
  404eb4:	460e      	mov	r6, r1
  404eb6:	4617      	mov	r7, r2
  404eb8:	68a3      	ldr	r3, [r4, #8]
  404eba:	6861      	ldr	r1, [r4, #4]
  404ebc:	eb05 0807 	add.w	r8, r5, r7
  404ec0:	4598      	cmp	r8, r3
  404ec2:	bfc8      	it	gt
  404ec4:	3101      	addgt	r1, #1
  404ec6:	f7ff ff21 	bl	404d0c <_Balloc>
  404eca:	f100 0c14 	add.w	ip, r0, #20
  404ece:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  404ed2:	45cc      	cmp	ip, r9
  404ed4:	9000      	str	r0, [sp, #0]
  404ed6:	d205      	bcs.n	404ee4 <__multiply+0x48>
  404ed8:	4663      	mov	r3, ip
  404eda:	2100      	movs	r1, #0
  404edc:	f843 1b04 	str.w	r1, [r3], #4
  404ee0:	4599      	cmp	r9, r3
  404ee2:	d8fb      	bhi.n	404edc <__multiply+0x40>
  404ee4:	f106 0214 	add.w	r2, r6, #20
  404ee8:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  404eec:	f104 0314 	add.w	r3, r4, #20
  404ef0:	4552      	cmp	r2, sl
  404ef2:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
  404ef6:	d254      	bcs.n	404fa2 <__multiply+0x106>
  404ef8:	f8cd 9004 	str.w	r9, [sp, #4]
  404efc:	4699      	mov	r9, r3
  404efe:	f852 3b04 	ldr.w	r3, [r2], #4
  404f02:	fa1f fb83 	uxth.w	fp, r3
  404f06:	f1bb 0f00 	cmp.w	fp, #0
  404f0a:	d020      	beq.n	404f4e <__multiply+0xb2>
  404f0c:	2000      	movs	r0, #0
  404f0e:	464f      	mov	r7, r9
  404f10:	4666      	mov	r6, ip
  404f12:	4605      	mov	r5, r0
  404f14:	e000      	b.n	404f18 <__multiply+0x7c>
  404f16:	461e      	mov	r6, r3
  404f18:	f857 4b04 	ldr.w	r4, [r7], #4
  404f1c:	6830      	ldr	r0, [r6, #0]
  404f1e:	b2a1      	uxth	r1, r4
  404f20:	b283      	uxth	r3, r0
  404f22:	fb0b 3101 	mla	r1, fp, r1, r3
  404f26:	0c24      	lsrs	r4, r4, #16
  404f28:	0c00      	lsrs	r0, r0, #16
  404f2a:	194b      	adds	r3, r1, r5
  404f2c:	fb0b 0004 	mla	r0, fp, r4, r0
  404f30:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  404f34:	b299      	uxth	r1, r3
  404f36:	4633      	mov	r3, r6
  404f38:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  404f3c:	45be      	cmp	lr, r7
  404f3e:	ea4f 4510 	mov.w	r5, r0, lsr #16
  404f42:	f843 1b04 	str.w	r1, [r3], #4
  404f46:	d8e6      	bhi.n	404f16 <__multiply+0x7a>
  404f48:	6075      	str	r5, [r6, #4]
  404f4a:	f852 3c04 	ldr.w	r3, [r2, #-4]
  404f4e:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  404f52:	d020      	beq.n	404f96 <__multiply+0xfa>
  404f54:	f8dc 3000 	ldr.w	r3, [ip]
  404f58:	4667      	mov	r7, ip
  404f5a:	4618      	mov	r0, r3
  404f5c:	464d      	mov	r5, r9
  404f5e:	2100      	movs	r1, #0
  404f60:	e000      	b.n	404f64 <__multiply+0xc8>
  404f62:	4637      	mov	r7, r6
  404f64:	882c      	ldrh	r4, [r5, #0]
  404f66:	0c00      	lsrs	r0, r0, #16
  404f68:	fb0b 0004 	mla	r0, fp, r4, r0
  404f6c:	4401      	add	r1, r0
  404f6e:	b29c      	uxth	r4, r3
  404f70:	463e      	mov	r6, r7
  404f72:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  404f76:	f846 3b04 	str.w	r3, [r6], #4
  404f7a:	6878      	ldr	r0, [r7, #4]
  404f7c:	f855 4b04 	ldr.w	r4, [r5], #4
  404f80:	b283      	uxth	r3, r0
  404f82:	0c24      	lsrs	r4, r4, #16
  404f84:	fb0b 3404 	mla	r4, fp, r4, r3
  404f88:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  404f8c:	45ae      	cmp	lr, r5
  404f8e:	ea4f 4113 	mov.w	r1, r3, lsr #16
  404f92:	d8e6      	bhi.n	404f62 <__multiply+0xc6>
  404f94:	607b      	str	r3, [r7, #4]
  404f96:	4592      	cmp	sl, r2
  404f98:	f10c 0c04 	add.w	ip, ip, #4
  404f9c:	d8af      	bhi.n	404efe <__multiply+0x62>
  404f9e:	f8dd 9004 	ldr.w	r9, [sp, #4]
  404fa2:	f1b8 0f00 	cmp.w	r8, #0
  404fa6:	dd0b      	ble.n	404fc0 <__multiply+0x124>
  404fa8:	f859 3c04 	ldr.w	r3, [r9, #-4]
  404fac:	f1a9 0904 	sub.w	r9, r9, #4
  404fb0:	b11b      	cbz	r3, 404fba <__multiply+0x11e>
  404fb2:	e005      	b.n	404fc0 <__multiply+0x124>
  404fb4:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  404fb8:	b913      	cbnz	r3, 404fc0 <__multiply+0x124>
  404fba:	f1b8 0801 	subs.w	r8, r8, #1
  404fbe:	d1f9      	bne.n	404fb4 <__multiply+0x118>
  404fc0:	9800      	ldr	r0, [sp, #0]
  404fc2:	f8c0 8010 	str.w	r8, [r0, #16]
  404fc6:	b003      	add	sp, #12
  404fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404fcc <__pow5mult>:
  404fcc:	f012 0303 	ands.w	r3, r2, #3
  404fd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404fd4:	4614      	mov	r4, r2
  404fd6:	4607      	mov	r7, r0
  404fd8:	d12e      	bne.n	405038 <__pow5mult+0x6c>
  404fda:	460e      	mov	r6, r1
  404fdc:	10a4      	asrs	r4, r4, #2
  404fde:	d01c      	beq.n	40501a <__pow5mult+0x4e>
  404fe0:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  404fe2:	b395      	cbz	r5, 40504a <__pow5mult+0x7e>
  404fe4:	07e3      	lsls	r3, r4, #31
  404fe6:	f04f 0800 	mov.w	r8, #0
  404fea:	d406      	bmi.n	404ffa <__pow5mult+0x2e>
  404fec:	1064      	asrs	r4, r4, #1
  404fee:	d014      	beq.n	40501a <__pow5mult+0x4e>
  404ff0:	6828      	ldr	r0, [r5, #0]
  404ff2:	b1a8      	cbz	r0, 405020 <__pow5mult+0x54>
  404ff4:	4605      	mov	r5, r0
  404ff6:	07e3      	lsls	r3, r4, #31
  404ff8:	d5f8      	bpl.n	404fec <__pow5mult+0x20>
  404ffa:	462a      	mov	r2, r5
  404ffc:	4631      	mov	r1, r6
  404ffe:	4638      	mov	r0, r7
  405000:	f7ff ff4c 	bl	404e9c <__multiply>
  405004:	b1b6      	cbz	r6, 405034 <__pow5mult+0x68>
  405006:	6872      	ldr	r2, [r6, #4]
  405008:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40500a:	1064      	asrs	r4, r4, #1
  40500c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405010:	6031      	str	r1, [r6, #0]
  405012:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405016:	4606      	mov	r6, r0
  405018:	d1ea      	bne.n	404ff0 <__pow5mult+0x24>
  40501a:	4630      	mov	r0, r6
  40501c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405020:	462a      	mov	r2, r5
  405022:	4629      	mov	r1, r5
  405024:	4638      	mov	r0, r7
  405026:	f7ff ff39 	bl	404e9c <__multiply>
  40502a:	6028      	str	r0, [r5, #0]
  40502c:	f8c0 8000 	str.w	r8, [r0]
  405030:	4605      	mov	r5, r0
  405032:	e7e0      	b.n	404ff6 <__pow5mult+0x2a>
  405034:	4606      	mov	r6, r0
  405036:	e7d9      	b.n	404fec <__pow5mult+0x20>
  405038:	1e5a      	subs	r2, r3, #1
  40503a:	4d0b      	ldr	r5, [pc, #44]	; (405068 <__pow5mult+0x9c>)
  40503c:	2300      	movs	r3, #0
  40503e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  405042:	f7ff fe93 	bl	404d6c <__multadd>
  405046:	4606      	mov	r6, r0
  405048:	e7c8      	b.n	404fdc <__pow5mult+0x10>
  40504a:	2101      	movs	r1, #1
  40504c:	4638      	mov	r0, r7
  40504e:	f7ff fe5d 	bl	404d0c <_Balloc>
  405052:	f240 2171 	movw	r1, #625	; 0x271
  405056:	2201      	movs	r2, #1
  405058:	2300      	movs	r3, #0
  40505a:	6141      	str	r1, [r0, #20]
  40505c:	6102      	str	r2, [r0, #16]
  40505e:	4605      	mov	r5, r0
  405060:	64b8      	str	r0, [r7, #72]	; 0x48
  405062:	6003      	str	r3, [r0, #0]
  405064:	e7be      	b.n	404fe4 <__pow5mult+0x18>
  405066:	bf00      	nop
  405068:	00406828 	.word	0x00406828

0040506c <__lshift>:
  40506c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405070:	4691      	mov	r9, r2
  405072:	690a      	ldr	r2, [r1, #16]
  405074:	688b      	ldr	r3, [r1, #8]
  405076:	ea4f 1469 	mov.w	r4, r9, asr #5
  40507a:	eb04 0802 	add.w	r8, r4, r2
  40507e:	f108 0501 	add.w	r5, r8, #1
  405082:	429d      	cmp	r5, r3
  405084:	460e      	mov	r6, r1
  405086:	4682      	mov	sl, r0
  405088:	6849      	ldr	r1, [r1, #4]
  40508a:	dd04      	ble.n	405096 <__lshift+0x2a>
  40508c:	005b      	lsls	r3, r3, #1
  40508e:	429d      	cmp	r5, r3
  405090:	f101 0101 	add.w	r1, r1, #1
  405094:	dcfa      	bgt.n	40508c <__lshift+0x20>
  405096:	4650      	mov	r0, sl
  405098:	f7ff fe38 	bl	404d0c <_Balloc>
  40509c:	2c00      	cmp	r4, #0
  40509e:	f100 0214 	add.w	r2, r0, #20
  4050a2:	dd38      	ble.n	405116 <__lshift+0xaa>
  4050a4:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  4050a8:	2100      	movs	r1, #0
  4050aa:	f842 1b04 	str.w	r1, [r2], #4
  4050ae:	4293      	cmp	r3, r2
  4050b0:	d1fb      	bne.n	4050aa <__lshift+0x3e>
  4050b2:	6934      	ldr	r4, [r6, #16]
  4050b4:	f106 0114 	add.w	r1, r6, #20
  4050b8:	f019 091f 	ands.w	r9, r9, #31
  4050bc:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4050c0:	d021      	beq.n	405106 <__lshift+0x9a>
  4050c2:	f1c9 0220 	rsb	r2, r9, #32
  4050c6:	2400      	movs	r4, #0
  4050c8:	680f      	ldr	r7, [r1, #0]
  4050ca:	fa07 fc09 	lsl.w	ip, r7, r9
  4050ce:	ea4c 0404 	orr.w	r4, ip, r4
  4050d2:	469c      	mov	ip, r3
  4050d4:	f843 4b04 	str.w	r4, [r3], #4
  4050d8:	f851 4b04 	ldr.w	r4, [r1], #4
  4050dc:	458e      	cmp	lr, r1
  4050de:	fa24 f402 	lsr.w	r4, r4, r2
  4050e2:	d8f1      	bhi.n	4050c8 <__lshift+0x5c>
  4050e4:	f8cc 4004 	str.w	r4, [ip, #4]
  4050e8:	b10c      	cbz	r4, 4050ee <__lshift+0x82>
  4050ea:	f108 0502 	add.w	r5, r8, #2
  4050ee:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
  4050f2:	6872      	ldr	r2, [r6, #4]
  4050f4:	3d01      	subs	r5, #1
  4050f6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4050fa:	6105      	str	r5, [r0, #16]
  4050fc:	6031      	str	r1, [r6, #0]
  4050fe:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405102:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405106:	3b04      	subs	r3, #4
  405108:	f851 2b04 	ldr.w	r2, [r1], #4
  40510c:	f843 2f04 	str.w	r2, [r3, #4]!
  405110:	458e      	cmp	lr, r1
  405112:	d8f9      	bhi.n	405108 <__lshift+0x9c>
  405114:	e7eb      	b.n	4050ee <__lshift+0x82>
  405116:	4613      	mov	r3, r2
  405118:	e7cb      	b.n	4050b2 <__lshift+0x46>
  40511a:	bf00      	nop

0040511c <__mcmp>:
  40511c:	6902      	ldr	r2, [r0, #16]
  40511e:	690b      	ldr	r3, [r1, #16]
  405120:	1ad2      	subs	r2, r2, r3
  405122:	d112      	bne.n	40514a <__mcmp+0x2e>
  405124:	009b      	lsls	r3, r3, #2
  405126:	3014      	adds	r0, #20
  405128:	3114      	adds	r1, #20
  40512a:	4419      	add	r1, r3
  40512c:	b410      	push	{r4}
  40512e:	4403      	add	r3, r0
  405130:	e001      	b.n	405136 <__mcmp+0x1a>
  405132:	4298      	cmp	r0, r3
  405134:	d20b      	bcs.n	40514e <__mcmp+0x32>
  405136:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40513a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40513e:	4294      	cmp	r4, r2
  405140:	d0f7      	beq.n	405132 <__mcmp+0x16>
  405142:	d307      	bcc.n	405154 <__mcmp+0x38>
  405144:	2001      	movs	r0, #1
  405146:	bc10      	pop	{r4}
  405148:	4770      	bx	lr
  40514a:	4610      	mov	r0, r2
  40514c:	4770      	bx	lr
  40514e:	2000      	movs	r0, #0
  405150:	bc10      	pop	{r4}
  405152:	4770      	bx	lr
  405154:	f04f 30ff 	mov.w	r0, #4294967295
  405158:	e7f5      	b.n	405146 <__mcmp+0x2a>
  40515a:	bf00      	nop

0040515c <__mdiff>:
  40515c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405160:	690b      	ldr	r3, [r1, #16]
  405162:	460f      	mov	r7, r1
  405164:	6911      	ldr	r1, [r2, #16]
  405166:	1a5b      	subs	r3, r3, r1
  405168:	2b00      	cmp	r3, #0
  40516a:	4690      	mov	r8, r2
  40516c:	d117      	bne.n	40519e <__mdiff+0x42>
  40516e:	0089      	lsls	r1, r1, #2
  405170:	f107 0214 	add.w	r2, r7, #20
  405174:	f108 0514 	add.w	r5, r8, #20
  405178:	1853      	adds	r3, r2, r1
  40517a:	4429      	add	r1, r5
  40517c:	e001      	b.n	405182 <__mdiff+0x26>
  40517e:	429a      	cmp	r2, r3
  405180:	d25e      	bcs.n	405240 <__mdiff+0xe4>
  405182:	f853 6d04 	ldr.w	r6, [r3, #-4]!
  405186:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40518a:	42a6      	cmp	r6, r4
  40518c:	d0f7      	beq.n	40517e <__mdiff+0x22>
  40518e:	d260      	bcs.n	405252 <__mdiff+0xf6>
  405190:	463b      	mov	r3, r7
  405192:	4614      	mov	r4, r2
  405194:	4647      	mov	r7, r8
  405196:	f04f 0901 	mov.w	r9, #1
  40519a:	4698      	mov	r8, r3
  40519c:	e006      	b.n	4051ac <__mdiff+0x50>
  40519e:	db5d      	blt.n	40525c <__mdiff+0x100>
  4051a0:	f107 0514 	add.w	r5, r7, #20
  4051a4:	f102 0414 	add.w	r4, r2, #20
  4051a8:	f04f 0900 	mov.w	r9, #0
  4051ac:	6879      	ldr	r1, [r7, #4]
  4051ae:	f7ff fdad 	bl	404d0c <_Balloc>
  4051b2:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4051b6:	693e      	ldr	r6, [r7, #16]
  4051b8:	f8c0 900c 	str.w	r9, [r0, #12]
  4051bc:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4051c0:	46a6      	mov	lr, r4
  4051c2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4051c6:	f100 0414 	add.w	r4, r0, #20
  4051ca:	2300      	movs	r3, #0
  4051cc:	f85e 1b04 	ldr.w	r1, [lr], #4
  4051d0:	f855 8b04 	ldr.w	r8, [r5], #4
  4051d4:	b28a      	uxth	r2, r1
  4051d6:	fa13 f388 	uxtah	r3, r3, r8
  4051da:	0c09      	lsrs	r1, r1, #16
  4051dc:	1a9a      	subs	r2, r3, r2
  4051de:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4051e2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4051e6:	b292      	uxth	r2, r2
  4051e8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4051ec:	45f4      	cmp	ip, lr
  4051ee:	f844 2b04 	str.w	r2, [r4], #4
  4051f2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4051f6:	d8e9      	bhi.n	4051cc <__mdiff+0x70>
  4051f8:	42af      	cmp	r7, r5
  4051fa:	d917      	bls.n	40522c <__mdiff+0xd0>
  4051fc:	46a4      	mov	ip, r4
  4051fe:	4629      	mov	r1, r5
  405200:	f851 eb04 	ldr.w	lr, [r1], #4
  405204:	fa13 f28e 	uxtah	r2, r3, lr
  405208:	1413      	asrs	r3, r2, #16
  40520a:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  40520e:	b292      	uxth	r2, r2
  405210:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405214:	428f      	cmp	r7, r1
  405216:	f84c 2b04 	str.w	r2, [ip], #4
  40521a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40521e:	d8ef      	bhi.n	405200 <__mdiff+0xa4>
  405220:	43ed      	mvns	r5, r5
  405222:	443d      	add	r5, r7
  405224:	f025 0503 	bic.w	r5, r5, #3
  405228:	3504      	adds	r5, #4
  40522a:	442c      	add	r4, r5
  40522c:	3c04      	subs	r4, #4
  40522e:	b922      	cbnz	r2, 40523a <__mdiff+0xde>
  405230:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  405234:	3e01      	subs	r6, #1
  405236:	2b00      	cmp	r3, #0
  405238:	d0fa      	beq.n	405230 <__mdiff+0xd4>
  40523a:	6106      	str	r6, [r0, #16]
  40523c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405240:	2100      	movs	r1, #0
  405242:	f7ff fd63 	bl	404d0c <_Balloc>
  405246:	2201      	movs	r2, #1
  405248:	2300      	movs	r3, #0
  40524a:	6102      	str	r2, [r0, #16]
  40524c:	6143      	str	r3, [r0, #20]
  40524e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405252:	462c      	mov	r4, r5
  405254:	f04f 0900 	mov.w	r9, #0
  405258:	4615      	mov	r5, r2
  40525a:	e7a7      	b.n	4051ac <__mdiff+0x50>
  40525c:	463b      	mov	r3, r7
  40525e:	f107 0414 	add.w	r4, r7, #20
  405262:	f108 0514 	add.w	r5, r8, #20
  405266:	4647      	mov	r7, r8
  405268:	f04f 0901 	mov.w	r9, #1
  40526c:	4698      	mov	r8, r3
  40526e:	e79d      	b.n	4051ac <__mdiff+0x50>

00405270 <__d2b>:
  405270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405274:	b082      	sub	sp, #8
  405276:	2101      	movs	r1, #1
  405278:	461c      	mov	r4, r3
  40527a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40527e:	4615      	mov	r5, r2
  405280:	9e08      	ldr	r6, [sp, #32]
  405282:	f7ff fd43 	bl	404d0c <_Balloc>
  405286:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40528a:	4680      	mov	r8, r0
  40528c:	b10f      	cbz	r7, 405292 <__d2b+0x22>
  40528e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  405292:	9401      	str	r4, [sp, #4]
  405294:	b31d      	cbz	r5, 4052de <__d2b+0x6e>
  405296:	a802      	add	r0, sp, #8
  405298:	f840 5d08 	str.w	r5, [r0, #-8]!
  40529c:	f7ff fdc6 	bl	404e2c <__lo0bits>
  4052a0:	2800      	cmp	r0, #0
  4052a2:	d134      	bne.n	40530e <__d2b+0x9e>
  4052a4:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4052a8:	f8c8 2014 	str.w	r2, [r8, #20]
  4052ac:	2b00      	cmp	r3, #0
  4052ae:	bf0c      	ite	eq
  4052b0:	2101      	moveq	r1, #1
  4052b2:	2102      	movne	r1, #2
  4052b4:	f8c8 3018 	str.w	r3, [r8, #24]
  4052b8:	f8c8 1010 	str.w	r1, [r8, #16]
  4052bc:	b9df      	cbnz	r7, 4052f6 <__d2b+0x86>
  4052be:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4052c2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4052c6:	6030      	str	r0, [r6, #0]
  4052c8:	6918      	ldr	r0, [r3, #16]
  4052ca:	f7ff fd8f 	bl	404dec <__hi0bits>
  4052ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4052d0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4052d4:	6018      	str	r0, [r3, #0]
  4052d6:	4640      	mov	r0, r8
  4052d8:	b002      	add	sp, #8
  4052da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052de:	a801      	add	r0, sp, #4
  4052e0:	f7ff fda4 	bl	404e2c <__lo0bits>
  4052e4:	9b01      	ldr	r3, [sp, #4]
  4052e6:	f8c8 3014 	str.w	r3, [r8, #20]
  4052ea:	2101      	movs	r1, #1
  4052ec:	3020      	adds	r0, #32
  4052ee:	f8c8 1010 	str.w	r1, [r8, #16]
  4052f2:	2f00      	cmp	r7, #0
  4052f4:	d0e3      	beq.n	4052be <__d2b+0x4e>
  4052f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4052f8:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4052fc:	4407      	add	r7, r0
  4052fe:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  405302:	6037      	str	r7, [r6, #0]
  405304:	6018      	str	r0, [r3, #0]
  405306:	4640      	mov	r0, r8
  405308:	b002      	add	sp, #8
  40530a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40530e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405312:	f1c0 0120 	rsb	r1, r0, #32
  405316:	fa03 f101 	lsl.w	r1, r3, r1
  40531a:	430a      	orrs	r2, r1
  40531c:	40c3      	lsrs	r3, r0
  40531e:	9301      	str	r3, [sp, #4]
  405320:	f8c8 2014 	str.w	r2, [r8, #20]
  405324:	e7c2      	b.n	4052ac <__d2b+0x3c>
  405326:	bf00      	nop

00405328 <_sbrk_r>:
  405328:	b538      	push	{r3, r4, r5, lr}
  40532a:	4c07      	ldr	r4, [pc, #28]	; (405348 <_sbrk_r+0x20>)
  40532c:	2300      	movs	r3, #0
  40532e:	4605      	mov	r5, r0
  405330:	4608      	mov	r0, r1
  405332:	6023      	str	r3, [r4, #0]
  405334:	f7fc f862 	bl	4013fc <_sbrk>
  405338:	1c43      	adds	r3, r0, #1
  40533a:	d000      	beq.n	40533e <_sbrk_r+0x16>
  40533c:	bd38      	pop	{r3, r4, r5, pc}
  40533e:	6823      	ldr	r3, [r4, #0]
  405340:	2b00      	cmp	r3, #0
  405342:	d0fb      	beq.n	40533c <_sbrk_r+0x14>
  405344:	602b      	str	r3, [r5, #0]
  405346:	bd38      	pop	{r3, r4, r5, pc}
  405348:	20400a20 	.word	0x20400a20
	...

00405380 <strlen>:
  405380:	f890 f000 	pld	[r0]
  405384:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405388:	f020 0107 	bic.w	r1, r0, #7
  40538c:	f06f 0c00 	mvn.w	ip, #0
  405390:	f010 0407 	ands.w	r4, r0, #7
  405394:	f891 f020 	pld	[r1, #32]
  405398:	f040 8049 	bne.w	40542e <strlen+0xae>
  40539c:	f04f 0400 	mov.w	r4, #0
  4053a0:	f06f 0007 	mvn.w	r0, #7
  4053a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4053a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4053ac:	f100 0008 	add.w	r0, r0, #8
  4053b0:	fa82 f24c 	uadd8	r2, r2, ip
  4053b4:	faa4 f28c 	sel	r2, r4, ip
  4053b8:	fa83 f34c 	uadd8	r3, r3, ip
  4053bc:	faa2 f38c 	sel	r3, r2, ip
  4053c0:	bb4b      	cbnz	r3, 405416 <strlen+0x96>
  4053c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4053c6:	fa82 f24c 	uadd8	r2, r2, ip
  4053ca:	f100 0008 	add.w	r0, r0, #8
  4053ce:	faa4 f28c 	sel	r2, r4, ip
  4053d2:	fa83 f34c 	uadd8	r3, r3, ip
  4053d6:	faa2 f38c 	sel	r3, r2, ip
  4053da:	b9e3      	cbnz	r3, 405416 <strlen+0x96>
  4053dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4053e0:	fa82 f24c 	uadd8	r2, r2, ip
  4053e4:	f100 0008 	add.w	r0, r0, #8
  4053e8:	faa4 f28c 	sel	r2, r4, ip
  4053ec:	fa83 f34c 	uadd8	r3, r3, ip
  4053f0:	faa2 f38c 	sel	r3, r2, ip
  4053f4:	b97b      	cbnz	r3, 405416 <strlen+0x96>
  4053f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4053fa:	f101 0120 	add.w	r1, r1, #32
  4053fe:	fa82 f24c 	uadd8	r2, r2, ip
  405402:	f100 0008 	add.w	r0, r0, #8
  405406:	faa4 f28c 	sel	r2, r4, ip
  40540a:	fa83 f34c 	uadd8	r3, r3, ip
  40540e:	faa2 f38c 	sel	r3, r2, ip
  405412:	2b00      	cmp	r3, #0
  405414:	d0c6      	beq.n	4053a4 <strlen+0x24>
  405416:	2a00      	cmp	r2, #0
  405418:	bf04      	itt	eq
  40541a:	3004      	addeq	r0, #4
  40541c:	461a      	moveq	r2, r3
  40541e:	ba12      	rev	r2, r2
  405420:	fab2 f282 	clz	r2, r2
  405424:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  405428:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40542c:	4770      	bx	lr
  40542e:	e9d1 2300 	ldrd	r2, r3, [r1]
  405432:	f004 0503 	and.w	r5, r4, #3
  405436:	f1c4 0000 	rsb	r0, r4, #0
  40543a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40543e:	f014 0f04 	tst.w	r4, #4
  405442:	f891 f040 	pld	[r1, #64]	; 0x40
  405446:	fa0c f505 	lsl.w	r5, ip, r5
  40544a:	ea62 0205 	orn	r2, r2, r5
  40544e:	bf1c      	itt	ne
  405450:	ea63 0305 	ornne	r3, r3, r5
  405454:	4662      	movne	r2, ip
  405456:	f04f 0400 	mov.w	r4, #0
  40545a:	e7a9      	b.n	4053b0 <strlen+0x30>

0040545c <__ssprint_r>:
  40545c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405460:	6893      	ldr	r3, [r2, #8]
  405462:	b083      	sub	sp, #12
  405464:	4690      	mov	r8, r2
  405466:	2b00      	cmp	r3, #0
  405468:	d072      	beq.n	405550 <__ssprint_r+0xf4>
  40546a:	4683      	mov	fp, r0
  40546c:	f04f 0900 	mov.w	r9, #0
  405470:	6816      	ldr	r6, [r2, #0]
  405472:	6808      	ldr	r0, [r1, #0]
  405474:	688b      	ldr	r3, [r1, #8]
  405476:	460d      	mov	r5, r1
  405478:	464c      	mov	r4, r9
  40547a:	2c00      	cmp	r4, #0
  40547c:	d045      	beq.n	40550a <__ssprint_r+0xae>
  40547e:	429c      	cmp	r4, r3
  405480:	461f      	mov	r7, r3
  405482:	469a      	mov	sl, r3
  405484:	d346      	bcc.n	405514 <__ssprint_r+0xb8>
  405486:	89ab      	ldrh	r3, [r5, #12]
  405488:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40548c:	d02d      	beq.n	4054ea <__ssprint_r+0x8e>
  40548e:	696f      	ldr	r7, [r5, #20]
  405490:	6929      	ldr	r1, [r5, #16]
  405492:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  405496:	ebc1 0a00 	rsb	sl, r1, r0
  40549a:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40549e:	1c60      	adds	r0, r4, #1
  4054a0:	107f      	asrs	r7, r7, #1
  4054a2:	4450      	add	r0, sl
  4054a4:	42b8      	cmp	r0, r7
  4054a6:	463a      	mov	r2, r7
  4054a8:	bf84      	itt	hi
  4054aa:	4607      	movhi	r7, r0
  4054ac:	463a      	movhi	r2, r7
  4054ae:	055b      	lsls	r3, r3, #21
  4054b0:	d533      	bpl.n	40551a <__ssprint_r+0xbe>
  4054b2:	4611      	mov	r1, r2
  4054b4:	4658      	mov	r0, fp
  4054b6:	f7ff f883 	bl	4045c0 <_malloc_r>
  4054ba:	2800      	cmp	r0, #0
  4054bc:	d037      	beq.n	40552e <__ssprint_r+0xd2>
  4054be:	4652      	mov	r2, sl
  4054c0:	6929      	ldr	r1, [r5, #16]
  4054c2:	9001      	str	r0, [sp, #4]
  4054c4:	f7ff fb84 	bl	404bd0 <memcpy>
  4054c8:	89aa      	ldrh	r2, [r5, #12]
  4054ca:	9b01      	ldr	r3, [sp, #4]
  4054cc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4054d0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4054d4:	81aa      	strh	r2, [r5, #12]
  4054d6:	ebca 0207 	rsb	r2, sl, r7
  4054da:	eb03 000a 	add.w	r0, r3, sl
  4054de:	616f      	str	r7, [r5, #20]
  4054e0:	612b      	str	r3, [r5, #16]
  4054e2:	6028      	str	r0, [r5, #0]
  4054e4:	60aa      	str	r2, [r5, #8]
  4054e6:	4627      	mov	r7, r4
  4054e8:	46a2      	mov	sl, r4
  4054ea:	4652      	mov	r2, sl
  4054ec:	4649      	mov	r1, r9
  4054ee:	f000 f9ed 	bl	4058cc <memmove>
  4054f2:	f8d8 2008 	ldr.w	r2, [r8, #8]
  4054f6:	68ab      	ldr	r3, [r5, #8]
  4054f8:	6828      	ldr	r0, [r5, #0]
  4054fa:	1bdb      	subs	r3, r3, r7
  4054fc:	4450      	add	r0, sl
  4054fe:	1b14      	subs	r4, r2, r4
  405500:	60ab      	str	r3, [r5, #8]
  405502:	6028      	str	r0, [r5, #0]
  405504:	f8c8 4008 	str.w	r4, [r8, #8]
  405508:	b314      	cbz	r4, 405550 <__ssprint_r+0xf4>
  40550a:	f8d6 9000 	ldr.w	r9, [r6]
  40550e:	6874      	ldr	r4, [r6, #4]
  405510:	3608      	adds	r6, #8
  405512:	e7b2      	b.n	40547a <__ssprint_r+0x1e>
  405514:	4627      	mov	r7, r4
  405516:	46a2      	mov	sl, r4
  405518:	e7e7      	b.n	4054ea <__ssprint_r+0x8e>
  40551a:	4658      	mov	r0, fp
  40551c:	f000 fa3a 	bl	405994 <_realloc_r>
  405520:	4603      	mov	r3, r0
  405522:	2800      	cmp	r0, #0
  405524:	d1d7      	bne.n	4054d6 <__ssprint_r+0x7a>
  405526:	6929      	ldr	r1, [r5, #16]
  405528:	4658      	mov	r0, fp
  40552a:	f000 f8e7 	bl	4056fc <_free_r>
  40552e:	230c      	movs	r3, #12
  405530:	f8cb 3000 	str.w	r3, [fp]
  405534:	89ab      	ldrh	r3, [r5, #12]
  405536:	2200      	movs	r2, #0
  405538:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40553c:	f04f 30ff 	mov.w	r0, #4294967295
  405540:	81ab      	strh	r3, [r5, #12]
  405542:	f8c8 2008 	str.w	r2, [r8, #8]
  405546:	f8c8 2004 	str.w	r2, [r8, #4]
  40554a:	b003      	add	sp, #12
  40554c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405550:	2000      	movs	r0, #0
  405552:	f8c8 0004 	str.w	r0, [r8, #4]
  405556:	b003      	add	sp, #12
  405558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040555c <__register_exitproc>:
  40555c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405560:	4c25      	ldr	r4, [pc, #148]	; (4055f8 <__register_exitproc+0x9c>)
  405562:	6825      	ldr	r5, [r4, #0]
  405564:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  405568:	4606      	mov	r6, r0
  40556a:	4688      	mov	r8, r1
  40556c:	4692      	mov	sl, r2
  40556e:	4699      	mov	r9, r3
  405570:	b3c4      	cbz	r4, 4055e4 <__register_exitproc+0x88>
  405572:	6860      	ldr	r0, [r4, #4]
  405574:	281f      	cmp	r0, #31
  405576:	dc17      	bgt.n	4055a8 <__register_exitproc+0x4c>
  405578:	1c43      	adds	r3, r0, #1
  40557a:	b176      	cbz	r6, 40559a <__register_exitproc+0x3e>
  40557c:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  405580:	2201      	movs	r2, #1
  405582:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  405586:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  40558a:	4082      	lsls	r2, r0
  40558c:	4311      	orrs	r1, r2
  40558e:	2e02      	cmp	r6, #2
  405590:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  405594:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  405598:	d01e      	beq.n	4055d8 <__register_exitproc+0x7c>
  40559a:	3002      	adds	r0, #2
  40559c:	6063      	str	r3, [r4, #4]
  40559e:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4055a2:	2000      	movs	r0, #0
  4055a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4055a8:	4b14      	ldr	r3, [pc, #80]	; (4055fc <__register_exitproc+0xa0>)
  4055aa:	b303      	cbz	r3, 4055ee <__register_exitproc+0x92>
  4055ac:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4055b0:	f3af 8000 	nop.w
  4055b4:	4604      	mov	r4, r0
  4055b6:	b1d0      	cbz	r0, 4055ee <__register_exitproc+0x92>
  4055b8:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4055bc:	2700      	movs	r7, #0
  4055be:	e880 0088 	stmia.w	r0, {r3, r7}
  4055c2:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4055c6:	4638      	mov	r0, r7
  4055c8:	2301      	movs	r3, #1
  4055ca:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4055ce:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4055d2:	2e00      	cmp	r6, #0
  4055d4:	d0e1      	beq.n	40559a <__register_exitproc+0x3e>
  4055d6:	e7d1      	b.n	40557c <__register_exitproc+0x20>
  4055d8:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4055dc:	430a      	orrs	r2, r1
  4055de:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4055e2:	e7da      	b.n	40559a <__register_exitproc+0x3e>
  4055e4:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4055e8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4055ec:	e7c1      	b.n	405572 <__register_exitproc+0x16>
  4055ee:	f04f 30ff 	mov.w	r0, #4294967295
  4055f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4055f6:	bf00      	nop
  4055f8:	004066b0 	.word	0x004066b0
  4055fc:	00000000 	.word	0x00000000

00405600 <_calloc_r>:
  405600:	b510      	push	{r4, lr}
  405602:	fb02 f101 	mul.w	r1, r2, r1
  405606:	f7fe ffdb 	bl	4045c0 <_malloc_r>
  40560a:	4604      	mov	r4, r0
  40560c:	b1d8      	cbz	r0, 405646 <_calloc_r+0x46>
  40560e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  405612:	f022 0203 	bic.w	r2, r2, #3
  405616:	3a04      	subs	r2, #4
  405618:	2a24      	cmp	r2, #36	; 0x24
  40561a:	d818      	bhi.n	40564e <_calloc_r+0x4e>
  40561c:	2a13      	cmp	r2, #19
  40561e:	d914      	bls.n	40564a <_calloc_r+0x4a>
  405620:	2300      	movs	r3, #0
  405622:	2a1b      	cmp	r2, #27
  405624:	6003      	str	r3, [r0, #0]
  405626:	6043      	str	r3, [r0, #4]
  405628:	d916      	bls.n	405658 <_calloc_r+0x58>
  40562a:	2a24      	cmp	r2, #36	; 0x24
  40562c:	6083      	str	r3, [r0, #8]
  40562e:	60c3      	str	r3, [r0, #12]
  405630:	bf11      	iteee	ne
  405632:	f100 0210 	addne.w	r2, r0, #16
  405636:	6103      	streq	r3, [r0, #16]
  405638:	6143      	streq	r3, [r0, #20]
  40563a:	f100 0218 	addeq.w	r2, r0, #24
  40563e:	2300      	movs	r3, #0
  405640:	6013      	str	r3, [r2, #0]
  405642:	6053      	str	r3, [r2, #4]
  405644:	6093      	str	r3, [r2, #8]
  405646:	4620      	mov	r0, r4
  405648:	bd10      	pop	{r4, pc}
  40564a:	4602      	mov	r2, r0
  40564c:	e7f7      	b.n	40563e <_calloc_r+0x3e>
  40564e:	2100      	movs	r1, #0
  405650:	f7fc fc0c 	bl	401e6c <memset>
  405654:	4620      	mov	r0, r4
  405656:	bd10      	pop	{r4, pc}
  405658:	f100 0208 	add.w	r2, r0, #8
  40565c:	e7ef      	b.n	40563e <_calloc_r+0x3e>
  40565e:	bf00      	nop

00405660 <_malloc_trim_r>:
  405660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405662:	4f23      	ldr	r7, [pc, #140]	; (4056f0 <_malloc_trim_r+0x90>)
  405664:	460c      	mov	r4, r1
  405666:	4606      	mov	r6, r0
  405668:	f7ff fb4c 	bl	404d04 <__malloc_lock>
  40566c:	68bb      	ldr	r3, [r7, #8]
  40566e:	685d      	ldr	r5, [r3, #4]
  405670:	f025 0503 	bic.w	r5, r5, #3
  405674:	1b29      	subs	r1, r5, r4
  405676:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40567a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40567e:	f021 010f 	bic.w	r1, r1, #15
  405682:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405686:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40568a:	db07      	blt.n	40569c <_malloc_trim_r+0x3c>
  40568c:	2100      	movs	r1, #0
  40568e:	4630      	mov	r0, r6
  405690:	f7ff fe4a 	bl	405328 <_sbrk_r>
  405694:	68bb      	ldr	r3, [r7, #8]
  405696:	442b      	add	r3, r5
  405698:	4298      	cmp	r0, r3
  40569a:	d004      	beq.n	4056a6 <_malloc_trim_r+0x46>
  40569c:	4630      	mov	r0, r6
  40569e:	f7ff fb33 	bl	404d08 <__malloc_unlock>
  4056a2:	2000      	movs	r0, #0
  4056a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4056a6:	4261      	negs	r1, r4
  4056a8:	4630      	mov	r0, r6
  4056aa:	f7ff fe3d 	bl	405328 <_sbrk_r>
  4056ae:	3001      	adds	r0, #1
  4056b0:	d00d      	beq.n	4056ce <_malloc_trim_r+0x6e>
  4056b2:	4b10      	ldr	r3, [pc, #64]	; (4056f4 <_malloc_trim_r+0x94>)
  4056b4:	68ba      	ldr	r2, [r7, #8]
  4056b6:	6819      	ldr	r1, [r3, #0]
  4056b8:	1b2d      	subs	r5, r5, r4
  4056ba:	f045 0501 	orr.w	r5, r5, #1
  4056be:	4630      	mov	r0, r6
  4056c0:	1b09      	subs	r1, r1, r4
  4056c2:	6055      	str	r5, [r2, #4]
  4056c4:	6019      	str	r1, [r3, #0]
  4056c6:	f7ff fb1f 	bl	404d08 <__malloc_unlock>
  4056ca:	2001      	movs	r0, #1
  4056cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4056ce:	2100      	movs	r1, #0
  4056d0:	4630      	mov	r0, r6
  4056d2:	f7ff fe29 	bl	405328 <_sbrk_r>
  4056d6:	68ba      	ldr	r2, [r7, #8]
  4056d8:	1a83      	subs	r3, r0, r2
  4056da:	2b0f      	cmp	r3, #15
  4056dc:	ddde      	ble.n	40569c <_malloc_trim_r+0x3c>
  4056de:	4c06      	ldr	r4, [pc, #24]	; (4056f8 <_malloc_trim_r+0x98>)
  4056e0:	4904      	ldr	r1, [pc, #16]	; (4056f4 <_malloc_trim_r+0x94>)
  4056e2:	6824      	ldr	r4, [r4, #0]
  4056e4:	f043 0301 	orr.w	r3, r3, #1
  4056e8:	1b00      	subs	r0, r0, r4
  4056ea:	6053      	str	r3, [r2, #4]
  4056ec:	6008      	str	r0, [r1, #0]
  4056ee:	e7d5      	b.n	40569c <_malloc_trim_r+0x3c>
  4056f0:	2040047c 	.word	0x2040047c
  4056f4:	20400930 	.word	0x20400930
  4056f8:	20400888 	.word	0x20400888

004056fc <_free_r>:
  4056fc:	2900      	cmp	r1, #0
  4056fe:	d045      	beq.n	40578c <_free_r+0x90>
  405700:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405704:	460d      	mov	r5, r1
  405706:	4680      	mov	r8, r0
  405708:	f7ff fafc 	bl	404d04 <__malloc_lock>
  40570c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405710:	496a      	ldr	r1, [pc, #424]	; (4058bc <_free_r+0x1c0>)
  405712:	f027 0301 	bic.w	r3, r7, #1
  405716:	f1a5 0408 	sub.w	r4, r5, #8
  40571a:	18e2      	adds	r2, r4, r3
  40571c:	688e      	ldr	r6, [r1, #8]
  40571e:	6850      	ldr	r0, [r2, #4]
  405720:	42b2      	cmp	r2, r6
  405722:	f020 0003 	bic.w	r0, r0, #3
  405726:	d062      	beq.n	4057ee <_free_r+0xf2>
  405728:	07fe      	lsls	r6, r7, #31
  40572a:	6050      	str	r0, [r2, #4]
  40572c:	d40b      	bmi.n	405746 <_free_r+0x4a>
  40572e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405732:	1be4      	subs	r4, r4, r7
  405734:	f101 0e08 	add.w	lr, r1, #8
  405738:	68a5      	ldr	r5, [r4, #8]
  40573a:	4575      	cmp	r5, lr
  40573c:	443b      	add	r3, r7
  40573e:	d06f      	beq.n	405820 <_free_r+0x124>
  405740:	68e7      	ldr	r7, [r4, #12]
  405742:	60ef      	str	r7, [r5, #12]
  405744:	60bd      	str	r5, [r7, #8]
  405746:	1815      	adds	r5, r2, r0
  405748:	686d      	ldr	r5, [r5, #4]
  40574a:	07ed      	lsls	r5, r5, #31
  40574c:	d542      	bpl.n	4057d4 <_free_r+0xd8>
  40574e:	f043 0201 	orr.w	r2, r3, #1
  405752:	6062      	str	r2, [r4, #4]
  405754:	50e3      	str	r3, [r4, r3]
  405756:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40575a:	d218      	bcs.n	40578e <_free_r+0x92>
  40575c:	08db      	lsrs	r3, r3, #3
  40575e:	1c5a      	adds	r2, r3, #1
  405760:	684d      	ldr	r5, [r1, #4]
  405762:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  405766:	60a7      	str	r7, [r4, #8]
  405768:	2001      	movs	r0, #1
  40576a:	109b      	asrs	r3, r3, #2
  40576c:	fa00 f303 	lsl.w	r3, r0, r3
  405770:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  405774:	431d      	orrs	r5, r3
  405776:	3808      	subs	r0, #8
  405778:	60e0      	str	r0, [r4, #12]
  40577a:	604d      	str	r5, [r1, #4]
  40577c:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  405780:	60fc      	str	r4, [r7, #12]
  405782:	4640      	mov	r0, r8
  405784:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405788:	f7ff babe 	b.w	404d08 <__malloc_unlock>
  40578c:	4770      	bx	lr
  40578e:	0a5a      	lsrs	r2, r3, #9
  405790:	2a04      	cmp	r2, #4
  405792:	d853      	bhi.n	40583c <_free_r+0x140>
  405794:	099a      	lsrs	r2, r3, #6
  405796:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40579a:	007f      	lsls	r7, r7, #1
  40579c:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4057a0:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  4057a4:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  4057a8:	4944      	ldr	r1, [pc, #272]	; (4058bc <_free_r+0x1c0>)
  4057aa:	3808      	subs	r0, #8
  4057ac:	4290      	cmp	r0, r2
  4057ae:	d04d      	beq.n	40584c <_free_r+0x150>
  4057b0:	6851      	ldr	r1, [r2, #4]
  4057b2:	f021 0103 	bic.w	r1, r1, #3
  4057b6:	428b      	cmp	r3, r1
  4057b8:	d202      	bcs.n	4057c0 <_free_r+0xc4>
  4057ba:	6892      	ldr	r2, [r2, #8]
  4057bc:	4290      	cmp	r0, r2
  4057be:	d1f7      	bne.n	4057b0 <_free_r+0xb4>
  4057c0:	68d0      	ldr	r0, [r2, #12]
  4057c2:	60e0      	str	r0, [r4, #12]
  4057c4:	60a2      	str	r2, [r4, #8]
  4057c6:	6084      	str	r4, [r0, #8]
  4057c8:	60d4      	str	r4, [r2, #12]
  4057ca:	4640      	mov	r0, r8
  4057cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4057d0:	f7ff ba9a 	b.w	404d08 <__malloc_unlock>
  4057d4:	6895      	ldr	r5, [r2, #8]
  4057d6:	4f3a      	ldr	r7, [pc, #232]	; (4058c0 <_free_r+0x1c4>)
  4057d8:	42bd      	cmp	r5, r7
  4057da:	4403      	add	r3, r0
  4057dc:	d03f      	beq.n	40585e <_free_r+0x162>
  4057de:	68d0      	ldr	r0, [r2, #12]
  4057e0:	60e8      	str	r0, [r5, #12]
  4057e2:	f043 0201 	orr.w	r2, r3, #1
  4057e6:	6085      	str	r5, [r0, #8]
  4057e8:	6062      	str	r2, [r4, #4]
  4057ea:	50e3      	str	r3, [r4, r3]
  4057ec:	e7b3      	b.n	405756 <_free_r+0x5a>
  4057ee:	07ff      	lsls	r7, r7, #31
  4057f0:	4403      	add	r3, r0
  4057f2:	d407      	bmi.n	405804 <_free_r+0x108>
  4057f4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4057f8:	1aa4      	subs	r4, r4, r2
  4057fa:	4413      	add	r3, r2
  4057fc:	68a0      	ldr	r0, [r4, #8]
  4057fe:	68e2      	ldr	r2, [r4, #12]
  405800:	60c2      	str	r2, [r0, #12]
  405802:	6090      	str	r0, [r2, #8]
  405804:	4a2f      	ldr	r2, [pc, #188]	; (4058c4 <_free_r+0x1c8>)
  405806:	6812      	ldr	r2, [r2, #0]
  405808:	f043 0001 	orr.w	r0, r3, #1
  40580c:	4293      	cmp	r3, r2
  40580e:	6060      	str	r0, [r4, #4]
  405810:	608c      	str	r4, [r1, #8]
  405812:	d3b6      	bcc.n	405782 <_free_r+0x86>
  405814:	4b2c      	ldr	r3, [pc, #176]	; (4058c8 <_free_r+0x1cc>)
  405816:	4640      	mov	r0, r8
  405818:	6819      	ldr	r1, [r3, #0]
  40581a:	f7ff ff21 	bl	405660 <_malloc_trim_r>
  40581e:	e7b0      	b.n	405782 <_free_r+0x86>
  405820:	1811      	adds	r1, r2, r0
  405822:	6849      	ldr	r1, [r1, #4]
  405824:	07c9      	lsls	r1, r1, #31
  405826:	d444      	bmi.n	4058b2 <_free_r+0x1b6>
  405828:	6891      	ldr	r1, [r2, #8]
  40582a:	68d2      	ldr	r2, [r2, #12]
  40582c:	60ca      	str	r2, [r1, #12]
  40582e:	4403      	add	r3, r0
  405830:	f043 0001 	orr.w	r0, r3, #1
  405834:	6091      	str	r1, [r2, #8]
  405836:	6060      	str	r0, [r4, #4]
  405838:	50e3      	str	r3, [r4, r3]
  40583a:	e7a2      	b.n	405782 <_free_r+0x86>
  40583c:	2a14      	cmp	r2, #20
  40583e:	d817      	bhi.n	405870 <_free_r+0x174>
  405840:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405844:	007f      	lsls	r7, r7, #1
  405846:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40584a:	e7a9      	b.n	4057a0 <_free_r+0xa4>
  40584c:	10aa      	asrs	r2, r5, #2
  40584e:	684b      	ldr	r3, [r1, #4]
  405850:	2501      	movs	r5, #1
  405852:	fa05 f202 	lsl.w	r2, r5, r2
  405856:	4313      	orrs	r3, r2
  405858:	604b      	str	r3, [r1, #4]
  40585a:	4602      	mov	r2, r0
  40585c:	e7b1      	b.n	4057c2 <_free_r+0xc6>
  40585e:	f043 0201 	orr.w	r2, r3, #1
  405862:	614c      	str	r4, [r1, #20]
  405864:	610c      	str	r4, [r1, #16]
  405866:	60e5      	str	r5, [r4, #12]
  405868:	60a5      	str	r5, [r4, #8]
  40586a:	6062      	str	r2, [r4, #4]
  40586c:	50e3      	str	r3, [r4, r3]
  40586e:	e788      	b.n	405782 <_free_r+0x86>
  405870:	2a54      	cmp	r2, #84	; 0x54
  405872:	d806      	bhi.n	405882 <_free_r+0x186>
  405874:	0b1a      	lsrs	r2, r3, #12
  405876:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40587a:	007f      	lsls	r7, r7, #1
  40587c:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405880:	e78e      	b.n	4057a0 <_free_r+0xa4>
  405882:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405886:	d806      	bhi.n	405896 <_free_r+0x19a>
  405888:	0bda      	lsrs	r2, r3, #15
  40588a:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40588e:	007f      	lsls	r7, r7, #1
  405890:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405894:	e784      	b.n	4057a0 <_free_r+0xa4>
  405896:	f240 5054 	movw	r0, #1364	; 0x554
  40589a:	4282      	cmp	r2, r0
  40589c:	d806      	bhi.n	4058ac <_free_r+0x1b0>
  40589e:	0c9a      	lsrs	r2, r3, #18
  4058a0:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4058a4:	007f      	lsls	r7, r7, #1
  4058a6:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4058aa:	e779      	b.n	4057a0 <_free_r+0xa4>
  4058ac:	27fe      	movs	r7, #254	; 0xfe
  4058ae:	257e      	movs	r5, #126	; 0x7e
  4058b0:	e776      	b.n	4057a0 <_free_r+0xa4>
  4058b2:	f043 0201 	orr.w	r2, r3, #1
  4058b6:	6062      	str	r2, [r4, #4]
  4058b8:	50e3      	str	r3, [r4, r3]
  4058ba:	e762      	b.n	405782 <_free_r+0x86>
  4058bc:	2040047c 	.word	0x2040047c
  4058c0:	20400484 	.word	0x20400484
  4058c4:	20400884 	.word	0x20400884
  4058c8:	2040092c 	.word	0x2040092c

004058cc <memmove>:
  4058cc:	4288      	cmp	r0, r1
  4058ce:	b5f0      	push	{r4, r5, r6, r7, lr}
  4058d0:	d90d      	bls.n	4058ee <memmove+0x22>
  4058d2:	188b      	adds	r3, r1, r2
  4058d4:	4298      	cmp	r0, r3
  4058d6:	d20a      	bcs.n	4058ee <memmove+0x22>
  4058d8:	1881      	adds	r1, r0, r2
  4058da:	2a00      	cmp	r2, #0
  4058dc:	d051      	beq.n	405982 <memmove+0xb6>
  4058de:	1a9a      	subs	r2, r3, r2
  4058e0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4058e4:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4058e8:	4293      	cmp	r3, r2
  4058ea:	d1f9      	bne.n	4058e0 <memmove+0x14>
  4058ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4058ee:	2a0f      	cmp	r2, #15
  4058f0:	d948      	bls.n	405984 <memmove+0xb8>
  4058f2:	ea41 0300 	orr.w	r3, r1, r0
  4058f6:	079b      	lsls	r3, r3, #30
  4058f8:	d146      	bne.n	405988 <memmove+0xbc>
  4058fa:	f100 0410 	add.w	r4, r0, #16
  4058fe:	f101 0310 	add.w	r3, r1, #16
  405902:	4615      	mov	r5, r2
  405904:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405908:	f844 6c10 	str.w	r6, [r4, #-16]
  40590c:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405910:	f844 6c0c 	str.w	r6, [r4, #-12]
  405914:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405918:	f844 6c08 	str.w	r6, [r4, #-8]
  40591c:	3d10      	subs	r5, #16
  40591e:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405922:	f844 6c04 	str.w	r6, [r4, #-4]
  405926:	2d0f      	cmp	r5, #15
  405928:	f103 0310 	add.w	r3, r3, #16
  40592c:	f104 0410 	add.w	r4, r4, #16
  405930:	d8e8      	bhi.n	405904 <memmove+0x38>
  405932:	f1a2 0310 	sub.w	r3, r2, #16
  405936:	f023 030f 	bic.w	r3, r3, #15
  40593a:	f002 0e0f 	and.w	lr, r2, #15
  40593e:	3310      	adds	r3, #16
  405940:	f1be 0f03 	cmp.w	lr, #3
  405944:	4419      	add	r1, r3
  405946:	4403      	add	r3, r0
  405948:	d921      	bls.n	40598e <memmove+0xc2>
  40594a:	1f1e      	subs	r6, r3, #4
  40594c:	460d      	mov	r5, r1
  40594e:	4674      	mov	r4, lr
  405950:	3c04      	subs	r4, #4
  405952:	f855 7b04 	ldr.w	r7, [r5], #4
  405956:	f846 7f04 	str.w	r7, [r6, #4]!
  40595a:	2c03      	cmp	r4, #3
  40595c:	d8f8      	bhi.n	405950 <memmove+0x84>
  40595e:	f1ae 0404 	sub.w	r4, lr, #4
  405962:	f024 0403 	bic.w	r4, r4, #3
  405966:	3404      	adds	r4, #4
  405968:	4423      	add	r3, r4
  40596a:	4421      	add	r1, r4
  40596c:	f002 0203 	and.w	r2, r2, #3
  405970:	b162      	cbz	r2, 40598c <memmove+0xc0>
  405972:	3b01      	subs	r3, #1
  405974:	440a      	add	r2, r1
  405976:	f811 4b01 	ldrb.w	r4, [r1], #1
  40597a:	f803 4f01 	strb.w	r4, [r3, #1]!
  40597e:	428a      	cmp	r2, r1
  405980:	d1f9      	bne.n	405976 <memmove+0xaa>
  405982:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405984:	4603      	mov	r3, r0
  405986:	e7f3      	b.n	405970 <memmove+0xa4>
  405988:	4603      	mov	r3, r0
  40598a:	e7f2      	b.n	405972 <memmove+0xa6>
  40598c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40598e:	4672      	mov	r2, lr
  405990:	e7ee      	b.n	405970 <memmove+0xa4>
  405992:	bf00      	nop

00405994 <_realloc_r>:
  405994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405998:	4617      	mov	r7, r2
  40599a:	b083      	sub	sp, #12
  40599c:	2900      	cmp	r1, #0
  40599e:	f000 80c1 	beq.w	405b24 <_realloc_r+0x190>
  4059a2:	460e      	mov	r6, r1
  4059a4:	4681      	mov	r9, r0
  4059a6:	f107 050b 	add.w	r5, r7, #11
  4059aa:	f7ff f9ab 	bl	404d04 <__malloc_lock>
  4059ae:	f856 ec04 	ldr.w	lr, [r6, #-4]
  4059b2:	2d16      	cmp	r5, #22
  4059b4:	f02e 0403 	bic.w	r4, lr, #3
  4059b8:	f1a6 0808 	sub.w	r8, r6, #8
  4059bc:	d840      	bhi.n	405a40 <_realloc_r+0xac>
  4059be:	2210      	movs	r2, #16
  4059c0:	4615      	mov	r5, r2
  4059c2:	42af      	cmp	r7, r5
  4059c4:	d841      	bhi.n	405a4a <_realloc_r+0xb6>
  4059c6:	4294      	cmp	r4, r2
  4059c8:	da75      	bge.n	405ab6 <_realloc_r+0x122>
  4059ca:	4bc9      	ldr	r3, [pc, #804]	; (405cf0 <_realloc_r+0x35c>)
  4059cc:	6899      	ldr	r1, [r3, #8]
  4059ce:	eb08 0004 	add.w	r0, r8, r4
  4059d2:	4288      	cmp	r0, r1
  4059d4:	6841      	ldr	r1, [r0, #4]
  4059d6:	f000 80d9 	beq.w	405b8c <_realloc_r+0x1f8>
  4059da:	f021 0301 	bic.w	r3, r1, #1
  4059de:	4403      	add	r3, r0
  4059e0:	685b      	ldr	r3, [r3, #4]
  4059e2:	07db      	lsls	r3, r3, #31
  4059e4:	d57d      	bpl.n	405ae2 <_realloc_r+0x14e>
  4059e6:	f01e 0f01 	tst.w	lr, #1
  4059ea:	d035      	beq.n	405a58 <_realloc_r+0xc4>
  4059ec:	4639      	mov	r1, r7
  4059ee:	4648      	mov	r0, r9
  4059f0:	f7fe fde6 	bl	4045c0 <_malloc_r>
  4059f4:	4607      	mov	r7, r0
  4059f6:	b1e0      	cbz	r0, 405a32 <_realloc_r+0x9e>
  4059f8:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4059fc:	f023 0301 	bic.w	r3, r3, #1
  405a00:	4443      	add	r3, r8
  405a02:	f1a0 0208 	sub.w	r2, r0, #8
  405a06:	429a      	cmp	r2, r3
  405a08:	f000 8144 	beq.w	405c94 <_realloc_r+0x300>
  405a0c:	1f22      	subs	r2, r4, #4
  405a0e:	2a24      	cmp	r2, #36	; 0x24
  405a10:	f200 8131 	bhi.w	405c76 <_realloc_r+0x2e2>
  405a14:	2a13      	cmp	r2, #19
  405a16:	f200 8104 	bhi.w	405c22 <_realloc_r+0x28e>
  405a1a:	4603      	mov	r3, r0
  405a1c:	4632      	mov	r2, r6
  405a1e:	6811      	ldr	r1, [r2, #0]
  405a20:	6019      	str	r1, [r3, #0]
  405a22:	6851      	ldr	r1, [r2, #4]
  405a24:	6059      	str	r1, [r3, #4]
  405a26:	6892      	ldr	r2, [r2, #8]
  405a28:	609a      	str	r2, [r3, #8]
  405a2a:	4631      	mov	r1, r6
  405a2c:	4648      	mov	r0, r9
  405a2e:	f7ff fe65 	bl	4056fc <_free_r>
  405a32:	4648      	mov	r0, r9
  405a34:	f7ff f968 	bl	404d08 <__malloc_unlock>
  405a38:	4638      	mov	r0, r7
  405a3a:	b003      	add	sp, #12
  405a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a40:	f025 0507 	bic.w	r5, r5, #7
  405a44:	2d00      	cmp	r5, #0
  405a46:	462a      	mov	r2, r5
  405a48:	dabb      	bge.n	4059c2 <_realloc_r+0x2e>
  405a4a:	230c      	movs	r3, #12
  405a4c:	2000      	movs	r0, #0
  405a4e:	f8c9 3000 	str.w	r3, [r9]
  405a52:	b003      	add	sp, #12
  405a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a58:	f856 3c08 	ldr.w	r3, [r6, #-8]
  405a5c:	ebc3 0a08 	rsb	sl, r3, r8
  405a60:	f8da 3004 	ldr.w	r3, [sl, #4]
  405a64:	f023 0c03 	bic.w	ip, r3, #3
  405a68:	eb04 030c 	add.w	r3, r4, ip
  405a6c:	4293      	cmp	r3, r2
  405a6e:	dbbd      	blt.n	4059ec <_realloc_r+0x58>
  405a70:	4657      	mov	r7, sl
  405a72:	f8da 100c 	ldr.w	r1, [sl, #12]
  405a76:	f857 0f08 	ldr.w	r0, [r7, #8]!
  405a7a:	1f22      	subs	r2, r4, #4
  405a7c:	2a24      	cmp	r2, #36	; 0x24
  405a7e:	60c1      	str	r1, [r0, #12]
  405a80:	6088      	str	r0, [r1, #8]
  405a82:	f200 8117 	bhi.w	405cb4 <_realloc_r+0x320>
  405a86:	2a13      	cmp	r2, #19
  405a88:	f240 8112 	bls.w	405cb0 <_realloc_r+0x31c>
  405a8c:	6831      	ldr	r1, [r6, #0]
  405a8e:	f8ca 1008 	str.w	r1, [sl, #8]
  405a92:	6871      	ldr	r1, [r6, #4]
  405a94:	f8ca 100c 	str.w	r1, [sl, #12]
  405a98:	2a1b      	cmp	r2, #27
  405a9a:	f200 812b 	bhi.w	405cf4 <_realloc_r+0x360>
  405a9e:	3608      	adds	r6, #8
  405aa0:	f10a 0210 	add.w	r2, sl, #16
  405aa4:	6831      	ldr	r1, [r6, #0]
  405aa6:	6011      	str	r1, [r2, #0]
  405aa8:	6871      	ldr	r1, [r6, #4]
  405aaa:	6051      	str	r1, [r2, #4]
  405aac:	68b1      	ldr	r1, [r6, #8]
  405aae:	6091      	str	r1, [r2, #8]
  405ab0:	463e      	mov	r6, r7
  405ab2:	461c      	mov	r4, r3
  405ab4:	46d0      	mov	r8, sl
  405ab6:	1b63      	subs	r3, r4, r5
  405ab8:	2b0f      	cmp	r3, #15
  405aba:	d81d      	bhi.n	405af8 <_realloc_r+0x164>
  405abc:	f8d8 3004 	ldr.w	r3, [r8, #4]
  405ac0:	f003 0301 	and.w	r3, r3, #1
  405ac4:	4323      	orrs	r3, r4
  405ac6:	4444      	add	r4, r8
  405ac8:	f8c8 3004 	str.w	r3, [r8, #4]
  405acc:	6863      	ldr	r3, [r4, #4]
  405ace:	f043 0301 	orr.w	r3, r3, #1
  405ad2:	6063      	str	r3, [r4, #4]
  405ad4:	4648      	mov	r0, r9
  405ad6:	f7ff f917 	bl	404d08 <__malloc_unlock>
  405ada:	4630      	mov	r0, r6
  405adc:	b003      	add	sp, #12
  405ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ae2:	f021 0103 	bic.w	r1, r1, #3
  405ae6:	4421      	add	r1, r4
  405ae8:	4291      	cmp	r1, r2
  405aea:	db21      	blt.n	405b30 <_realloc_r+0x19c>
  405aec:	68c3      	ldr	r3, [r0, #12]
  405aee:	6882      	ldr	r2, [r0, #8]
  405af0:	460c      	mov	r4, r1
  405af2:	60d3      	str	r3, [r2, #12]
  405af4:	609a      	str	r2, [r3, #8]
  405af6:	e7de      	b.n	405ab6 <_realloc_r+0x122>
  405af8:	f8d8 2004 	ldr.w	r2, [r8, #4]
  405afc:	eb08 0105 	add.w	r1, r8, r5
  405b00:	f002 0201 	and.w	r2, r2, #1
  405b04:	4315      	orrs	r5, r2
  405b06:	f043 0201 	orr.w	r2, r3, #1
  405b0a:	440b      	add	r3, r1
  405b0c:	f8c8 5004 	str.w	r5, [r8, #4]
  405b10:	604a      	str	r2, [r1, #4]
  405b12:	685a      	ldr	r2, [r3, #4]
  405b14:	f042 0201 	orr.w	r2, r2, #1
  405b18:	3108      	adds	r1, #8
  405b1a:	605a      	str	r2, [r3, #4]
  405b1c:	4648      	mov	r0, r9
  405b1e:	f7ff fded 	bl	4056fc <_free_r>
  405b22:	e7d7      	b.n	405ad4 <_realloc_r+0x140>
  405b24:	4611      	mov	r1, r2
  405b26:	b003      	add	sp, #12
  405b28:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405b2c:	f7fe bd48 	b.w	4045c0 <_malloc_r>
  405b30:	f01e 0f01 	tst.w	lr, #1
  405b34:	f47f af5a 	bne.w	4059ec <_realloc_r+0x58>
  405b38:	f856 3c08 	ldr.w	r3, [r6, #-8]
  405b3c:	ebc3 0a08 	rsb	sl, r3, r8
  405b40:	f8da 3004 	ldr.w	r3, [sl, #4]
  405b44:	f023 0c03 	bic.w	ip, r3, #3
  405b48:	eb01 0e0c 	add.w	lr, r1, ip
  405b4c:	4596      	cmp	lr, r2
  405b4e:	db8b      	blt.n	405a68 <_realloc_r+0xd4>
  405b50:	68c3      	ldr	r3, [r0, #12]
  405b52:	6882      	ldr	r2, [r0, #8]
  405b54:	4657      	mov	r7, sl
  405b56:	60d3      	str	r3, [r2, #12]
  405b58:	609a      	str	r2, [r3, #8]
  405b5a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  405b5e:	f8da 300c 	ldr.w	r3, [sl, #12]
  405b62:	60cb      	str	r3, [r1, #12]
  405b64:	1f22      	subs	r2, r4, #4
  405b66:	2a24      	cmp	r2, #36	; 0x24
  405b68:	6099      	str	r1, [r3, #8]
  405b6a:	f200 8099 	bhi.w	405ca0 <_realloc_r+0x30c>
  405b6e:	2a13      	cmp	r2, #19
  405b70:	d962      	bls.n	405c38 <_realloc_r+0x2a4>
  405b72:	6833      	ldr	r3, [r6, #0]
  405b74:	f8ca 3008 	str.w	r3, [sl, #8]
  405b78:	6873      	ldr	r3, [r6, #4]
  405b7a:	f8ca 300c 	str.w	r3, [sl, #12]
  405b7e:	2a1b      	cmp	r2, #27
  405b80:	f200 80a0 	bhi.w	405cc4 <_realloc_r+0x330>
  405b84:	3608      	adds	r6, #8
  405b86:	f10a 0310 	add.w	r3, sl, #16
  405b8a:	e056      	b.n	405c3a <_realloc_r+0x2a6>
  405b8c:	f021 0b03 	bic.w	fp, r1, #3
  405b90:	44a3      	add	fp, r4
  405b92:	f105 0010 	add.w	r0, r5, #16
  405b96:	4583      	cmp	fp, r0
  405b98:	da59      	bge.n	405c4e <_realloc_r+0x2ba>
  405b9a:	f01e 0f01 	tst.w	lr, #1
  405b9e:	f47f af25 	bne.w	4059ec <_realloc_r+0x58>
  405ba2:	f856 1c08 	ldr.w	r1, [r6, #-8]
  405ba6:	ebc1 0a08 	rsb	sl, r1, r8
  405baa:	f8da 1004 	ldr.w	r1, [sl, #4]
  405bae:	f021 0c03 	bic.w	ip, r1, #3
  405bb2:	44e3      	add	fp, ip
  405bb4:	4558      	cmp	r0, fp
  405bb6:	f73f af57 	bgt.w	405a68 <_realloc_r+0xd4>
  405bba:	4657      	mov	r7, sl
  405bbc:	f8da 100c 	ldr.w	r1, [sl, #12]
  405bc0:	f857 0f08 	ldr.w	r0, [r7, #8]!
  405bc4:	1f22      	subs	r2, r4, #4
  405bc6:	2a24      	cmp	r2, #36	; 0x24
  405bc8:	60c1      	str	r1, [r0, #12]
  405bca:	6088      	str	r0, [r1, #8]
  405bcc:	f200 80b4 	bhi.w	405d38 <_realloc_r+0x3a4>
  405bd0:	2a13      	cmp	r2, #19
  405bd2:	f240 80a5 	bls.w	405d20 <_realloc_r+0x38c>
  405bd6:	6831      	ldr	r1, [r6, #0]
  405bd8:	f8ca 1008 	str.w	r1, [sl, #8]
  405bdc:	6871      	ldr	r1, [r6, #4]
  405bde:	f8ca 100c 	str.w	r1, [sl, #12]
  405be2:	2a1b      	cmp	r2, #27
  405be4:	f200 80af 	bhi.w	405d46 <_realloc_r+0x3b2>
  405be8:	3608      	adds	r6, #8
  405bea:	f10a 0210 	add.w	r2, sl, #16
  405bee:	6831      	ldr	r1, [r6, #0]
  405bf0:	6011      	str	r1, [r2, #0]
  405bf2:	6871      	ldr	r1, [r6, #4]
  405bf4:	6051      	str	r1, [r2, #4]
  405bf6:	68b1      	ldr	r1, [r6, #8]
  405bf8:	6091      	str	r1, [r2, #8]
  405bfa:	eb0a 0105 	add.w	r1, sl, r5
  405bfe:	ebc5 020b 	rsb	r2, r5, fp
  405c02:	f042 0201 	orr.w	r2, r2, #1
  405c06:	6099      	str	r1, [r3, #8]
  405c08:	604a      	str	r2, [r1, #4]
  405c0a:	f8da 3004 	ldr.w	r3, [sl, #4]
  405c0e:	f003 0301 	and.w	r3, r3, #1
  405c12:	431d      	orrs	r5, r3
  405c14:	4648      	mov	r0, r9
  405c16:	f8ca 5004 	str.w	r5, [sl, #4]
  405c1a:	f7ff f875 	bl	404d08 <__malloc_unlock>
  405c1e:	4638      	mov	r0, r7
  405c20:	e75c      	b.n	405adc <_realloc_r+0x148>
  405c22:	6833      	ldr	r3, [r6, #0]
  405c24:	6003      	str	r3, [r0, #0]
  405c26:	6873      	ldr	r3, [r6, #4]
  405c28:	6043      	str	r3, [r0, #4]
  405c2a:	2a1b      	cmp	r2, #27
  405c2c:	d827      	bhi.n	405c7e <_realloc_r+0x2ea>
  405c2e:	f100 0308 	add.w	r3, r0, #8
  405c32:	f106 0208 	add.w	r2, r6, #8
  405c36:	e6f2      	b.n	405a1e <_realloc_r+0x8a>
  405c38:	463b      	mov	r3, r7
  405c3a:	6832      	ldr	r2, [r6, #0]
  405c3c:	601a      	str	r2, [r3, #0]
  405c3e:	6872      	ldr	r2, [r6, #4]
  405c40:	605a      	str	r2, [r3, #4]
  405c42:	68b2      	ldr	r2, [r6, #8]
  405c44:	609a      	str	r2, [r3, #8]
  405c46:	463e      	mov	r6, r7
  405c48:	4674      	mov	r4, lr
  405c4a:	46d0      	mov	r8, sl
  405c4c:	e733      	b.n	405ab6 <_realloc_r+0x122>
  405c4e:	eb08 0105 	add.w	r1, r8, r5
  405c52:	ebc5 0b0b 	rsb	fp, r5, fp
  405c56:	f04b 0201 	orr.w	r2, fp, #1
  405c5a:	6099      	str	r1, [r3, #8]
  405c5c:	604a      	str	r2, [r1, #4]
  405c5e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  405c62:	f003 0301 	and.w	r3, r3, #1
  405c66:	431d      	orrs	r5, r3
  405c68:	4648      	mov	r0, r9
  405c6a:	f846 5c04 	str.w	r5, [r6, #-4]
  405c6e:	f7ff f84b 	bl	404d08 <__malloc_unlock>
  405c72:	4630      	mov	r0, r6
  405c74:	e732      	b.n	405adc <_realloc_r+0x148>
  405c76:	4631      	mov	r1, r6
  405c78:	f7ff fe28 	bl	4058cc <memmove>
  405c7c:	e6d5      	b.n	405a2a <_realloc_r+0x96>
  405c7e:	68b3      	ldr	r3, [r6, #8]
  405c80:	6083      	str	r3, [r0, #8]
  405c82:	68f3      	ldr	r3, [r6, #12]
  405c84:	60c3      	str	r3, [r0, #12]
  405c86:	2a24      	cmp	r2, #36	; 0x24
  405c88:	d028      	beq.n	405cdc <_realloc_r+0x348>
  405c8a:	f100 0310 	add.w	r3, r0, #16
  405c8e:	f106 0210 	add.w	r2, r6, #16
  405c92:	e6c4      	b.n	405a1e <_realloc_r+0x8a>
  405c94:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405c98:	f023 0303 	bic.w	r3, r3, #3
  405c9c:	441c      	add	r4, r3
  405c9e:	e70a      	b.n	405ab6 <_realloc_r+0x122>
  405ca0:	4631      	mov	r1, r6
  405ca2:	4638      	mov	r0, r7
  405ca4:	4674      	mov	r4, lr
  405ca6:	46d0      	mov	r8, sl
  405ca8:	f7ff fe10 	bl	4058cc <memmove>
  405cac:	463e      	mov	r6, r7
  405cae:	e702      	b.n	405ab6 <_realloc_r+0x122>
  405cb0:	463a      	mov	r2, r7
  405cb2:	e6f7      	b.n	405aa4 <_realloc_r+0x110>
  405cb4:	4631      	mov	r1, r6
  405cb6:	4638      	mov	r0, r7
  405cb8:	461c      	mov	r4, r3
  405cba:	46d0      	mov	r8, sl
  405cbc:	f7ff fe06 	bl	4058cc <memmove>
  405cc0:	463e      	mov	r6, r7
  405cc2:	e6f8      	b.n	405ab6 <_realloc_r+0x122>
  405cc4:	68b3      	ldr	r3, [r6, #8]
  405cc6:	f8ca 3010 	str.w	r3, [sl, #16]
  405cca:	68f3      	ldr	r3, [r6, #12]
  405ccc:	f8ca 3014 	str.w	r3, [sl, #20]
  405cd0:	2a24      	cmp	r2, #36	; 0x24
  405cd2:	d01b      	beq.n	405d0c <_realloc_r+0x378>
  405cd4:	3610      	adds	r6, #16
  405cd6:	f10a 0318 	add.w	r3, sl, #24
  405cda:	e7ae      	b.n	405c3a <_realloc_r+0x2a6>
  405cdc:	6933      	ldr	r3, [r6, #16]
  405cde:	6103      	str	r3, [r0, #16]
  405ce0:	6973      	ldr	r3, [r6, #20]
  405ce2:	6143      	str	r3, [r0, #20]
  405ce4:	f106 0218 	add.w	r2, r6, #24
  405ce8:	f100 0318 	add.w	r3, r0, #24
  405cec:	e697      	b.n	405a1e <_realloc_r+0x8a>
  405cee:	bf00      	nop
  405cf0:	2040047c 	.word	0x2040047c
  405cf4:	68b1      	ldr	r1, [r6, #8]
  405cf6:	f8ca 1010 	str.w	r1, [sl, #16]
  405cfa:	68f1      	ldr	r1, [r6, #12]
  405cfc:	f8ca 1014 	str.w	r1, [sl, #20]
  405d00:	2a24      	cmp	r2, #36	; 0x24
  405d02:	d00f      	beq.n	405d24 <_realloc_r+0x390>
  405d04:	3610      	adds	r6, #16
  405d06:	f10a 0218 	add.w	r2, sl, #24
  405d0a:	e6cb      	b.n	405aa4 <_realloc_r+0x110>
  405d0c:	6933      	ldr	r3, [r6, #16]
  405d0e:	f8ca 3018 	str.w	r3, [sl, #24]
  405d12:	6973      	ldr	r3, [r6, #20]
  405d14:	f8ca 301c 	str.w	r3, [sl, #28]
  405d18:	3618      	adds	r6, #24
  405d1a:	f10a 0320 	add.w	r3, sl, #32
  405d1e:	e78c      	b.n	405c3a <_realloc_r+0x2a6>
  405d20:	463a      	mov	r2, r7
  405d22:	e764      	b.n	405bee <_realloc_r+0x25a>
  405d24:	6932      	ldr	r2, [r6, #16]
  405d26:	f8ca 2018 	str.w	r2, [sl, #24]
  405d2a:	6972      	ldr	r2, [r6, #20]
  405d2c:	f8ca 201c 	str.w	r2, [sl, #28]
  405d30:	3618      	adds	r6, #24
  405d32:	f10a 0220 	add.w	r2, sl, #32
  405d36:	e6b5      	b.n	405aa4 <_realloc_r+0x110>
  405d38:	4631      	mov	r1, r6
  405d3a:	4638      	mov	r0, r7
  405d3c:	9301      	str	r3, [sp, #4]
  405d3e:	f7ff fdc5 	bl	4058cc <memmove>
  405d42:	9b01      	ldr	r3, [sp, #4]
  405d44:	e759      	b.n	405bfa <_realloc_r+0x266>
  405d46:	68b1      	ldr	r1, [r6, #8]
  405d48:	f8ca 1010 	str.w	r1, [sl, #16]
  405d4c:	68f1      	ldr	r1, [r6, #12]
  405d4e:	f8ca 1014 	str.w	r1, [sl, #20]
  405d52:	2a24      	cmp	r2, #36	; 0x24
  405d54:	d003      	beq.n	405d5e <_realloc_r+0x3ca>
  405d56:	3610      	adds	r6, #16
  405d58:	f10a 0218 	add.w	r2, sl, #24
  405d5c:	e747      	b.n	405bee <_realloc_r+0x25a>
  405d5e:	6932      	ldr	r2, [r6, #16]
  405d60:	f8ca 2018 	str.w	r2, [sl, #24]
  405d64:	6972      	ldr	r2, [r6, #20]
  405d66:	f8ca 201c 	str.w	r2, [sl, #28]
  405d6a:	3618      	adds	r6, #24
  405d6c:	f10a 0220 	add.w	r2, sl, #32
  405d70:	e73d      	b.n	405bee <_realloc_r+0x25a>
  405d72:	bf00      	nop

00405d74 <__aeabi_drsub>:
  405d74:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405d78:	e002      	b.n	405d80 <__adddf3>
  405d7a:	bf00      	nop

00405d7c <__aeabi_dsub>:
  405d7c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405d80 <__adddf3>:
  405d80:	b530      	push	{r4, r5, lr}
  405d82:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405d86:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405d8a:	ea94 0f05 	teq	r4, r5
  405d8e:	bf08      	it	eq
  405d90:	ea90 0f02 	teqeq	r0, r2
  405d94:	bf1f      	itttt	ne
  405d96:	ea54 0c00 	orrsne.w	ip, r4, r0
  405d9a:	ea55 0c02 	orrsne.w	ip, r5, r2
  405d9e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405da2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405da6:	f000 80e2 	beq.w	405f6e <__adddf3+0x1ee>
  405daa:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405dae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405db2:	bfb8      	it	lt
  405db4:	426d      	neglt	r5, r5
  405db6:	dd0c      	ble.n	405dd2 <__adddf3+0x52>
  405db8:	442c      	add	r4, r5
  405dba:	ea80 0202 	eor.w	r2, r0, r2
  405dbe:	ea81 0303 	eor.w	r3, r1, r3
  405dc2:	ea82 0000 	eor.w	r0, r2, r0
  405dc6:	ea83 0101 	eor.w	r1, r3, r1
  405dca:	ea80 0202 	eor.w	r2, r0, r2
  405dce:	ea81 0303 	eor.w	r3, r1, r3
  405dd2:	2d36      	cmp	r5, #54	; 0x36
  405dd4:	bf88      	it	hi
  405dd6:	bd30      	pophi	{r4, r5, pc}
  405dd8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405ddc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405de0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405de4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405de8:	d002      	beq.n	405df0 <__adddf3+0x70>
  405dea:	4240      	negs	r0, r0
  405dec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405df0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405df4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405df8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405dfc:	d002      	beq.n	405e04 <__adddf3+0x84>
  405dfe:	4252      	negs	r2, r2
  405e00:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405e04:	ea94 0f05 	teq	r4, r5
  405e08:	f000 80a7 	beq.w	405f5a <__adddf3+0x1da>
  405e0c:	f1a4 0401 	sub.w	r4, r4, #1
  405e10:	f1d5 0e20 	rsbs	lr, r5, #32
  405e14:	db0d      	blt.n	405e32 <__adddf3+0xb2>
  405e16:	fa02 fc0e 	lsl.w	ip, r2, lr
  405e1a:	fa22 f205 	lsr.w	r2, r2, r5
  405e1e:	1880      	adds	r0, r0, r2
  405e20:	f141 0100 	adc.w	r1, r1, #0
  405e24:	fa03 f20e 	lsl.w	r2, r3, lr
  405e28:	1880      	adds	r0, r0, r2
  405e2a:	fa43 f305 	asr.w	r3, r3, r5
  405e2e:	4159      	adcs	r1, r3
  405e30:	e00e      	b.n	405e50 <__adddf3+0xd0>
  405e32:	f1a5 0520 	sub.w	r5, r5, #32
  405e36:	f10e 0e20 	add.w	lr, lr, #32
  405e3a:	2a01      	cmp	r2, #1
  405e3c:	fa03 fc0e 	lsl.w	ip, r3, lr
  405e40:	bf28      	it	cs
  405e42:	f04c 0c02 	orrcs.w	ip, ip, #2
  405e46:	fa43 f305 	asr.w	r3, r3, r5
  405e4a:	18c0      	adds	r0, r0, r3
  405e4c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405e50:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405e54:	d507      	bpl.n	405e66 <__adddf3+0xe6>
  405e56:	f04f 0e00 	mov.w	lr, #0
  405e5a:	f1dc 0c00 	rsbs	ip, ip, #0
  405e5e:	eb7e 0000 	sbcs.w	r0, lr, r0
  405e62:	eb6e 0101 	sbc.w	r1, lr, r1
  405e66:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405e6a:	d31b      	bcc.n	405ea4 <__adddf3+0x124>
  405e6c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405e70:	d30c      	bcc.n	405e8c <__adddf3+0x10c>
  405e72:	0849      	lsrs	r1, r1, #1
  405e74:	ea5f 0030 	movs.w	r0, r0, rrx
  405e78:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405e7c:	f104 0401 	add.w	r4, r4, #1
  405e80:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405e84:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405e88:	f080 809a 	bcs.w	405fc0 <__adddf3+0x240>
  405e8c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405e90:	bf08      	it	eq
  405e92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405e96:	f150 0000 	adcs.w	r0, r0, #0
  405e9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405e9e:	ea41 0105 	orr.w	r1, r1, r5
  405ea2:	bd30      	pop	{r4, r5, pc}
  405ea4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405ea8:	4140      	adcs	r0, r0
  405eaa:	eb41 0101 	adc.w	r1, r1, r1
  405eae:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405eb2:	f1a4 0401 	sub.w	r4, r4, #1
  405eb6:	d1e9      	bne.n	405e8c <__adddf3+0x10c>
  405eb8:	f091 0f00 	teq	r1, #0
  405ebc:	bf04      	itt	eq
  405ebe:	4601      	moveq	r1, r0
  405ec0:	2000      	moveq	r0, #0
  405ec2:	fab1 f381 	clz	r3, r1
  405ec6:	bf08      	it	eq
  405ec8:	3320      	addeq	r3, #32
  405eca:	f1a3 030b 	sub.w	r3, r3, #11
  405ece:	f1b3 0220 	subs.w	r2, r3, #32
  405ed2:	da0c      	bge.n	405eee <__adddf3+0x16e>
  405ed4:	320c      	adds	r2, #12
  405ed6:	dd08      	ble.n	405eea <__adddf3+0x16a>
  405ed8:	f102 0c14 	add.w	ip, r2, #20
  405edc:	f1c2 020c 	rsb	r2, r2, #12
  405ee0:	fa01 f00c 	lsl.w	r0, r1, ip
  405ee4:	fa21 f102 	lsr.w	r1, r1, r2
  405ee8:	e00c      	b.n	405f04 <__adddf3+0x184>
  405eea:	f102 0214 	add.w	r2, r2, #20
  405eee:	bfd8      	it	le
  405ef0:	f1c2 0c20 	rsble	ip, r2, #32
  405ef4:	fa01 f102 	lsl.w	r1, r1, r2
  405ef8:	fa20 fc0c 	lsr.w	ip, r0, ip
  405efc:	bfdc      	itt	le
  405efe:	ea41 010c 	orrle.w	r1, r1, ip
  405f02:	4090      	lslle	r0, r2
  405f04:	1ae4      	subs	r4, r4, r3
  405f06:	bfa2      	ittt	ge
  405f08:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405f0c:	4329      	orrge	r1, r5
  405f0e:	bd30      	popge	{r4, r5, pc}
  405f10:	ea6f 0404 	mvn.w	r4, r4
  405f14:	3c1f      	subs	r4, #31
  405f16:	da1c      	bge.n	405f52 <__adddf3+0x1d2>
  405f18:	340c      	adds	r4, #12
  405f1a:	dc0e      	bgt.n	405f3a <__adddf3+0x1ba>
  405f1c:	f104 0414 	add.w	r4, r4, #20
  405f20:	f1c4 0220 	rsb	r2, r4, #32
  405f24:	fa20 f004 	lsr.w	r0, r0, r4
  405f28:	fa01 f302 	lsl.w	r3, r1, r2
  405f2c:	ea40 0003 	orr.w	r0, r0, r3
  405f30:	fa21 f304 	lsr.w	r3, r1, r4
  405f34:	ea45 0103 	orr.w	r1, r5, r3
  405f38:	bd30      	pop	{r4, r5, pc}
  405f3a:	f1c4 040c 	rsb	r4, r4, #12
  405f3e:	f1c4 0220 	rsb	r2, r4, #32
  405f42:	fa20 f002 	lsr.w	r0, r0, r2
  405f46:	fa01 f304 	lsl.w	r3, r1, r4
  405f4a:	ea40 0003 	orr.w	r0, r0, r3
  405f4e:	4629      	mov	r1, r5
  405f50:	bd30      	pop	{r4, r5, pc}
  405f52:	fa21 f004 	lsr.w	r0, r1, r4
  405f56:	4629      	mov	r1, r5
  405f58:	bd30      	pop	{r4, r5, pc}
  405f5a:	f094 0f00 	teq	r4, #0
  405f5e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405f62:	bf06      	itte	eq
  405f64:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405f68:	3401      	addeq	r4, #1
  405f6a:	3d01      	subne	r5, #1
  405f6c:	e74e      	b.n	405e0c <__adddf3+0x8c>
  405f6e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405f72:	bf18      	it	ne
  405f74:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405f78:	d029      	beq.n	405fce <__adddf3+0x24e>
  405f7a:	ea94 0f05 	teq	r4, r5
  405f7e:	bf08      	it	eq
  405f80:	ea90 0f02 	teqeq	r0, r2
  405f84:	d005      	beq.n	405f92 <__adddf3+0x212>
  405f86:	ea54 0c00 	orrs.w	ip, r4, r0
  405f8a:	bf04      	itt	eq
  405f8c:	4619      	moveq	r1, r3
  405f8e:	4610      	moveq	r0, r2
  405f90:	bd30      	pop	{r4, r5, pc}
  405f92:	ea91 0f03 	teq	r1, r3
  405f96:	bf1e      	ittt	ne
  405f98:	2100      	movne	r1, #0
  405f9a:	2000      	movne	r0, #0
  405f9c:	bd30      	popne	{r4, r5, pc}
  405f9e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405fa2:	d105      	bne.n	405fb0 <__adddf3+0x230>
  405fa4:	0040      	lsls	r0, r0, #1
  405fa6:	4149      	adcs	r1, r1
  405fa8:	bf28      	it	cs
  405faa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405fae:	bd30      	pop	{r4, r5, pc}
  405fb0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405fb4:	bf3c      	itt	cc
  405fb6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405fba:	bd30      	popcc	{r4, r5, pc}
  405fbc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405fc0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405fc4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405fc8:	f04f 0000 	mov.w	r0, #0
  405fcc:	bd30      	pop	{r4, r5, pc}
  405fce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405fd2:	bf1a      	itte	ne
  405fd4:	4619      	movne	r1, r3
  405fd6:	4610      	movne	r0, r2
  405fd8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  405fdc:	bf1c      	itt	ne
  405fde:	460b      	movne	r3, r1
  405fe0:	4602      	movne	r2, r0
  405fe2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405fe6:	bf06      	itte	eq
  405fe8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405fec:	ea91 0f03 	teqeq	r1, r3
  405ff0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405ff4:	bd30      	pop	{r4, r5, pc}
  405ff6:	bf00      	nop

00405ff8 <__aeabi_ui2d>:
  405ff8:	f090 0f00 	teq	r0, #0
  405ffc:	bf04      	itt	eq
  405ffe:	2100      	moveq	r1, #0
  406000:	4770      	bxeq	lr
  406002:	b530      	push	{r4, r5, lr}
  406004:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406008:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40600c:	f04f 0500 	mov.w	r5, #0
  406010:	f04f 0100 	mov.w	r1, #0
  406014:	e750      	b.n	405eb8 <__adddf3+0x138>
  406016:	bf00      	nop

00406018 <__aeabi_i2d>:
  406018:	f090 0f00 	teq	r0, #0
  40601c:	bf04      	itt	eq
  40601e:	2100      	moveq	r1, #0
  406020:	4770      	bxeq	lr
  406022:	b530      	push	{r4, r5, lr}
  406024:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406028:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40602c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406030:	bf48      	it	mi
  406032:	4240      	negmi	r0, r0
  406034:	f04f 0100 	mov.w	r1, #0
  406038:	e73e      	b.n	405eb8 <__adddf3+0x138>
  40603a:	bf00      	nop

0040603c <__aeabi_f2d>:
  40603c:	0042      	lsls	r2, r0, #1
  40603e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  406042:	ea4f 0131 	mov.w	r1, r1, rrx
  406046:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40604a:	bf1f      	itttt	ne
  40604c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406050:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406054:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406058:	4770      	bxne	lr
  40605a:	f092 0f00 	teq	r2, #0
  40605e:	bf14      	ite	ne
  406060:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406064:	4770      	bxeq	lr
  406066:	b530      	push	{r4, r5, lr}
  406068:	f44f 7460 	mov.w	r4, #896	; 0x380
  40606c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406070:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406074:	e720      	b.n	405eb8 <__adddf3+0x138>
  406076:	bf00      	nop

00406078 <__aeabi_ul2d>:
  406078:	ea50 0201 	orrs.w	r2, r0, r1
  40607c:	bf08      	it	eq
  40607e:	4770      	bxeq	lr
  406080:	b530      	push	{r4, r5, lr}
  406082:	f04f 0500 	mov.w	r5, #0
  406086:	e00a      	b.n	40609e <__aeabi_l2d+0x16>

00406088 <__aeabi_l2d>:
  406088:	ea50 0201 	orrs.w	r2, r0, r1
  40608c:	bf08      	it	eq
  40608e:	4770      	bxeq	lr
  406090:	b530      	push	{r4, r5, lr}
  406092:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  406096:	d502      	bpl.n	40609e <__aeabi_l2d+0x16>
  406098:	4240      	negs	r0, r0
  40609a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40609e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4060a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4060a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4060aa:	f43f aedc 	beq.w	405e66 <__adddf3+0xe6>
  4060ae:	f04f 0203 	mov.w	r2, #3
  4060b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4060b6:	bf18      	it	ne
  4060b8:	3203      	addne	r2, #3
  4060ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4060be:	bf18      	it	ne
  4060c0:	3203      	addne	r2, #3
  4060c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4060c6:	f1c2 0320 	rsb	r3, r2, #32
  4060ca:	fa00 fc03 	lsl.w	ip, r0, r3
  4060ce:	fa20 f002 	lsr.w	r0, r0, r2
  4060d2:	fa01 fe03 	lsl.w	lr, r1, r3
  4060d6:	ea40 000e 	orr.w	r0, r0, lr
  4060da:	fa21 f102 	lsr.w	r1, r1, r2
  4060de:	4414      	add	r4, r2
  4060e0:	e6c1      	b.n	405e66 <__adddf3+0xe6>
  4060e2:	bf00      	nop

004060e4 <__aeabi_dmul>:
  4060e4:	b570      	push	{r4, r5, r6, lr}
  4060e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4060ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4060ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4060f2:	bf1d      	ittte	ne
  4060f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4060f8:	ea94 0f0c 	teqne	r4, ip
  4060fc:	ea95 0f0c 	teqne	r5, ip
  406100:	f000 f8de 	bleq	4062c0 <__aeabi_dmul+0x1dc>
  406104:	442c      	add	r4, r5
  406106:	ea81 0603 	eor.w	r6, r1, r3
  40610a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40610e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  406112:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  406116:	bf18      	it	ne
  406118:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40611c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406120:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406124:	d038      	beq.n	406198 <__aeabi_dmul+0xb4>
  406126:	fba0 ce02 	umull	ip, lr, r0, r2
  40612a:	f04f 0500 	mov.w	r5, #0
  40612e:	fbe1 e502 	umlal	lr, r5, r1, r2
  406132:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406136:	fbe0 e503 	umlal	lr, r5, r0, r3
  40613a:	f04f 0600 	mov.w	r6, #0
  40613e:	fbe1 5603 	umlal	r5, r6, r1, r3
  406142:	f09c 0f00 	teq	ip, #0
  406146:	bf18      	it	ne
  406148:	f04e 0e01 	orrne.w	lr, lr, #1
  40614c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  406150:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  406154:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406158:	d204      	bcs.n	406164 <__aeabi_dmul+0x80>
  40615a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40615e:	416d      	adcs	r5, r5
  406160:	eb46 0606 	adc.w	r6, r6, r6
  406164:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  406168:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40616c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  406170:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  406174:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406178:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40617c:	bf88      	it	hi
  40617e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406182:	d81e      	bhi.n	4061c2 <__aeabi_dmul+0xde>
  406184:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406188:	bf08      	it	eq
  40618a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40618e:	f150 0000 	adcs.w	r0, r0, #0
  406192:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406196:	bd70      	pop	{r4, r5, r6, pc}
  406198:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40619c:	ea46 0101 	orr.w	r1, r6, r1
  4061a0:	ea40 0002 	orr.w	r0, r0, r2
  4061a4:	ea81 0103 	eor.w	r1, r1, r3
  4061a8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4061ac:	bfc2      	ittt	gt
  4061ae:	ebd4 050c 	rsbsgt	r5, r4, ip
  4061b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4061b6:	bd70      	popgt	{r4, r5, r6, pc}
  4061b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4061bc:	f04f 0e00 	mov.w	lr, #0
  4061c0:	3c01      	subs	r4, #1
  4061c2:	f300 80ab 	bgt.w	40631c <__aeabi_dmul+0x238>
  4061c6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4061ca:	bfde      	ittt	le
  4061cc:	2000      	movle	r0, #0
  4061ce:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4061d2:	bd70      	pople	{r4, r5, r6, pc}
  4061d4:	f1c4 0400 	rsb	r4, r4, #0
  4061d8:	3c20      	subs	r4, #32
  4061da:	da35      	bge.n	406248 <__aeabi_dmul+0x164>
  4061dc:	340c      	adds	r4, #12
  4061de:	dc1b      	bgt.n	406218 <__aeabi_dmul+0x134>
  4061e0:	f104 0414 	add.w	r4, r4, #20
  4061e4:	f1c4 0520 	rsb	r5, r4, #32
  4061e8:	fa00 f305 	lsl.w	r3, r0, r5
  4061ec:	fa20 f004 	lsr.w	r0, r0, r4
  4061f0:	fa01 f205 	lsl.w	r2, r1, r5
  4061f4:	ea40 0002 	orr.w	r0, r0, r2
  4061f8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4061fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406200:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406204:	fa21 f604 	lsr.w	r6, r1, r4
  406208:	eb42 0106 	adc.w	r1, r2, r6
  40620c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406210:	bf08      	it	eq
  406212:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406216:	bd70      	pop	{r4, r5, r6, pc}
  406218:	f1c4 040c 	rsb	r4, r4, #12
  40621c:	f1c4 0520 	rsb	r5, r4, #32
  406220:	fa00 f304 	lsl.w	r3, r0, r4
  406224:	fa20 f005 	lsr.w	r0, r0, r5
  406228:	fa01 f204 	lsl.w	r2, r1, r4
  40622c:	ea40 0002 	orr.w	r0, r0, r2
  406230:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406234:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406238:	f141 0100 	adc.w	r1, r1, #0
  40623c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406240:	bf08      	it	eq
  406242:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406246:	bd70      	pop	{r4, r5, r6, pc}
  406248:	f1c4 0520 	rsb	r5, r4, #32
  40624c:	fa00 f205 	lsl.w	r2, r0, r5
  406250:	ea4e 0e02 	orr.w	lr, lr, r2
  406254:	fa20 f304 	lsr.w	r3, r0, r4
  406258:	fa01 f205 	lsl.w	r2, r1, r5
  40625c:	ea43 0302 	orr.w	r3, r3, r2
  406260:	fa21 f004 	lsr.w	r0, r1, r4
  406264:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406268:	fa21 f204 	lsr.w	r2, r1, r4
  40626c:	ea20 0002 	bic.w	r0, r0, r2
  406270:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  406274:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406278:	bf08      	it	eq
  40627a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40627e:	bd70      	pop	{r4, r5, r6, pc}
  406280:	f094 0f00 	teq	r4, #0
  406284:	d10f      	bne.n	4062a6 <__aeabi_dmul+0x1c2>
  406286:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40628a:	0040      	lsls	r0, r0, #1
  40628c:	eb41 0101 	adc.w	r1, r1, r1
  406290:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406294:	bf08      	it	eq
  406296:	3c01      	subeq	r4, #1
  406298:	d0f7      	beq.n	40628a <__aeabi_dmul+0x1a6>
  40629a:	ea41 0106 	orr.w	r1, r1, r6
  40629e:	f095 0f00 	teq	r5, #0
  4062a2:	bf18      	it	ne
  4062a4:	4770      	bxne	lr
  4062a6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4062aa:	0052      	lsls	r2, r2, #1
  4062ac:	eb43 0303 	adc.w	r3, r3, r3
  4062b0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4062b4:	bf08      	it	eq
  4062b6:	3d01      	subeq	r5, #1
  4062b8:	d0f7      	beq.n	4062aa <__aeabi_dmul+0x1c6>
  4062ba:	ea43 0306 	orr.w	r3, r3, r6
  4062be:	4770      	bx	lr
  4062c0:	ea94 0f0c 	teq	r4, ip
  4062c4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4062c8:	bf18      	it	ne
  4062ca:	ea95 0f0c 	teqne	r5, ip
  4062ce:	d00c      	beq.n	4062ea <__aeabi_dmul+0x206>
  4062d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4062d4:	bf18      	it	ne
  4062d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4062da:	d1d1      	bne.n	406280 <__aeabi_dmul+0x19c>
  4062dc:	ea81 0103 	eor.w	r1, r1, r3
  4062e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4062e4:	f04f 0000 	mov.w	r0, #0
  4062e8:	bd70      	pop	{r4, r5, r6, pc}
  4062ea:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4062ee:	bf06      	itte	eq
  4062f0:	4610      	moveq	r0, r2
  4062f2:	4619      	moveq	r1, r3
  4062f4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4062f8:	d019      	beq.n	40632e <__aeabi_dmul+0x24a>
  4062fa:	ea94 0f0c 	teq	r4, ip
  4062fe:	d102      	bne.n	406306 <__aeabi_dmul+0x222>
  406300:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  406304:	d113      	bne.n	40632e <__aeabi_dmul+0x24a>
  406306:	ea95 0f0c 	teq	r5, ip
  40630a:	d105      	bne.n	406318 <__aeabi_dmul+0x234>
  40630c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  406310:	bf1c      	itt	ne
  406312:	4610      	movne	r0, r2
  406314:	4619      	movne	r1, r3
  406316:	d10a      	bne.n	40632e <__aeabi_dmul+0x24a>
  406318:	ea81 0103 	eor.w	r1, r1, r3
  40631c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406320:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406324:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406328:	f04f 0000 	mov.w	r0, #0
  40632c:	bd70      	pop	{r4, r5, r6, pc}
  40632e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406332:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  406336:	bd70      	pop	{r4, r5, r6, pc}

00406338 <__aeabi_ddiv>:
  406338:	b570      	push	{r4, r5, r6, lr}
  40633a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40633e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406342:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406346:	bf1d      	ittte	ne
  406348:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40634c:	ea94 0f0c 	teqne	r4, ip
  406350:	ea95 0f0c 	teqne	r5, ip
  406354:	f000 f8a7 	bleq	4064a6 <__aeabi_ddiv+0x16e>
  406358:	eba4 0405 	sub.w	r4, r4, r5
  40635c:	ea81 0e03 	eor.w	lr, r1, r3
  406360:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406364:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406368:	f000 8088 	beq.w	40647c <__aeabi_ddiv+0x144>
  40636c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406370:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  406374:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  406378:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40637c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406380:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  406384:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406388:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40638c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  406390:	429d      	cmp	r5, r3
  406392:	bf08      	it	eq
  406394:	4296      	cmpeq	r6, r2
  406396:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40639a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40639e:	d202      	bcs.n	4063a6 <__aeabi_ddiv+0x6e>
  4063a0:	085b      	lsrs	r3, r3, #1
  4063a2:	ea4f 0232 	mov.w	r2, r2, rrx
  4063a6:	1ab6      	subs	r6, r6, r2
  4063a8:	eb65 0503 	sbc.w	r5, r5, r3
  4063ac:	085b      	lsrs	r3, r3, #1
  4063ae:	ea4f 0232 	mov.w	r2, r2, rrx
  4063b2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4063b6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4063ba:	ebb6 0e02 	subs.w	lr, r6, r2
  4063be:	eb75 0e03 	sbcs.w	lr, r5, r3
  4063c2:	bf22      	ittt	cs
  4063c4:	1ab6      	subcs	r6, r6, r2
  4063c6:	4675      	movcs	r5, lr
  4063c8:	ea40 000c 	orrcs.w	r0, r0, ip
  4063cc:	085b      	lsrs	r3, r3, #1
  4063ce:	ea4f 0232 	mov.w	r2, r2, rrx
  4063d2:	ebb6 0e02 	subs.w	lr, r6, r2
  4063d6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4063da:	bf22      	ittt	cs
  4063dc:	1ab6      	subcs	r6, r6, r2
  4063de:	4675      	movcs	r5, lr
  4063e0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4063e4:	085b      	lsrs	r3, r3, #1
  4063e6:	ea4f 0232 	mov.w	r2, r2, rrx
  4063ea:	ebb6 0e02 	subs.w	lr, r6, r2
  4063ee:	eb75 0e03 	sbcs.w	lr, r5, r3
  4063f2:	bf22      	ittt	cs
  4063f4:	1ab6      	subcs	r6, r6, r2
  4063f6:	4675      	movcs	r5, lr
  4063f8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4063fc:	085b      	lsrs	r3, r3, #1
  4063fe:	ea4f 0232 	mov.w	r2, r2, rrx
  406402:	ebb6 0e02 	subs.w	lr, r6, r2
  406406:	eb75 0e03 	sbcs.w	lr, r5, r3
  40640a:	bf22      	ittt	cs
  40640c:	1ab6      	subcs	r6, r6, r2
  40640e:	4675      	movcs	r5, lr
  406410:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406414:	ea55 0e06 	orrs.w	lr, r5, r6
  406418:	d018      	beq.n	40644c <__aeabi_ddiv+0x114>
  40641a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40641e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406422:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406426:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40642a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40642e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406432:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406436:	d1c0      	bne.n	4063ba <__aeabi_ddiv+0x82>
  406438:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40643c:	d10b      	bne.n	406456 <__aeabi_ddiv+0x11e>
  40643e:	ea41 0100 	orr.w	r1, r1, r0
  406442:	f04f 0000 	mov.w	r0, #0
  406446:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40644a:	e7b6      	b.n	4063ba <__aeabi_ddiv+0x82>
  40644c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406450:	bf04      	itt	eq
  406452:	4301      	orreq	r1, r0
  406454:	2000      	moveq	r0, #0
  406456:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40645a:	bf88      	it	hi
  40645c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406460:	f63f aeaf 	bhi.w	4061c2 <__aeabi_dmul+0xde>
  406464:	ebb5 0c03 	subs.w	ip, r5, r3
  406468:	bf04      	itt	eq
  40646a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40646e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406472:	f150 0000 	adcs.w	r0, r0, #0
  406476:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40647a:	bd70      	pop	{r4, r5, r6, pc}
  40647c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406480:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  406484:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406488:	bfc2      	ittt	gt
  40648a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40648e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406492:	bd70      	popgt	{r4, r5, r6, pc}
  406494:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406498:	f04f 0e00 	mov.w	lr, #0
  40649c:	3c01      	subs	r4, #1
  40649e:	e690      	b.n	4061c2 <__aeabi_dmul+0xde>
  4064a0:	ea45 0e06 	orr.w	lr, r5, r6
  4064a4:	e68d      	b.n	4061c2 <__aeabi_dmul+0xde>
  4064a6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4064aa:	ea94 0f0c 	teq	r4, ip
  4064ae:	bf08      	it	eq
  4064b0:	ea95 0f0c 	teqeq	r5, ip
  4064b4:	f43f af3b 	beq.w	40632e <__aeabi_dmul+0x24a>
  4064b8:	ea94 0f0c 	teq	r4, ip
  4064bc:	d10a      	bne.n	4064d4 <__aeabi_ddiv+0x19c>
  4064be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4064c2:	f47f af34 	bne.w	40632e <__aeabi_dmul+0x24a>
  4064c6:	ea95 0f0c 	teq	r5, ip
  4064ca:	f47f af25 	bne.w	406318 <__aeabi_dmul+0x234>
  4064ce:	4610      	mov	r0, r2
  4064d0:	4619      	mov	r1, r3
  4064d2:	e72c      	b.n	40632e <__aeabi_dmul+0x24a>
  4064d4:	ea95 0f0c 	teq	r5, ip
  4064d8:	d106      	bne.n	4064e8 <__aeabi_ddiv+0x1b0>
  4064da:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4064de:	f43f aefd 	beq.w	4062dc <__aeabi_dmul+0x1f8>
  4064e2:	4610      	mov	r0, r2
  4064e4:	4619      	mov	r1, r3
  4064e6:	e722      	b.n	40632e <__aeabi_dmul+0x24a>
  4064e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4064ec:	bf18      	it	ne
  4064ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4064f2:	f47f aec5 	bne.w	406280 <__aeabi_dmul+0x19c>
  4064f6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4064fa:	f47f af0d 	bne.w	406318 <__aeabi_dmul+0x234>
  4064fe:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406502:	f47f aeeb 	bne.w	4062dc <__aeabi_dmul+0x1f8>
  406506:	e712      	b.n	40632e <__aeabi_dmul+0x24a>

00406508 <__gedf2>:
  406508:	f04f 3cff 	mov.w	ip, #4294967295
  40650c:	e006      	b.n	40651c <__cmpdf2+0x4>
  40650e:	bf00      	nop

00406510 <__ledf2>:
  406510:	f04f 0c01 	mov.w	ip, #1
  406514:	e002      	b.n	40651c <__cmpdf2+0x4>
  406516:	bf00      	nop

00406518 <__cmpdf2>:
  406518:	f04f 0c01 	mov.w	ip, #1
  40651c:	f84d cd04 	str.w	ip, [sp, #-4]!
  406520:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406524:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406528:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40652c:	bf18      	it	ne
  40652e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406532:	d01b      	beq.n	40656c <__cmpdf2+0x54>
  406534:	b001      	add	sp, #4
  406536:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40653a:	bf0c      	ite	eq
  40653c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406540:	ea91 0f03 	teqne	r1, r3
  406544:	bf02      	ittt	eq
  406546:	ea90 0f02 	teqeq	r0, r2
  40654a:	2000      	moveq	r0, #0
  40654c:	4770      	bxeq	lr
  40654e:	f110 0f00 	cmn.w	r0, #0
  406552:	ea91 0f03 	teq	r1, r3
  406556:	bf58      	it	pl
  406558:	4299      	cmppl	r1, r3
  40655a:	bf08      	it	eq
  40655c:	4290      	cmpeq	r0, r2
  40655e:	bf2c      	ite	cs
  406560:	17d8      	asrcs	r0, r3, #31
  406562:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406566:	f040 0001 	orr.w	r0, r0, #1
  40656a:	4770      	bx	lr
  40656c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406570:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406574:	d102      	bne.n	40657c <__cmpdf2+0x64>
  406576:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40657a:	d107      	bne.n	40658c <__cmpdf2+0x74>
  40657c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406580:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406584:	d1d6      	bne.n	406534 <__cmpdf2+0x1c>
  406586:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40658a:	d0d3      	beq.n	406534 <__cmpdf2+0x1c>
  40658c:	f85d 0b04 	ldr.w	r0, [sp], #4
  406590:	4770      	bx	lr
  406592:	bf00      	nop

00406594 <__aeabi_cdrcmple>:
  406594:	4684      	mov	ip, r0
  406596:	4610      	mov	r0, r2
  406598:	4662      	mov	r2, ip
  40659a:	468c      	mov	ip, r1
  40659c:	4619      	mov	r1, r3
  40659e:	4663      	mov	r3, ip
  4065a0:	e000      	b.n	4065a4 <__aeabi_cdcmpeq>
  4065a2:	bf00      	nop

004065a4 <__aeabi_cdcmpeq>:
  4065a4:	b501      	push	{r0, lr}
  4065a6:	f7ff ffb7 	bl	406518 <__cmpdf2>
  4065aa:	2800      	cmp	r0, #0
  4065ac:	bf48      	it	mi
  4065ae:	f110 0f00 	cmnmi.w	r0, #0
  4065b2:	bd01      	pop	{r0, pc}

004065b4 <__aeabi_dcmpeq>:
  4065b4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4065b8:	f7ff fff4 	bl	4065a4 <__aeabi_cdcmpeq>
  4065bc:	bf0c      	ite	eq
  4065be:	2001      	moveq	r0, #1
  4065c0:	2000      	movne	r0, #0
  4065c2:	f85d fb08 	ldr.w	pc, [sp], #8
  4065c6:	bf00      	nop

004065c8 <__aeabi_dcmplt>:
  4065c8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4065cc:	f7ff ffea 	bl	4065a4 <__aeabi_cdcmpeq>
  4065d0:	bf34      	ite	cc
  4065d2:	2001      	movcc	r0, #1
  4065d4:	2000      	movcs	r0, #0
  4065d6:	f85d fb08 	ldr.w	pc, [sp], #8
  4065da:	bf00      	nop

004065dc <__aeabi_dcmple>:
  4065dc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4065e0:	f7ff ffe0 	bl	4065a4 <__aeabi_cdcmpeq>
  4065e4:	bf94      	ite	ls
  4065e6:	2001      	movls	r0, #1
  4065e8:	2000      	movhi	r0, #0
  4065ea:	f85d fb08 	ldr.w	pc, [sp], #8
  4065ee:	bf00      	nop

004065f0 <__aeabi_dcmpge>:
  4065f0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4065f4:	f7ff ffce 	bl	406594 <__aeabi_cdrcmple>
  4065f8:	bf94      	ite	ls
  4065fa:	2001      	movls	r0, #1
  4065fc:	2000      	movhi	r0, #0
  4065fe:	f85d fb08 	ldr.w	pc, [sp], #8
  406602:	bf00      	nop

00406604 <__aeabi_dcmpgt>:
  406604:	f84d ed08 	str.w	lr, [sp, #-8]!
  406608:	f7ff ffc4 	bl	406594 <__aeabi_cdrcmple>
  40660c:	bf34      	ite	cc
  40660e:	2001      	movcc	r0, #1
  406610:	2000      	movcs	r0, #0
  406612:	f85d fb08 	ldr.w	pc, [sp], #8
  406616:	bf00      	nop

00406618 <__aeabi_dcmpun>:
  406618:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40661c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406620:	d102      	bne.n	406628 <__aeabi_dcmpun+0x10>
  406622:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406626:	d10a      	bne.n	40663e <__aeabi_dcmpun+0x26>
  406628:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40662c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406630:	d102      	bne.n	406638 <__aeabi_dcmpun+0x20>
  406632:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406636:	d102      	bne.n	40663e <__aeabi_dcmpun+0x26>
  406638:	f04f 0000 	mov.w	r0, #0
  40663c:	4770      	bx	lr
  40663e:	f04f 0001 	mov.w	r0, #1
  406642:	4770      	bx	lr

00406644 <__aeabi_d2iz>:
  406644:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406648:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40664c:	d215      	bcs.n	40667a <__aeabi_d2iz+0x36>
  40664e:	d511      	bpl.n	406674 <__aeabi_d2iz+0x30>
  406650:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406654:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406658:	d912      	bls.n	406680 <__aeabi_d2iz+0x3c>
  40665a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40665e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406662:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406666:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40666a:	fa23 f002 	lsr.w	r0, r3, r2
  40666e:	bf18      	it	ne
  406670:	4240      	negne	r0, r0
  406672:	4770      	bx	lr
  406674:	f04f 0000 	mov.w	r0, #0
  406678:	4770      	bx	lr
  40667a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40667e:	d105      	bne.n	40668c <__aeabi_d2iz+0x48>
  406680:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406684:	bf08      	it	eq
  406686:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40668a:	4770      	bx	lr
  40668c:	f04f 0000 	mov.w	r0, #0
  406690:	4770      	bx	lr
  406692:	bf00      	nop
  406694:	20616c4f 	.word	0x20616c4f
  406698:	65636f56 	.word	0x65636f56
  40669c:	00000000 	.word	0x00000000
  4066a0:	3a207325 	.word	0x3a207325
  4066a4:	20642520 	.word	0x20642520
  4066a8:	0000000a 	.word	0x0000000a
  4066ac:	00000043 	.word	0x00000043

004066b0 <_global_impure_ptr>:
  4066b0:	20400018                                ..@ 

004066b4 <zeroes.7035>:
  4066b4:	30303030 30303030 30303030 30303030     0000000000000000
  4066c4:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  4066d4:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  4066e4:	00000000 33323130 37363534 62613938     ....0123456789ab
  4066f4:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  406704:	00000030                                0...

00406708 <blanks.7034>:
  406708:	20202020 20202020 20202020 20202020                     
  406718:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  406728:	49534f50 00000058 0000002e 00000000     POSIX...........

00406738 <__mprec_tens>:
  406738:	00000000 3ff00000 00000000 40240000     .......?......$@
  406748:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  406758:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  406768:	00000000 412e8480 00000000 416312d0     .......A......cA
  406778:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  406788:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  406798:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  4067a8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  4067b8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  4067c8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  4067d8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  4067e8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4067f8:	79d99db4 44ea7843                       ...yCx.D

00406800 <__mprec_bigtens>:
  406800:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  406810:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  406820:	7f73bf3c 75154fdd                       <.s..O.u

00406828 <p05.5373>:
  406828:	00000005 00000019 0000007d              ........}...

00406834 <_init>:
  406834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406836:	bf00      	nop
  406838:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40683a:	bc08      	pop	{r3}
  40683c:	469e      	mov	lr, r3
  40683e:	4770      	bx	lr

00406840 <__init_array_start>:
  406840:	004035f1 	.word	0x004035f1

00406844 <__frame_dummy_init_array_entry>:
  406844:	00400165                                e.@.

00406848 <_fini>:
  406848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40684a:	bf00      	nop
  40684c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40684e:	bc08      	pop	{r3}
  406850:	469e      	mov	lr, r3
  406852:	4770      	bx	lr

00406854 <__fini_array_start>:
  406854:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
2040000a:	bf00      	nop

2040000c <g_interrupt_enabled>:
2040000c:	0001 0000                                   ....

20400010 <SystemCoreClock>:
20400010:	0900 003d 0000 0000                         ..=.....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
2040004c:	66ac 0040 0000 0000 0000 0000 0000 0000     .f@.............
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <_impure_ptr>:
20400440:	0018 2040                                   ..@ 

20400444 <lconv>:
20400444:	6730 0040 66e4 0040 66e4 0040 66e4 0040     0g@..f@..f@..f@.
20400454:	66e4 0040 66e4 0040 66e4 0040 66e4 0040     .f@..f@..f@..f@.
20400464:	66e4 0040 66e4 0040 ffff ffff ffff ffff     .f@..f@.........
20400474:	ffff ffff ffff 0000                         ........

2040047c <__malloc_av_>:
	...
20400484:	047c 2040 047c 2040 0484 2040 0484 2040     |.@ |.@ ..@ ..@ 
20400494:	048c 2040 048c 2040 0494 2040 0494 2040     ..@ ..@ ..@ ..@ 
204004a4:	049c 2040 049c 2040 04a4 2040 04a4 2040     ..@ ..@ ..@ ..@ 
204004b4:	04ac 2040 04ac 2040 04b4 2040 04b4 2040     ..@ ..@ ..@ ..@ 
204004c4:	04bc 2040 04bc 2040 04c4 2040 04c4 2040     ..@ ..@ ..@ ..@ 
204004d4:	04cc 2040 04cc 2040 04d4 2040 04d4 2040     ..@ ..@ ..@ ..@ 
204004e4:	04dc 2040 04dc 2040 04e4 2040 04e4 2040     ..@ ..@ ..@ ..@ 
204004f4:	04ec 2040 04ec 2040 04f4 2040 04f4 2040     ..@ ..@ ..@ ..@ 
20400504:	04fc 2040 04fc 2040 0504 2040 0504 2040     ..@ ..@ ..@ ..@ 
20400514:	050c 2040 050c 2040 0514 2040 0514 2040     ..@ ..@ ..@ ..@ 
20400524:	051c 2040 051c 2040 0524 2040 0524 2040     ..@ ..@ $.@ $.@ 
20400534:	052c 2040 052c 2040 0534 2040 0534 2040     ,.@ ,.@ 4.@ 4.@ 
20400544:	053c 2040 053c 2040 0544 2040 0544 2040     <.@ <.@ D.@ D.@ 
20400554:	054c 2040 054c 2040 0554 2040 0554 2040     L.@ L.@ T.@ T.@ 
20400564:	055c 2040 055c 2040 0564 2040 0564 2040     \.@ \.@ d.@ d.@ 
20400574:	056c 2040 056c 2040 0574 2040 0574 2040     l.@ l.@ t.@ t.@ 
20400584:	057c 2040 057c 2040 0584 2040 0584 2040     |.@ |.@ ..@ ..@ 
20400594:	058c 2040 058c 2040 0594 2040 0594 2040     ..@ ..@ ..@ ..@ 
204005a4:	059c 2040 059c 2040 05a4 2040 05a4 2040     ..@ ..@ ..@ ..@ 
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 
20400864:	085c 2040 085c 2040 0864 2040 0864 2040     \.@ \.@ d.@ d.@ 
20400874:	086c 2040 086c 2040 0874 2040 0874 2040     l.@ l.@ t.@ t.@ 

20400884 <__malloc_trim_threshold>:
20400884:	0000 0002                                   ....

20400888 <__malloc_sbrk_base>:
20400888:	ffff ffff                                   ....
