// Seed: 3902712045
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33
);
  inout wire id_33;
  input wire id_32;
  input wire id_31;
  input wire id_30;
  output wire id_29;
  output wire id_28;
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_34 :
  assert property (@(posedge id_33) id_22)
  else $unsigned(87);
  ;
endmodule
module module_0 #(
    parameter id_14 = 32'd70,
    parameter id_16 = 32'd62,
    parameter id_18 = 32'd12
) (
    output wand id_0,
    output tri1 id_1,
    output uwire id_2,
    output tri1 id_3,
    input wand id_4,
    input wor id_5,
    input tri1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input tri0 id_9
    , id_20,
    input wand id_10,
    input wire id_11,
    input tri0 id_12,
    input wor id_13,
    input wire _id_14,
    input tri1 id_15,
    output supply1 _id_16,
    output tri id_17,
    input wor _id_18
);
  logic [-1 : id_14] id_21;
  assign id_1 = id_7 ? -1'b0 : 1;
  logic [1 : id_18] id_22;
  logic [id_16 : 1] module_1;
  ;
  parameter id_23 = -1'd0;
  tri1 id_24 = -1;
  wire id_25;
  module_0 modCall_1 (
      id_23,
      id_22,
      id_23,
      id_22,
      id_20,
      id_22,
      id_25,
      id_23,
      id_20,
      id_22,
      id_20,
      id_22,
      id_25,
      id_25,
      id_23,
      id_25,
      id_25,
      id_23,
      id_25,
      id_21,
      id_20,
      id_22,
      id_20,
      id_21,
      id_23,
      id_24,
      id_20,
      id_24,
      id_22,
      id_21,
      id_23,
      id_23,
      id_25
  );
  logic [id_14 : -1 'b0] id_26;
  wire id_27;
endmodule
