

================================================================
== Vitis HLS Report for 'blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2'
================================================================
* Date:           Tue Apr 11 22:26:41 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.687 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeoutput_VITIS_LOOP_34_2  |       17|       17|         3|          1|          1|    16|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.68>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ABpartial_load_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %ABpartial_load"   --->   Operation 10 'read' 'ABpartial_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i512 %ABpartial_load_read, i512 %empty"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp_eq  i5 %indvar_flatten_load, i5 16" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 18 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.78ns)   --->   "%add_ln33_1 = add i5 %indvar_flatten_load, i5 1" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 19 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc72, void %for.end74.exitStub" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 20 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [LabB/BlockMatrix_design.cpp:34]   --->   Operation 21 'load' 'j_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.65ns)   --->   "%add_ln33 = add i3 %i_load, i3 1" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 23 'add' 'add_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.13ns)   --->   "%icmp_ln34 = icmp_eq  i3 %j_load, i3 4" [LabB/BlockMatrix_design.cpp:34]   --->   Operation 24 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.98ns)   --->   "%select_ln33 = select i1 %icmp_ln34, i3 0, i3 %j_load" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 25 'select' 'select_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.98ns)   --->   "%select_ln33_1 = select i1 %icmp_ln34, i3 %add_ln33, i3 %i_load" [LabB/BlockMatrix_design.cpp:33]   --->   Operation 26 'select' 'select_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i3 %select_ln33_1" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 27 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln35, i2 0" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 28 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i3 %select_ln33" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 29 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln35 = add i4 %tmp_3, i4 %zext_ln35_2" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 30 'add' 'add_ln35' <Predicate = (!icmp_ln33)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i4 %add_ln35" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 31 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i32 %AB, i64 0, i64 %zext_ln35_3" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 32 'getelementptr' 'AB_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%AB_load = load i4 %AB_addr" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 33 'load' 'AB_load' <Predicate = (!icmp_ln33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i3 %select_ln33" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 34 'trunc' 'trunc_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.65ns)   --->   "%add_ln34 = add i3 %select_ln33, i3 1" [LabB/BlockMatrix_design.cpp:34]   --->   Operation 35 'add' 'add_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln34 = store i5 %add_ln33_1, i5 %indvar_flatten" [LabB/BlockMatrix_design.cpp:34]   --->   Operation 36 'store' 'store_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln34 = store i3 %select_ln33_1, i3 %i" [LabB/BlockMatrix_design.cpp:34]   --->   Operation 37 'store' 'store_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln34 = store i3 %add_ln34, i3 %j" [LabB/BlockMatrix_design.cpp:34]   --->   Operation 38 'store' 'store_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 39 [1/2] (2.32ns)   --->   "%AB_load = load i4 %AB_addr" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 39 'load' 'AB_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_load5 = load i512 %empty"   --->   Operation 55 'load' 'p_load5' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_out, i512 %p_load5"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.03>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_load = load i512 %empty" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 40 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @writeoutput_VITIS_LOOP_34_2_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 42 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [LabB/BlockMatrix_design.cpp:34]   --->   Operation 44 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i2.i5, i2 %trunc_ln35, i2 %trunc_ln35_1, i5 0" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 45 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i9 %add_ln" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 46 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln35)   --->   "%shl_ln35 = shl i512 4294967295, i512 %zext_ln35" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 47 'shl' 'shl_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln35)   --->   "%zext_ln35_1 = zext i32 %AB_load" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 48 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln35)   --->   "%shl_ln35_1 = shl i512 %zext_ln35_1, i512 %zext_ln35" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 49 'shl' 'shl_ln35_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln35)   --->   "%xor_ln35 = xor i512 %shl_ln35, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 50 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln35)   --->   "%and_ln35 = and i512 %p_load, i512 %xor_ln35" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 51 'and' 'and_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (4.44ns) (out node of the LUT)   --->   "%or_ln35 = or i512 %shl_ln35_1, i512 %and_ln35" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 52 'or' 'or_ln35' <Predicate = true> <Delay = 4.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln34 = store i512 %or_ln35, i512 %empty" [LabB/BlockMatrix_design.cpp:34]   --->   Operation 53 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc69" [LabB/BlockMatrix_design.cpp:34]   --->   Operation 54 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.69ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i_load', LabB/BlockMatrix_design.cpp:33) on local variable 'i' [23]  (0 ns)
	'add' operation ('add_ln33', LabB/BlockMatrix_design.cpp:33) [24]  (1.65 ns)
	'select' operation ('select_ln33_1', LabB/BlockMatrix_design.cpp:33) [29]  (0.98 ns)
	'add' operation ('add_ln35', LabB/BlockMatrix_design.cpp:35) [34]  (1.74 ns)
	'getelementptr' operation ('AB_addr', LabB/BlockMatrix_design.cpp:35) [36]  (0 ns)
	'load' operation ('AB_load', LabB/BlockMatrix_design.cpp:35) on array 'AB' [38]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('AB_load', LabB/BlockMatrix_design.cpp:35) on array 'AB' [38]  (2.32 ns)

 <State 3>: 6.04ns
The critical path consists of the following:
	'load' operation ('p_load', LabB/BlockMatrix_design.cpp:35) on local variable 'empty' [22]  (0 ns)
	'and' operation ('and_ln35', LabB/BlockMatrix_design.cpp:35) [46]  (0 ns)
	'or' operation ('or_ln35', LabB/BlockMatrix_design.cpp:35) [47]  (4.45 ns)
	'store' operation ('store_ln34', LabB/BlockMatrix_design.cpp:34) of variable 'or_ln35', LabB/BlockMatrix_design.cpp:35 on local variable 'empty' [51]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
