lib_name: span_ion
cell_name: delay_tt1
pins: [ "VDD", "VSS", "VOUT", "VIN", "VREF" ]
instances:
  XDELAY:
    lib_name: span_ion
    cell_name: delay_tt1_ord2
    instpins:
      VREF<2:0>:
        direction: input
        net_name: "<*3>VREF"
        num_bits: 3
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUT:
        direction: output
        net_name: "VOUT"
        num_bits: 1
      VIN:
        direction: input
        net_name: "VIN"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
