# mem_busy
# pc_out
# instr
# mem_out.address
# mem_out.rd, mem_out.wr, mem_out.byteena
# mem_out.wrdata

# initial state, first instruction fetch
0
1111111111111100
00000000 00000000 00000000 00000000
00000000000000
1
0
1111
00000000000000000000000000000000

# first instruction here, 2nd fetch
0
0000000000000000
01000100 00110011 00100010 00010001
00000000000001
1
0
1111
00000000000000000000000000000000

# pcsrc = 1, pc=pc+4, mem addr = pc_in
0
0000000000000100
01000100 00110011 00100010 00010001
00000000001111
1
0
1111
00000000000000000000000000000000

# pcsrc = 0, pc has new addr, mem addr = pc+4
0
0000000000111100
01000100 00110011 00100010 00010001
00000000010000
1
0
1111
00000000000000000000000000000000

# pcsrc = 0
0
0000000001000000
01000100 00110011 00100010 00010001
00000000010001
1
0
1111
00000000000000000000000000000000
