m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Adder/simulation/modelsim
Edut
Z1 w1634995436
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1
R0
Z4 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Adder/DUT.vhdl
Z5 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Adder/DUT.vhdl
l0
L3 1
VIA^<PO]30i_[n;J;B[X@62
!s100 D;nOXigk`?JXDzJiK<l:53
Z6 OV;C;2020.1;71
31
Z7 !s110 1634996994
!i10b 1
Z8 !s108 1634996994.000000
Z9 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Adder/DUT.vhdl|
Z10 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Adder/DUT.vhdl|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Adutwrap
R2
R3
DEx4 work 3 dut 0 22 IA^<PO]30i_[n;J;B[X@62
!i122 1
l16
L8 25
V<RIZSHJ7jd9U3JlbWg^=K3
!s100 @D?l[``YFV3kzm1mSc;SH0
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Eserial_adder
Z13 w1634996948
R2
R3
!i122 0
R0
Z14 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Adder/Serial-Adder.vhdl
Z15 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Adder/Serial-Adder.vhdl
l0
L4 1
VbIZ0z`LUgZYaiZjWK1[WX1
!s100 CaJeh6[H18M7go8:ZY>YY0
R6
31
R7
!i10b 1
R8
Z16 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Adder/Serial-Adder.vhdl|
Z17 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Adder/Serial-Adder.vhdl|
!i113 1
R11
R12
Abhv
R2
R3
DEx4 work 12 serial_adder 0 22 bIZ0z`LUgZYaiZjWK1[WX1
!i122 0
l18
L12 64
VkUdinWQHld?T;lb5eNR]X1
!s100 CiWCF@Dobj<=XFV6R==;<0
R6
31
R7
!i10b 1
R8
R16
R17
!i113 1
R11
R12
Etestbench
Z18 w1634995479
R3
R2
!i122 2
R0
Z19 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Adder/testbench.vhdl
Z20 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Adder/testbench.vhdl
l0
L7 1
V]iKK_Z9L:G9B:i8c]3eFH0
!s100 bWf8kl8zb90X@P1m>V^K20
R6
31
R7
!i10b 1
R8
Z21 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Adder/testbench.vhdl|
!s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Adder/testbench.vhdl|
!i113 1
R11
R12
Abehave
R3
R2
DEx4 work 9 testbench 0 22 ]iKK_Z9L:G9B:i8c]3eFH0
!i122 2
l69
L9 132
VJOZoGFZ6QJEdPmSlE5[?Q0
!s100 k2zd3LWTMFoWjQB?0RH`;3
R6
31
R7
!i10b 1
R8
R21
Z22 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Moodle Submissions/Serial-Adder/testbench.vhdl|
!i113 1
R11
R12
