./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.01 --fact_prog_fraction 0.05 &> out/QB_L_bwt_n177_c1.0_f5.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.01 --fact_prog_fraction 0.1 &> out/QB_L_bwt_n177_c1.0_f10.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.01 --fact_prog_fraction 0.3 &> out/QB_L_bwt_n177_c1.0_f30.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.01 --fact_prog_fraction 0.6 &> out/QB_L_bwt_n177_c1.0_f60.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.01 --fact_prog_fraction 1.0 &> out/QB_L_bwt_n177_c1.0_f100.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.01 --fact_prog_fraction 1.2 &> out/QB_L_bwt_n177_c1.0_f120.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.05 --fact_prog_fraction 0.05 &> out/QB_L_bwt_n177_c5.0_f5.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.05 --fact_prog_fraction 0.1 &> out/QB_L_bwt_n177_c5.0_f10.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.05 --fact_prog_fraction 0.3 &> out/QB_L_bwt_n177_c5.0_f30.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.05 --fact_prog_fraction 0.6 &> out/QB_L_bwt_n177_c5.0_f60.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.05 --fact_prog_fraction 1.0 &> out/QB_L_bwt_n177_c5.0_f100.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.05 --fact_prog_fraction 1.2 &> out/QB_L_bwt_n177_c5.0_f120.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.1 --fact_prog_fraction 0.05 &> out/QB_L_bwt_n177_c10.0_f5.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.1 --fact_prog_fraction 0.1 &> out/QB_L_bwt_n177_c10.0_f10.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.1 --fact_prog_fraction 0.3 &> out/QB_L_bwt_n177_c10.0_f30.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.1 --fact_prog_fraction 0.6 &> out/QB_L_bwt_n177_c10.0_f60.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.1 --fact_prog_fraction 1.0 &> out/QB_L_bwt_n177_c10.0_f100.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.1 --fact_prog_fraction 1.2 &> out/QB_L_bwt_n177_c10.0_f120.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.2 --fact_prog_fraction 0.05 &> out/QB_L_bwt_n177_c20.0_f5.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.2 --fact_prog_fraction 0.1 &> out/QB_L_bwt_n177_c20.0_f10.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.2 --fact_prog_fraction 0.3 &> out/QB_L_bwt_n177_c20.0_f30.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.2 --fact_prog_fraction 0.6 &> out/QB_L_bwt_n177_c20.0_f60.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.2 --fact_prog_fraction 1.0 &> out/QB_L_bwt_n177_c20.0_f100.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.2 --fact_prog_fraction 1.2 &> out/QB_L_bwt_n177_c20.0_f120.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.5 --fact_prog_fraction 0.05 &> out/QB_L_bwt_n177_c50.0_f5.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.5 --fact_prog_fraction 0.1 &> out/QB_L_bwt_n177_c50.0_f10.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.5 --fact_prog_fraction 0.3 &> out/QB_L_bwt_n177_c50.0_f30.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.5 --fact_prog_fraction 0.6 &> out/QB_L_bwt_n177_c50.0_f60.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.5 --fact_prog_fraction 1.0 &> out/QB_L_bwt_n177_c50.0_f100.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 0.5 --fact_prog_fraction 1.2 &> out/QB_L_bwt_n177_c50.0_f120.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 1.0 --fact_prog_fraction 0.05 &> out/QB_L_bwt_n177_c100.0_f5.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 1.0 --fact_prog_fraction 0.1 &> out/QB_L_bwt_n177_c100.0_f10.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 1.0 --fact_prog_fraction 0.3 &> out/QB_L_bwt_n177_c100.0_f30.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 1.0 --fact_prog_fraction 0.6 &> out/QB_L_bwt_n177_c100.0_f60.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 1.0 --fact_prog_fraction 1.0 &> out/QB_L_bwt_n177_c100.0_f100.0.out
./build/qs_sim_mem benchmarks/bin/QB_L_bwt_n177.gz --cmp_surface_code_fraction 1.0 --fact_prog_fraction 1.2 &> out/QB_L_bwt_n177_c100.0_f120.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.01 --fact_prog_fraction 0.05 &> out/BQ_shor_rsa16_c1.0_f5.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.01 --fact_prog_fraction 0.1 &> out/BQ_shor_rsa16_c1.0_f10.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.01 --fact_prog_fraction 0.3 &> out/BQ_shor_rsa16_c1.0_f30.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.01 --fact_prog_fraction 0.6 &> out/BQ_shor_rsa16_c1.0_f60.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.01 --fact_prog_fraction 1.0 &> out/BQ_shor_rsa16_c1.0_f100.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.01 --fact_prog_fraction 1.2 &> out/BQ_shor_rsa16_c1.0_f120.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.05 --fact_prog_fraction 0.05 &> out/BQ_shor_rsa16_c5.0_f5.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.05 --fact_prog_fraction 0.1 &> out/BQ_shor_rsa16_c5.0_f10.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.05 --fact_prog_fraction 0.3 &> out/BQ_shor_rsa16_c5.0_f30.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.05 --fact_prog_fraction 0.6 &> out/BQ_shor_rsa16_c5.0_f60.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.05 --fact_prog_fraction 1.0 &> out/BQ_shor_rsa16_c5.0_f100.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.05 --fact_prog_fraction 1.2 &> out/BQ_shor_rsa16_c5.0_f120.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.1 --fact_prog_fraction 0.05 &> out/BQ_shor_rsa16_c10.0_f5.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.1 --fact_prog_fraction 0.1 &> out/BQ_shor_rsa16_c10.0_f10.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.1 --fact_prog_fraction 0.3 &> out/BQ_shor_rsa16_c10.0_f30.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.1 --fact_prog_fraction 0.6 &> out/BQ_shor_rsa16_c10.0_f60.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.1 --fact_prog_fraction 1.0 &> out/BQ_shor_rsa16_c10.0_f100.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.1 --fact_prog_fraction 1.2 &> out/BQ_shor_rsa16_c10.0_f120.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.2 --fact_prog_fraction 0.05 &> out/BQ_shor_rsa16_c20.0_f5.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.2 --fact_prog_fraction 0.1 &> out/BQ_shor_rsa16_c20.0_f10.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.2 --fact_prog_fraction 0.3 &> out/BQ_shor_rsa16_c20.0_f30.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.2 --fact_prog_fraction 0.6 &> out/BQ_shor_rsa16_c20.0_f60.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.2 --fact_prog_fraction 1.0 &> out/BQ_shor_rsa16_c20.0_f100.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.2 --fact_prog_fraction 1.2 &> out/BQ_shor_rsa16_c20.0_f120.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.5 --fact_prog_fraction 0.05 &> out/BQ_shor_rsa16_c50.0_f5.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.5 --fact_prog_fraction 0.1 &> out/BQ_shor_rsa16_c50.0_f10.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.5 --fact_prog_fraction 0.3 &> out/BQ_shor_rsa16_c50.0_f30.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.5 --fact_prog_fraction 0.6 &> out/BQ_shor_rsa16_c50.0_f60.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.5 --fact_prog_fraction 1.0 &> out/BQ_shor_rsa16_c50.0_f100.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 0.5 --fact_prog_fraction 1.2 &> out/BQ_shor_rsa16_c50.0_f120.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 1.0 --fact_prog_fraction 0.05 &> out/BQ_shor_rsa16_c100.0_f5.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 1.0 --fact_prog_fraction 0.1 &> out/BQ_shor_rsa16_c100.0_f10.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 1.0 --fact_prog_fraction 0.3 &> out/BQ_shor_rsa16_c100.0_f30.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 1.0 --fact_prog_fraction 0.6 &> out/BQ_shor_rsa16_c100.0_f60.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 1.0 --fact_prog_fraction 1.0 &> out/BQ_shor_rsa16_c100.0_f100.0.out
./build/qs_sim_mem benchmarks/bin/BQ_shor_rsa16.gz --cmp_surface_code_fraction 1.0 --fact_prog_fraction 1.2 &> out/BQ_shor_rsa16_c100.0_f120.0.out
