<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#setting" style=" font-size: 16px;">Design Settings</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#timing report" style=" font-size: 14px;">Timing Report</a></li>
<li><a href="#performance" style=" font-size: 14px;">Performance Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
<li><a href="#summary" style=" font-size: 16px;">Summary</a></li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\ov7725_hdmi\ov7725_hdmi\src\fifo_top_wr\temp\FIFO\fifo_define.v<br>
D:\ov7725_hdmi\ov7725_hdmi\src\fifo_top_wr\temp\FIFO\fifo_parameter.v<br>
F:\Gowin\Gowin_V1.9.6.02Beta\IDE\ipcore\FIFO\data\edc.v<br>
F:\Gowin\Gowin_V1.9.6.02Beta\IDE\ipcore\FIFO\data\fifo.v<br>
F:\Gowin\Gowin_V1.9.6.02Beta\IDE\ipcore\FIFO\data\fifo_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Verision</td>
<td>GowinSynthesis V1.9.6.02Beta</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov 14 16:01:27 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="setting">Design Settings</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module:</td>
<td>fifo_top_wr</td>
</tr>
<tr>
<td class="label">Part Number:</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
</table><br/>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/OPORT Usage:</b></td>
<td>283</td>
</tr>
<tr>
<td class="label"><b>I/OBUF Usage:</b></td>
<td>283</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>133</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>150</td>
</tr>
<tr>
<td class="label"><b>REG Usage:</b></td>
<td>104</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>99</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNP</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>LUT Usage:</b></td>
<td>66</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>ALU Usage:</b></td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>40</td>
</tr>
<tr>
<td class="label"><b>BSRAM Usage:</b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>4</td>
</tr>
</table><br/>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
Target Device: GW2A-55-PBGA484
<table class="summary_table">
<tr>
<td class="label">CFU Logics</td>
<td>106(66 LUTs, 40 ALUs) / 54720</td>
<td>1%</td>
</tr>
<tr>
<td class="label">Registers</td>
<td>104 / 42000</td>
<td>1%</td>
</tr>
<tr>
<td class="label">BSRAMs</td>
<td>4 / 140</td>
<td>3%</td>
</tr>
<tr>
<td class="label">DSP Macros</td>
<td>0 / (10*2)</td>
<td>0%</td>
</tr>
</table><br/><br/>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock</th>
<th>Type</th>
<th>Frequency</th>
<th>Period</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Base</td>
<td>100.0 MHz</td>
<td>10.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>RdClk_ibuf/I WrClk_ibuf/I </td>
</tr>
</table><br/>
<h2><a name="timing report">Timing Report:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Top View:</td>
<td>fifo_top_wr</td>
</tr>
<tr>
<td class="label">Requested Frequency:</td>
<td>100.0 MHz</td>
</tr>
<tr>
<td class="label">Paths Requested:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Constraint File(ignored):</td>
<td></td>
</tr>
</table>
<b>All time values displayed in nanoseconds(ns).</b><br/><br/>
<h2><a name="performance">Performance Summary:</a></h2>
Worst Slack in Design:&nbsp4.800<br/>
<table class="summary_table">
<tr>
<th>Start Clock</th>
<th>Slack</th>
<th>Requested Frequency</th>
<th>Estimated Frequency</th>
<th>Requested Period</th>
<th>Estimated Period</th>
<th>Clock Type</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>4.800</td>
<td>100.0 MHz</td>
<td>192.3 MHz</td>
<td>10.000</td>
<td>5.200</td>
<td>Base</td>
</tr>
</table><br/>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<b>Path information for path number&nbsp</b>1&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">    Slack(critical):</td>
<td>3.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.390</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[falling]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>RdClk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>5.000</td>
<td>-</td>
</tr>
<tr>
<td>RdClk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.688</td>
<td>5.688</td>
<td>-</td>
</tr>
<tr>
<td>RdClk_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>56</td>
</tr>
<tr>
<td>\fifo_inst/reset_r_1_s1 </td>
<td>DFFNP</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>5.924</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_inst/reset_r_1_s1 </td>
<td>DFFNP</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>6.156</td>
<td>-</td>
</tr>
<tr>
<td>reset_r[1]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>54</td>
</tr>
<tr>
<td>\fifo_inst/Equal.mem_Equal.mem_0_3_s </td>
<td>SDPX9B</td>
<td>RESETB</td>
<td>In</td>
<td>-</td>
<td>6.393</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>1.393<br/>
<b>Logic Delay: </b>0.919(66.0%)<br/>
<b>Route Delay: </b>0.474(34.0%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>2&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.124</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>3.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.390</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[falling]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>RdClk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>5.000</td>
<td>-</td>
</tr>
<tr>
<td>RdClk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.688</td>
<td>5.688</td>
<td>-</td>
</tr>
<tr>
<td>RdClk_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>56</td>
</tr>
<tr>
<td>\fifo_inst/reset_r_1_s1 </td>
<td>DFFNP</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>5.924</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_inst/reset_r_1_s1 </td>
<td>DFFNP</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>6.156</td>
<td>-</td>
</tr>
<tr>
<td>reset_r[1]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>54</td>
</tr>
<tr>
<td>\fifo_inst/Equal.mem_Equal.mem_0_2_s </td>
<td>SDPX9B</td>
<td>RESETB</td>
<td>In</td>
<td>-</td>
<td>6.393</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>1.393<br/>
<b>Logic Delay: </b>0.919(66.0%)<br/>
<b>Route Delay: </b>0.474(34.0%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>3&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>3.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.390</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[falling]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>RdClk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>5.000</td>
<td>-</td>
</tr>
<tr>
<td>RdClk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.688</td>
<td>5.688</td>
<td>-</td>
</tr>
<tr>
<td>RdClk_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>56</td>
</tr>
<tr>
<td>\fifo_inst/reset_r_1_s1 </td>
<td>DFFNP</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>5.924</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_inst/reset_r_1_s1 </td>
<td>DFFNP</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>6.156</td>
<td>-</td>
</tr>
<tr>
<td>reset_r[1]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>54</td>
</tr>
<tr>
<td>\fifo_inst/Equal.mem_Equal.mem_0_1_s </td>
<td>SDPX9B</td>
<td>RESETB</td>
<td>In</td>
<td>-</td>
<td>6.393</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>1.393<br/>
<b>Logic Delay: </b>0.919(66.0%)<br/>
<b>Route Delay: </b>0.474(34.0%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>4&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.248</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>3.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.390</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[falling]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>RdClk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>5.000</td>
<td>-</td>
</tr>
<tr>
<td>RdClk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.688</td>
<td>5.688</td>
<td>-</td>
</tr>
<tr>
<td>RdClk_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>56</td>
</tr>
<tr>
<td>\fifo_inst/reset_r_1_s1 </td>
<td>DFFNP</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>5.924</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_inst/reset_r_1_s1 </td>
<td>DFFNP</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>6.156</td>
<td>-</td>
</tr>
<tr>
<td>reset_r[1]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>54</td>
</tr>
<tr>
<td>\fifo_inst/Equal.mem_Equal.mem_0_0_s </td>
<td>SDPX9B</td>
<td>RESETB</td>
<td>In</td>
<td>-</td>
<td>6.393</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>1.393<br/>
<b>Logic Delay: </b>0.919(66.0%)<br/>
<b>Route Delay: </b>0.474(34.0%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>5&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.310</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>4.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>6.393</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>fifo_inst/Rnum_0_s0</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[falling]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>RdClk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>5.000</td>
<td>-</td>
</tr>
<tr>
<td>RdClk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.688</td>
<td>5.688</td>
<td>-</td>
</tr>
<tr>
<td>RdClk_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>56</td>
</tr>
<tr>
<td>\fifo_inst/reset_r_1_s1 </td>
<td>DFFNP</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>5.924</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_inst/reset_r_1_s1 </td>
<td>DFFNP</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>6.156</td>
<td>-</td>
</tr>
<tr>
<td>reset_r[1]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>54</td>
</tr>
<tr>
<td>\fifo_inst/Rnum_0_s0 </td>
<td>DFFC</td>
<td>CLEAR</td>
<td>In</td>
<td>-</td>
<td>6.393</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>1.393<br/>
<b>Logic Delay: </b>0.919(66.0%)<br/>
<b>Route Delay: </b>0.474(34.0%)<br/>
<br/><br/>
<h1><a name="summary">Summary</a></h1>
<table class="summary_table">
<tr>
<td class="label"><b>Total Warnings:</b></td> 
<td>6</td>
</tr>
<tr>
<td class="label"><b>Total Informations:</b></td> 
<td>35</td>
</tr>
</table><br/>
<b>Synthesis completed successfully!</b><br/>
Process took 0h:0m:2s realtime, 0h:0m:2s cputime
<br/>
Memory peak: 39.2MB
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
