// Seed: 2663144761
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0;
  logic id_0;
  defparam id_1.id_2 = 1;
  logic id_3;
  type_7 id_4 (
      id_0 << 1'h0,
      id_0
  );
endmodule
