{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623837041050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623837041057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 16 16:50:40 2021 " "Processing started: Wed Jun 16 16:50:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623837041057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623837041057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Capstone_v5 -c Capstone_v5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Capstone_v5 -c Capstone_v5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623837041057 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1623837041635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623837041683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623837041684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 4 2 " "Found 4 design units, including 2 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-rtl " "Found design unit 1: Adder-rtl" {  } { { "Adder.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/Adder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623837050733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Partial_Full_Adder-Behavioral " "Found design unit 2: Partial_Full_Adder-Behavioral" {  } { { "Adder.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/Adder.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623837050733 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623837050733 ""} { "Info" "ISGN_ENTITY_NAME" "2 Partial_Full_Adder " "Found entity 2: Partial_Full_Adder" {  } { { "Adder.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/Adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623837050733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623837050733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_adder.vhd 4 2 " "Found 4 design units, including 2 entities, in source file sub_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sub_Adder-rtl " "Found design unit 1: Sub_Adder-rtl" {  } { { "Sub_Adder.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/Sub_Adder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623837050735 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Partial1_Full_Adder-Behavioral " "Found design unit 2: Partial1_Full_Adder-Behavioral" {  } { { "Sub_Adder.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/Sub_Adder.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623837050735 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sub_Adder " "Found entity 1: Sub_Adder" {  } { { "Sub_Adder.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/Sub_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623837050735 ""} { "Info" "ISGN_ENTITY_NAME" "2 Partial1_Full_Adder " "Found entity 2: Partial1_Full_Adder" {  } { { "Sub_Adder.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/Sub_Adder.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623837050735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623837050735 ""}
{ "Warning" "WSGN_SEARCH_FILE" "capstone_v5.vhd 6 3 " "Using design file capstone_v5.vhd, which is not specified as a design file for the current project, but contains definitions for 6 design units and 3 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Capstone_v5-rtl " "Found design unit 1: Capstone_v5-rtl" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623837050784 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Booth_decoder-Behavioral " "Found design unit 2: Booth_decoder-Behavioral" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 204 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623837050784 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 RCA-Behavioral " "Found design unit 3: RCA-Behavioral" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 256 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623837050784 ""} { "Info" "ISGN_ENTITY_NAME" "1 Capstone_v5 " "Found entity 1: Capstone_v5" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623837050784 ""} { "Info" "ISGN_ENTITY_NAME" "2 Booth_decoder " "Found entity 2: Booth_decoder" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623837050784 ""} { "Info" "ISGN_ENTITY_NAME" "3 RCA " "Found entity 3: RCA" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623837050784 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623837050784 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEXED_NAME_TYPE_MISMATCH" "boolean capstone_v5.vhd(108) " "VHDL Type Mismatch error at capstone_v5.vhd(108): indexed name returns a value whose type does not match \"boolean\", the type of the target expression" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 108 0 0 } }  } 0 10381 "VHDL Type Mismatch error at %2!s!: indexed name returns a value whose type does not match \"%1!s!\", the type of the target expression" 0 0 "Analysis & Synthesis" 0 -1 1623837050787 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623837051008 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 16 16:50:51 2021 " "Processing ended: Wed Jun 16 16:50:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623837051008 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623837051008 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623837051008 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623837051008 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623837051596 ""}
