// Seed: 4244102944
module module_0 (
    input supply1 id_0,
    input supply0 id_1
);
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input tri1 id_2
);
  wire id_4;
  ;
  assign id_0 = {id_4{id_4}} == -1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  wire id_5;
  ;
endmodule
module module_2 (
    input tri0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wire id_3,
    input supply1 id_4,
    input wire id_5,
    output wor id_6,
    output tri1 id_7,
    output supply1 id_8
    , id_24,
    input tri1 id_9,
    input tri0 id_10,
    output supply0 id_11,
    input wor id_12,
    input tri1 id_13,
    input uwire id_14,
    input supply1 id_15,
    output uwire id_16,
    input supply0 id_17,
    output uwire id_18,
    input wire id_19,
    input wand id_20,
    output supply0 id_21,
    output supply0 id_22
);
  wire id_25;
  module_0 modCall_1 (
      id_20,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
