read -sv run_verilog_mid/adder_32b_9_91_b64dec39ece22795ff546edb7b6c4723.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_91_b64dec39ece22795ff546edb7b6c4723_yosys.v
