<stg><name>clefia_Pipeline_ByteXor_label2119</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvars_iv1_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv1_i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %Clefia_dec, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_dec, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i3 0, i3 %indvars_iv1_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %while.body.i58.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
while.body.i58.i:0 %indvars_iv1_i_load = load i3 %indvars_iv1_i

]]></Node>
<StgValue><ssdm name="indvars_iv1_i_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i58.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
while.body.i58.i:2 %icmp_ln123 = icmp_eq  i3 %indvars_iv1_i_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i58.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
while.body.i58.i:4 %add_ln124 = add i3 %indvars_iv1_i_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i58.i:5 %br_ln123 = br i1 %icmp_ln123, void %while.body.i58.split.i, void %while.body.i76.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="3">
<![CDATA[
while.body.i58.split.i:1 %trunc_ln121 = trunc i3 %indvars_iv1_i_load

]]></Node>
<StgValue><ssdm name="trunc_ln121"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="2">
<![CDATA[
while.body.i58.split.i:2 %zext_ln121_40 = zext i2 %trunc_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_40"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i58.split.i:3 %rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln121_40

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
while.body.i58.split.i:4 %xor_ln121 = xor i3 %indvars_iv1_i_load, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln121"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="3">
<![CDATA[
while.body.i58.split.i:5 %zext_ln121 = zext i3 %xor_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i58.split.i:6 %Clefia_dec_addr = getelementptr i8 %Clefia_dec, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="Clefia_dec_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="4">
<![CDATA[
while.body.i58.split.i:7 %Clefia_dec_load = load i4 %Clefia_dec_addr

]]></Node>
<StgValue><ssdm name="Clefia_dec_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8">
<![CDATA[
while.body.i58.split.i:8 %rk_load = load i8 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i58.split.i:11 %store_ln123 = store i3 %add_ln124, i3 %indvars_iv1_i

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
while.body.i76.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i58.split.i:0 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="4">
<![CDATA[
while.body.i58.split.i:7 %Clefia_dec_load = load i4 %Clefia_dec_addr

]]></Node>
<StgValue><ssdm name="Clefia_dec_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8">
<![CDATA[
while.body.i58.split.i:8 %rk_load = load i8 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i58.split.i:9 %xor_ln124_104 = xor i8 %rk_load, i8 %Clefia_dec_load

]]></Node>
<StgValue><ssdm name="xor_ln124_104"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
while.body.i58.split.i:10 %store_ln124 = store i8 %xor_ln124_104, i4 %Clefia_dec_addr

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
while.body.i58.split.i:12 %br_ln123 = br void %while.body.i58.i

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="41" name="rk" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="rk"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="Clefia_dec" dir="2" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="Clefia_dec"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="StgValue_43" to="indvars_iv1_i" fromId="43" toId="5">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="47" from="Clefia_dec" to="specmemcore_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specmemcore_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_50" to="specmemcore_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specmemcore_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="56" from="Clefia_dec" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="58" from="empty_3" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="61" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="63" from="empty_0" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="67" from="empty_0" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="70" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="72" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="77" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_78" to="store_ln0" fromId="78" toId="8">
</dataflow>
<dataflow id="80" from="indvars_iv1_i" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="81" from="indvars_iv1_i" to="indvars_iv1_i_load" fromId="5" toId="10">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="82" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_75" to="specpipeline_ln0" fromId="75" toId="11">
</dataflow>
<dataflow id="85" from="StgValue_59" to="specpipeline_ln0" fromId="59" toId="11">
</dataflow>
<dataflow id="86" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_59" to="specpipeline_ln0" fromId="59" toId="11">
</dataflow>
<dataflow id="89" from="p_str" to="specpipeline_ln0" fromId="88" toId="11">
</dataflow>
<dataflow id="90" from="indvars_iv1_i_load" to="icmp_ln123" fromId="10" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_91" to="icmp_ln123" fromId="91" toId="12">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="93" toId="13">
</dataflow>
<dataflow id="96" from="StgValue_95" to="empty" fromId="95" toId="13">
</dataflow>
<dataflow id="97" from="StgValue_95" to="empty" fromId="95" toId="13">
</dataflow>
<dataflow id="98" from="StgValue_95" to="empty" fromId="95" toId="13">
</dataflow>
<dataflow id="99" from="indvars_iv1_i_load" to="add_ln124" fromId="10" toId="14">
</dataflow>
<dataflow id="101" from="StgValue_100" to="add_ln124" fromId="100" toId="14">
</dataflow>
<dataflow id="102" from="icmp_ln123" to="br_ln123" fromId="12" toId="15">
</dataflow>
<dataflow id="103" from="indvars_iv1_i_load" to="trunc_ln121" fromId="10" toId="16">
</dataflow>
<dataflow id="104" from="trunc_ln121" to="zext_ln121_40" fromId="16" toId="17">
</dataflow>
<dataflow id="105" from="rk" to="rk_addr" fromId="41" toId="18">
</dataflow>
<dataflow id="107" from="StgValue_106" to="rk_addr" fromId="106" toId="18">
</dataflow>
<dataflow id="108" from="zext_ln121_40" to="rk_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="109" from="indvars_iv1_i_load" to="xor_ln121" fromId="10" toId="19">
</dataflow>
<dataflow id="110" from="StgValue_91" to="xor_ln121" fromId="91" toId="19">
</dataflow>
<dataflow id="111" from="xor_ln121" to="zext_ln121" fromId="19" toId="20">
</dataflow>
<dataflow id="112" from="Clefia_dec" to="Clefia_dec_addr" fromId="42" toId="21">
</dataflow>
<dataflow id="113" from="StgValue_106" to="Clefia_dec_addr" fromId="106" toId="21">
</dataflow>
<dataflow id="114" from="zext_ln121" to="Clefia_dec_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="115" from="Clefia_dec_addr" to="Clefia_dec_load" fromId="21" toId="22">
</dataflow>
<dataflow id="116" from="rk_addr" to="rk_load" fromId="18" toId="23">
</dataflow>
<dataflow id="117" from="add_ln124" to="store_ln123" fromId="14" toId="24">
</dataflow>
<dataflow id="118" from="indvars_iv1_i" to="store_ln123" fromId="5" toId="24">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecLoopName" to="specloopname_ln121" fromId="119" toId="25">
</dataflow>
<dataflow id="122" from="empty_8" to="specloopname_ln121" fromId="121" toId="25">
</dataflow>
<dataflow id="123" from="Clefia_dec_addr" to="Clefia_dec_load" fromId="21" toId="26">
</dataflow>
<dataflow id="124" from="rk_addr" to="rk_load" fromId="18" toId="27">
</dataflow>
<dataflow id="125" from="rk_load" to="xor_ln124_104" fromId="27" toId="28">
</dataflow>
<dataflow id="126" from="Clefia_dec_load" to="xor_ln124_104" fromId="26" toId="28">
</dataflow>
<dataflow id="127" from="xor_ln124_104" to="store_ln124" fromId="28" toId="29">
</dataflow>
<dataflow id="128" from="Clefia_dec_addr" to="store_ln124" fromId="21" toId="29">
</dataflow>
<dataflow id="129" from="icmp_ln123" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
