// Seed: 2105235793
module module_0 (
    input id_0,
    output logic id_1
    , id_6,
    input id_2,
    input logic id_3,
    input id_4,
    input logic id_5
);
  logic id_7;
  logic id_8;
  assign id_1 = 1;
  logic id_9;
  logic id_10;
  always @(posedge 1)
    case (id_3)
      1: id_9 = id_8;
      1'h0: id_1 = id_8;
    endcase
endmodule
module module_1;
  logic id_6;
endmodule
