0.6
2017.4
Dec 15 2017
21:07:18
D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/glbl.v,1607943872,verilog,,,,glbl,,,,,,,,
D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM32k/sim/BRAM32k.v,1607943872,verilog,,D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/sim/WLay1ROM.v,,BRAM32k,,,../../../../finalAcc.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM4k/sim/BRAM4k.v,1607943983,verilog,,D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM32k/sim/BRAM32k.v,,BRAM4k,,,../../../../finalAcc.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/sim/WLay1ROM.v,1607943985,verilog,,D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/weightROM/sim/weightROM.v,,WLay1ROM,,,../../../../finalAcc.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1607943873,verilog,,D:/study_tools/FPGA/final_project/srcs/pe1.v,,clk_wiz_0,,,../../../../finalAcc.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1607943873,verilog,,D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../finalAcc.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/weightROM/sim/weightROM.v,1607943873,verilog,,D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,weightROM,,,../../../../finalAcc.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/study_tools/FPGA/final_project/srcs/defines.v,1607943873,verilog,,,,,,,,,,,,
D:/study_tools/FPGA/final_project/srcs/pe1.v,1607950627,verilog,,D:/study_tools/FPGA/final_project/srcs/pe_group2.v,D:/study_tools/FPGA/final_project/srcs/defines.v,pe1,,,../../../../finalAcc.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/study_tools/FPGA/final_project/srcs/pe_group2.v,1607952230,verilog,,D:/study_tools/FPGA/final_project/srcs/top.v,,pe_group2,,,../../../../finalAcc.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/study_tools/FPGA/final_project/srcs/top.v,1607943873,verilog,,D:/study_tools/FPGA/final_project/srcs/writeback.v,,top,,,../../../../finalAcc.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/study_tools/FPGA/final_project/srcs/top_tb.v,1607943873,verilog,,,,top_tb,,,../../../../finalAcc.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/study_tools/FPGA/final_project/srcs/writeback.v,1607943873,verilog,,D:/study_tools/FPGA/final_project/srcs/top_tb.v,D:/study_tools/FPGA/final_project/srcs/defines.v,writeback,,,../../../../finalAcc.srcs/sources_1/ip/clk_wiz_0,,,,,
