# This is a generic makefile template #

# Set compiler #
CC = gcc

# Set compiler flags #
CFLAGS = -Wall -Wextra -std=c99

# Set link flags #
LDFLAGS = -lm

# Set source files #
SOURCES = main.c functions.c

# Set object files #
OBJECTS = $(SOURCES:.c=.o)

# Set executable name #
EXEC = example

# Default target #
all: $(EXEC)
	@echo Finished compiling!

# Build executable #
$(EXEC): $(OBJECTS)
	$(CC) $(CFLAGS) $(LDFLAGS) -o $@ $^

# Build object files #
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@

# Clean up #
clean:
	rm -f $(EXEC) $(OBJECTS)

# Phony targets #
.PHONY: all clean