// Seed: 3908513136
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire  id_5;
  wire  id_6;
  logic id_7 = id_7;
  wire  id_8;
  wire  id_9 = id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd50
) (
    _id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire _id_1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3
  );
  always @(id_3) $clog2(78);
  ;
  logic [id_1 : (  -1  )] id_4[1 'b0 : id_1];
  ;
  logic id_5;
  assign id_3 = id_3;
endmodule
