Fitter report for DDC_4CHANNELS_SIM
Mon May 21 00:11:21 2018
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter DSP Block Usage Summary
 24. Routing Usage Summary
 25. I/O Rules Summary
 26. I/O Rules Details
 27. I/O Rules Matrix
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Estimated Delay Added for Hold Timing Summary
 31. Estimated Delay Added for Hold Timing Details
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Failed - Mon May 21 00:11:20 2018           ;
; Quartus II 64-Bit Version       ; 13.1.4 Build 182 03/12/2014 SJ Full Version ;
; Revision Name                   ; DDC_4CHANNELS_SIM                           ;
; Top-level Entity Name           ; FIR_FUN                                     ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC9D6F27C7                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 58,423 / 113,560 ( 51 % )                   ;
; Total registers                 ; 13159                                       ;
; Total pins                      ; 87 / 378 ( 23 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 12,492,800 ( 0 % )                      ;
; Total DSP Blocks                ; 32 / 342 ( 9 % )                            ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI TX Channels          ; 0 / 9 ( 0 % )                               ;
; Total PLLs                      ; 0 / 17 ( 0 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CGXFC9D6F27C7                        ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 3.73        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  91.2%      ;
;     Processor 3            ;  91.0%      ;
;     Processor 4            ;  90.9%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; I/O Assignment Warnings                            ;
+--------------------+-------------------------------+
; Pin Name           ; Reason                        ;
+--------------------+-------------------------------+
; isConfigACK        ; Incomplete set of assignments ;
; isConfigDone       ; Incomplete set of assignments ;
; Data_Out[0]        ; Incomplete set of assignments ;
; Data_Out[1]        ; Incomplete set of assignments ;
; Data_Out[2]        ; Incomplete set of assignments ;
; Data_Out[3]        ; Incomplete set of assignments ;
; Data_Out[4]        ; Incomplete set of assignments ;
; Data_Out[5]        ; Incomplete set of assignments ;
; Data_Out[6]        ; Incomplete set of assignments ;
; Data_Out[7]        ; Incomplete set of assignments ;
; Data_Out[8]        ; Incomplete set of assignments ;
; Data_Out[9]        ; Incomplete set of assignments ;
; Data_Out[10]       ; Incomplete set of assignments ;
; Data_Out[11]       ; Incomplete set of assignments ;
; Data_Out[12]       ; Incomplete set of assignments ;
; Data_Out[13]       ; Incomplete set of assignments ;
; Data_Out[14]       ; Incomplete set of assignments ;
; Data_Out[15]       ; Incomplete set of assignments ;
; Data_Out[16]       ; Incomplete set of assignments ;
; Data_Out[17]       ; Incomplete set of assignments ;
; Data_Out[18]       ; Incomplete set of assignments ;
; Data_Out[19]       ; Incomplete set of assignments ;
; Data_Out[20]       ; Incomplete set of assignments ;
; Data_Out[21]       ; Incomplete set of assignments ;
; Data_Out[22]       ; Incomplete set of assignments ;
; Data_Out[23]       ; Incomplete set of assignments ;
; Data_Out_Valid     ; Incomplete set of assignments ;
; Data_Out_ChIdx[0]  ; Incomplete set of assignments ;
; Data_Out_ChIdx[1]  ; Incomplete set of assignments ;
; Data_Out_ChIdx[2]  ; Incomplete set of assignments ;
; Data_Out_ChIdx[3]  ; Incomplete set of assignments ;
; isConfig           ; Incomplete set of assignments ;
; CLK                ; Incomplete set of assignments ;
; nRST               ; Incomplete set of assignments ;
; Data_In_Valid      ; Incomplete set of assignments ;
; Data_In_ChIdx[0]   ; Incomplete set of assignments ;
; Data_In_ChIdx[3]   ; Incomplete set of assignments ;
; Data_In_ChIdx[2]   ; Incomplete set of assignments ;
; Data_In_ChIdx[1]   ; Incomplete set of assignments ;
; Data_Config_In[0]  ; Incomplete set of assignments ;
; Data_Config_In[1]  ; Incomplete set of assignments ;
; Data_Config_In[2]  ; Incomplete set of assignments ;
; Data_Config_In[3]  ; Incomplete set of assignments ;
; Data_Config_In[4]  ; Incomplete set of assignments ;
; Data_Config_In[5]  ; Incomplete set of assignments ;
; Data_Config_In[6]  ; Incomplete set of assignments ;
; Data_Config_In[7]  ; Incomplete set of assignments ;
; Data_Config_In[8]  ; Incomplete set of assignments ;
; Data_Config_In[9]  ; Incomplete set of assignments ;
; Data_Config_In[10] ; Incomplete set of assignments ;
; Data_Config_In[11] ; Incomplete set of assignments ;
; Data_Config_In[12] ; Incomplete set of assignments ;
; Data_Config_In[13] ; Incomplete set of assignments ;
; Data_Config_In[14] ; Incomplete set of assignments ;
; Data_Config_In[15] ; Incomplete set of assignments ;
; Data_Config_In[16] ; Incomplete set of assignments ;
; Data_Config_In[17] ; Incomplete set of assignments ;
; Data_Config_In[18] ; Incomplete set of assignments ;
; Data_Config_In[19] ; Incomplete set of assignments ;
; Data_Config_In[20] ; Incomplete set of assignments ;
; Data_Config_In[21] ; Incomplete set of assignments ;
; Data_Config_In[22] ; Incomplete set of assignments ;
; Data_Config_In[23] ; Incomplete set of assignments ;
; Data_In[0]         ; Incomplete set of assignments ;
; Data_In[1]         ; Incomplete set of assignments ;
; Data_In[2]         ; Incomplete set of assignments ;
; Data_In[3]         ; Incomplete set of assignments ;
; Data_In[4]         ; Incomplete set of assignments ;
; Data_In[5]         ; Incomplete set of assignments ;
; Data_In[6]         ; Incomplete set of assignments ;
; Data_In[7]         ; Incomplete set of assignments ;
; Data_In[8]         ; Incomplete set of assignments ;
; Data_In[9]         ; Incomplete set of assignments ;
; Data_In[10]        ; Incomplete set of assignments ;
; Data_In[11]        ; Incomplete set of assignments ;
; Data_In[12]        ; Incomplete set of assignments ;
; Data_In[13]        ; Incomplete set of assignments ;
; Data_In[14]        ; Incomplete set of assignments ;
; Data_In[15]        ; Incomplete set of assignments ;
; Data_In[16]        ; Incomplete set of assignments ;
; Data_In[17]        ; Incomplete set of assignments ;
; Data_In[18]        ; Incomplete set of assignments ;
; Data_In[19]        ; Incomplete set of assignments ;
; Data_In[20]        ; Incomplete set of assignments ;
; Data_In[21]        ; Incomplete set of assignments ;
; Data_In[22]        ; Incomplete set of assignments ;
; Data_In[23]        ; Incomplete set of assignments ;
+--------------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                              ; Action          ; Operation        ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                 ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; CLK~inputCLKENA0                                                                                                                                  ; Created         ; Placement        ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Data_In_Valid~inputCLKENA0                                                                                                                        ; Created         ; Placement        ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; nRST~inputCLKENA0                                                                                                                                 ; Created         ; Placement        ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; RESULTA          ;                       ;
; Mult_Adder_Reg[0][0]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][0]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][1]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][1]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][2]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][2]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][3]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][3]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][4]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][4]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][5]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][5]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][6]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][6]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][7]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][7]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][8]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][8]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][9]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][9]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][10]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][10]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][11]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][11]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][12]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][12]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][13]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][13]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][14]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][14]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][15]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][15]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][16]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][16]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][17]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][17]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][18]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][18]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][19]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][19]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][20]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][20]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][21]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][21]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][22]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][22]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][23]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][23]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[0][24]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[0][24]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][0]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][0]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][1]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][1]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][2]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][2]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][3]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][3]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][4]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][4]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][5]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][5]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][6]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][6]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][7]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][7]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][8]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][8]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][9]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][9]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][10]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][10]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][11]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][11]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][12]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][12]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][13]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][13]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][14]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][14]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][15]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][15]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][16]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][16]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][17]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][17]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][18]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][18]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][19]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][19]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][20]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][20]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][21]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][21]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][22]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][22]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][23]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][23]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[1][24]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[1][24]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][0]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][0]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][1]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][1]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][2]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][2]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][3]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][3]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][4]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][4]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][5]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][5]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][6]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][6]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][7]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][7]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][8]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][8]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][9]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][9]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][10]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][10]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][11]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][11]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][12]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][12]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][13]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][13]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][14]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][14]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][15]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][15]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][16]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][16]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][17]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][17]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][18]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][18]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][19]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][19]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][20]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][20]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][21]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][21]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][22]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][22]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][23]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][23]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[2][24]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[2][24]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][0]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][0]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][1]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][1]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][2]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][2]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][3]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][3]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][4]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][4]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][5]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][5]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][6]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][6]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][7]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][7]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][8]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][8]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][9]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][9]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][10]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][10]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][11]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][11]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][12]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][12]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][13]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][13]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][14]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][14]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][15]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][15]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][16]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][16]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][17]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][17]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][18]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][18]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][19]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][19]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][20]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][20]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][21]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][21]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][22]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][22]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][23]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][23]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[3][24]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[3][24]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][0]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][0]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][1]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][1]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][2]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][2]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][3]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][3]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][4]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][4]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][5]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][5]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][6]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][6]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][7]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][7]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][8]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][8]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][9]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][9]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][10]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][10]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][11]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][11]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][12]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][12]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][13]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][13]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][14]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][14]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][15]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][15]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][16]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][16]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][17]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][17]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][18]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][18]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][19]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][19]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][20]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][20]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][21]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][21]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][22]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][22]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][23]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][23]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[4][24]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[4][24]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][0]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][0]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][1]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][1]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][2]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][2]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][3]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][3]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][4]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][4]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][5]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][5]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][6]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][6]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][7]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][7]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][8]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][8]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][9]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][9]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][10]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][10]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][11]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][11]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][12]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][12]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][13]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][13]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][14]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][14]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][15]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][15]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][16]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][16]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][17]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][17]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][18]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][18]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][19]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][19]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][20]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][20]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][21]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][21]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][22]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][22]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][23]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][23]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[5][24]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[5][24]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][0]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][0]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][1]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][1]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][2]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][2]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][3]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][3]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][4]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][4]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][5]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][5]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][6]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][6]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][7]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][7]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][8]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][8]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][9]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][9]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][10]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][10]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][11]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][11]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][12]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][12]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][13]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][13]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][14]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][14]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][15]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][15]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][16]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][16]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][17]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][17]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][18]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][18]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][19]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][19]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][20]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][20]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][21]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][21]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][22]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][22]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][23]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][23]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[6][24]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[6][24]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][0]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][0]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][1]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][1]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][2]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][2]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][3]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][3]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][4]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][4]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][5]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][5]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][6]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][6]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][7]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][7]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][8]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][8]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][9]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][9]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][10]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][10]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][11]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][11]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][12]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][12]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][13]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][13]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][14]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][14]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][15]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][15]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][16]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][16]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][17]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][17]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][18]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][18]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][19]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][19]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][20]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][20]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][21]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][21]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][22]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][22]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][23]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][23]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[7][24]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[7][24]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][0]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][0]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][1]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][1]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][2]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][2]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][3]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][3]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][4]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][4]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][5]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][5]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][6]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][6]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][7]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][7]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][8]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][8]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][9]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][9]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][10]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][10]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][11]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][11]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][12]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][12]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][13]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][13]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][14]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][14]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][15]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][15]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][16]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][16]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][17]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][17]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][18]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][18]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][19]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][19]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][20]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][20]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][21]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][21]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][22]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][22]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][23]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][23]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[9][24]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AX               ;                       ;
; Mult_Adder_Reg[9][24]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[10][24]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[10][24]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[11][24]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[11][24]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[12][24]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AX               ;                       ;
; Mult_Adder_Reg[12][24]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[13][24]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[13][24]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[14][24]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[14][24]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[15][24]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[15][24]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[16][24]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[16][24]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[17][24]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[17][24]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[19][24]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[19][24]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[20][24]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[20][24]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[21][24]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[21][24]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[23][24]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[23][24]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[24][24]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[24][24]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[25][24]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[25][24]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[27][24]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[27][24]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[28][24]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[28][24]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[29][24]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[29][24]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Adder_Reg[31][24]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0] ; AX               ;                       ;
; Mult_Adder_Reg[31][24]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][0]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][0]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][1]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][1]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][2]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][2]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][3]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][3]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][4]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][4]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][5]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][5]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][6]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][6]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][7]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][7]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][8]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][8]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][9]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][9]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][10]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][10]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][11]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][11]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][12]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][12]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][13]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][13]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][14]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][14]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][15]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][15]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][16]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][16]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][17]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][17]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][18]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][18]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][19]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][19]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][20]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][20]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][21]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][21]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][22]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][22]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[0][23]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[0][23]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][0]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][0]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][1]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][1]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][2]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][2]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][3]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][3]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][4]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][4]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][5]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][5]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][6]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][6]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][7]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][7]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][8]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][8]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][9]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][9]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][10]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][10]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][11]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][11]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][12]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][12]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][13]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][13]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][14]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][14]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][15]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][15]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][16]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][16]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][17]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][17]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][18]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][18]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][19]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][19]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][20]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][20]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][21]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][21]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][22]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][22]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[2][23]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[2][23]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][0]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][0]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][1]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][1]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][2]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][2]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][3]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][3]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][4]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][4]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][5]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][5]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][6]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][6]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][7]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][7]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][8]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][8]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][9]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][9]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][10]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][10]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][11]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][11]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][12]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][12]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][13]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][13]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][14]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][14]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][15]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][15]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][16]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][16]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][17]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][17]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][18]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][18]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][19]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][19]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][20]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][20]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][21]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][21]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][22]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][22]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[3][23]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[3][23]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][0]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][0]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][1]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][1]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][2]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][2]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][3]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][3]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][4]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][4]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][5]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][5]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][6]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][6]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][7]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][7]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][8]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][8]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][9]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][9]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][10]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][10]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][11]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][11]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][12]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][12]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][13]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][13]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][14]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][14]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][15]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][15]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][16]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][16]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][17]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][17]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][18]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][18]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][19]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][19]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][20]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][20]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][21]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][21]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][22]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][22]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[4][23]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[4][23]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][0]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][0]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][1]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][1]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][2]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][2]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][3]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][3]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][4]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][4]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][5]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][5]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][6]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][6]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][7]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][7]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][8]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][8]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][9]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][9]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][10]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][10]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][11]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][11]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][12]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][12]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][13]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][13]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][14]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][14]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][15]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][15]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][16]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][16]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][17]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][17]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][18]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][18]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][19]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][19]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][20]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][20]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][21]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][21]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][22]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][22]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[5][23]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[5][23]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][0]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][0]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][1]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][1]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][2]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][2]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][3]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][3]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][4]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][4]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][5]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][5]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][6]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][6]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][7]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][7]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][8]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][8]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][9]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][9]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][10]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][10]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][11]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][11]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][12]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][12]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][13]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][13]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][14]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][14]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][15]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][15]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][16]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][16]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][17]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][17]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][18]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][18]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][19]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][19]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][20]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][20]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][21]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][21]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][22]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][22]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[6][23]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[6][23]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][0]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][0]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][1]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][1]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][2]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][2]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][3]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][3]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][4]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][4]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][5]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][5]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][6]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][6]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][7]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][7]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][8]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][8]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][9]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][9]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][10]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][10]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][11]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][11]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][12]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][12]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][13]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][13]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][14]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][14]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][15]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][15]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][16]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][16]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][17]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][17]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][18]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][18]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][19]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][19]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][20]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][20]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][21]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][21]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][22]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][22]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[7][23]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[7][23]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][0]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][0]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][1]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][1]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][2]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][2]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][3]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][3]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][4]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][4]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][5]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][5]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][6]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][6]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][7]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][7]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][8]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][8]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][9]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][9]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][10]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][10]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][11]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][11]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][12]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][12]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][13]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][13]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][14]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][14]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][15]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][15]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][16]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][16]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][17]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][17]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][18]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][18]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][19]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][19]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][20]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][20]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][21]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][21]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][22]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][22]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[8][23]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[8][23]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][0]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][0]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][1]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][1]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][2]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][2]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][3]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][3]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][4]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][4]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][5]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][5]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][6]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][6]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][7]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][7]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][8]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][8]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][9]                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][9]~SCLR_LUT                                                                                                                     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][10]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][10]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][11]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][11]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][12]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][12]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][13]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][13]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][14]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][14]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][15]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][15]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][16]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][16]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][17]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][17]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][18]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][18]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][19]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][19]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][20]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][20]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][21]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][21]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][22]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][22]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[9][23]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]        ; AY               ;                       ;
; Mult_Coeff_Reg[9][23]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[10][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[10][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[11][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[11][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[12][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[12][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[13][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[13][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[14][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[14][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[15][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[15][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[16][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[16][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[17][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[17][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[18][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[18][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[19][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[19][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[20][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[20][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[21][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[21][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[22][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[22][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[23][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[23][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[24][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[24][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[25][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[25][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[26][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[26][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[27][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[27][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[28][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[28][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[29][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[29][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[30][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[30][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][0]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][0]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][1]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][1]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][2]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][2]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][3]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][3]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][4]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][4]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][5]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][5]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][6]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][6]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][7]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][7]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][8]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][8]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][9]                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][9]~SCLR_LUT                                                                                                                    ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][10]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][10]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][11]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][11]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][12]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][12]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][13]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][13]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][14]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][14]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][15]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][15]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][16]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][16]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][17]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][17]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][18]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][18]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][19]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][19]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][20]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][20]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][21]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][21]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][22]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][22]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; Mult_Coeff_Reg[31][23]                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_wire[0]       ; AY               ;                       ;
; Mult_Coeff_Reg[31][23]~SCLR_LUT                                                                                                                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                                                                  ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                        ;
+---------------------+-----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]         ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+-----------------------+----------------------------+--------------------------+
; Placement (by node) ;                       ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 100529 ) ; 0.00 % ( 0 / 100529 )      ; 0.00 % ( 0 / 100529 )    ;
;     -- Achieved     ; 0.00 % ( 0 / 100529 ) ; 0.00 % ( 0 / 100529 )      ; 0.00 % ( 0 / 100529 )    ;
;                     ;                       ;                            ;                          ;
; Routing (by net)    ;                       ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )      ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )      ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+-----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 100529 ) ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/output_files/DDC_4CHANNELS_SIM.pin.


+----------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                          ;
+-------------------------------------------------------------+------------------+-------+
; Resource                                                    ; Usage            ; %     ;
+-------------------------------------------------------------+------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 58,423 / 113,560 ; 51 %  ;
; ALMs needed [=A-B+C]                                        ; 58,423           ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 62,364 / 113,560 ; 55 %  ;
;         [a] ALMs used for LUT logic and registers           ; 4,803            ;       ;
;         [b] ALMs used for LUT logic                         ; 55,819           ;       ;
;         [c] ALMs used for registers                         ; 1,742            ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 5,213 / 113,560  ; 5 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 1,272 / 113,560  ; 1 %   ;
;         [a] Due to location constrained logic               ; 32               ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 29               ;       ;
;         [c] Due to LAB input limits                         ; 1,211            ;       ;
;         [d] Due to virtual I/Os                             ; 0                ;       ;
;                                                             ;                  ;       ;
; Difficulty packing design                                   ; Low              ;       ;
;                                                             ;                  ;       ;
; Total LABs:  partially or completely used                   ; 7,158 / 11,356   ; 63 %  ;
;     -- Logic LABs                                           ; 7,158            ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                ;       ;
;                                                             ;                  ;       ;
; Combinational ALUT usage for logic                          ; 86,705           ;       ;
;     -- 7 input functions                                    ; 1,380            ;       ;
;     -- 6 input functions                                    ; 46,080           ;       ;
;     -- 5 input functions                                    ; 12,393           ;       ;
;     -- 4 input functions                                    ; 2,412            ;       ;
;     -- <=3 input functions                                  ; 24,440           ;       ;
; Combinational ALUT usage for route-throughs                 ; 0                ;       ;
; Dedicated logic registers                                   ; 13,159           ;       ;
;     -- By type:                                             ;                  ;       ;
;         -- Primary logic registers                          ; 13,088 / 227,120 ; 6 %   ;
;         -- Secondary logic registers                        ; 71 / 227,120     ; < 1 % ;
;     -- By function:                                         ;                  ;       ;
;         -- Design implementation registers                  ; 13,159           ;       ;
;         -- Routing optimization registers                   ; 0                ;       ;
;                                                             ;                  ;       ;
; Virtual pins                                                ; 0                ;       ;
; I/O pins                                                    ; 87 / 378         ; 23 %  ;
;     -- Clock pins                                           ; 5 / 15           ; 33 %  ;
;     -- Dedicated input pins                                 ; 0 / 29           ; 0 %   ;
;                                                             ;                  ;       ;
; Global signals                                              ; 3                ;       ;
; M10K blocks                                                 ; 0 / 1,220        ; 0 %   ;
; Total MLAB memory bits                                      ; 0                ;       ;
; Total block memory bits                                     ; 0 / 12,492,800   ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 12,492,800   ; 0 %   ;
; Total DSP Blocks                                            ; 32 / 342         ; 9 %   ;
; Fractional PLLs                                             ; 0 / 8            ; 0 %   ;
; Global clocks                                               ; 3 / 16           ; 19 %  ;
; Quadrant clocks                                             ; 0 / 88           ; 0 %   ;
; Horizontal periphery clocks and Vertical periphery clocks   ; 0 / 24           ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 140          ; 0 %   ;
; SERDES Receivers                                            ; 0 / 140          ; 0 %   ;
; JTAGs                                                       ; 0 / 1            ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1            ; 0 %   ;
; CRC blocks                                                  ; 0 / 1            ; 0 %   ;
; Remote update blocks                                        ; 0 / 1            ; 0 %   ;
; Hard IPs                                                    ; 0 / 2            ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9            ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9            ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9            ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9            ; 0 %   ;
; Channel PLLs                                                ; 0 / 9            ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3            ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2            ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 31% / 31% / 32%  ;       ;
; Peak interconnect usage (total/H/V)                         ; 83% / 80% / 101% ;       ;
; Maximum fan-out                                             ; 17433            ;       ;
; Highest non-global fan-out                                  ; 17433            ;       ;
; Total fan-out                                               ; 485509           ;       ;
; Average fan-out                                             ; 4.85             ;       ;
+-------------------------------------------------------------+------------------+-------+


+------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                            ;
+-------------------------------------------------------------+-------------------------+--------------------------------+
; Statistic                                                   ; Top                     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 58423 / 113560 ( 51 % ) ; 0 / 113560 ( 0 % )             ;
; ALMs needed [=A-B+C]                                        ; 58423                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 57667 / 113560 ( 51 % ) ; 0 / 113560 ( 0 % )             ;
;         [a] ALMs used for LUT logic and registers           ; 5392                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 51266                   ; 0                              ;
;         [c] ALMs used for registers                         ; 1009                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                       ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 516 / 113560 ( < 1 % )  ; 0 / 113560 ( 0 % )             ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 1272 / 113560 ( 1 % )   ; 0 / 113560 ( 0 % )             ;
;         [a] Due to location constrained logic               ; 32                      ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 29                      ; 0                              ;
;         [c] Due to LAB input limits                         ; 1211                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                       ; 0                              ;
;                                                             ;                         ;                                ;
; Difficulty packing design                                   ; Low                     ; Low                            ;
;                                                             ;                         ;                                ;
; Total LABs:  partially or completely used                   ; 5923 / 11356 ( 52 % )   ; 0 / 11356 ( 0 % )              ;
;     -- Logic LABs                                           ; 5923                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                       ; 0                              ;
;                                                             ;                         ;                                ;
; Combinational ALUT usage for logic                          ; 86705                   ; 0                              ;
;     -- 7 input functions                                    ; 1380                    ; 0                              ;
;     -- 6 input functions                                    ; 46080                   ; 0                              ;
;     -- 5 input functions                                    ; 12393                   ; 0                              ;
;     -- 4 input functions                                    ; 2412                    ; 0                              ;
;     -- <=3 input functions                                  ; 24440                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 0                       ; 0                              ;
; Memory ALUT usage                                           ; 0                       ; 0                              ;
;     -- 64-address deep                                      ; 0                       ; 0                              ;
;     -- 32-address deep                                      ; 0                       ; 0                              ;
;                                                             ;                         ;                                ;
; Dedicated logic registers                                   ; 0                       ; 0                              ;
;     -- By type:                                             ;                         ;                                ;
;         -- Primary logic registers                          ; 12800 / 227120 ( 6 % )  ; 0 / 227120 ( 0 % )             ;
;         -- Secondary logic registers                        ; 359 / 227120 ( < 1 % )  ; 0 / 227120 ( 0 % )             ;
;     -- By function:                                         ;                         ;                                ;
;         -- Design implementation registers                  ; 13159                   ; 0                              ;
;         -- Routing optimization registers                   ; 0                       ; 0                              ;
;                                                             ;                         ;                                ;
;                                                             ;                         ;                                ;
; Virtual pins                                                ; 0                       ; 0                              ;
; I/O pins                                                    ; 87                      ; 0                              ;
; I/O registers                                               ; 0                       ; 0                              ;
; Total block memory bits                                     ; 0                       ; 0                              ;
; Total block memory implementation bits                      ; 0                       ; 0                              ;
; DSP block                                                   ; 32 / 342 ( 9 % )        ; 0 / 342 ( 0 % )                ;
;                                                             ;                         ;                                ;
; Connections                                                 ;                         ;                                ;
;     -- Input Connections                                    ; 0                       ; 0                              ;
;     -- Registered Input Connections                         ; 0                       ; 0                              ;
;     -- Output Connections                                   ; 0                       ; 0                              ;
;     -- Registered Output Connections                        ; 0                       ; 0                              ;
;                                                             ;                         ;                                ;
; Internal Connections                                        ;                         ;                                ;
;     -- Total Connections                                    ; 485713                  ; 0                              ;
;     -- Registered Connections                               ; 108536                  ; 0                              ;
;                                                             ;                         ;                                ;
; External Connections                                        ;                         ;                                ;
;     -- Top                                                  ; 0                       ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                       ; 0                              ;
;                                                             ;                         ;                                ;
; Partition Interface                                         ;                         ;                                ;
;     -- Input Ports                                          ; 56                      ; 0                              ;
;     -- Output Ports                                         ; 31                      ; 0                              ;
;     -- Bidir Ports                                          ; 0                       ; 0                              ;
;                                                             ;                         ;                                ;
; Registered Ports                                            ;                         ;                                ;
;     -- Registered Input Ports                               ; 0                       ; 0                              ;
;     -- Registered Output Ports                              ; 0                       ; 0                              ;
;                                                             ;                         ;                                ;
; Port Connectivity                                           ;                         ;                                ;
;     -- Input Ports driven by GND                            ; 0                       ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                       ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                       ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                       ; 0                              ;
;     -- Input Ports with no Source                           ; 0                       ; 0                              ;
;     -- Output Ports with no Source                          ; 0                       ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                       ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                       ; 0                              ;
+-------------------------------------------------------------+-------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                           ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; CLK                ; P20   ; 5B       ; 121          ; 51           ; 60           ; 3735                  ; 0                  ; yes    ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[0]  ; A21   ; 7A       ; 100          ; 115          ; 51           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[10] ; E23   ; 6A       ; 121          ; 85           ; 54           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[11] ; K21   ; 6A       ; 121          ; 82           ; 60           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[12] ; C25   ; 6A       ; 121          ; 84           ; 54           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[13] ; D22   ; 6A       ; 121          ; 85           ; 37           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[14] ; B26   ; 6A       ; 121          ; 82           ; 94           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[15] ; H20   ; 6A       ; 121          ; 84           ; 20           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[16] ; D25   ; 6A       ; 121          ; 84           ; 37           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[17] ; A17   ; 7A       ; 90           ; 115          ; 74           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[18] ; D17   ; 7A       ; 90           ; 115          ; 57           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[19] ; J20   ; 6A       ; 121          ; 85           ; 3            ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[1]  ; A19   ; 7A       ; 92           ; 115          ; 34           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[20] ; A16   ; 7A       ; 90           ; 115          ; 91           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[21] ; J10   ; 8A       ; 42           ; 115          ; 17           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[22] ; D10   ; 7A       ; 77           ; 115          ; 34           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[23] ; H19   ; 6A       ; 121          ; 84           ; 3            ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[2]  ; B17   ; 7A       ; 88           ; 115          ; 51           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[3]  ; H14   ; 7A       ; 88           ; 115          ; 0            ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[4]  ; L22   ; 6A       ; 121          ; 82           ; 43           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[5]  ; C17   ; 7A       ; 88           ; 115          ; 34           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[6]  ; A14   ; 7A       ; 86           ; 115          ; 34           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[7]  ; B25   ; 6A       ; 121          ; 82           ; 77           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[8]  ; H7    ; 8A       ; 42           ; 115          ; 34           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_Config_In[9]  ; J21   ; 6A       ; 121          ; 85           ; 20           ; 130                   ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[0]         ; AD25  ; 5B       ; 121          ; 46           ; 37           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[10]        ; V25   ; 5B       ; 121          ; 48           ; 54           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[11]        ; F26   ; 6A       ; 121          ; 61           ; 37           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[12]        ; V23   ; 5B       ; 121          ; 43           ; 77           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[13]        ; AC14  ; 4A       ; 73           ; 0            ; 74           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[14]        ; AD8   ; 3B       ; 48           ; 0            ; 40           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[15]        ; AF18  ; 4A       ; 79           ; 0            ; 51           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[16]        ; AB22  ; 4A       ; 104          ; 0            ; 34           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[17]        ; N25   ; 5B       ; 121          ; 57           ; 3            ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[18]        ; AD6   ; 3A       ; 14           ; 0            ; 51           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[19]        ; Y10   ; 3B       ; 46           ; 0            ; 51           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[1]         ; W25   ; 5B       ; 121          ; 55           ; 37           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[20]        ; Y11   ; 3B       ; 40           ; 0            ; 57           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[21]        ; U20   ; 5A       ; 121          ; 17           ; 20           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[22]        ; R8    ; 3A       ; 14           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[23]        ; U24   ; 5B       ; 121          ; 48           ; 37           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[2]         ; R25   ; 5B       ; 121          ; 48           ; 20           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[3]         ; V24   ; 5B       ; 121          ; 43           ; 94           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[4]         ; P12   ; 3B       ; 54           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[5]         ; T17   ; 4A       ; 88           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[6]         ; T21   ; 5B       ; 121          ; 43           ; 43           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[7]         ; J25   ; 6A       ; 121          ; 60           ; 77           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[8]         ; P26   ; 5B       ; 121          ; 57           ; 20           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In[9]         ; AD7   ; 3A       ; 14           ; 0            ; 34           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In_ChIdx[0]   ; G20   ; 6A       ; 121          ; 87           ; 3            ; 17433                 ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In_ChIdx[1]   ; E21   ; 6A       ; 121          ; 87           ; 37           ; 7199                  ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In_ChIdx[2]   ; F22   ; 6A       ; 121          ; 87           ; 54           ; 1922                  ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In_ChIdx[3]   ; F21   ; 6A       ; 121          ; 87           ; 20           ; 1481                  ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; Data_In_Valid      ; R20   ; 5B       ; 121          ; 51           ; 43           ; 9475                  ; 0                  ; yes    ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; isConfig           ; W26   ; 5B       ; 121          ; 55           ; 54           ; 3                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; nRST               ; T22   ; 5B       ; 121          ; 43           ; 60           ; 12879                 ; 0                  ; yes    ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Data_Out[0]       ; M10   ; 8A       ; 54           ; 115          ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[10]      ; A12   ; 7A       ; 69           ; 115          ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[11]      ; D12   ; 7A       ; 65           ; 115          ; 91           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[12]      ; E10   ; 7A       ; 73           ; 115          ; 74           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[13]      ; B7    ; 8A       ; 52           ; 115          ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[14]      ; F12   ; 7A       ; 69           ; 115          ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[15]      ; H9    ; 8A       ; 52           ; 115          ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[16]      ; B12   ; 7A       ; 71           ; 115          ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[17]      ; B11   ; 7A       ; 69           ; 115          ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[18]      ; A11   ; 7A       ; 75           ; 115          ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[19]      ; A13   ; 7A       ; 71           ; 115          ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[1]       ; A5    ; 8A       ; 54           ; 115          ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[20]      ; H8    ; 8A       ; 52           ; 115          ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[21]      ; E13   ; 7A       ; 65           ; 115          ; 40           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[22]      ; A7    ; 8A       ; 52           ; 115          ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[23]      ; M9    ; 8A       ; 50           ; 115          ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[2]       ; G11   ; 7A       ; 71           ; 115          ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[3]       ; H12   ; 7A       ; 71           ; 115          ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[4]       ; L11   ; 7A       ; 67           ; 115          ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[5]       ; N9    ; 8A       ; 54           ; 115          ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[6]       ; D11   ; 7A       ; 65           ; 115          ; 74           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[7]       ; D13   ; 7A       ; 65           ; 115          ; 57           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[8]       ; G12   ; 7A       ; 69           ; 115          ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out[9]       ; B6    ; 8A       ; 54           ; 115          ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out_ChIdx[0] ; C13   ; 7A       ; 67           ; 115          ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out_ChIdx[1] ; F16   ; 7A       ; 73           ; 115          ; 40           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out_ChIdx[2] ; C12   ; 7A       ; 67           ; 115          ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out_ChIdx[3] ; M12   ; 7A       ; 75           ; 115          ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_Out_Valid    ; M11   ; 7A       ; 67           ; 115          ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; isConfigACK       ; P21   ; 5B       ; 121          ; 55           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; isConfigDone      ; R24   ; 5B       ; 121          ; 48           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B3L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B2L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 3 / 16 ( 19 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 4 / 32 ( 13 % )  ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 4 / 80 ( 5 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 1 / 16 ( 6 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 16 / 32 ( 50 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 18 / 48 ( 38 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 30 / 80 ( 38 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 11 / 32 ( 34 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ; 632        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 532        ; 8A       ; Data_Out[1]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A6       ; 628        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A7       ; 536        ; 8A       ; Data_Out[22]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A8       ; 496        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 498        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A11      ; 510        ; 7A       ; Data_Out[18]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A12      ; 520        ; 7A       ; Data_Out[10]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A13      ; 518        ; 7A       ; Data_Out[19]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A14      ; 488        ; 7A       ; Data_Config_In[6]               ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A16      ; 482        ; 7A       ; Data_Config_In[20]              ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A17      ; 480        ; 7A       ; Data_Config_In[17]              ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A18      ; 478        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 476        ; 7A       ; Data_Config_In[1]               ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A20      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A21      ; 462        ; 7A       ; Data_Config_In[0]               ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A22      ; 458        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 456        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 457        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ; 42         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 43         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA6      ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA7      ; 75         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA12     ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA13     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA14     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA16     ; 189        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 227        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA20     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA21     ; 239        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ; 262        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA23     ; 264        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 327        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 341        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ; 49         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ; 48         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ; 61         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB6      ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB9      ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB10     ; 137        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 139        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 141        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB14     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 181        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ; 187        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB17     ; 205        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB19     ; 236        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB20     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB22     ; 241        ; 4A       ; Data_In[16]                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB23     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB24     ; 268        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB25     ; 329        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 339        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ; 46         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 47         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC7      ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ; 138        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC9      ; 140        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ; 135        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC12     ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC13     ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC14     ; 180        ; 4A       ; Data_In[13]                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC15     ; 179        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC17     ; 203        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC18     ; 196        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ; 234        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC20     ; 212        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC22     ; 258        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC23     ; 260        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC24     ; 266        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ; 333        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD1      ; 53         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ; 52         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ; 63         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD6      ; 79         ; 3A       ; Data_In[18]                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD7      ; 81         ; 3A       ; Data_In[9]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD8      ; 149        ; 3B       ; Data_In[14]                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD9      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 167        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ; 169        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ; 195        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD17     ; 197        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ; 194        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD19     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD20     ; 210        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 215        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ; 217        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD23     ; 220        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD25     ; 331        ; 5B       ; Data_In[0]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AD26     ; 233        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ; 50         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 51         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 161        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE8      ; 147        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 153        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ; 170        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE11     ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE13     ; 185        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 188        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ; 211        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ; 213        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE18     ; 193        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 201        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 209        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ; 207        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE22     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE23     ; 218        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 225        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 228        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE26     ; 231        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF5      ; 65         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AF6      ; 159        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 156        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 154        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 151        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF11     ; 177        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ; 175        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF13     ; 183        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 186        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF16     ; 219        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ; 221        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 191        ; 4A       ; Data_In[15]                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF19     ; 199        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF21     ; 204        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 202        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 223        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 226        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B1       ;            ;          ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 630        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 534        ; 8A       ; Data_Out[9]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B7       ; 538        ; 8A       ; Data_Out[13]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ; 502        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ; 508        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 522        ; 7A       ; Data_Out[17]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B12      ; 516        ; 7A       ; Data_Out[16]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B13      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 490        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ; 492        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B17      ; 486        ; 7A       ; Data_Config_In[2]               ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B19      ; 470        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ; 466        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 464        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 460        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B24      ; 455        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B25      ; 403        ; 6A       ; Data_Config_In[7]               ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B26      ; 405        ; 6A       ; Data_Config_In[14]              ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ; 14         ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 15         ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C7       ; 546        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C9       ; 500        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 506        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 526        ; 7A       ; Data_Out_ChIdx[2]               ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C13      ; 524        ; 7A       ; Data_Out_ChIdx[0]               ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C14      ; 495        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 494        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C17      ; 484        ; 7A       ; Data_Config_In[5]               ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C18      ; 474        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 472        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 468        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 454        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 452        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C25      ; 409        ; 6A       ; Data_Config_In[12]              ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C26      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ; 17         ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ; 16         ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D5       ; 631        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 540        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 544        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ; 560        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D10      ; 504        ; 7A       ; Data_Config_In[22]              ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D11      ; 528        ; 7A       ; Data_Out[6]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D12      ; 530        ; 7A       ; Data_Out[11]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D13      ; 529        ; 7A       ; Data_Out[7]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D15      ; 497        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 505        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 481        ; 7A       ; Data_Config_In[18]              ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D18      ; 479        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D20      ; 465        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 463        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 411        ; 6A       ; Data_Config_In[13]              ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D23      ; 434        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D25      ; 407        ; 6A       ; Data_Config_In[16]              ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D26      ; 367        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ; 18         ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 19         ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ; 542        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E8       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; E9       ; 562        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 512        ; 7A       ; Data_Out[12]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E11      ; 514        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E13      ; 527        ; 7A       ; Data_Out[21]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E14      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ; 513        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 503        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ; 487        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 473        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 471        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 415        ; 6A       ; Data_In_ChIdx[1]                ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E22      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E23      ; 413        ; 6A       ; Data_Config_In[10]              ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E24      ; 371        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E25      ; 373        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 369        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ; 21         ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ; 20         ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ; 634        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 548        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ; 554        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F11      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 521        ; 7A       ; Data_Out[14]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F13      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F14      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F16      ; 511        ; 7A       ; Data_Out_ChIdx[1]               ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F17      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F18      ; 489        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F21      ; 416        ; 6A       ; Data_In_ChIdx[3]                ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F22      ; 417        ; 6A       ; Data_In_ChIdx[2]                ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F23      ; 383        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F24      ; 375        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F26      ; 359        ; 6A       ; Data_In[11]                     ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ; 22         ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 23         ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 550        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ; 552        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G9       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 545        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 517        ; 7A       ; Data_Out[2]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G12      ; 519        ; 7A       ; Data_Out[8]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G14      ; 501        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G15      ; 499        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 467        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 469        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G19      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 414        ; 6A       ; Data_In_ChIdx[0]                ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G21      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G22      ; 385        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G23      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ; 377        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G25      ; 363        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 361        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ; 25         ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ; 24         ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 636        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H7       ; 556        ; 8A       ; Data_Config_In[8]               ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H8       ; 535        ; 8A       ; Data_Out[20]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H9       ; 537        ; 8A       ; Data_Out[15]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H10      ; 543        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H12      ; 515        ; 7A       ; Data_Out[3]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H13      ; 485        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 483        ; 7A       ; Data_Config_In[3]               ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H15      ; 451        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H17      ; 461        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 459        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 6A       ; Data_Config_In[23]              ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H20      ; 408        ; 6A       ; Data_Config_In[15]              ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H21      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 382        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H23      ; 379        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H24      ; 381        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 365        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 635        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J7       ; 558        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 553        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 557        ; 8A       ; Data_Config_In[21]              ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J11      ; 477        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ; 475        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J16      ; 453        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J20      ; 410        ; 6A       ; Data_Config_In[19]              ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J21      ; 412        ; 6A       ; Data_Config_In[9]               ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J22      ;            ; 6A       ; VCCPD6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J23      ; 384        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J25      ; 355        ; 6A       ; Data_In[7]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 357        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ; 30         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ; 31         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K5       ; 633        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 561        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 551        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 549        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ; 555        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K11      ; 493        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K21      ; 404        ; 6A       ; Data_Config_In[11]              ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K23      ; 376        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ; 374        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K25      ; 370        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 372        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ; 27         ; B2L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; L6       ; 629        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 559        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 547        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 541        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ; 525        ; 7A       ; Data_Out[4]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; L12      ; 491        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ; 6A       ; VCCPD6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ; 402        ; 6A       ; Data_Config_In[4]               ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L23      ; 378        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 380        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L26      ;            ; 6A       ; VREFB6AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; M1       ; 33         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ; 32         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ; 26         ; B2L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; M7       ; 627        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ; 539        ; 8A       ; Data_Out[23]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; M10      ; 533        ; 8A       ; Data_Out[0]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; M11      ; 523        ; 7A       ; Data_Out_Valid                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; M12      ; 509        ; 7A       ; Data_Out_ChIdx[3]               ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M20      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M21      ; 356        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 364        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ; 360        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M25      ; 366        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 368        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ; 29         ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; N8       ; 64         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; N9       ; 531        ; 8A       ; Data_Out[5]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; N10      ; 152        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ; 507        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N20      ; 354        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N22      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 362        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 358        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 350        ; 5B       ; Data_In[17]                     ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P1       ; 34         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ; 35         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 28         ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 80         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ; 150        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P11      ; 160        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P12      ; 158        ; 3B       ; Data_In[4]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P20      ; 340        ; 5B       ; CLK                             ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P21      ; 346        ; 5B       ; isConfigACK                     ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P22      ; 348        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ; 332        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P25      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 352        ; 5B       ; Data_In[8]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ; 58         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R8       ; 78         ; 3A       ; Data_In[22]                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R9       ; 76         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 74         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 136        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R20      ; 338        ; 5B       ; Data_In_Valid                   ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R21      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R22      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R23      ; 330        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 334        ; 5B       ; isConfigDone                    ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R25      ; 336        ; 5B       ; Data_In[2]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R26      ; 344        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ; 37         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ; 36         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ; 62         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; T7       ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 132        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 134        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 142        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 144        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T17      ; 208        ; 4A       ; Data_In[5]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T19      ; 271        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 322        ; 5B       ; Data_In[6]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T22      ; 324        ; 5B       ; nRST                            ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T23      ; 326        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 328        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 342        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ; 59         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U7       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U9       ; 130        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 157        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 155        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ; 184        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 224        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 222        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 206        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 259        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ; 273        ; 5A       ; Data_In[21]                     ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U22      ; 269        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U23      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U24      ; 335        ; 5B       ; Data_In[23]                     ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U25      ; 351        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 353        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ; 41         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ; 40         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 54         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V7       ; 56         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V9       ; 146        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 148        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V12      ; 174        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 168        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 182        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 200        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V17      ; 230        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 232        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 240        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 261        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V22      ; 267        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V23      ; 323        ; 5B       ; Data_In[12]                     ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V24      ; 325        ; 5B       ; Data_In[3]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V25      ; 337        ; 5B       ; Data_In[10]                     ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ; 38         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ; 39         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ; 55         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ; 145        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W11      ; 133        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 173        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ; 166        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W15      ; 198        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 216        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 214        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ; 238        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ; 263        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 265        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; W23      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W25      ; 347        ; 5B       ; Data_In[1]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W26      ; 349        ; 5B       ; isConfig                        ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ; 45         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ; 44         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ; 60         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ; 57         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; Y7       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y8       ; 77         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 72         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 143        ; 3B       ; Data_In[19]                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y11      ; 131        ; 3B       ; Data_In[20]                     ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 171        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 192        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 190        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y18      ; 229        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 235        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 237        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y23      ; 270        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 272        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ; 343        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y26      ; 345        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                   ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Library Name ;
+------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FIR_FUN                                                                     ; 58411.2 (58301.2)    ; 62351.5 (62236.5)                ; 5211.8 (5174.8)                                   ; 1271.5 (1239.5)                  ; 0.0 (0.0)            ; 86705 (86705)       ; 13159 (12847)             ; 0 (0)         ; 0                 ; 32         ; 87   ; 0            ; |FIR_FUN                                                                                                                             ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|  ; 6.0 (0.0)            ; 6.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst                                                      ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 6.0 (0.0)            ; 6.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                          ; work         ;
;          |mult_6vo:auto_generated|                                           ; 6.0 (6.0)            ; 6.8 (6.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated  ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst| ; 8.6 (0.0)            ; 10.5 (0.0)                       ; 4.5 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 8.6 (0.0)            ; 10.5 (0.0)                       ; 4.5 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 8.6 (8.6)            ; 10.5 (10.5)                      ; 4.5 (4.5)                                         ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[10].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst| ; 9.2 (0.0)            ; 9.0 (0.0)                        ; 3.0 (0.0)                                         ; 3.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 9.2 (0.0)            ; 9.0 (0.0)                        ; 3.0 (0.0)                                         ; 3.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 9.2 (9.2)            ; 9.0 (9.0)                        ; 3.0 (3.0)                                         ; 3.2 (3.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[11].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst| ; 8.7 (0.0)            ; 8.7 (0.0)                        ; 2.7 (0.0)                                         ; 2.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 8.7 (0.0)            ; 8.7 (0.0)                        ; 2.7 (0.0)                                         ; 2.7 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 2.7 (2.7)                                         ; 2.7 (2.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[12].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[13].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[14].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[15].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[16].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[17].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[18].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[19].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|  ; 8.4 (0.0)            ; 7.3 (0.0)                        ; 1.3 (0.0)                                         ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst                                                      ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 8.4 (0.0)            ; 7.3 (0.0)                        ; 1.3 (0.0)                                         ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                          ; work         ;
;          |mult_6vo:auto_generated|                                           ; 8.4 (8.4)            ; 7.3 (7.3)                        ; 1.3 (1.3)                                         ; 2.4 (2.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[1].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated  ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[20].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[21].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[22].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[23].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[24].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[25].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[26].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[27].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[28].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[29].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|  ; 8.3 (0.0)            ; 10.4 (0.0)                       ; 4.4 (0.0)                                         ; 2.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst                                                      ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 8.3 (0.0)            ; 10.4 (0.0)                       ; 4.4 (0.0)                                         ; 2.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                          ; work         ;
;          |mult_6vo:auto_generated|                                           ; 8.3 (8.3)            ; 10.4 (10.4)                      ; 4.4 (4.4)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[2].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated  ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[30].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst                                                     ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                         ; work         ;
;          |mult_6vo:auto_generated|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[31].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|  ; 8.6 (0.0)            ; 10.0 (0.0)                       ; 4.0 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst                                                      ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 8.6 (0.0)            ; 10.0 (0.0)                       ; 4.0 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                          ; work         ;
;          |mult_6vo:auto_generated|                                           ; 8.6 (8.6)            ; 10.0 (10.0)                      ; 4.0 (4.0)                                         ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[3].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated  ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|  ; 8.6 (0.0)            ; 9.3 (0.0)                        ; 3.3 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst                                                      ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 8.6 (0.0)            ; 9.3 (0.0)                        ; 3.3 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                          ; work         ;
;          |mult_6vo:auto_generated|                                           ; 8.6 (8.6)            ; 9.3 (9.3)                        ; 3.3 (3.3)                                         ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[4].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated  ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|  ; 8.3 (0.0)            ; 9.8 (0.0)                        ; 3.8 (0.0)                                         ; 2.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst                                                      ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 8.3 (0.0)            ; 9.8 (0.0)                        ; 3.8 (0.0)                                         ; 2.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                          ; work         ;
;          |mult_6vo:auto_generated|                                           ; 8.3 (8.3)            ; 9.8 (9.8)                        ; 3.8 (3.8)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[5].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated  ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|  ; 8.6 (0.0)            ; 9.7 (0.0)                        ; 3.7 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst                                                      ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 8.6 (0.0)            ; 9.7 (0.0)                        ; 3.7 (0.0)                                         ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                          ; work         ;
;          |mult_6vo:auto_generated|                                           ; 8.6 (8.6)            ; 9.7 (9.7)                        ; 3.7 (3.7)                                         ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[6].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated  ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|  ; 8.3 (0.0)            ; 8.5 (0.0)                        ; 2.5 (0.0)                                         ; 2.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst                                                      ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 8.3 (0.0)            ; 8.5 (0.0)                        ; 2.5 (0.0)                                         ; 2.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                          ; work         ;
;          |mult_6vo:auto_generated|                                           ; 8.3 (8.3)            ; 8.5 (8.5)                        ; 2.5 (2.5)                                         ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[7].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated  ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|  ; 9.2 (0.0)            ; 7.7 (0.0)                        ; 1.7 (0.0)                                         ; 3.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst                                                      ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 9.2 (0.0)            ; 7.7 (0.0)                        ; 1.7 (0.0)                                         ; 3.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                          ; work         ;
;          |mult_6vo:auto_generated|                                           ; 9.2 (9.2)            ; 7.7 (7.7)                        ; 1.7 (1.7)                                         ; 3.2 (3.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[8].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated  ; work         ;
;    |MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|  ; 9.2 (0.0)            ; 7.3 (0.0)                        ; 1.3 (0.0)                                         ; 3.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst                                                      ; work         ;
;       |lpm_mult:lpm_mult_component|                                          ; 9.2 (0.0)            ; 7.3 (0.0)                        ; 1.3 (0.0)                                         ; 3.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component                          ; work         ;
;          |mult_6vo:auto_generated|                                           ; 9.2 (9.2)            ; 7.3 (7.3)                        ; 1.3 (1.3)                                         ; 3.2 (3.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 1          ; 0    ; 0            ; |FIR_FUN|MULT_24BIT25BIT49BIT_IP:gen_mult_inst[9].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated  ; work         ;
+------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                               ;
+--------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name               ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; isConfigACK        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; isConfigDone       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[0]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[1]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[2]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[3]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[4]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[5]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[6]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[7]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[8]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[9]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[10]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[11]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[12]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[13]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[14]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[15]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[16]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[17]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[18]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[19]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[20]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[21]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[22]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out[23]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out_Valid     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out_ChIdx[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out_ChIdx[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out_ChIdx[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; Data_Out_ChIdx[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; isConfig           ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLK                ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; nRST               ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In_Valid      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In_ChIdx[0]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In_ChIdx[3]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In_ChIdx[2]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In_ChIdx[1]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[0]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[1]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[2]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[3]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[4]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[5]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[6]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[7]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[8]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[9]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[10] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[11] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[12] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[13] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[14] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[15] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[16] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[17] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[18] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[19] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[20] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[21] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[22] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_Config_In[23] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[0]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[1]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[2]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[3]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[4]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[5]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[6]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[7]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[8]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[9]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[10]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[11]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[12]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[13]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[14]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[15]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[16]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[17]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[18]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[19]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[20]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[21]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[22]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Data_In[23]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; isConfig            ;                   ;         ;
; CLK                 ;                   ;         ;
; nRST                ;                   ;         ;
; Data_In_Valid       ;                   ;         ;
; Data_In_ChIdx[0]    ;                   ;         ;
; Data_In_ChIdx[3]    ;                   ;         ;
; Data_In_ChIdx[2]    ;                   ;         ;
; Data_In_ChIdx[1]    ;                   ;         ;
; Data_Config_In[0]   ;                   ;         ;
; Data_Config_In[1]   ;                   ;         ;
; Data_Config_In[2]   ;                   ;         ;
; Data_Config_In[3]   ;                   ;         ;
; Data_Config_In[4]   ;                   ;         ;
; Data_Config_In[5]   ;                   ;         ;
; Data_Config_In[6]   ;                   ;         ;
; Data_Config_In[7]   ;                   ;         ;
; Data_Config_In[8]   ;                   ;         ;
; Data_Config_In[9]   ;                   ;         ;
; Data_Config_In[10]  ;                   ;         ;
; Data_Config_In[11]  ;                   ;         ;
; Data_Config_In[12]  ;                   ;         ;
; Data_Config_In[13]  ;                   ;         ;
; Data_Config_In[14]  ;                   ;         ;
; Data_Config_In[15]  ;                   ;         ;
; Data_Config_In[16]  ;                   ;         ;
; Data_Config_In[17]  ;                   ;         ;
; Data_Config_In[18]  ;                   ;         ;
; Data_Config_In[19]  ;                   ;         ;
; Data_Config_In[20]  ;                   ;         ;
; Data_Config_In[21]  ;                   ;         ;
; Data_Config_In[22]  ;                   ;         ;
; Data_Config_In[23]  ;                   ;         ;
; Data_In[0]          ;                   ;         ;
; Data_In[1]          ;                   ;         ;
; Data_In[2]          ;                   ;         ;
; Data_In[3]          ;                   ;         ;
; Data_In[4]          ;                   ;         ;
; Data_In[5]          ;                   ;         ;
; Data_In[6]          ;                   ;         ;
; Data_In[7]          ;                   ;         ;
; Data_In[8]          ;                   ;         ;
; Data_In[9]          ;                   ;         ;
; Data_In[10]         ;                   ;         ;
; Data_In[11]         ;                   ;         ;
; Data_In[12]         ;                   ;         ;
; Data_In[13]         ;                   ;         ;
; Data_In[14]         ;                   ;         ;
; Data_In[15]         ;                   ;         ;
; Data_In[16]         ;                   ;         ;
; Data_In[17]         ;                   ;         ;
; Data_In[18]         ;                   ;         ;
; Data_In[19]         ;                   ;         ;
; Data_In[20]         ;                   ;         ;
; Data_In[21]         ;                   ;         ;
; Data_In[22]         ;                   ;         ;
; Data_In[23]         ;                   ;         ;
+---------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                          ;
+--------------------------+-----------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                     ; Location              ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------+-----------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Add205~9                 ; MLABCELL_X68_Y85_N39  ; 25      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; Add217~9                 ; LABCELL_X98_Y81_N39   ; 25      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; Add229~9                 ; LABCELL_X91_Y84_N39   ; 25      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; Add240~0                 ; MLABCELL_X63_Y101_N15 ; 290     ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; Add241~9                 ; LABCELL_X91_Y84_N9    ; 25      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[0][24]~107     ; MLABCELL_X55_Y56_N18  ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[10][24]~165    ; LABCELL_X45_Y48_N3    ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[112][24]~5483  ; LABCELL_X61_Y61_N27   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[114][24]~5516  ; LABCELL_X59_Y51_N9    ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[115][24]~5500  ; LABCELL_X61_Y58_N30   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[116][24]~5546  ; LABCELL_X70_Y63_N42   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[118][24]~5587  ; MLABCELL_X55_Y58_N33  ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[119][24]~5568  ; LABCELL_X61_Y58_N36   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[120][24]~5624  ; LABCELL_X54_Y57_N33   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[122][24]~5663  ; MLABCELL_X55_Y63_N45  ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[123][24]~5644  ; LABCELL_X70_Y61_N54   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[124][24]~5696  ; LABCELL_X43_Y48_N39   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[126][24]~5746  ; MLABCELL_X55_Y48_N24  ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[127][24]~5721  ; LABCELL_X61_Y53_N36   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[128][24]~14    ; LABCELL_X43_Y48_N6    ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[129][24]~3     ; LABCELL_X59_Y51_N6    ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[1][24]~102     ; LABCELL_X56_Y48_N24   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[2][24]~123     ; LABCELL_X56_Y57_N9    ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[37][24]~239    ; MLABCELL_X55_Y56_N30  ; 50      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[3][24]~111     ; LABCELL_X56_Y48_N30   ; 1575    ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[49][24]~5466   ; LABCELL_X61_Y53_N24   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[4][24]~134     ; LABCELL_X59_Y55_N15   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[50][24]~5509   ; LABCELL_X70_Y63_N30   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[51][24]~5495   ; LABCELL_X54_Y65_N36   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[53][24]~5524   ; MLABCELL_X55_Y56_N15  ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[54][24]~5583   ; LABCELL_X61_Y58_N3    ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[55][24]~5561   ; LABCELL_X54_Y57_N24   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[57][24]~5603   ; LABCELL_X61_Y61_N48   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[58][24]~5659   ; LABCELL_X70_Y61_N27   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[59][24]~5636   ; LABCELL_X61_Y53_N33   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[5][24]~126     ; LABCELL_X56_Y57_N21   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[61][24]~5677   ; LABCELL_X45_Y48_N30   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[62][24]~5739   ; MLABCELL_X55_Y58_N42  ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[63][24]~5710   ; LABCELL_X58_Y46_N36   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[64][24]~26     ; LABCELL_X61_Y53_N3    ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[65][24]~22     ; LABCELL_X50_Y49_N0    ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[66][24]~40     ; LABCELL_X54_Y58_N36   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[67][24]~36     ; LABCELL_X56_Y56_N12   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[69][24]~68     ; MLABCELL_X55_Y50_N30  ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[6][24]~147     ; LABCELL_X61_Y48_N42   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[70][24]~81     ; MLABCELL_X55_Y63_N21  ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[71][24]~79     ; LABCELL_X61_Y48_N36   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[72][24]~53     ; LABCELL_X56_Y48_N18   ; 1646    ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[73][24]~49     ; MLABCELL_X55_Y48_N3   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[75][24]~57     ; MLABCELL_X55_Y43_N0   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[76][24]~89     ; LABCELL_X56_Y56_N39   ; 75      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[7][24]~139     ; LABCELL_X56_Y56_N42   ; 75      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[8][24]~157     ; LABCELL_X56_Y57_N33   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Adder_Reg[98][24]~194    ; LABCELL_X58_Y45_N18   ; 98      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; CLK                      ; PIN_P20               ; 3716    ; Clock        ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; Data_In_Reg[0][23]~25    ; LABCELL_X47_Y48_N39   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[114][23]~265 ; LABCELL_X56_Y42_N30   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[116][23]~280 ; MLABCELL_X55_Y48_N39  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[117][23]~260 ; MLABCELL_X55_Y48_N33  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[118][23]~272 ; LABCELL_X45_Y48_N15   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[11][23]~119  ; MLABCELL_X55_Y43_N15  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[120][23]~278 ; LABCELL_X54_Y49_N54   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[121][23]~258 ; LABCELL_X58_Y45_N39   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[122][23]~270 ; MLABCELL_X55_Y48_N42  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[124][23]~283 ; LABCELL_X56_Y40_N30   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[125][23]~263 ; LABCELL_X51_Y44_N0    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[126][23]~276 ; MLABCELL_X55_Y42_N21  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[128][23]~35  ; LABCELL_X58_Y40_N6    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[129][23]~92  ; MLABCELL_X55_Y48_N18  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[12][23]~31   ; LABCELL_X56_Y48_N0    ; 96      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[130][23]~61  ; LABCELL_X56_Y40_N27   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[131][23]~134 ; LABCELL_X51_Y48_N57   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[132][23]~43  ; LABCELL_X56_Y40_N18   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[133][23]~105 ; LABCELL_X59_Y44_N24   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[134][23]~79  ; LABCELL_X50_Y49_N24   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[136][23]~39  ; LABCELL_X59_Y51_N21   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[137][23]~94  ; LABCELL_X51_Y48_N54   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[138][23]~63  ; LABCELL_X59_Y51_N33   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[140][23]~45  ; MLABCELL_X55_Y48_N12  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[141][23]~107 ; MLABCELL_X55_Y48_N30  ; 72      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[154][23]~181 ; LABCELL_X56_Y48_N51   ; 216     ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[178][23]~295 ; LABCELL_X51_Y44_N6    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[17][23]~162  ; LABCELL_X56_Y48_N3    ; 48      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[192][23]~47  ; MLABCELL_X55_Y44_N21  ; 48      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[193][23]~17  ; MLABCELL_X55_Y48_N6   ; 48      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[194][23]~65  ; MLABCELL_X55_Y44_N33  ; 48      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[195][23]~139 ; LABCELL_X51_Y45_N51   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[197][23]~5   ; MLABCELL_X55_Y49_N42  ; 72      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[1][23]~86    ; LABCELL_X54_Y48_N57   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[205][23]~9   ; LABCELL_X56_Y48_N48   ; 552     ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[208][23]~153 ; LABCELL_X47_Y48_N45   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[210][23]~160 ; LABCELL_X47_Y47_N18   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[211][23]~173 ; MLABCELL_X55_Y43_N18  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[212][23]~197 ; LABCELL_X56_Y48_N45   ; 648     ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[227][23]~341 ; LABCELL_X58_Y45_N45   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[243][23]~306 ; LABCELL_X59_Y44_N45   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[245][23]~321 ; MLABCELL_X55_Y48_N48  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[246][23]~329 ; LABCELL_X54_Y49_N15   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[247][23]~313 ; LABCELL_X50_Y47_N24   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[249][23]~319 ; MLABCELL_X55_Y48_N51  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[250][23]~327 ; MLABCELL_X55_Y48_N0   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[251][23]~311 ; LABCELL_X56_Y40_N36   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[253][23]~325 ; LABCELL_X45_Y48_N21   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[254][23]~332 ; LABCELL_X50_Y49_N39   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[255][23]~317 ; LABCELL_X56_Y40_N45   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[257][23]~22  ; LABCELL_X56_Y42_N15   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[258][23]~146 ; LABCELL_X59_Y51_N48   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[25][23]~184  ; LABCELL_X54_Y49_N48   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[26][23]~179  ; LABCELL_X56_Y48_N57   ; 192     ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[2][23]~52    ; LABCELL_X61_Y53_N6    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[3][23]~116   ; LABCELL_X56_Y48_N27   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[49][23]~238  ; LABCELL_X59_Y44_N33   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[4][23]~29    ; LABCELL_X56_Y42_N18   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[5][23]~102   ; LABCELL_X51_Y45_N42   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[64][23]~15   ; MLABCELL_X55_Y48_N9   ; 48      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[65][23]~96   ; MLABCELL_X55_Y48_N27  ; 48      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[66][23]~55   ; LABCELL_X59_Y51_N27   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[68][23]~2    ; LABCELL_X54_Y48_N36   ; 48      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[6][23]~68    ; LABCELL_X59_Y51_N36   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[71][23]~129  ; LABCELL_X56_Y48_N54   ; 96      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[76][23]~7    ; LABCELL_X56_Y48_N21   ; 552     ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[7][23]~123   ; LABCELL_X58_Y45_N30   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[81][23]~164  ; MLABCELL_X55_Y48_N36  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[82][23]~158  ; LABCELL_X59_Y51_N54   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[83][23]~171  ; MLABCELL_X55_Y48_N15  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[8][23]~27    ; MLABCELL_X55_Y44_N15  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[94][23]~218  ; LABCELL_X56_Y48_N33   ; 696     ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Reg[9][23]~89    ; LABCELL_X59_Y44_N21   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Data_In_Valid            ; PIN_R20               ; 9475    ; Clock        ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; Decoder0~10              ; LABCELL_X42_Y94_N9    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~100             ; LABCELL_X62_Y90_N27   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~101             ; MLABCELL_X68_Y89_N36  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~102             ; LABCELL_X59_Y92_N39   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~103             ; MLABCELL_X68_Y89_N27  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~104             ; LABCELL_X69_Y91_N18   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~105             ; MLABCELL_X68_Y89_N6   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~106             ; LABCELL_X59_Y92_N42   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~107             ; LABCELL_X69_Y90_N30   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~108             ; LABCELL_X69_Y91_N6    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~109             ; LABCELL_X69_Y90_N12   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~110             ; LABCELL_X59_Y92_N9    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~111             ; LABCELL_X69_Y94_N51   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~112             ; LABCELL_X69_Y91_N39   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~113             ; LABCELL_X69_Y94_N24   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~114             ; LABCELL_X59_Y92_N36   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~115             ; LABCELL_X69_Y94_N3    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~116             ; LABCELL_X69_Y94_N33   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~117             ; MLABCELL_X63_Y94_N27  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~118             ; MLABCELL_X68_Y89_N39  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~119             ; MLABCELL_X68_Y89_N3   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~12              ; LABCELL_X56_Y92_N42   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~121             ; MLABCELL_X68_Y89_N54  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~122             ; LABCELL_X69_Y90_N57   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~123             ; MLABCELL_X68_Y89_N33  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~124             ; MLABCELL_X68_Y89_N21  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~125             ; MLABCELL_X68_Y89_N30  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~126             ; LABCELL_X66_Y90_N0    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~127             ; LABCELL_X71_Y81_N12   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~128             ; LABCELL_X71_Y81_N45   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~129             ; MLABCELL_X68_Y89_N0   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~13              ; LABCELL_X42_Y94_N21   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~130             ; LABCELL_X66_Y90_N6    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~131             ; LABCELL_X56_Y90_N15   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~132             ; LABCELL_X66_Y86_N24   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~133             ; MLABCELL_X63_Y86_N9   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~134             ; LABCELL_X66_Y86_N57   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~135             ; LABCELL_X59_Y94_N33   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~136             ; LABCELL_X59_Y94_N27   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~137             ; LABCELL_X59_Y94_N12   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~138             ; LABCELL_X59_Y94_N39   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~139             ; LABCELL_X69_Y90_N51   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~140             ; LABCELL_X56_Y90_N0    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~141             ; LABCELL_X56_Y90_N21   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~142             ; LABCELL_X69_Y90_N6    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~143             ; LABCELL_X66_Y90_N12   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~144             ; LABCELL_X56_Y90_N51   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~145             ; LABCELL_X56_Y90_N57   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~146             ; LABCELL_X66_Y90_N18   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~147             ; LABCELL_X59_Y94_N42   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~148             ; MLABCELL_X53_Y92_N36  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~149             ; LABCELL_X50_Y94_N54   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~150             ; MLABCELL_X63_Y94_N9   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~151             ; MLABCELL_X53_Y92_N57  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~152             ; MLABCELL_X53_Y92_N12  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~153             ; LABCELL_X48_Y92_N24   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~154             ; MLABCELL_X53_Y92_N45  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~16              ; LABCELL_X56_Y92_N9    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~17              ; LABCELL_X54_Y89_N18   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~18              ; LABCELL_X54_Y91_N36   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~19              ; LABCELL_X54_Y89_N48   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~22              ; MLABCELL_X53_Y92_N6   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~23              ; LABCELL_X69_Y90_N39   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~24              ; LABCELL_X56_Y90_N6    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~25              ; LABCELL_X56_Y90_N33   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~27              ; LABCELL_X56_Y92_N12   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~28              ; LABCELL_X56_Y94_N15   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~29              ; LABCELL_X56_Y94_N57   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~30              ; LABCELL_X56_Y92_N30   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~33              ; LABCELL_X56_Y92_N54   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~34              ; MLABCELL_X55_Y94_N39  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~35              ; LABCELL_X56_Y94_N21   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~36              ; LABCELL_X56_Y92_N39   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~38              ; LABCELL_X54_Y92_N15   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~39              ; LABCELL_X51_Y93_N3    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~4               ; LABCELL_X45_Y94_N12   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~40              ; LABCELL_X51_Y93_N57   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~41              ; LABCELL_X54_Y92_N33   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~43              ; MLABCELL_X53_Y92_N0   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~44              ; LABCELL_X51_Y94_N15   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~45              ; LABCELL_X50_Y94_N15   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~46              ; LABCELL_X54_Y92_N36   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~48              ; MLABCELL_X68_Y94_N54  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~49              ; MLABCELL_X68_Y94_N57  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~52              ; LABCELL_X66_Y92_N21   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~54              ; LABCELL_X67_Y93_N6    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~56              ; LABCELL_X56_Y90_N36   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~57              ; LABCELL_X56_Y90_N39   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~58              ; LABCELL_X59_Y92_N48   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~59              ; LABCELL_X54_Y90_N27   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~6               ; MLABCELL_X53_Y92_N39  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~60              ; LABCELL_X66_Y90_N27   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~61              ; MLABCELL_X53_Y92_N3   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~62              ; LABCELL_X56_Y92_N3    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~63              ; LABCELL_X64_Y91_N6    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~64              ; LABCELL_X69_Y90_N24   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~65              ; LABCELL_X69_Y90_N42   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~66              ; LABCELL_X67_Y92_N24   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~67              ; LABCELL_X69_Y91_N21   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~68              ; MLABCELL_X63_Y94_N0   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~69              ; MLABCELL_X63_Y94_N18  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~70              ; LABCELL_X59_Y92_N30   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~71              ; MLABCELL_X63_Y93_N24  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~72              ; LABCELL_X56_Y90_N42   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~73              ; LABCELL_X56_Y90_N24   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~74              ; LABCELL_X56_Y92_N18   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~75              ; LABCELL_X54_Y92_N9    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~76              ; LABCELL_X69_Y90_N3    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~77              ; LABCELL_X69_Y90_N45   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~78              ; LABCELL_X67_Y92_N9    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~79              ; LABCELL_X69_Y91_N33   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~8               ; LABCELL_X45_Y94_N0    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~80              ; MLABCELL_X68_Y94_N0   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~81              ; LABCELL_X69_Y94_N57   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~82              ; LABCELL_X67_Y92_N3    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~83              ; MLABCELL_X68_Y93_N36  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~85              ; LABCELL_X47_Y92_N39   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~86              ; MLABCELL_X53_Y92_N24  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~88              ; LABCELL_X54_Y91_N33   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~89              ; MLABCELL_X53_Y92_N27  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~90              ; LABCELL_X59_Y92_N15   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~91              ; MLABCELL_X68_Y89_N57  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~92              ; MLABCELL_X68_Y89_N15  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~93              ; MLABCELL_X68_Y89_N51  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~94              ; MLABCELL_X53_Y92_N30  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~95              ; MLABCELL_X53_Y92_N15  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~96              ; LABCELL_X54_Y91_N57   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~97              ; MLABCELL_X53_Y92_N33  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~98              ; LABCELL_X59_Y92_N18   ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder0~99              ; MLABCELL_X68_Y89_N42  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder197~0             ; LABCELL_X61_Y102_N0   ; 28      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder197~1             ; LABCELL_X61_Y102_N21  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Decoder1~0               ; LABCELL_X50_Y92_N51   ; 11      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Equal0~2                 ; MLABCELL_X55_Y92_N0   ; 11      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; Equal1~0                 ; LABCELL_X56_Y40_N3    ; 13      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Equal2~2                 ; LABCELL_X64_Y97_N0    ; 36      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; Mult_Adder_Reg[31][24]~2 ; LABCELL_X70_Y98_N15   ; 180     ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Sum_reg[0][16]~82        ; LABCELL_X66_Y99_N9    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Sum_reg[1][44]~53        ; LABCELL_X66_Y99_N0    ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; curInChannelIdx_reg[3]   ; FF_X67_Y101_N23       ; 1369    ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; idx_mult_cnt[2]          ; FF_X67_Y101_N2        ; 53      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; mult_state_idx_reg[0]    ; FF_X70_Y98_N5         ; 1577    ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; mult_state_idx_reg[0]~1  ; LABCELL_X71_Y98_N30   ; 49      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; mult_state_idx_reg[1]    ; FF_X71_Y98_N43        ; 13      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; nRST                     ; PIN_T22               ; 12879   ; Async. clear ; yes    ; Global Clock         ; GCLK10           ; --                        ;
+--------------------------+-----------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                              ;
+---------------+----------+---------+----------------------+------------------+---------------------------+
; Name          ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------+----------+---------+----------------------+------------------+---------------------------+
; CLK           ; PIN_P20  ; 3716    ; Global Clock         ; GCLK8            ; --                        ;
; Data_In_Valid ; PIN_R20  ; 9475    ; Global Clock         ; GCLK9            ; --                        ;
; nRST          ; PIN_T22  ; 12879   ; Global Clock         ; GCLK10           ; --                        ;
+---------------+----------+---------+----------------------+------------------+---------------------------+


+-------------------------------------+
; Non-Global High Fan-Out Signals     ;
+---------------------------+---------+
; Name                      ; Fan-Out ;
+---------------------------+---------+
; Data_In_ChIdx[0]~input    ; 17433   ;
; Data_In_ChIdx[1]~input    ; 7199    ;
; Add1~0                    ; 6119    ;
; Add29~2                   ; 6013    ;
; curInChannelIdx_reg[0]    ; 5647    ;
; Decoder137~0              ; 3384    ;
; Adder_Reg[73][1]~41       ; 3297    ;
; Add201~0                  ; 3241    ;
; Add17~1                   ; 3128    ;
; Add5~1                    ; 3070    ;
; Add3~0                    ; 3062    ;
; Add25~2                   ; 2959    ;
; Add29~1                   ; 2940    ;
; Add98~1                   ; 2849    ;
; Add106~1                  ; 2478    ;
; Add25~0                   ; 2414    ;
; WideOr1~0                 ; 2122    ;
; WideOr1~3                 ; 2119    ;
; WideOr1~2                 ; 2119    ;
; WideOr1~1                 ; 2119    ;
; Data_In_ChIdx[2]~input    ; 1922    ;
; Adder_Reg[65][0]~21       ; 1744    ;
; Add11~1                   ; 1680    ;
; Adder_Reg[72][24]~53      ; 1646    ;
; mult_state_idx_reg[0]     ; 1577    ;
; Adder_Reg[3][24]~111      ; 1575    ;
; idx_mult_cnt[0]           ; 1569    ;
; curInChannelIdx_reg[1]    ; 1553    ;
; Add3~2                    ; 1537    ;
; Data_In_ChIdx[3]~input    ; 1481    ;
; Adder_Reg[1][24]~101      ; 1450    ;
; LessThan78~0              ; 1442    ;
; curInChannelIdx_reg[3]    ; 1369    ;
; Add201~1                  ; 1352    ;
; Data_In_Reg~0             ; 1231    ;
; Add207~1                  ; 1208    ;
; WideOr1                   ; 1120    ;
; Data_In_Reg~3             ; 1062    ;
; Add216~0                  ; 962     ;
; Add7~0                    ; 904     ;
; Add201~2                  ; 893     ;
; Add207~2                  ; 890     ;
; Add243~1                  ; 806     ;
; idx_mult_cnt[1]           ; 786     ;
; Add219~1                  ; 780     ;
; Add213~1                  ; 780     ;
; Sum_reg~54                ; 722     ;
; Sum_reg~24                ; 722     ;
; Data_In_Reg[94][23]~218   ; 696     ;
; Data_In_Reg[212][23]~197  ; 648     ;
; Data_In_Reg~10            ; 578     ;
; curInChannelIdx_reg[2]    ; 558     ;
; Data_In_Reg[205][23]~9    ; 552     ;
; Data_In_Reg[76][23]~7     ; 552     ;
; Add204~0                  ; 530     ;
; Add29~0                   ; 528     ;
; Decoder195~0              ; 520     ;
; Decoder195~1              ; 516     ;
; Decoder132~1              ; 494     ;
; Decoder134~0              ; 467     ;
; Add204~1                  ; 436     ;
; Data_In_Reg~69            ; 434     ;
; Adder_Reg[2][24]~116      ; 415     ;
; Add232~1                  ; 404     ;
; Add226~1                  ; 404     ;
; Add208~1                  ; 404     ;
; Add202~1                  ; 404     ;
; Add231~0                  ; 403     ;
; Add225~0                  ; 403     ;
; Add201~3                  ; 402     ;
; Add207~3                  ; 402     ;
; Add243~0                  ; 400     ;
; Add245~1                  ; 393     ;
; Add238~1                  ; 393     ;
; Add220~1                  ; 393     ;
; Add214~1                  ; 393     ;
; Add19~0                   ; 350     ;
; Add11~0                   ; 350     ;
; Add244~0                  ; 348     ;
; Add237~0                  ; 348     ;
; Add219~2                  ; 347     ;
; Add213~2                  ; 347     ;
; Add25~1                   ; 345     ;
; Add27~0                   ; 344     ;
; Add21~0                   ; 344     ;
; Decoder138~2              ; 343     ;
; Decoder138~1              ; 343     ;
; Decoder138~0              ; 339     ;
; Add17~0                   ; 337     ;
; Add3~1                    ; 331     ;
; Add9~0                    ; 328     ;
; Add13~0                   ; 328     ;
; Add5~0                    ; 309     ;
; Add210~0                  ; 302     ;
; Add240~0                  ; 290     ;
; Adder_Reg[73][1]~42       ; 287     ;
; Decoder140~0              ; 284     ;
; Add1~1                    ; 283     ;
; Adder_Reg~1071            ; 281     ;
; Adder_Reg[35][21]~195     ; 275     ;
; Adder_Reg[33][24]~183     ; 275     ;
; Decoder186~4              ; 262     ;
; Add228~0                  ; 218     ;
; Add216~1                  ; 218     ;
; Add204~2                  ; 218     ;
; Data_In_Reg[154][23]~181  ; 216     ;
; Add111~13                 ; 212     ;
; Add241~5                  ; 202     ;
; Add241~1                  ; 202     ;
; Add229~5                  ; 202     ;
; Add229~1                  ; 202     ;
; Add205~5                  ; 202     ;
; Add205~1                  ; 202     ;
; Adder_Reg[67][0]~29       ; 197     ;
; Data_In_Reg[26][23]~179   ; 192     ;
; Mult_Adder_Reg[31][24]~2  ; 180     ;
; Add7~1                    ; 170     ;
; Mux169~0                  ; 167     ;
; Add234~0                  ; 153     ;
; Add210~1                  ; 153     ;
; Add217~5                  ; 151     ;
; Add217~1                  ; 151     ;
; Add235~2                  ; 149     ;
; Add211~2                  ; 149     ;
; Decoder2~6                ; 147     ;
; Mux2353~0                 ; 139     ;
; Mux583~12                 ; 131     ;
; Mux584~12                 ; 131     ;
; Mux588~12                 ; 131     ;
; Mux589~12                 ; 131     ;
; Mux591~12                 ; 131     ;
; Mux592~12                 ; 131     ;
; Mux593~12                 ; 131     ;
; Mux594~49                 ; 131     ;
; Mux595~49                 ; 131     ;
; Mux596~49                 ; 131     ;
; Mux597~49                 ; 131     ;
; Mux598~49                 ; 131     ;
; Mux599~49                 ; 131     ;
; Mux600~47                 ; 131     ;
; Mux601~47                 ; 131     ;
; Mux602~47                 ; 131     ;
; Mux603~47                 ; 131     ;
; Mux604~47                 ; 131     ;
; Data_Config_In[23]~input  ; 130     ;
; Data_Config_In[22]~input  ; 130     ;
; Data_Config_In[21]~input  ; 130     ;
; Data_Config_In[20]~input  ; 130     ;
; Data_Config_In[19]~input  ; 130     ;
; Data_Config_In[18]~input  ; 130     ;
; Data_Config_In[17]~input  ; 130     ;
; Data_Config_In[16]~input  ; 130     ;
; Data_Config_In[15]~input  ; 130     ;
; Data_Config_In[14]~input  ; 130     ;
; Data_Config_In[13]~input  ; 130     ;
; Data_Config_In[12]~input  ; 130     ;
; Data_Config_In[11]~input  ; 130     ;
; Data_Config_In[10]~input  ; 130     ;
; Data_Config_In[9]~input   ; 130     ;
; Data_Config_In[8]~input   ; 130     ;
; Data_Config_In[7]~input   ; 130     ;
; Data_Config_In[6]~input   ; 130     ;
; Data_Config_In[5]~input   ; 130     ;
; Data_Config_In[4]~input   ; 130     ;
; Data_Config_In[3]~input   ; 130     ;
; Data_Config_In[2]~input   ; 130     ;
; Data_Config_In[1]~input   ; 130     ;
; Data_Config_In[0]~input   ; 130     ;
; Mux581~71                 ; 130     ;
; Mux582~67                 ; 130     ;
; Mux585~71                 ; 130     ;
; Mux586~67                 ; 130     ;
; Mux587~71                 ; 130     ;
; Mux590~13                 ; 125     ;
; Decoder2~7                ; 124     ;
; Decoder2~4                ; 124     ;
; Decoder2~2                ; 123     ;
; Decoder2~1                ; 123     ;
; state_idx_reg[0]          ; 123     ;
; state_idx_reg[1]          ; 123     ;
; state_idx_reg[2]          ; 123     ;
; Decoder2~8                ; 121     ;
; Mux2497~0                 ; 118     ;
; Add219~0                  ; 114     ;
; Add213~0                  ; 114     ;
; Decoder132~0              ; 100     ;
; Decoder2~9                ; 99      ;
; Decoder2~5                ; 99      ;
; Adder_Reg[98][24]~194     ; 98      ;
; Data_In_Reg[71][23]~129   ; 96      ;
; Data_In_Reg[12][23]~31    ; 96      ;
; Mux4521~0                 ; 96      ;
; Mux3509~26                ; 95      ;
; Mux362~0                  ; 88      ;
; Mux3545~0                 ; 78      ;
; Mux266~0                  ; 77      ;
; Decoder190~3              ; 76      ;
; Decoder186~7              ; 76      ;
; Adder_Reg[50][19]~5505    ; 76      ;
; Adder_Reg[115][24]~5496   ; 76      ;
; Decoder192~0              ; 76      ;
; Decoder188~0              ; 76      ;
; Decoder182~1              ; 75      ;
; Adder_Reg[116][0]~5539    ; 75      ;
; Adder_Reg[51][22]~5488    ; 75      ;
; Adder_Reg[7][24]~139      ; 75      ;
; Adder_Reg[76][24]~89      ; 75      ;
; Add91~5                   ; 73      ;
; Add115~9                  ; 73      ;
; Add107~9                  ; 73      ;
; Add99~9                   ; 73      ;
; Add111~9                  ; 73      ;
; Add103~9                  ; 73      ;
; Add119~9                  ; 73      ;
; Add95~9                   ; 73      ;
; Data_In_Reg[141][23]~107  ; 72      ;
; Data_In_Reg[197][23]~5    ; 72      ;
; Add93~5                   ; 72      ;
; idx_config_data_cnt[5]    ; 71      ;
; idx_config_data_cnt[4]    ; 71      ;
; Mux4520~0                 ; 70      ;
; Mux5~0                    ; 69      ;
; Mux197~1                  ; 68      ;
; Mux6~1                    ; 68      ;
; Mux7~0                    ; 68      ;
; Mux8~0                    ; 68      ;
; Mux9~0                    ; 68      ;
; Mux10~0                   ; 68      ;
; Mux11~0                   ; 68      ;
; Mux12~0                   ; 68      ;
; Mux13~0                   ; 68      ;
; Mux18~0                   ; 68      ;
; Mux19~0                   ; 68      ;
; Mux20~0                   ; 68      ;
; Mux21~0                   ; 68      ;
; Mux22~0                   ; 68      ;
; Mux23~0                   ; 68      ;
; Mux24~0                   ; 68      ;
; Mux25~0                   ; 68      ;
; Mux26~0                   ; 68      ;
; Mux27~0                   ; 68      ;
; Mux28~2                   ; 68      ;
; Add138~97                 ; 68      ;
; Add138~93                 ; 68      ;
; Mux198~1                  ; 67      ;
; Mux199~1                  ; 67      ;
; Mux200~1                  ; 67      ;
; Mux201~1                  ; 67      ;
; Mux202~1                  ; 67      ;
; Mux203~1                  ; 67      ;
; Mux204~1                  ; 67      ;
; Mux205~1                  ; 67      ;
; Mux206~0                  ; 67      ;
; Mux14~2                   ; 67      ;
; Mux207~1                  ; 67      ;
; Mux15~2                   ; 67      ;
; Mux208~1                  ; 67      ;
; Mux16~2                   ; 67      ;
; Mux209~0                  ; 67      ;
; Mux17~2                   ; 67      ;
; Mux210~0                  ; 67      ;
; Mux211~0                  ; 67      ;
; Mux212~0                  ; 67      ;
; Mux213~0                  ; 67      ;
; Mux214~0                  ; 67      ;
; Mux215~0                  ; 67      ;
; Mux216~0                  ; 67      ;
; Mux217~0                  ; 67      ;
; Mux218~0                  ; 67      ;
; Mux219~0                  ; 67      ;
; Mux220~0                  ; 67      ;
; Mux3511~26                ; 65      ;
; Mux3512~26                ; 65      ;
; Mux263~0                  ; 65      ;
; Add138~85                 ; 65      ;
; Add138~81                 ; 65      ;
; Mux2403~0                 ; 64      ;
; Mux3510~26                ; 63      ;
; Add138~89                 ; 63      ;
; Mux727~0                  ; 61      ;
; Mux3632~0                 ; 61      ;
; Mux3513~26                ; 61      ;
; Mux3514~26                ; 61      ;
; Mux3515~26                ; 61      ;
; Mux3516~26                ; 61      ;
; Mux3517~26                ; 61      ;
; Mux3518~26                ; 61      ;
; Mux3519~26                ; 61      ;
; Mux3520~26                ; 61      ;
; Mux3521~10                ; 61      ;
; Mux3522~58                ; 61      ;
; Mux3523~58                ; 61      ;
; Mux3524~58                ; 61      ;
; Mux3525~58                ; 61      ;
; Mux3526~58                ; 61      ;
; Mux3527~58                ; 61      ;
; Mux3528~58                ; 61      ;
; Mux3529~58                ; 61      ;
; Mux3530~58                ; 61      ;
; Mux3531~58                ; 61      ;
; Mux3532~58                ; 61      ;
; Mux76~0                   ; 61      ;
; Add138~77                 ; 61      ;
; Add138~73                 ; 61      ;
; Add138~69                 ; 61      ;
; Add138~65                 ; 61      ;
; Add138~61                 ; 61      ;
; Add138~57                 ; 61      ;
; Add138~53                 ; 61      ;
; Add138~49                 ; 61      ;
; Add138~45                 ; 61      ;
; Add138~41                 ; 61      ;
; Add138~37                 ; 61      ;
; Add138~33                 ; 61      ;
; Add138~29                 ; 61      ;
; Add138~25                 ; 61      ;
; Add138~21                 ; 61      ;
; Add138~17                 ; 61      ;
; Add138~13                 ; 61      ;
; Add138~9                  ; 61      ;
; Add138~5                  ; 61      ;
; Add138~1                  ; 61      ;
; Adder_Reg[39][23]~251     ; 60      ;
; Adder_Reg[37][3]~237      ; 60      ;
; Adder_Reg[108][24]~259    ; 58      ;
; Add109~13                 ; 58      ;
; Mux28~0                   ; 57      ;
; Decoder189~0              ; 56      ;
; Adder_Reg[57][12]~5596    ; 55      ;
; Adder_Reg[126][12]~5740   ; 54      ;
; Mux2546~0                 ; 54      ;
; Mux2689~0                 ; 54      ;
; Adder_Reg[128][1]~6       ; 54      ;
; Adder_Reg[128][1]~5       ; 54      ;
; Decoder194~0              ; 54      ;
; Adder_Reg[62][14]~5731    ; 53      ;
; Adder_Reg[127][0]~5713    ; 53      ;
; Add113~0                  ; 53      ;
; Decoder190~0              ; 53      ;
; Decoder186~0              ; 53      ;
; idx_mult_cnt[2]           ; 53      ;
; Decoder192~8              ; 52      ;
; Decoder188~9              ; 52      ;
; Adder_Reg[62][14]~5730    ; 52      ;
; Adder_Reg[62][14]~5729    ; 52      ;
; Adder_Reg[127][0]~5712    ; 52      ;
; Decoder194~7              ; 52      ;
; Adder_Reg[61][23]~5671    ; 52      ;
; Decoder189~6              ; 52      ;
; Decoder189~5              ; 52      ;
; Decoder186~6              ; 52      ;
; Decoder186~5              ; 52      ;
; Decoder184~2              ; 52      ;
; Decoder192~6              ; 52      ;
; Decoder192~5              ; 52      ;
; Decoder192~2              ; 52      ;
; Decoder192~1              ; 52      ;
; Adder_Reg[67][0]~27       ; 52      ;
; Decoder184~0              ; 52      ;
; Adder_Reg[127][0]~5711    ; 51      ;
; Decoder182~3              ; 51      ;
; Adder_Reg[124][2]~5692    ; 51      ;
; Adder_Reg[124][2]~5691    ; 51      ;
; Decoder188~7              ; 51      ;
; Decoder184~5              ; 51      ;
; Adder_Reg[58][24]~5652    ; 51      ;
; Adder_Reg[123][24]~5637   ; 51      ;
; Adder_Reg[120][11]~5617   ; 51      ;
; Decoder188~6              ; 51      ;
; Decoder181~8              ; 51      ;
; Decoder181~7              ; 51      ;
; Adder_Reg[55][7]~5551     ; 51      ;
; Adder_Reg[6][24]~140      ; 51      ;
; Decoder194~5              ; 51      ;
; Adder_Reg[2][24]~114      ; 51      ;
; Adder_Reg[2][24]~112      ; 51      ;
; Adder_Reg[0][24]~104      ; 51      ;
; Decoder189~3              ; 51      ;
; Adder_Reg[71][0]~72       ; 51      ;
; Decoder194~3              ; 51      ;
; Decoder194~2              ; 51      ;
; Decoder189~1              ; 51      ;
; Decoder194~1              ; 51      ;
; Decoder182~0              ; 51      ;
; Add109~9                  ; 51      ;
; Add115~13                 ; 51      ;
; Add107~13                 ; 51      ;
; Add119~13                 ; 51      ;
; Decoder181~11             ; 50      ;
; Decoder182~2              ; 50      ;
; Decoder192~7              ; 50      ;
; Decoder188~8              ; 50      ;
; Decoder181~10             ; 50      ;
; Adder_Reg[58][24]~5653    ; 50      ;
; Decoder181~9              ; 50      ;
; Adder_Reg[123][24]~5638   ; 50      ;
; Adder_Reg[120][11]~5618   ; 50      ;
; Decoder184~4              ; 50      ;
; Adder_Reg[118][21]~5584   ; 50      ;
; Adder_Reg[54][12]~5577    ; 50      ;
; Adder_Reg[119][13]~5562   ; 50      ;
; Adder_Reg[55][7]~5552     ; 50      ;
; Add97~2                   ; 50      ;
; Decoder184~3              ; 50      ;
; Adder_Reg[53][0]~5521     ; 50      ;
; Decoder127~7              ; 50      ;
; Decoder123~7              ; 50      ;
; Decoder127~6              ; 50      ;
; Decoder123~5              ; 50      ;
; Mult_Adder_Reg[24][5]~17  ; 50      ;
; Mult_Adder_Reg[24][5]~16  ; 50      ;
; Adder_Reg[37][24]~239     ; 50      ;
; Decoder188~4              ; 50      ;
; Decoder194~4              ; 50      ;
; Decoder184~1              ; 50      ;
; Decoder189~2              ; 50      ;
; Decoder188~1              ; 50      ;
; Decoder190~1              ; 50      ;
; Decoder186~2              ; 50      ;
; Decoder189~8              ; 49      ;
; Decoder189~7              ; 49      ;
; Decoder186~10             ; 49      ;
; Decoder190~5              ; 49      ;
; Decoder190~4              ; 49      ;
; Decoder186~8              ; 49      ;
; Adder_Reg[118][21]~5585   ; 49      ;
; Adder_Reg[55][7]~5554     ; 49      ;
; Adder_Reg[116][0]~5540    ; 49      ;
; Adder_Reg[53][0]~5522     ; 49      ;
; Adder_Reg[114][24]~5510   ; 49      ;
; Adder_Reg[51][22]~5489    ; 49      ;
; Adder_Reg[112][0]~5477    ; 49      ;
; Adder_Reg[49][23]~5460    ; 49      ;
; Decoder117~7              ; 49      ;
; Decoder117~4              ; 49      ;
; Decoder125~3              ; 49      ;
; Decoder125~2              ; 49      ;
; Decoder125~1              ; 49      ;
; Decoder125~0              ; 49      ;
; Decoder194~6              ; 49      ;
; Adder_Reg[6][24]~141      ; 49      ;
; Adder_Reg[4][24]~128      ; 49      ;
; Decoder190~2              ; 49      ;
; Decoder192~4              ; 49      ;
; Decoder188~3              ; 49      ;
; Adder_Reg[71][0]~73       ; 49      ;
; Adder_Reg[69][0]~62       ; 49      ;
; mult_state_idx_reg[0]~1   ; 49      ;
; Decoder125~6              ; 48      ;
; Data_In_Reg[17][23]~162   ; 48      ;
; Decoder125~5              ; 48      ;
; Data_In_Reg[65][23]~96    ; 48      ;
; Data_In_Reg[194][23]~65   ; 48      ;
; Data_In_Reg[192][23]~47   ; 48      ;
; Data_In_Reg[193][23]~17   ; 48      ;
; Data_In_Reg[64][23]~15    ; 48      ;
; Data_In_Reg[68][23]~2     ; 48      ;
; Decoder189~4              ; 48      ;
; Sum_reg[0][16]~52         ; 48      ;
; Mux3125~6                 ; 47      ;
; Mux4552~1                 ; 47      ;
; Decoder125~7              ; 47      ;
; Decoder125~4              ; 47      ;
; Mux4468~1                 ; 46      ;
; Mux4468~0                 ; 46      ;
; Add122~97                 ; 39      ;
; Add122~93                 ; 39      ;
; Add93~9                   ; 38      ;
; Data_In_Reg[258][23]      ; 37      ;
; Add115~1                  ; 37      ;
; Add107~1                  ; 37      ;
; Add99~1                   ; 37      ;
; Add111~1                  ; 37      ;
; Add119~1                  ; 37      ;
; Mux3128~6                 ; 36      ;
; Mux3127~6                 ; 36      ;
; Mux3101~4                 ; 36      ;
; Equal2~2                  ; 36      ;
; Add122~85                 ; 36      ;
; Add122~81                 ; 36      ;
; Add103~1                  ; 36      ;
; Add95~1                   ; 35      ;
; Mux3126~6                 ; 34      ;
; Add117~0                  ; 34      ;
; Mux3102~2                 ; 34      ;
; Mux3103~2                 ; 34      ;
; Mux3104~2                 ; 34      ;
; Mux3105~2                 ; 34      ;
; Mux3106~2                 ; 34      ;
; Mux3107~2                 ; 34      ;
; Mux3108~2                 ; 34      ;
; Mux3109~2                 ; 34      ;
; Mux3110~2                 ; 34      ;
; Mux3111~2                 ; 34      ;
; Mux3112~2                 ; 34      ;
; Mux3113~2                 ; 34      ;
; Data_In_Reg[258][11]      ; 34      ;
; Mux3114~0                 ; 34      ;
; Mux3115~0                 ; 34      ;
; Mux3116~0                 ; 34      ;
; Mux3117~0                 ; 34      ;
; Mux3118~0                 ; 34      ;
; Mux3119~0                 ; 34      ;
; Mux3120~0                 ; 34      ;
; Mux3121~0                 ; 34      ;
; Mux3122~0                 ; 34      ;
; Mux3123~0                 ; 34      ;
; Mux3124~0                 ; 34      ;
; Sum_reg~23                ; 34      ;
; Sum_reg~22                ; 34      ;
; Sum_reg~21                ; 34      ;
; Sum_reg~20                ; 34      ;
; Sum_reg~19                ; 34      ;
; Sum_reg~18                ; 34      ;
; Sum_reg~17                ; 34      ;
; Sum_reg~16                ; 34      ;
; Sum_reg~15                ; 34      ;
; Sum_reg~14                ; 34      ;
; Sum_reg~13                ; 34      ;
; Sum_reg~12                ; 34      ;
; Sum_reg~11                ; 34      ;
; Sum_reg~10                ; 34      ;
; Sum_reg~9                 ; 34      ;
; Sum_reg~8                 ; 34      ;
; Sum_reg~7                 ; 34      ;
; Sum_reg~6                 ; 34      ;
; Sum_reg~5                 ; 34      ;
; Sum_reg~4                 ; 34      ;
; Sum_reg~3                 ; 34      ;
; Sum_reg~2                 ; 34      ;
; Sum_reg~1                 ; 34      ;
; Sum_reg~0                 ; 34      ;
; Add121~97                 ; 34      ;
; Add121~93                 ; 34      ;
; Add121~89                 ; 34      ;
; Add122~89                 ; 34      ;
; Add121~85                 ; 34      ;
; Add121~81                 ; 34      ;
; Add121~77                 ; 34      ;
; Add121~73                 ; 34      ;
; Add121~69                 ; 34      ;
; Add121~65                 ; 34      ;
; Add121~61                 ; 34      ;
; Add121~57                 ; 34      ;
; Add121~53                 ; 34      ;
; Add121~49                 ; 34      ;
; Add121~45                 ; 34      ;
; Add121~41                 ; 34      ;
; Add121~37                 ; 34      ;
; Add121~33                 ; 34      ;
; Add121~29                 ; 34      ;
; Add121~25                 ; 34      ;
; Add121~21                 ; 34      ;
; Add121~17                 ; 34      ;
; Add121~13                 ; 34      ;
; Add121~9                  ; 34      ;
; Add121~5                  ; 34      ;
; Add109~1                  ; 34      ;
; Add121~1                  ; 34      ;
; Data_In_Reg[258][22]      ; 33      ;
; Mux3148~5                 ; 32      ;
; Mux3147~5                 ; 32      ;
; Mux3146~5                 ; 32      ;
; Mux3145~5                 ; 32      ;
; Mux3144~5                 ; 32      ;
; Mux3143~5                 ; 32      ;
; Mux3142~5                 ; 32      ;
; Mux3141~5                 ; 32      ;
; Mux3140~5                 ; 32      ;
; Mux3139~5                 ; 32      ;
; Mux3138~5                 ; 32      ;
; Mux3137~50                ; 32      ;
; Mux3136~5                 ; 32      ;
; Mux3135~5                 ; 32      ;
; Mux3134~5                 ; 32      ;
; Mux3132~6                 ; 32      ;
; Mux3131~6                 ; 32      ;
; Mux3130~6                 ; 32      ;
; Mux3129~6                 ; 32      ;
; Decoder0~47               ; 32      ;
; Mux391~0                  ; 32      ;
; Mux392~0                  ; 32      ;
; Mux396~0                  ; 32      ;
; Mux397~0                  ; 32      ;
; Mux399~0                  ; 32      ;
; Mux400~0                  ; 32      ;
; Mux401~0                  ; 32      ;
; Mux402~0                  ; 32      ;
; Mux403~0                  ; 32      ;
; Mux404~0                  ; 32      ;
; Mux405~0                  ; 32      ;
; Mux406~0                  ; 32      ;
; Mux407~0                  ; 32      ;
; Mux408~0                  ; 32      ;
; Mux409~0                  ; 32      ;
; Mux410~0                  ; 32      ;
; Mux411~0                  ; 32      ;
; Mux412~0                  ; 32      ;
; Data_In_Reg[258][21]      ; 32      ;
; Data_In_Reg[258][20]      ; 32      ;
; Data_In_Reg[258][19]      ; 32      ;
; Data_In_Reg[258][18]      ; 32      ;
; Data_In_Reg[258][17]      ; 32      ;
; Data_In_Reg[258][16]      ; 32      ;
; Mux3133~8                 ; 32      ;
; Mux398~0                  ; 32      ;
; Add122~77                 ; 32      ;
; Add122~73                 ; 32      ;
; Add122~69                 ; 32      ;
; Add122~65                 ; 32      ;
; Add122~61                 ; 32      ;
; Add122~57                 ; 32      ;
; Add122~53                 ; 32      ;
; Add122~49                 ; 32      ;
; Add122~45                 ; 32      ;
; Add122~41                 ; 32      ;
; Add122~37                 ; 32      ;
; Add122~33                 ; 32      ;
; Add122~29                 ; 32      ;
; Add122~25                 ; 32      ;
; Add122~21                 ; 32      ;
; Add122~17                 ; 32      ;
; Add122~13                 ; 32      ;
; Add122~9                  ; 32      ;
; Add122~5                  ; 32      ;
; Add122~1                  ; 32      ;
; Sum_reg[0][23]            ; 32      ;
; Sum_reg[1][23]            ; 32      ;
; Sum_reg[0][22]            ; 32      ;
; Sum_reg[1][22]            ; 32      ;
; Sum_reg[0][21]            ; 32      ;
; Sum_reg[1][21]            ; 32      ;
; Sum_reg[0][20]            ; 32      ;
; Sum_reg[1][20]            ; 32      ;
; Sum_reg[0][19]            ; 32      ;
; Sum_reg[1][19]            ; 32      ;
; Sum_reg[0][18]            ; 32      ;
; Sum_reg[1][18]            ; 32      ;
; Sum_reg[0][17]            ; 32      ;
; Sum_reg[1][17]            ; 32      ;
; Sum_reg[0][16]            ; 32      ;
; Sum_reg[1][16]            ; 32      ;
; Sum_reg[0][15]            ; 32      ;
; Sum_reg[1][15]            ; 32      ;
; Sum_reg[0][14]            ; 32      ;
; Sum_reg[1][14]            ; 32      ;
; Sum_reg[0][13]            ; 32      ;
; Sum_reg[1][13]            ; 32      ;
; Sum_reg[0][12]            ; 32      ;
; Sum_reg[1][12]            ; 32      ;
; Sum_reg[0][11]            ; 32      ;
; Sum_reg[1][11]            ; 32      ;
; Sum_reg[0][10]            ; 32      ;
; Sum_reg[1][10]            ; 32      ;
; Sum_reg[0][9]             ; 32      ;
; Sum_reg[1][9]             ; 32      ;
; Sum_reg[0][8]             ; 32      ;
; Sum_reg[1][8]             ; 32      ;
; Sum_reg[0][7]             ; 32      ;
; Sum_reg[1][7]             ; 32      ;
; Sum_reg[0][6]             ; 32      ;
; Sum_reg[1][6]             ; 32      ;
; Sum_reg[0][5]             ; 32      ;
; Sum_reg[1][5]             ; 32      ;
; Sum_reg[0][4]             ; 32      ;
; Sum_reg[1][4]             ; 32      ;
; Sum_reg[0][3]             ; 32      ;
; Sum_reg[1][3]             ; 32      ;
; Sum_reg[0][2]             ; 32      ;
; Sum_reg[1][2]             ; 32      ;
; Sum_reg[0][1]             ; 32      ;
; Sum_reg[1][1]             ; 32      ;
; Sum_reg[0][0]             ; 32      ;
; Sum_reg[1][0]             ; 32      ;
; Mux389~0                  ; 31      ;
; Mux390~0                  ; 31      ;
; Mux393~0                  ; 31      ;
; Mux394~0                  ; 31      ;
; Mux395~0                  ; 31      ;
; idx_config_data_cnt[3]    ; 30      ;
; idx_config_data_cnt[6]    ; 30      ;
; Mux751~5                  ; 29      ;
; Mux1495~0                 ; 29      ;
; Mux752~5                  ; 29      ;
; Mux1496~0                 ; 29      ;
; Mux756~25                 ; 29      ;
; Mux1500~0                 ; 29      ;
; Mux757~25                 ; 29      ;
; Mux1501~0                 ; 29      ;
; Mux758~25                 ; 29      ;
; Mux1502~0                 ; 29      ;
; Mux759~25                 ; 29      ;
; Mux1503~0                 ; 29      ;
; Mux760~25                 ; 29      ;
; Mux1504~0                 ; 29      ;
; Mux761~25                 ; 29      ;
; Mux1505~0                 ; 29      ;
; Mux762~0                  ; 29      ;
; Mux1506~0                 ; 29      ;
; Mux763~0                  ; 29      ;
; Mux1507~0                 ; 29      ;
; Mux764~0                  ; 29      ;
; Mux1508~0                 ; 29      ;
; Mux765~0                  ; 29      ;
; Mux1509~0                 ; 29      ;
; Mux766~0                  ; 29      ;
; Mux1510~0                 ; 29      ;
; Mux767~0                  ; 29      ;
; Mux1511~0                 ; 29      ;
; Mux768~0                  ; 29      ;
; Mux1512~0                 ; 29      ;
; Mux769~0                  ; 29      ;
; Mux1513~0                 ; 29      ;
; Mux770~0                  ; 29      ;
; Mux1514~0                 ; 29      ;
; Mux771~0                  ; 29      ;
; Mux1515~0                 ; 29      ;
; Mux772~0                  ; 29      ;
; Mux1516~0                 ; 29      ;
; Data_In_Reg[258][14]      ; 29      ;
; Data_In_Reg[258][13]      ; 29      ;
; Data_In_Reg[258][12]      ; 29      ;
; Data_In_Reg[258][4]       ; 29      ;
; Data_In_Reg[258][3]       ; 29      ;
; Data_In_Reg[258][2]       ; 29      ;
; Data_In_Reg[258][1]       ; 29      ;
; Data_In_Reg[258][0]       ; 29      ;
; Add91~1                   ; 29      ;
; Adder_Reg[63][0]~5704     ; 28      ;
; Mux749~20                 ; 28      ;
; Mux1493~0                 ; 28      ;
; Mux750~25                 ; 28      ;
; Mux1494~0                 ; 28      ;
; Mux753~25                 ; 28      ;
; Mux1497~0                 ; 28      ;
; Mux754~25                 ; 28      ;
; Mux1498~0                 ; 28      ;
; Mux755~25                 ; 28      ;
; Mux1499~0                 ; 28      ;
; Add97~0                   ; 28      ;
; Add105~1                  ; 28      ;
; Data_In_Reg[257][11]      ; 28      ;
; Data_In_Reg[258][10]      ; 28      ;
; Data_In_Reg[258][9]       ; 28      ;
; Data_In_Reg[258][8]       ; 28      ;
; Data_In_Reg[258][7]       ; 28      ;
; Data_In_Reg[258][6]       ; 28      ;
; Data_In_Reg[258][5]       ; 28      ;
; Decoder197~0              ; 28      ;
; Add99~13                  ; 28      ;
; Add103~13                 ; 28      ;
; Add95~13                  ; 28      ;
; Decoder115~5              ; 27      ;
; Decoder115~1              ; 27      ;
; Decoder131~0              ; 27      ;
; Equal2~1                  ; 27      ;
; Add93~1                   ; 27      ;
; Adder_Reg[63][0]~5705     ; 26      ;
; Decoder119~7              ; 26      ;
; Decoder115~7              ; 26      ;
; Decoder115~6              ; 26      ;
; Decoder119~5              ; 26      ;
; Decoder123~6              ; 26      ;
; Decoder119~4              ; 26      ;
; Decoder115~3              ; 26      ;
; Decoder115~2              ; 26      ;
; Decoder119~2              ; 26      ;
; Decoder123~4              ; 26      ;
; Decoder129~5              ; 26      ;
; Decoder127~2              ; 26      ;
; Decoder123~1              ; 26      ;
; Decoder123~0              ; 26      ;
; Decoder127~0              ; 26      ;
; Decoder129~3              ; 26      ;
; Decoder121~2              ; 26      ;
; Decoder129~2              ; 26      ;
; Decoder129~1              ; 26      ;
; Decoder117~1              ; 26      ;
; Decoder121~1              ; 26      ;
; Add105~0                  ; 26      ;
; Decoder129~0              ; 26      ;
; Decoder117~0              ; 26      ;
; Decoder121~0              ; 26      ;
; Mux4061~0                 ; 26      ;
; Data_In_Reg[256][11]      ; 26      ;
; Adder_Reg[65][0]~18       ; 26      ;
; Add91~9                   ; 26      ;
; Add245~5                  ; 26      ;
; Add238~5                  ; 26      ;
; Add232~5                  ; 26      ;
; Add226~5                  ; 26      ;
; Add220~5                  ; 26      ;
; Add214~5                  ; 26      ;
; Add208~5                  ; 26      ;
; Add202~5                  ; 26      ;
; Add161~97                 ; 26      ;
; Add161~93                 ; 26      ;
; Add161~89                 ; 26      ;
; Add161~81                 ; 26      ;
; Adder_Reg[126][24]~5746   ; 25      ;
; Adder_Reg[62][24]~5739    ; 25      ;
; Adder_Reg[127][24]~5721   ; 25      ;
; Adder_Reg[63][24]~5710    ; 25      ;
; Adder_Reg[63][0]~5706     ; 25      ;
; Adder_Reg[124][24]~5696   ; 25      ;
; Adder_Reg[61][24]~5677    ; 25      ;
; Adder_Reg[122][24]~5663   ; 25      ;
; Adder_Reg[58][24]~5659    ; 25      ;
; Adder_Reg[123][24]~5644   ; 25      ;
; Adder_Reg[59][24]~5636    ; 25      ;
; Adder_Reg[120][24]~5624   ; 25      ;
; Adder_Reg[57][24]~5603    ; 25      ;
; Adder_Reg[118][24]~5587   ; 25      ;
; Adder_Reg[54][24]~5583    ; 25      ;
; Adder_Reg[119][24]~5568   ; 25      ;
; Adder_Reg[55][24]~5561    ; 25      ;
; Adder_Reg[116][24]~5546   ; 25      ;
; Adder_Reg[53][24]~5524    ; 25      ;
; Adder_Reg[114][24]~5516   ; 25      ;
; Adder_Reg[50][24]~5509    ; 25      ;
; Adder_Reg[115][24]~5500   ; 25      ;
; Adder_Reg[51][24]~5495    ; 25      ;
; Adder_Reg[112][24]~5483   ; 25      ;
; Adder_Reg[49][24]~5466    ; 25      ;
; Mult_Adder_Reg[1][23]~22  ; 25      ;
; Decoder118~8              ; 25      ;
; Data_In_Reg[254][1]~330   ; 25      ;
; Decoder118~7              ; 25      ;
; Decoder122~7              ; 25      ;
; Decoder118~6              ; 25      ;
; Data_In_Reg[253][1]~322   ; 25      ;
; Decoder117~6              ; 25      ;
; Decoder121~6              ; 25      ;
; Decoder117~5              ; 25      ;
; Decoder119~6              ; 25      ;
; Decoder115~4              ; 25      ;
; Decoder121~5              ; 25      ;
; Decoder117~3              ; 25      ;
; Decoder121~4              ; 25      ;
; Decoder117~2              ; 25      ;
; Decoder119~3              ; 25      ;
; Decoder115~0              ; 25      ;
; Decoder118~5              ; 25      ;
; Data_In_Reg[125][23]~261  ; 25      ;
; Decoder118~4              ; 25      ;
; Decoder122~5              ; 25      ;
; Decoder118~3              ; 25      ;
; Data_In_Reg[258][0]~144   ; 25      ;
; Decoder122~4              ; 25      ;
; Decoder129~7              ; 25      ;
; Decoder129~6              ; 25      ;
; Decoder122~3              ; 25      ;
; Data_In_Reg[5][23]~99     ; 25      ;
; Data_In_Reg[129][23]~90   ; 25      ;
; Decoder122~2              ; 25      ;
; Decoder127~4              ; 25      ;
; Data_In_Reg[1][23]~83     ; 25      ;
; Decoder119~1              ; 25      ;
; Decoder127~1              ; 25      ;
; Decoder119~0              ; 25      ;
; Decoder129~4              ; 25      ;
; Decoder122~1              ; 25      ;
; Data_In_Reg[0][23]~23     ; 25      ;
; Decoder122~0              ; 25      ;
; Mult_Adder_Reg[31][24]~21 ; 25      ;
; Mult_Adder_Reg[29][12]~20 ; 25      ;
; Add235~1                  ; 25      ;
; Add235~0                  ; 25      ;
; Mult_Adder_Reg[27][12]~19 ; 25      ;
; Mult_Adder_Reg[25][11]~18 ; 25      ;
; Add223~1                  ; 25      ;
; Add223~0                  ; 25      ;
; Mult_Adder_Reg[23][13]~15 ; 25      ;
; Mult_Adder_Reg[21][13]~14 ; 25      ;
; Add211~1                  ; 25      ;
; Add211~0                  ; 25      ;
; Mult_Adder_Reg[19][15]~13 ; 25      ;
; Mult_Adder_Reg[17][12]~12 ; 25      ;
; Mult_Adder_Reg[15][23]~11 ; 25      ;
; Mult_Adder_Reg[13][24]~10 ; 25      ;
; Mult_Adder_Reg[12][12]~9  ; 25      ;
; Mult_Adder_Reg[11][24]~8  ; 25      ;
; Mult_Adder_Reg[9][1]~7    ; 25      ;
; Mult_Adder_Reg[7][24]~6   ; 25      ;
; Mult_Adder_Reg[5][7]~5    ; 25      ;
; Mult_Adder_Reg[4][11]~4   ; 25      ;
; Mult_Adder_Reg[3][1]~3    ; 25      ;
; Mux4062~0                 ; 25      ;
; Mux4063~0                 ; 25      ;
; Mux4064~0                 ; 25      ;
; Mux4065~0                 ; 25      ;
; Mux4066~0                 ; 25      ;
; Mux4067~0                 ; 25      ;
; Mux4068~0                 ; 25      ;
; Mux4069~0                 ; 25      ;
; Mux4070~0                 ; 25      ;
; Mux4071~0                 ; 25      ;
; Mux4072~0                 ; 25      ;
; Mux4073~0                 ; 25      ;
; Mux4074~0                 ; 25      ;
; Mux4075~0                 ; 25      ;
; Mux4076~0                 ; 25      ;
; Mux4077~0                 ; 25      ;
; Mux4078~0                 ; 25      ;
; Mux4079~0                 ; 25      ;
; Mux4080~0                 ; 25      ;
; Mux4081~0                 ; 25      ;
; Mux4082~0                 ; 25      ;
; Mux4083~0                 ; 25      ;
; Mux4084~0                 ; 25      ;
; Adder_Reg[10][24]~165     ; 25      ;
; Adder_Reg[8][24]~157      ; 25      ;
; Adder_Reg[6][24]~147      ; 25      ;
; Adder_Reg[4][24]~134      ; 25      ;
; Adder_Reg[5][24]~126      ; 25      ;
; Adder_Reg[2][24]~123      ; 25      ;
; Adder_Reg[0][24]~107      ; 25      ;
; Adder_Reg[1][24]~102      ; 25      ;
; Adder_Reg[70][24]~81      ; 25      ;
; Adder_Reg[71][24]~79      ; 25      ;
; Adder_Reg[69][24]~68      ; 25      ;
; Adder_Reg[75][24]~57      ; 25      ;
; Adder_Reg[73][24]~49      ; 25      ;
; Adder_Reg[66][24]~40      ; 25      ;
; Adder_Reg[67][24]~36      ; 25      ;
; Adder_Reg[64][24]~26      ; 25      ;
; Adder_Reg[65][24]~22      ; 25      ;
; Adder_Reg[65][0]~17       ; 25      ;
; Adder_Reg[128][24]~14     ; 25      ;
; Adder_Reg[129][24]~3      ; 25      ;
; Mult_Adder_Reg[0][0]~1    ; 25      ;
; Mult_Adder_Reg[0][0]~0    ; 25      ;
; Add241~9                  ; 25      ;
; Add229~9                  ; 25      ;
; Add217~9                  ; 25      ;
; Add205~9                  ; 25      ;
; Add161~85                 ; 25      ;
; Add161~77                 ; 25      ;
; Add161~73                 ; 25      ;
; Add161~69                 ; 25      ;
; Add161~65                 ; 25      ;
; Add161~61                 ; 25      ;
; Add161~57                 ; 25      ;
; Add161~53                 ; 25      ;
; Add161~49                 ; 25      ;
; Add161~45                 ; 25      ;
; Add161~41                 ; 25      ;
; Add161~37                 ; 25      ;
; Add161~33                 ; 25      ;
; Add161~29                 ; 25      ;
; Add161~25                 ; 25      ;
; Add161~21                 ; 25      ;
; Add161~17                 ; 25      ;
; Add161~13                 ; 25      ;
; Add161~9                  ; 25      ;
; Add161~5                  ; 25      ;
; Add161~1                  ; 25      ;
; Decoder0~154              ; 24      ;
; Decoder0~153              ; 24      ;
; Decoder0~152              ; 24      ;
; Decoder0~151              ; 24      ;
; Decoder0~150              ; 24      ;
; Decoder0~149              ; 24      ;
; Decoder0~148              ; 24      ;
; Decoder0~147              ; 24      ;
; Decoder0~146              ; 24      ;
; Decoder0~145              ; 24      ;
; Decoder0~144              ; 24      ;
; Decoder0~143              ; 24      ;
; Decoder0~142              ; 24      ;
; Decoder0~141              ; 24      ;
; Decoder0~140              ; 24      ;
; Decoder0~139              ; 24      ;
; Decoder0~138              ; 24      ;
; Decoder0~137              ; 24      ;
; Decoder0~136              ; 24      ;
; Decoder0~135              ; 24      ;
; Decoder0~134              ; 24      ;
; Decoder0~133              ; 24      ;
; Decoder0~132              ; 24      ;
; Decoder0~131              ; 24      ;
; Decoder0~130              ; 24      ;
; Decoder0~129              ; 24      ;
; Decoder0~128              ; 24      ;
; Decoder0~127              ; 24      ;
; Decoder0~126              ; 24      ;
; Decoder0~125              ; 24      ;
; Decoder0~124              ; 24      ;
; Decoder0~123              ; 24      ;
; Decoder0~122              ; 24      ;
; Decoder0~121              ; 24      ;
; Decoder0~119              ; 24      ;
; Decoder0~118              ; 24      ;
; Decoder0~117              ; 24      ;
; Decoder0~116              ; 24      ;
; Decoder0~115              ; 24      ;
; Decoder0~114              ; 24      ;
; Decoder0~113              ; 24      ;
; Decoder0~112              ; 24      ;
; Decoder0~111              ; 24      ;
+---------------------------+---------+


+----------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                             ;
+--------------------+-------------+---------------------+-------------------+
; Statistic          ; Number Used ; Available per Block ; Maximum Available ;
+--------------------+-------------+---------------------+-------------------+
; Independent 27x27  ; 32          ; 1.00                ; 342               ;
; DSP Block          ; 32          ; --                  ; 342               ;
; DSP 27-bit Element ; 32          ; 1.00                ; 342               ;
; Signed Multiplier  ; 32          ; --                  ; --                ;
+--------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 30,466 / 721,028 ( 4 % )  ;
; C12 interconnects            ; 711 / 30,780 ( 2 % )      ;
; C2 interconnects             ; 7,376 / 303,248 ( 2 % )   ;
; C4 interconnects             ; 5,742 / 140,620 ( 4 % )   ;
; DQS bus muxes                ; 0 / 35 ( 0 % )            ;
; DQS-18 I/O buses             ; 0 / 35 ( 0 % )            ;
; DQS-9 I/O buses              ; 0 / 35 ( 0 % )            ;
; Direct links                 ; 7,013 / 721,028 ( < 1 % ) ;
; Global clocks                ; 3 / 16 ( 19 % )           ;
; Horizontal periphery clocks  ; 0 / 96 ( 0 % )            ;
; Local interconnects          ; 16,037 / 227,120 ( 7 % )  ;
; Quadrant clocks              ; 0 / 88 ( 0 % )            ;
; R14 interconnects            ; 924 / 30,168 ( 3 % )      ;
; R14/C12 interconnect drivers ; 1,574 / 53,952 ( 3 % )    ;
; R3 interconnects             ; 10,586 / 331,920 ( 3 % )  ;
; R6 interconnects             ; 21,043 / 622,512 ( 3 % )  ;
; Spine clocks                 ; 48 / 480 ( 10 % )         ;
; Wire stub REs                ; 0 / 40,996 ( 0 % )        ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 87        ; 0            ; 0            ; 87        ; 87        ; 0            ; 31           ; 0            ; 0            ; 0            ; 0            ; 31           ; 0            ; 0            ; 0            ; 0            ; 31           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 87           ; 87           ; 87           ; 87           ; 87           ; 0         ; 87           ; 87           ; 0         ; 0         ; 87           ; 56           ; 87           ; 87           ; 87           ; 87           ; 56           ; 87           ; 87           ; 87           ; 87           ; 56           ; 87           ; 87           ; 87           ; 87           ; 87           ; 87           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; isConfigACK        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; isConfigDone       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[16]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[17]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[18]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[19]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[20]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[21]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[22]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out[23]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out_Valid     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out_ChIdx[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out_ChIdx[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out_ChIdx[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Out_ChIdx[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; isConfig           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLK                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; nRST               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In_Valid      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In_ChIdx[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In_ChIdx[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In_ChIdx[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In_ChIdx[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[12] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[13] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[14] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[15] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[16] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[17] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[18] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[19] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[20] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[21] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[22] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_Config_In[23] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[20]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[21]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[22]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Data_In[23]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                ;
+-------------------+----------------------+-------------------+
; Source Clock(s)   ; Destination Clock(s) ; Delay Added in ns ;
+-------------------+----------------------+-------------------+
; CLK               ; CLK                  ; 70.6              ;
; Data_In_Valid,I/O ; Data_In_Valid        ; 30.0              ;
; CLK,Data_In_Valid ; CLK                  ; 9.7               ;
+-------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------+
; Source Register                                                                                                                                  ; Destination Register ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------+
; mult_state_idx_reg[0]                                                                                                                            ; Sum_reg[0][14]       ; 3.030             ;
; idx_mult_cnt[7]                                                                                                                                  ; Sum_reg[0][14]       ; 2.564             ;
; idx_mult_cnt[5]                                                                                                                                  ; Sum_reg[0][14]       ; 2.564             ;
; idx_mult_cnt[4]                                                                                                                                  ; Sum_reg[0][14]       ; 2.564             ;
; idx_mult_cnt[3]                                                                                                                                  ; Sum_reg[0][14]       ; 2.564             ;
; idx_mult_cnt[1]                                                                                                                                  ; Sum_reg[0][14]       ; 2.564             ;
; idx_mult_cnt[0]                                                                                                                                  ; Sum_reg[0][14]       ; 2.564             ;
; idx_mult_cnt[2]                                                                                                                                  ; Sum_reg[0][14]       ; 2.564             ;
; idx_mult_cnt[6]                                                                                                                                  ; Sum_reg[0][14]       ; 2.564             ;
; mult_state_idx_reg[1]                                                                                                                            ; Sum_reg[0][14]       ; 2.564             ;
; curInChannelIdx_reg[0]                                                                                                                           ; Sum_reg[0][14]       ; 1.861             ;
; curInChannelIdx_reg[3]                                                                                                                           ; Sum_reg[0][14]       ; 1.861             ;
; curInChannelIdx_reg[2]                                                                                                                           ; Sum_reg[0][14]       ; 1.861             ;
; curInChannelIdx_reg[1]                                                                                                                           ; Sum_reg[0][14]       ; 1.861             ;
; Sum_reg[1][16]                                                                                                                                   ; Sum_reg[1][16]       ; 1.349             ;
; Sum_reg[0][13]                                                                                                                                   ; Sum_reg[0][13]       ; 1.030             ;
; Sum_reg[1][13]                                                                                                                                   ; Sum_reg[0][13]       ; 0.980             ;
; Sum_reg[1][12]                                                                                                                                   ; Sum_reg[0][13]       ; 0.954             ;
; Sum_reg[1][15]                                                                                                                                   ; Sum_reg[1][16]       ; 0.939             ;
; Sum_reg[1][17]                                                                                                                                   ; Sum_reg[0][18]       ; 0.916             ;
; Sum_reg[1][10]                                                                                                                                   ; Sum_reg[0][10]       ; 0.903             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[10] ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[0][10]                                                                                                                                   ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[1][9]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[9]  ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[0][9]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[1][8]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[8]  ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[0][8]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[1][7]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[7]  ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[0][7]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[1][6]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[6]  ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[0][6]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[1][5]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[5]  ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[0][5]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[1][4]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[4]  ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[0][4]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[1][3]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[3]  ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[0][3]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[1][2]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[2]  ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[0][2]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[1][1]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[1]  ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[0][1]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[1][0]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[0]  ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[0][0]                                                                                                                                    ; Sum_reg[0][10]       ; 0.903             ;
; Sum_reg[1][18]                                                                                                                                   ; Sum_reg[1][18]       ; 0.887             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[18] ; Sum_reg[1][18]       ; 0.887             ;
; Sum_reg[0][18]                                                                                                                                   ; Sum_reg[1][18]       ; 0.887             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17] ; Sum_reg[1][18]       ; 0.887             ;
; Sum_reg[0][17]                                                                                                                                   ; Sum_reg[1][18]       ; 0.887             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16] ; Sum_reg[1][18]       ; 0.887             ;
; Sum_reg[0][16]                                                                                                                                   ; Sum_reg[1][18]       ; 0.887             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[15] ; Sum_reg[1][18]       ; 0.887             ;
; Sum_reg[0][15]                                                                                                                                   ; Sum_reg[1][18]       ; 0.887             ;
; Sum_reg[1][14]                                                                                                                                   ; Sum_reg[1][18]       ; 0.887             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[14] ; Sum_reg[1][18]       ; 0.887             ;
; Sum_reg[0][14]                                                                                                                                   ; Sum_reg[1][18]       ; 0.887             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[13] ; Sum_reg[1][18]       ; 0.887             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[12] ; Sum_reg[1][18]       ; 0.887             ;
; Sum_reg[0][12]                                                                                                                                   ; Sum_reg[1][18]       ; 0.887             ;
; Sum_reg[1][11]                                                                                                                                   ; Sum_reg[1][18]       ; 0.887             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[11] ; Sum_reg[1][18]       ; 0.887             ;
; Sum_reg[0][11]                                                                                                                                   ; Sum_reg[1][18]       ; 0.887             ;
; Sum_reg[1][19]                                                                                                                                   ; Sum_reg[1][19]       ; 0.736             ;
; MULT_24BIT25BIT49BIT_IP:gen_mult_inst[0].lpm_mult_24bit24bit48bit_inst|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[19] ; Sum_reg[1][19]       ; 0.736             ;
; Sum_reg[0][19]                                                                                                                                   ; Sum_reg[1][19]       ; 0.736             ;
; Data_In_Reg[258][6]                                                                                                                              ; Data_In_Reg[143][6]  ; 0.576             ;
; Data_In_Reg[165][9]                                                                                                                              ; Data_In_Reg[32][9]   ; 0.479             ;
; Data_In_Reg[40][9]                                                                                                                               ; Data_In_Reg[32][9]   ; 0.479             ;
; Data_In_Reg[44][9]                                                                                                                               ; Data_In_Reg[32][9]   ; 0.479             ;
; Data_In_Reg[161][9]                                                                                                                              ; Data_In_Reg[32][9]   ; 0.479             ;
; Data_In_Reg[36][9]                                                                                                                               ; Data_In_Reg[32][9]   ; 0.479             ;
; Data_In_Reg[173][9]                                                                                                                              ; Data_In_Reg[32][9]   ; 0.479             ;
; Data_In_Reg[169][9]                                                                                                                              ; Data_In_Reg[32][9]   ; 0.479             ;
; Data_In_Reg[32][9]                                                                                                                               ; Data_In_Reg[32][9]   ; 0.479             ;
; Data_In_ChIdx[0]                                                                                                                                 ; Data_In_Reg[32][9]   ; 0.479             ;
; Data_In_ChIdx[3]                                                                                                                                 ; Data_In_Reg[32][9]   ; 0.479             ;
; Data_In_ChIdx[2]                                                                                                                                 ; Data_In_Reg[32][9]   ; 0.479             ;
; Data_In_Reg[8][1]                                                                                                                                ; Data_In_Reg[12][1]   ; 0.454             ;
; Data_In_Reg[12][1]                                                                                                                               ; Data_In_Reg[12][1]   ; 0.453             ;
; Data_In_Reg[8][2]                                                                                                                                ; Data_In_Reg[12][2]   ; 0.432             ;
; Data_In_Reg[12][2]                                                                                                                               ; Data_In_Reg[12][2]   ; 0.430             ;
; Data_In_Reg[12][4]                                                                                                                               ; Data_In_Reg[12][4]   ; 0.427             ;
; Data_In_Reg[0][4]                                                                                                                                ; Data_In_Reg[12][4]   ; 0.427             ;
; Data_In_Reg[8][4]                                                                                                                                ; Data_In_Reg[12][4]   ; 0.427             ;
; Data_In_Reg[4][4]                                                                                                                                ; Data_In_Reg[12][4]   ; 0.427             ;
; Data_In_Reg[141][4]                                                                                                                              ; Data_In_Reg[12][4]   ; 0.427             ;
; Data_In_Reg[133][4]                                                                                                                              ; Data_In_Reg[12][4]   ; 0.427             ;
; Data_In_Reg[137][4]                                                                                                                              ; Data_In_Reg[12][4]   ; 0.427             ;
; Data_In_Reg[129][4]                                                                                                                              ; Data_In_Reg[12][4]   ; 0.427             ;
; Data_In_Reg[258][4]                                                                                                                              ; Data_In_Reg[12][4]   ; 0.427             ;
; Data_In_ChIdx[1]                                                                                                                                 ; Data_In_Reg[12][4]   ; 0.427             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CGXFC9D6F27C7 for design "DDC_4CHANNELS_SIM"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 87 pins of 87 total pins
    Info (169086): Pin isConfigACK not assigned to an exact location on the device
    Info (169086): Pin isConfigDone not assigned to an exact location on the device
    Info (169086): Pin Data_Out[0] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[1] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[2] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[3] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[4] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[5] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[6] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[7] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[8] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[9] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[10] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[11] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[12] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[13] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[14] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[15] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[16] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[17] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[18] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[19] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[20] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[21] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[22] not assigned to an exact location on the device
    Info (169086): Pin Data_Out[23] not assigned to an exact location on the device
    Info (169086): Pin Data_Out_Valid not assigned to an exact location on the device
    Info (169086): Pin Data_Out_ChIdx[0] not assigned to an exact location on the device
    Info (169086): Pin Data_Out_ChIdx[1] not assigned to an exact location on the device
    Info (169086): Pin Data_Out_ChIdx[2] not assigned to an exact location on the device
    Info (169086): Pin Data_Out_ChIdx[3] not assigned to an exact location on the device
    Info (169086): Pin isConfig not assigned to an exact location on the device
    Info (169086): Pin CLK not assigned to an exact location on the device
    Info (169086): Pin nRST not assigned to an exact location on the device
    Info (169086): Pin Data_In_Valid not assigned to an exact location on the device
    Info (169086): Pin Data_In_ChIdx[0] not assigned to an exact location on the device
    Info (169086): Pin Data_In_ChIdx[3] not assigned to an exact location on the device
    Info (169086): Pin Data_In_ChIdx[2] not assigned to an exact location on the device
    Info (169086): Pin Data_In_ChIdx[1] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[0] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[1] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[2] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[3] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[4] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[5] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[6] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[7] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[8] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[9] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[10] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[11] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[12] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[13] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[14] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[15] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[16] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[17] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[18] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[19] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[20] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[21] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[22] not assigned to an exact location on the device
    Info (169086): Pin Data_Config_In[23] not assigned to an exact location on the device
    Info (169086): Pin Data_In[0] not assigned to an exact location on the device
    Info (169086): Pin Data_In[1] not assigned to an exact location on the device
    Info (169086): Pin Data_In[2] not assigned to an exact location on the device
    Info (169086): Pin Data_In[3] not assigned to an exact location on the device
    Info (169086): Pin Data_In[4] not assigned to an exact location on the device
    Info (169086): Pin Data_In[5] not assigned to an exact location on the device
    Info (169086): Pin Data_In[6] not assigned to an exact location on the device
    Info (169086): Pin Data_In[7] not assigned to an exact location on the device
    Info (169086): Pin Data_In[8] not assigned to an exact location on the device
    Info (169086): Pin Data_In[9] not assigned to an exact location on the device
    Info (169086): Pin Data_In[10] not assigned to an exact location on the device
    Info (169086): Pin Data_In[11] not assigned to an exact location on the device
    Info (169086): Pin Data_In[12] not assigned to an exact location on the device
    Info (169086): Pin Data_In[13] not assigned to an exact location on the device
    Info (169086): Pin Data_In[14] not assigned to an exact location on the device
    Info (169086): Pin Data_In[15] not assigned to an exact location on the device
    Info (169086): Pin Data_In[16] not assigned to an exact location on the device
    Info (169086): Pin Data_In[17] not assigned to an exact location on the device
    Info (169086): Pin Data_In[18] not assigned to an exact location on the device
    Info (169086): Pin Data_In[19] not assigned to an exact location on the device
    Info (169086): Pin Data_In[20] not assigned to an exact location on the device
    Info (169086): Pin Data_In[21] not assigned to an exact location on the device
    Info (169086): Pin Data_In[22] not assigned to an exact location on the device
    Info (169086): Pin Data_In[23] not assigned to an exact location on the device
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (11162): CLK~inputCLKENA0 with 5559 fanout uses global clock CLKCTRL_G8
    Info (11162): Data_In_Valid~inputCLKENA0 with 9475 fanout uses global clock CLKCTRL_G9
    Info (11162): nRST~inputCLKENA0 with 14266 fanout uses global clock CLKCTRL_G10
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:03
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDC_4CHANNELS_SIM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 1875 registers into blocks of type DSP block
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:46
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:10
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:14:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 29% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 92% of the available device resources in the region that extends from location X61_Y46 to location X72_Y57
Info (188005): Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the "Estimated Delay Added for Hold Timing" section in the Fitter report.
Info (170131): Fitter routing phase terminated due to predicted failure from congestion on column routing resources
    Info (170132): Routing phase ended with 102124 interconnect resources used by multiple signals
    Info (170196): Router estimated peak interconnect usage is 103% of the available device resources in the region that extends from location X60_Y47 to location X71_Y48
    Info (170133): The likelihood of this design fitting with aggressive routability optimizations is high
Info (170236): Routing optimizations have been running for 1 hour(s)
Info (170194): Fitter routing operations ending: elapsed time is 01:13:53
Critical Warning (188026): The Fitter failed to successfully route the design.  You may be able get this design to route by making design modifications, changing the fitter seed or by enabling the Fitter Aggressive Routability Optimizations logic option.
    Info (188027): The highest placement effort tried by the fitter during this compile was:  1
Error (170143): Final fitting attempt was unsuccessful
Info (170202): The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization.
Info (11888): Total time spent on timing analysis during the Fitter is 221.47 seconds.
Error (11802): Can't fit design in device
Info (144001): Generated suppressed messages file C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/output_files/DDC_4CHANNELS_SIM.fit.smsg
Error: Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 4 warnings
    Error: Peak virtual memory: 4115 megabytes
    Error: Processing ended: Mon May 21 00:11:28 2018
    Error: Elapsed time: 01:31:43
    Error: Total CPU time (on all processors): 02:59:46


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS/DDC_4CHANNELS_SIM/output_files/DDC_4CHANNELS_SIM.fit.smsg.


