// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module TLDebugModuleInner(
  input         clock,
                reset,
                auto_tl_in_a_valid,
  input  [2:0]  auto_tl_in_a_bits_opcode,
                auto_tl_in_a_bits_param,
  input  [1:0]  auto_tl_in_a_bits_size,
  input  [9:0]  auto_tl_in_a_bits_source,
  input  [11:0] auto_tl_in_a_bits_address,
  input  [7:0]  auto_tl_in_a_bits_mask,
  input  [63:0] auto_tl_in_a_bits_data,
  input         auto_tl_in_a_bits_corrupt,
                auto_tl_in_d_ready,
                auto_dmi_in_a_valid,
  input  [2:0]  auto_dmi_in_a_bits_opcode,
                auto_dmi_in_a_bits_param,
  input  [1:0]  auto_dmi_in_a_bits_size,
  input         auto_dmi_in_a_bits_source,
  input  [8:0]  auto_dmi_in_a_bits_address,
  input  [3:0]  auto_dmi_in_a_bits_mask,
  input  [31:0] auto_dmi_in_a_bits_data,
  input         auto_dmi_in_a_bits_corrupt,
                auto_dmi_in_d_ready,
                io_dmactive,
                io_innerCtrl_valid,
                io_innerCtrl_bits_resumereq,
  input  [9:0]  io_innerCtrl_bits_hartsel,
  input         io_innerCtrl_bits_ackhavereset,
                io_innerCtrl_bits_hasel,
                io_innerCtrl_bits_hamask_0,
                io_innerCtrl_bits_hamask_1,
                io_innerCtrl_bits_hamask_2,
                io_innerCtrl_bits_hrmask_0,
                io_innerCtrl_bits_hrmask_1,
                io_innerCtrl_bits_hrmask_2,
                io_hartIsInReset_0,
                io_hartIsInReset_1,
                io_hartIsInReset_2,
  output        auto_tl_in_a_ready,
                auto_tl_in_d_valid,
  output [2:0]  auto_tl_in_d_bits_opcode,
  output [1:0]  auto_tl_in_d_bits_size,
  output [9:0]  auto_tl_in_d_bits_source,
  output [63:0] auto_tl_in_d_bits_data,
  output        auto_dmi_in_a_ready,
                auto_dmi_in_d_valid,
  output [2:0]  auto_dmi_in_d_bits_opcode,
  output [1:0]  auto_dmi_in_d_bits_size,
  output        auto_dmi_in_d_bits_source,
  output [31:0] auto_dmi_in_d_bits_data,
  output        io_hgDebugInt_0,
                io_hgDebugInt_1,
                io_hgDebugInt_2
);

  wire          abstractCommandBusy;	// @[Debug.scala:1730:42]
  wire          out_woready_1_113;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_1_148;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_35;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_7;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_58;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_97;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_27;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_39;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_11;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_101;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_15;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_50;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_46;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_106;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_19;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_86;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_54;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_82;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_42;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_3;	// @[RegisterRouter.scala:82:24]
  wire          out_woready_31;	// @[RegisterRouter.scala:82:24]
  wire          _out_wofireMux_T_2;	// @[RegisterRouter.scala:82:24]
  wire          out_roready_35;	// @[RegisterRouter.scala:82:24]
  wire          out_roready_7;	// @[RegisterRouter.scala:82:24]
  wire          out_roready_58;	// @[RegisterRouter.scala:82:24]
  wire          out_roready_97;	// @[RegisterRouter.scala:82:24]
  wire          out_roready_27;	// @[RegisterRouter.scala:82:24]
  wire          out_roready_39;	// @[RegisterRouter.scala:82:24]
  wire          out_roready_11;	// @[RegisterRouter.scala:82:24]
  wire          out_roready_101;	// @[RegisterRouter.scala:82:24]
  wire          out_roready_15;	// @[RegisterRouter.scala:82:24]
  wire          out_roready_50;	// @[RegisterRouter.scala:82:24]
  wire          out_roready_46;	// @[RegisterRouter.scala:82:24]
  wire          out_roready_106;	// @[RegisterRouter.scala:82:24]
  wire          out_roready_19;	// @[RegisterRouter.scala:82:24]
  wire          out_roready_86;	// @[RegisterRouter.scala:82:24]
  wire          out_roready_54;	// @[RegisterRouter.scala:82:24]
  wire          out_roready_82;	// @[RegisterRouter.scala:82:24]
  wire          out_roready_3;	// @[RegisterRouter.scala:82:24]
  wire          out_roready_31;	// @[RegisterRouter.scala:82:24]
  wire          out_backSel_50;	// @[RegisterRouter.scala:82:24]
  wire          out_backSel_23;	// @[RegisterRouter.scala:82:24]
  wire          out_backSel_22;	// @[RegisterRouter.scala:82:24]
  wire [2:0]    resumeAcks;	// @[Debug.scala:1337:24, :1339:20, :1341:20]
  wire          _hartIsInResetSync_2_debug_hartReset_2_io_q;	// @[ShiftReg.scala:45:23]
  wire          _hartIsInResetSync_1_debug_hartReset_1_io_q;	// @[ShiftReg.scala:45:23]
  wire          _hartIsInResetSync_0_debug_hartReset_0_io_q;	// @[ShiftReg.scala:45:23]
  reg  [2:0]    haltedBitRegs;	// @[Debug.scala:851:31]
  reg  [2:0]    resumeReqRegs;	// @[Debug.scala:853:31]
  reg  [2:0]    haveResetBitRegs;	// @[Debug.scala:855:31]
  reg  [1:0]    selectedHartReg;	// @[Debug.scala:891:30]
  reg           hamaskReg_0;	// @[Debug.scala:905:26]
  reg           hamaskReg_1;	// @[Debug.scala:905:26]
  reg           hamaskReg_2;	// @[Debug.scala:905:26]
  wire          _T_7 = selectedHartReg != 2'h3;	// @[Debug.scala:891:30, :915:27]
  wire          _GEN = selectedHartReg == 2'h0;	// @[Debug.scala:891:30, :916:35]
  wire          hamaskFull_0 = _T_7 & _GEN | hamaskReg_0;	// @[Debug.scala:905:26, :911:18, :915:{27,44}, :916:35]
  wire          _GEN_0 = selectedHartReg == 2'h1;	// @[Debug.scala:891:30, :916:35]
  wire          hamaskFull_1 = _T_7 & _GEN_0 | hamaskReg_1;	// @[Debug.scala:905:26, :911:18, :915:{27,44}, :916:35]
  wire          _GEN_1 = selectedHartReg == 2'h2;	// @[Debug.scala:891:30, :916:35]
  wire          hamaskFull_2 = _T_7 & _GEN_1 | hamaskReg_2;	// @[Debug.scala:905:26, :911:18, :915:{27,44}, :916:35]
  wire          hamaskWrSel_0 = io_innerCtrl_bits_hartsel == 10'h0 | io_innerCtrl_bits_hasel & io_innerCtrl_bits_hamask_0;	// @[Debug.scala:925:{61,78}, :926:56]
  wire          hamaskWrSel_1 = io_innerCtrl_bits_hartsel == 10'h1 | io_innerCtrl_bits_hasel & io_innerCtrl_bits_hamask_1;	// @[Debug.scala:925:{61,78}, :926:56]
  wire          hamaskWrSel_2 = io_innerCtrl_bits_hartsel == 10'h2 | io_innerCtrl_bits_hasel & io_innerCtrl_bits_hamask_2;	// @[Debug.scala:925:{61,78}, :926:56]
  reg           hrmaskReg_0;	// @[Debug.scala:937:29]
  reg           hrmaskReg_1;	// @[Debug.scala:937:29]
  reg           hrmaskReg_2;	// @[Debug.scala:937:29]
  reg           hrDebugIntReg_0;	// @[Debug.scala:951:34]
  reg           hrDebugIntReg_1;	// @[Debug.scala:951:34]
  reg           hrDebugIntReg_2;	// @[Debug.scala:951:34]
  wire          resumereq = io_innerCtrl_valid & io_innerCtrl_bits_resumereq;	// @[Debug.scala:973:41]
  wire          DMSTATUSRdData_allnonexistent = (&selectedHartReg) & ~(hamaskFull_0 | hamaskFull_1 | hamaskFull_2);	// @[Debug.scala:891:30, :911:18, :915:44, :916:35, :978:57, :981:{75,78,99}]
  wire          _GEN_2 = ~DMSTATUSRdData_allnonexistent & ~(&selectedHartReg);	// @[Debug.scala:891:30, :968:34, :978:57, :981:75, :983:{13,45}, :989:{15,47}, :990:39]
  reg           hgParticipateHart_0;	// @[Debug.scala:1026:38]
  reg           hgParticipateHart_1;	// @[Debug.scala:1026:38]
  reg           hgParticipateHart_2;	// @[Debug.scala:1026:38]
  wire [3:0]    _GEN_3 = {{hgParticipateHart_0}, {hgParticipateHart_2}, {hgParticipateHart_1}, {hgParticipateHart_0}};	// @[Debug.scala:1026:38, :1040:29]
  reg           hgFired_1;	// @[Debug.scala:1097:38]
  reg  [2:0]    ABSTRACTCSReg_cmderr;	// @[Debug.scala:1173:34]
  reg  [15:0]   ABSTRACTAUTOReg_autoexecprogbuf;	// @[Debug.scala:1225:36]
  reg  [11:0]   ABSTRACTAUTOReg_autoexecdata;	// @[Debug.scala:1225:36]
  reg  [7:0]    COMMANDRdData_cmdtype;	// @[Debug.scala:1267:25]
  reg  [23:0]   COMMANDRdData_control;	// @[Debug.scala:1267:25]
  reg  [7:0]    abstractDataMem_0;	// @[Debug.scala:1290:36]
  reg  [7:0]    abstractDataMem_1;	// @[Debug.scala:1290:36]
  reg  [7:0]    abstractDataMem_2;	// @[Debug.scala:1290:36]
  reg  [7:0]    abstractDataMem_3;	// @[Debug.scala:1290:36]
  reg  [7:0]    abstractDataMem_4;	// @[Debug.scala:1290:36]
  reg  [7:0]    abstractDataMem_5;	// @[Debug.scala:1290:36]
  reg  [7:0]    abstractDataMem_6;	// @[Debug.scala:1290:36]
  reg  [7:0]    abstractDataMem_7;	// @[Debug.scala:1290:36]
  reg  [7:0]    programBufferMem_0;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_1;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_2;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_3;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_4;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_5;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_6;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_7;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_8;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_9;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_10;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_11;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_12;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_13;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_14;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_15;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_16;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_17;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_18;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_19;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_20;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_21;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_22;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_23;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_24;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_25;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_26;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_27;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_28;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_29;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_30;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_31;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_32;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_33;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_34;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_35;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_36;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_37;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_38;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_39;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_40;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_41;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_42;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_43;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_44;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_45;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_46;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_47;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_48;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_49;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_50;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_51;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_52;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_53;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_54;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_55;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_56;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_57;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_58;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_59;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_60;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_61;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_62;	// @[Debug.scala:1296:34]
  reg  [7:0]    programBufferMem_63;	// @[Debug.scala:1296:34]
  assign resumeAcks = resumereq ? ~resumeReqRegs & ~{hamaskWrSel_2, hamaskWrSel_1, hamaskWrSel_0} : ~resumeReqRegs;	// @[Debug.scala:853:31, :925:78, :973:41, :1337:24, :1339:{20,24,39,41,55}, :1341:{20,23}]
  wire          out_front_bits_read = auto_dmi_in_a_bits_opcode == 3'h4;	// @[Debug.scala:1200:30, RegisterRouter.scala:71:36]
  wire [7:0]    _out_backMask_T_9 = {8{auto_dmi_in_a_bits_mask[2]}};	// @[Bitwise.scala:28:17, :77:12]
  wire [7:0]    _out_backMask_T_11 = {8{auto_dmi_in_a_bits_mask[3]}};	// @[Bitwise.scala:28:17, :77:12]
  wire          dmiAbstractDataWrEnMaybe_4 = out_woready_3 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiAbstractDataWrEnMaybe_5 = out_woready_3 & auto_dmi_in_a_bits_mask[1];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiAbstractDataWrEnMaybe_6 = out_woready_3 & auto_dmi_in_a_bits_mask[2];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiAbstractDataWrEnMaybe_7 = out_woready_3 & auto_dmi_in_a_bits_mask[3];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_56 = out_woready_7 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_57 = out_woready_7 & auto_dmi_in_a_bits_mask[1];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_58 = out_woready_7 & auto_dmi_in_a_bits_mask[2];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_59 = out_woready_7 & auto_dmi_in_a_bits_mask[3];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_36 = out_woready_11 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_37 = out_woready_11 & auto_dmi_in_a_bits_mask[1];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_38 = out_woready_11 & auto_dmi_in_a_bits_mask[2];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_39 = out_woready_11 & auto_dmi_in_a_bits_mask[3];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_28 = out_woready_15 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_29 = out_woready_15 & auto_dmi_in_a_bits_mask[1];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_30 = out_woready_15 & auto_dmi_in_a_bits_mask[2];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_31 = out_woready_15 & auto_dmi_in_a_bits_mask[3];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_12 = out_woready_19 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_13 = out_woready_19 & auto_dmi_in_a_bits_mask[1];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_14 = out_woready_19 & auto_dmi_in_a_bits_mask[2];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_15 = out_woready_19 & auto_dmi_in_a_bits_mask[3];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          haltgroupWrEn = _out_wofireMux_T_2 & out_backSel_50 & ~(auto_dmi_in_a_bits_address[8]) & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, Edges.scala:191:34, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_44 = out_woready_27 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_45 = out_woready_27 & auto_dmi_in_a_bits_mask[1];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_46 = out_woready_27 & auto_dmi_in_a_bits_mask[2];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_47 = out_woready_27 & auto_dmi_in_a_bits_mask[3];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiAbstractDataWrEnMaybe_0 = out_woready_31 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiAbstractDataWrEnMaybe_1 = out_woready_31 & auto_dmi_in_a_bits_mask[1];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiAbstractDataWrEnMaybe_2 = out_woready_31 & auto_dmi_in_a_bits_mask[2];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiAbstractDataWrEnMaybe_3 = out_woready_31 & auto_dmi_in_a_bits_mask[3];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_60 = out_woready_35 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_61 = out_woready_35 & auto_dmi_in_a_bits_mask[1];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_62 = out_woready_35 & auto_dmi_in_a_bits_mask[2];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_63 = out_woready_35 & auto_dmi_in_a_bits_mask[3];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_40 = out_woready_39 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_41 = out_woready_39 & auto_dmi_in_a_bits_mask[1];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_42 = out_woready_39 & auto_dmi_in_a_bits_mask[2];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_43 = out_woready_39 & auto_dmi_in_a_bits_mask[3];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          autoexecdataWrEnMaybe = out_woready_42 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          autoexecprogbufWrEnMaybe = out_woready_42 & (&{_out_backMask_T_11, _out_backMask_T_9});	// @[Bitwise.scala:77:12, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_20 = out_woready_46 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_21 = out_woready_46 & auto_dmi_in_a_bits_mask[1];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_22 = out_woready_46 & auto_dmi_in_a_bits_mask[2];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_23 = out_woready_46 & auto_dmi_in_a_bits_mask[3];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_24 = out_woready_50 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_25 = out_woready_50 & auto_dmi_in_a_bits_mask[1];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_26 = out_woready_50 & auto_dmi_in_a_bits_mask[2];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_27 = out_woready_50 & auto_dmi_in_a_bits_mask[3];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_4 = out_woready_54 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_5 = out_woready_54 & auto_dmi_in_a_bits_mask[1];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_6 = out_woready_54 & auto_dmi_in_a_bits_mask[2];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_7 = out_woready_54 & auto_dmi_in_a_bits_mask[3];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_52 = out_woready_58 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_53 = out_woready_58 & auto_dmi_in_a_bits_mask[1];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_54 = out_woready_58 & auto_dmi_in_a_bits_mask[2];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_55 = out_woready_58 & auto_dmi_in_a_bits_mask[3];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_0 = out_woready_82 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_1 = out_woready_82 & auto_dmi_in_a_bits_mask[1];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_2 = out_woready_82 & auto_dmi_in_a_bits_mask[2];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_3 = out_woready_82 & auto_dmi_in_a_bits_mask[3];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_8 = out_woready_86 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_9 = out_woready_86 & auto_dmi_in_a_bits_mask[1];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_10 = out_woready_86 & auto_dmi_in_a_bits_mask[2];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_11 = out_woready_86 & auto_dmi_in_a_bits_mask[3];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          ABSTRACTCSWrEnMaybe = _out_wofireMux_T_2 & out_backSel_22 & ~(auto_dmi_in_a_bits_address[8]) & auto_dmi_in_a_bits_mask[1];	// @[Bitwise.scala:28:17, Edges.scala:191:34, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_48 = out_woready_97 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_49 = out_woready_97 & auto_dmi_in_a_bits_mask[1];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_50 = out_woready_97 & auto_dmi_in_a_bits_mask[2];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_51 = out_woready_97 & auto_dmi_in_a_bits_mask[3];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_32 = out_woready_101 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_33 = out_woready_101 & auto_dmi_in_a_bits_mask[1];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_34 = out_woready_101 & auto_dmi_in_a_bits_mask[2];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_35 = out_woready_101 & auto_dmi_in_a_bits_mask[3];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          COMMANDWrEnMaybe = _out_wofireMux_T_2 & out_backSel_23 & ~(auto_dmi_in_a_bits_address[8]) & (&{_out_backMask_T_11, _out_backMask_T_9, {8{auto_dmi_in_a_bits_mask[1]}}, {8{auto_dmi_in_a_bits_mask[0]}}});	// @[Bitwise.scala:28:17, :77:12, Cat.scala:33:92, Edges.scala:191:34, RegisterRouter.scala:82:24]
  wire [31:0]   _COMMANDWrData_WIRE_1 = COMMANDWrEnMaybe ? auto_dmi_in_a_bits_data : 32'h0;	// @[Debug.scala:292:{24,30}, :1269:39, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_16 = out_woready_106 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_17 = out_woready_106 & auto_dmi_in_a_bits_mask[1];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_18 = out_woready_106 & auto_dmi_in_a_bits_mask[2];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferWrEnMaybe_19 = out_woready_106 & auto_dmi_in_a_bits_mask[3];	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
  wire          out_backSel_4 = auto_dmi_in_a_bits_address[7:2] == 6'h4;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  wire          out_backSel_5 = auto_dmi_in_a_bits_address[7:2] == 6'h5;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  assign out_backSel_22 = auto_dmi_in_a_bits_address[7:2] == 6'h16;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  assign out_backSel_23 = auto_dmi_in_a_bits_address[7:2] == 6'h17;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  wire          out_backSel_32 = auto_dmi_in_a_bits_address[7:2] == 6'h20;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  wire          out_backSel_33 = auto_dmi_in_a_bits_address[7:2] == 6'h21;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  wire          out_backSel_34 = auto_dmi_in_a_bits_address[7:2] == 6'h22;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  wire          out_backSel_35 = auto_dmi_in_a_bits_address[7:2] == 6'h23;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  wire          out_backSel_36 = auto_dmi_in_a_bits_address[7:2] == 6'h24;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  wire          out_backSel_37 = auto_dmi_in_a_bits_address[7:2] == 6'h25;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  wire          out_backSel_38 = auto_dmi_in_a_bits_address[7:2] == 6'h26;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  wire          out_backSel_39 = auto_dmi_in_a_bits_address[7:2] == 6'h27;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  wire          out_backSel_40 = auto_dmi_in_a_bits_address[7:2] == 6'h28;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  wire          out_backSel_41 = auto_dmi_in_a_bits_address[7:2] == 6'h29;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  wire          out_backSel_42 = auto_dmi_in_a_bits_address[7:2] == 6'h2A;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  wire          out_backSel_43 = auto_dmi_in_a_bits_address[7:2] == 6'h2B;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  wire          out_backSel_44 = auto_dmi_in_a_bits_address[7:2] == 6'h2C;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  wire          out_backSel_45 = auto_dmi_in_a_bits_address[7:2] == 6'h2D;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  wire          out_backSel_46 = auto_dmi_in_a_bits_address[7:2] == 6'h2E;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  wire          out_backSel_47 = auto_dmi_in_a_bits_address[7:2] == 6'h2F;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  assign out_backSel_50 = auto_dmi_in_a_bits_address[7:2] == 6'h32;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  wire          _out_wofireMux_T = auto_dmi_in_a_valid & auto_dmi_in_d_ready;	// @[RegisterRouter.scala:82:24]
  wire          _out_rofireMux_T_1 = _out_wofireMux_T & out_front_bits_read;	// @[RegisterRouter.scala:71:36, :82:24]
  assign out_roready_31 = _out_rofireMux_T_1 & out_backSel_4 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_roready_3 = _out_rofireMux_T_1 & out_backSel_5 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_roready_82 = _out_rofireMux_T_1 & out_backSel_32 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_roready_54 = _out_rofireMux_T_1 & out_backSel_33 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_roready_86 = _out_rofireMux_T_1 & out_backSel_34 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_roready_19 = _out_rofireMux_T_1 & out_backSel_35 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_roready_106 = _out_rofireMux_T_1 & out_backSel_36 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_roready_46 = _out_rofireMux_T_1 & out_backSel_37 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_roready_50 = _out_rofireMux_T_1 & out_backSel_38 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_roready_15 = _out_rofireMux_T_1 & out_backSel_39 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_roready_101 = _out_rofireMux_T_1 & out_backSel_40 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_roready_11 = _out_rofireMux_T_1 & out_backSel_41 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_roready_39 = _out_rofireMux_T_1 & out_backSel_42 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_roready_27 = _out_rofireMux_T_1 & out_backSel_43 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_roready_97 = _out_rofireMux_T_1 & out_backSel_44 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_roready_58 = _out_rofireMux_T_1 & out_backSel_45 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_roready_7 = _out_rofireMux_T_1 & out_backSel_46 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_roready_35 = _out_rofireMux_T_1 & out_backSel_47 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign _out_wofireMux_T_2 = _out_wofireMux_T & ~out_front_bits_read;	// @[RegisterRouter.scala:71:36, :82:24]
  assign out_woready_31 = _out_wofireMux_T_2 & out_backSel_4 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_woready_3 = _out_wofireMux_T_2 & out_backSel_5 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_woready_42 = _out_wofireMux_T_2 & auto_dmi_in_a_bits_address[7:2] == 6'h18 & ~(auto_dmi_in_a_bits_address[8]);	// @[Cat.scala:33:92, Edges.scala:191:34, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  assign out_woready_82 = _out_wofireMux_T_2 & out_backSel_32 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_woready_54 = _out_wofireMux_T_2 & out_backSel_33 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_woready_86 = _out_wofireMux_T_2 & out_backSel_34 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_woready_19 = _out_wofireMux_T_2 & out_backSel_35 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_woready_106 = _out_wofireMux_T_2 & out_backSel_36 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_woready_46 = _out_wofireMux_T_2 & out_backSel_37 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_woready_50 = _out_wofireMux_T_2 & out_backSel_38 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_woready_15 = _out_wofireMux_T_2 & out_backSel_39 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_woready_101 = _out_wofireMux_T_2 & out_backSel_40 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_woready_11 = _out_wofireMux_T_2 & out_backSel_41 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_woready_39 = _out_wofireMux_T_2 & out_backSel_42 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_woready_27 = _out_wofireMux_T_2 & out_backSel_43 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_woready_97 = _out_wofireMux_T_2 & out_backSel_44 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_woready_58 = _out_wofireMux_T_2 & out_backSel_45 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_woready_7 = _out_wofireMux_T_2 & out_backSel_46 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  assign out_woready_35 = _out_wofireMux_T_2 & out_backSel_47 & ~(auto_dmi_in_a_bits_address[8]);	// @[Edges.scala:191:34, RegisterRouter.scala:82:24]
  wire          _out_out_bits_data_T_25 = auto_dmi_in_a_bits_address[7:2] == 6'h0;	// @[Cat.scala:33:92, MuxLiteral.scala:54:22, RegisterRouter.scala:82:24]
  wire [2:0]    bundleIn_0_d_bits_opcode = {2'h0, out_front_bits_read};	// @[Debug.scala:916:35, RegisterRouter.scala:71:36, :97:19]
  reg           goReg;	// @[Debug.scala:1484:27]
  reg  [31:0]   abstractGeneratedMem_0;	// @[Debug.scala:1576:35]
  reg  [31:0]   abstractGeneratedMem_1;	// @[Debug.scala:1576:35]
  wire          out_front_1_bits_read = auto_tl_in_a_bits_opcode == 3'h4;	// @[Debug.scala:1200:30, RegisterRouter.scala:71:36]
  wire [9:0]    _out_womask_T_255 = {{2{auto_tl_in_a_bits_mask[1]}}, {8{auto_tl_in_a_bits_mask[0]}}};	// @[Bitwise.scala:28:17, :77:12, RegisterRouter.scala:82:24]
  wire [9:0]    _out_womask_T_256 = {{2{auto_tl_in_a_bits_mask[5]}}, {8{auto_tl_in_a_bits_mask[4]}}};	// @[Bitwise.scala:28:17, :77:12, RegisterRouter.scala:82:24]
  wire          hartExceptionWrEn = out_woready_1_113 & (&_out_womask_T_256);	// @[RegisterRouter.scala:82:24]
  wire          hartHaltedWrEn = out_woready_1_148 & (&_out_womask_T_255);	// @[RegisterRouter.scala:82:24]
  wire          hartGoingWrEn = out_woready_1_148 & (&_out_womask_T_256);	// @[RegisterRouter.scala:82:24]
  wire [7:0]    out_oindex_1 = {auto_tl_in_a_bits_address[11], auto_tl_in_a_bits_address[9:3]};	// @[Cat.scala:33:92, RegisterRouter.scala:82:24]
  wire [7:0]    _GEN_4 = {auto_tl_in_a_bits_address[11], auto_tl_in_a_bits_address[9:3]};	// @[Cat.scala:33:92, OneHot.scala:57:35, RegisterRouter.scala:82:24]
  wire          _out_wofireMux_T_262 = auto_tl_in_a_valid & auto_tl_in_d_ready & ~out_front_1_bits_read;	// @[RegisterRouter.scala:71:36, :82:24]
  assign out_woready_1_148 = _out_wofireMux_T_262 & _GEN_4 == 8'h20 & ~(auto_tl_in_a_bits_address[10]);	// @[Edges.scala:191:34, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:82:24]
  assign out_woready_1_113 = _out_wofireMux_T_262 & _GEN_4 == 8'h21 & ~(auto_tl_in_a_bits_address[10]);	// @[Edges.scala:191:34, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:82:24]
  wire          out_woready_1_71 = _out_wofireMux_T_262 & _GEN_4 == 8'h68 & ~(auto_tl_in_a_bits_address[10]);	// @[Edges.scala:191:34, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:82:24]
  wire          out_woready_1_142 = _out_wofireMux_T_262 & _GEN_4 == 8'h69 & ~(auto_tl_in_a_bits_address[10]);	// @[Edges.scala:191:34, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:82:24]
  wire          out_woready_1_31 = _out_wofireMux_T_262 & _GEN_4 == 8'h6A & ~(auto_tl_in_a_bits_address[10]);	// @[Edges.scala:191:34, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:82:24]
  wire          out_woready_1_95 = _out_wofireMux_T_262 & _GEN_4 == 8'h6B & ~(auto_tl_in_a_bits_address[10]);	// @[Edges.scala:191:34, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:82:24]
  wire          out_woready_1_166 = _out_wofireMux_T_262 & _GEN_4 == 8'h6C & ~(auto_tl_in_a_bits_address[10]);	// @[Edges.scala:191:34, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:82:24]
  wire          out_woready_1_122 = _out_wofireMux_T_262 & _GEN_4 == 8'h6D & ~(auto_tl_in_a_bits_address[10]);	// @[Edges.scala:191:34, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:82:24]
  wire          out_woready_1_15 = _out_wofireMux_T_262 & _GEN_4 == 8'h6E & ~(auto_tl_in_a_bits_address[10]);	// @[Edges.scala:191:34, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:82:24]
  wire          out_woready_1_103 = _out_wofireMux_T_262 & _GEN_4 == 8'h6F & ~(auto_tl_in_a_bits_address[10]);	// @[Edges.scala:191:34, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:82:24]
  wire          out_woready_1_55 = _out_wofireMux_T_262 & _GEN_4 == 8'h70 & ~(auto_tl_in_a_bits_address[10]);	// @[Edges.scala:191:34, MuxLiteral.scala:54:22, OneHot.scala:57:35, RegisterRouter.scala:82:24]
  wire          _out_out_bits_data_T_76 = out_oindex_1 == 8'h0;	// @[Cat.scala:33:92, Debug.scala:1266:45, MuxLiteral.scala:54:22]
  wire [2:0]    bundleIn_0_1_d_bits_opcode = {2'h0, out_front_1_bits_read};	// @[Debug.scala:916:35, RegisterRouter.scala:71:36, :97:19]
  reg  [1:0]    ctrlStateReg;	// @[Debug.scala:1722:27]
  wire [2:0]    _hartHalted_T = haltedBitRegs >> selectedHartReg;	// @[Debug.scala:851:31, :891:30, :1724:37]
  assign abstractCommandBusy = |ctrlStateReg;	// @[Debug.scala:1722:27, :1730:42]
  wire          commandRegIsAccessRegister = COMMANDRdData_cmdtype == 8'h0;	// @[Debug.scala:1266:45, :1267:25, :1747:58]
  wire          _GEN_5 = commandRegIsAccessRegister & (~(COMMANDRdData_control[17]) | (|(COMMANDRdData_control[15:12])) & COMMANDRdData_control[15:0] < 16'h1020 & (COMMANDRdData_control[22:20] == 3'h2 | COMMANDRdData_control[22:20] == 3'h3));	// @[Debug.scala:1196:30, :1267:25, :1523:71, :1582:55, :1747:58, :1751:43, :1755:{63,72,106}, :1756:{58,104,117}, :1763:39, :1764:115, :1766:{19,54,73}, :1767:33]
  wire          commandRegBadHaltResume = _GEN_5 & ~(_hartHalted_T[0]);	// @[Debug.scala:1724:37, :1751:43, :1752:43, :1763:39, :1764:115, :1766:73, :1767:33, :1768:{33,36}]
  wire          _T_438 = ctrlStateReg == 2'h1;	// @[Debug.scala:916:35, :1722:27, :1787:30]
  wire          _GEN_6 = ~_GEN_5 | commandRegBadHaltResume;	// @[Debug.scala:1751:43, :1752:43, :1763:39, :1764:115, :1766:73, :1767:33, :1768:33, :1794:38, :1796:22, :1797:43, :1799:22, :1801:33]
  wire          goAbstract = (|ctrlStateReg) & _T_438 & ~_GEN_6;	// @[Debug.scala:1485:32, :1722:27, :1732:44, :1779:47, :1787:{30,59}, :1794:38, :1796:22, :1797:43, :1799:22, :1801:33]
  wire          _T_439 = ctrlStateReg == 2'h2;	// @[Debug.scala:916:35, :1722:27, :1808:30]
  wire          dmiAbstractDataAccessVec_0 = dmiAbstractDataWrEnMaybe_0 | out_roready_31 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, Debug.scala:1248:105, RegisterRouter.scala:82:24]
  wire          dmiAbstractDataAccessVec_4 = dmiAbstractDataWrEnMaybe_4 | out_roready_3 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, Debug.scala:1248:105, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferAccessVec_0 = dmiProgramBufferWrEnMaybe_0 | out_roready_82 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, Debug.scala:1251:108, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferAccessVec_4 = dmiProgramBufferWrEnMaybe_4 | out_roready_54 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, Debug.scala:1251:108, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferAccessVec_8 = dmiProgramBufferWrEnMaybe_8 | out_roready_86 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, Debug.scala:1251:108, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferAccessVec_12 = dmiProgramBufferWrEnMaybe_12 | out_roready_19 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, Debug.scala:1251:108, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferAccessVec_16 = dmiProgramBufferWrEnMaybe_16 | out_roready_106 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, Debug.scala:1251:108, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferAccessVec_20 = dmiProgramBufferWrEnMaybe_20 | out_roready_46 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, Debug.scala:1251:108, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferAccessVec_24 = dmiProgramBufferWrEnMaybe_24 | out_roready_50 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, Debug.scala:1251:108, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferAccessVec_28 = dmiProgramBufferWrEnMaybe_28 | out_roready_15 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, Debug.scala:1251:108, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferAccessVec_32 = dmiProgramBufferWrEnMaybe_32 | out_roready_101 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, Debug.scala:1251:108, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferAccessVec_36 = dmiProgramBufferWrEnMaybe_36 | out_roready_11 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, Debug.scala:1251:108, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferAccessVec_40 = dmiProgramBufferWrEnMaybe_40 | out_roready_39 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, Debug.scala:1251:108, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferAccessVec_44 = dmiProgramBufferWrEnMaybe_44 | out_roready_27 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, Debug.scala:1251:108, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferAccessVec_48 = dmiProgramBufferWrEnMaybe_48 | out_roready_97 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, Debug.scala:1251:108, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferAccessVec_52 = dmiProgramBufferWrEnMaybe_52 | out_roready_58 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, Debug.scala:1251:108, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferAccessVec_56 = dmiProgramBufferWrEnMaybe_56 | out_roready_7 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, Debug.scala:1251:108, RegisterRouter.scala:82:24]
  wire          dmiProgramBufferAccessVec_60 = dmiProgramBufferWrEnMaybe_60 | out_roready_35 & auto_dmi_in_a_bits_mask[0];	// @[Bitwise.scala:28:17, Debug.scala:1251:108, RegisterRouter.scala:82:24]
  wire          autoexec = dmiAbstractDataAccessVec_0 & ABSTRACTAUTOReg_autoexecdata[0] | dmiAbstractDataAccessVec_4 & ABSTRACTAUTOReg_autoexecdata[1] | dmiProgramBufferAccessVec_0 & ABSTRACTAUTOReg_autoexecprogbuf[0] | dmiProgramBufferAccessVec_4 & ABSTRACTAUTOReg_autoexecprogbuf[1] | dmiProgramBufferAccessVec_8 & ABSTRACTAUTOReg_autoexecprogbuf[2] | dmiProgramBufferAccessVec_12 & ABSTRACTAUTOReg_autoexecprogbuf[3] | dmiProgramBufferAccessVec_16 & ABSTRACTAUTOReg_autoexecprogbuf[4] | dmiProgramBufferAccessVec_20 & ABSTRACTAUTOReg_autoexecprogbuf[5] | dmiProgramBufferAccessVec_24 & ABSTRACTAUTOReg_autoexecprogbuf[6] | dmiProgramBufferAccessVec_28 & ABSTRACTAUTOReg_autoexecprogbuf[7] | dmiProgramBufferAccessVec_32 & ABSTRACTAUTOReg_autoexecprogbuf[8] | dmiProgramBufferAccessVec_36 & ABSTRACTAUTOReg_autoexecprogbuf[9] | dmiProgramBufferAccessVec_40 & ABSTRACTAUTOReg_autoexecprogbuf[10] | dmiProgramBufferAccessVec_44 & ABSTRACTAUTOReg_autoexecprogbuf[11] | dmiProgramBufferAccessVec_48 & ABSTRACTAUTOReg_autoexecprogbuf[12] | dmiProgramBufferAccessVec_52 & ABSTRACTAUTOReg_autoexecprogbuf[13] | dmiProgramBufferAccessVec_56 & ABSTRACTAUTOReg_autoexecprogbuf[14] | dmiProgramBufferAccessVec_60 & ABSTRACTAUTOReg_autoexecprogbuf[15];	// @[Debug.scala:1225:36, :1248:105, :1251:108, :1259:{54,140}, :1260:{57,144}, :1262:48]
  wire          COMMANDWrEn = COMMANDWrEnMaybe & ~(|ctrlStateReg);	// @[Debug.scala:1275:40, :1722:27, :1732:44, RegisterRouter.scala:82:24]
  wire [1023:0] _GEN_7 = {1014'h0, auto_tl_in_a_bits_data[9:0]};	// @[OneHot.scala:57:35, RegisterRouter.scala:82:24]
  wire [1023:0] hartResumingIdIndex = 1024'h1 << _GEN_7;	// @[OneHot.scala:57:35]
  wire          hartResumingWrEn = out_woready_1_113 & (&_out_womask_T_255);	// @[RegisterRouter.scala:82:24]
  wire          _regAccessRegisterCommand_T_1 = ABSTRACTCSReg_cmderr == 3'h0;	// @[Debug.scala:1169:48, :1173:34, :1772:103]
  wire          _T_436 = COMMANDWrEn & ~(|(_COMMANDWrData_WIRE_1[31:24])) & _regAccessRegisterCommand_T_1 | autoexec & commandRegIsAccessRegister & _regAccessRegisterCommand_T_1;	// @[Debug.scala:292:{24,30}, :1262:48, :1269:39, :1270:65, :1275:40, :1746:60, :1747:58, :1772:{78,103}, :1773:78, :1780:37]
  wire [1023:0] hartHaltedIdIndex = 1024'h1 << _GEN_7;	// @[OneHot.scala:57:35]
  always @(posedge clock) begin
    if (io_dmactive) begin
      if (hartHaltedWrEn)	// @[RegisterRouter.scala:82:24]
        haltedBitRegs <= (haltedBitRegs | hartHaltedIdIndex[2:0]) & ~{_hartIsInResetSync_2_debug_hartReset_2_io_q, _hartIsInResetSync_1_debug_hartReset_1_io_q, _hartIsInResetSync_0_debug_hartReset_0_io_q};	// @[Debug.scala:851:31, :1317:{43,64,66,86}, OneHot.scala:57:35, ShiftReg.scala:45:23]
      else if (hartResumingWrEn)	// @[RegisterRouter.scala:82:24]
        haltedBitRegs <= haltedBitRegs & ~(hartResumingIdIndex[2:0]) & ~{_hartIsInResetSync_2_debug_hartReset_2_io_q, _hartIsInResetSync_1_debug_hartReset_1_io_q, _hartIsInResetSync_0_debug_hartReset_0_io_q};	// @[Debug.scala:851:31, :1320:{45,69,71,91}, OneHot.scala:57:35, ShiftReg.scala:45:23]
      else	// @[RegisterRouter.scala:82:24]
        haltedBitRegs <= haltedBitRegs & ~{_hartIsInResetSync_2_debug_hartReset_2_io_q, _hartIsInResetSync_1_debug_hartReset_1_io_q, _hartIsInResetSync_0_debug_hartReset_0_io_q};	// @[Debug.scala:851:31, :1323:{42,44,64}, ShiftReg.scala:45:23]
      if (resumereq)	// @[Debug.scala:973:41]
        resumeReqRegs <= (resumeReqRegs | {hamaskWrSel_2, hamaskWrSel_1, hamaskWrSel_0}) & ~{_hartIsInResetSync_2_debug_hartReset_2_io_q, _hartIsInResetSync_1_debug_hartReset_1_io_q, _hartIsInResetSync_0_debug_hartReset_0_io_q};	// @[Debug.scala:853:31, :925:78, :1332:{43,57,65,67,87}, ShiftReg.scala:45:23]
      else if (hartResumingWrEn)	// @[RegisterRouter.scala:82:24]
        resumeReqRegs <= resumeReqRegs & ~(hartResumingIdIndex[2:0]) & ~{_hartIsInResetSync_2_debug_hartReset_2_io_q, _hartIsInResetSync_1_debug_hartReset_1_io_q, _hartIsInResetSync_0_debug_hartReset_0_io_q};	// @[Debug.scala:853:31, :1320:45, :1328:{69,71,91}, OneHot.scala:57:35, ShiftReg.scala:45:23]
      else	// @[RegisterRouter.scala:82:24]
        resumeReqRegs <= resumeReqRegs & ~{_hartIsInResetSync_2_debug_hartReset_2_io_q, _hartIsInResetSync_1_debug_hartReset_1_io_q, _hartIsInResetSync_0_debug_hartReset_0_io_q};	// @[Debug.scala:853:31, :1310:{40,42,62}, ShiftReg.scala:45:23]
      if (io_innerCtrl_valid & io_innerCtrl_bits_ackhavereset)	// @[Debug.scala:1006:33]
        haveResetBitRegs <= haveResetBitRegs & ~{hamaskWrSel_2, hamaskWrSel_1, hamaskWrSel_0} | {_hartIsInResetSync_2_debug_hartReset_2_io_q, _hartIsInResetSync_1_debug_hartReset_1_io_q, _hartIsInResetSync_0_debug_hartReset_0_io_q};	// @[Debug.scala:855:31, :925:78, :1007:{47,50,64,74,94}, ShiftReg.scala:45:23]
      else	// @[Debug.scala:1006:33]
        haveResetBitRegs <= haveResetBitRegs | {_hartIsInResetSync_2_debug_hartReset_2_io_q, _hartIsInResetSync_1_debug_hartReset_1_io_q, _hartIsInResetSync_0_debug_hartReset_0_io_q};	// @[Debug.scala:855:31, :1009:{46,66}, ShiftReg.scala:45:23]
      if (io_innerCtrl_valid)
        selectedHartReg <= io_innerCtrl_bits_hartsel[1:0];	// @[Debug.scala:891:30, :899:25]
      if (ABSTRACTCSWrEnMaybe & (|ctrlStateReg) | autoexecdataWrEnMaybe & (|ctrlStateReg) | autoexecprogbufWrEnMaybe & (|ctrlStateReg) | COMMANDWrEnMaybe & (|ctrlStateReg) | (dmiAbstractDataAccessVec_0 | dmiAbstractDataWrEnMaybe_1 | out_roready_31 & auto_dmi_in_a_bits_mask[1] | dmiAbstractDataWrEnMaybe_2 | out_roready_31 & auto_dmi_in_a_bits_mask[2] | dmiAbstractDataWrEnMaybe_3 | out_roready_31 & auto_dmi_in_a_bits_mask[3] | dmiAbstractDataAccessVec_4 | dmiAbstractDataWrEnMaybe_5 | out_roready_3 & auto_dmi_in_a_bits_mask[1] | dmiAbstractDataWrEnMaybe_6 | out_roready_3 & auto_dmi_in_a_bits_mask[2] | dmiAbstractDataWrEnMaybe_7 | out_roready_3 & auto_dmi_in_a_bits_mask[3]) & (|ctrlStateReg)
          | (dmiProgramBufferAccessVec_0 | dmiProgramBufferWrEnMaybe_1 | out_roready_82 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_2 | out_roready_82 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_3 | out_roready_82 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_4 | dmiProgramBufferWrEnMaybe_5 | out_roready_54 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_6 | out_roready_54 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_7 | out_roready_54 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_8 | dmiProgramBufferWrEnMaybe_9 | out_roready_86 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_10 | out_roready_86 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_11 | out_roready_86 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_12 | dmiProgramBufferWrEnMaybe_13 | out_roready_19 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_14 | out_roready_19 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_15 | out_roready_19 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_16 | dmiProgramBufferWrEnMaybe_17 | out_roready_106 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_18 | out_roready_106 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_19 | out_roready_106 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_20 | dmiProgramBufferWrEnMaybe_21 | out_roready_46 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_22 | out_roready_46 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_23 | out_roready_46 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_24 | dmiProgramBufferWrEnMaybe_25 | out_roready_50 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_26 | out_roready_50 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_27 | out_roready_50 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_28 | dmiProgramBufferWrEnMaybe_29 | out_roready_15 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_30 | out_roready_15 & auto_dmi_in_a_bits_mask[2]
             | dmiProgramBufferWrEnMaybe_31 | out_roready_15 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_32 | dmiProgramBufferWrEnMaybe_33 | out_roready_101 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_34 | out_roready_101 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_35 | out_roready_101 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_36 | dmiProgramBufferWrEnMaybe_37 | out_roready_11 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_38 | out_roready_11 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_39 | out_roready_11 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_40 | dmiProgramBufferWrEnMaybe_41 | out_roready_39 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_42 | out_roready_39 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_43 | out_roready_39 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_44 | dmiProgramBufferWrEnMaybe_45 | out_roready_27 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_46 | out_roready_27 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_47 | out_roready_27 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_48 | dmiProgramBufferWrEnMaybe_49 | out_roready_97 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_50 | out_roready_97 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_51 | out_roready_97 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_52 | dmiProgramBufferWrEnMaybe_53 | out_roready_58 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_54 | out_roready_58 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_55 | out_roready_58 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_56 | dmiProgramBufferWrEnMaybe_57 | out_roready_7 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_58 | out_roready_7 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_59 | out_roready_7 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_60 | dmiProgramBufferWrEnMaybe_61 | out_roready_35 & auto_dmi_in_a_bits_mask[1]
             | dmiProgramBufferWrEnMaybe_62 | out_roready_35 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_63 | out_roready_35 & auto_dmi_in_a_bits_mask[3]) & (|ctrlStateReg))	// @[Bitwise.scala:28:17, Debug.scala:1248:105, :1251:108, :1253:68, :1254:69, :1722:27, :1732:44, :1738:42, :1739:42, :1740:44, :1741:42, :1742:{42,74}, :1743:42, RegisterRouter.scala:82:24]
        ABSTRACTCSReg_cmderr <= 3'h1;	// @[Debug.scala:1173:34, :1194:30]
      else if (~(~(|ctrlStateReg) | _T_438) & _T_439 & hartExceptionWrEn)	// @[Debug.scala:1186:36, :1722:27, :1732:44, :1779:47, :1787:{30,59}, :1808:{30,51}, RegisterRouter.scala:82:24]
        ABSTRACTCSReg_cmderr <= 3'h3;	// @[Debug.scala:1173:34, :1196:30]
      else if ((|ctrlStateReg) ? _T_438 & ~_GEN_5 : ~_T_436 & (COMMANDWrEn & (|(_COMMANDWrData_WIRE_1[31:24])) | autoexec & ~_GEN_5))	// @[Debug.scala:292:{24,30}, :1187:36, :1262:48, :1269:39, :1270:65, :1275:40, :1722:27, :1732:44, :1746:60, :1749:46, :1751:43, :1763:39, :1764:115, :1766:73, :1767:33, :1779:47, :1780:{37,66}, :1782:43, :1783:26, :1784:{28,56}, :1787:{30,59}, :1794:38]
        ABSTRACTCSReg_cmderr <= 3'h2;	// @[Debug.scala:1173:34, :1582:55]
      else if ((|ctrlStateReg) & _T_438 & _GEN_5 & commandRegBadHaltResume)	// @[Debug.scala:1188:36, :1722:27, :1732:44, :1751:43, :1752:43, :1763:39, :1764:115, :1766:73, :1767:33, :1768:33, :1779:47, :1787:{30,59}]
        ABSTRACTCSReg_cmderr <= 3'h4;	// @[Debug.scala:1173:34, :1200:30]
      else	// @[Debug.scala:1188:36, :1779:47, :1787:59]
        ABSTRACTCSReg_cmderr <= ({3{~(ABSTRACTCSWrEnMaybe & ~(|ctrlStateReg))}} | ~(auto_dmi_in_a_bits_data[10:8])) & ABSTRACTCSReg_cmderr;	// @[Debug.scala:1173:34, :1181:51, :1203:30, :1204:{32,58}, :1722:27, :1732:44, RegisterRouter.scala:82:24]
      if (autoexecprogbufWrEnMaybe & ~(|ctrlStateReg))	// @[Debug.scala:1238:38, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        ABSTRACTAUTOReg_autoexecprogbuf <= auto_dmi_in_a_bits_data[31:16];	// @[Debug.scala:1225:36, RegisterRouter.scala:82:24]
      if (autoexecdataWrEnMaybe & ~(|ctrlStateReg))	// @[Debug.scala:1241:35, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        ABSTRACTAUTOReg_autoexecdata <= {10'h0, auto_dmi_in_a_bits_data[1:0]};	// @[Debug.scala:305:12, :925:61, :1225:36, RegisterRouter.scala:82:24]
      if (COMMANDWrEn) begin	// @[Debug.scala:1275:40]
        COMMANDRdData_cmdtype <= _COMMANDWrData_WIRE_1[31:24];	// @[Debug.scala:292:{24,30}, :1267:25, :1269:39, :1270:65]
        COMMANDRdData_control <= _COMMANDWrData_WIRE_1[23:0];	// @[Debug.scala:292:{24,30}, :1267:25, :1269:39, :1270:65]
      end
      if (out_woready_1_55 & auto_tl_in_a_bits_mask[0])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        abstractDataMem_0 <= auto_tl_in_a_bits_data[7:0];	// @[Debug.scala:1290:36, RegisterRouter.scala:82:24]
      else if (dmiAbstractDataWrEnMaybe_0 & ~(|ctrlStateReg))	// @[Debug.scala:1290:36, :1453:91, :1454:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        abstractDataMem_0 <= auto_dmi_in_a_bits_data[7:0];	// @[Debug.scala:1290:36, RegisterRouter.scala:82:24]
      if (out_woready_1_55 & auto_tl_in_a_bits_mask[1])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        abstractDataMem_1 <= auto_tl_in_a_bits_data[15:8];	// @[Debug.scala:1290:36, RegisterRouter.scala:82:24]
      else if (dmiAbstractDataWrEnMaybe_1 & ~(|ctrlStateReg))	// @[Debug.scala:1290:36, :1453:91, :1454:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        abstractDataMem_1 <= auto_dmi_in_a_bits_data[15:8];	// @[Debug.scala:1290:36, RegisterRouter.scala:82:24]
      if (out_woready_1_55 & auto_tl_in_a_bits_mask[2])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        abstractDataMem_2 <= auto_tl_in_a_bits_data[23:16];	// @[Debug.scala:1290:36, RegisterRouter.scala:82:24]
      else if (dmiAbstractDataWrEnMaybe_2 & ~(|ctrlStateReg))	// @[Debug.scala:1290:36, :1453:91, :1454:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        abstractDataMem_2 <= auto_dmi_in_a_bits_data[23:16];	// @[Debug.scala:1290:36, RegisterRouter.scala:82:24]
      if (out_woready_1_55 & auto_tl_in_a_bits_mask[3])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        abstractDataMem_3 <= auto_tl_in_a_bits_data[31:24];	// @[Debug.scala:1290:36, RegisterRouter.scala:82:24]
      else if (dmiAbstractDataWrEnMaybe_3 & ~(|ctrlStateReg))	// @[Debug.scala:1290:36, :1453:91, :1454:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        abstractDataMem_3 <= auto_dmi_in_a_bits_data[31:24];	// @[Debug.scala:1290:36, RegisterRouter.scala:82:24]
      if (out_woready_1_55 & auto_tl_in_a_bits_mask[4])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        abstractDataMem_4 <= auto_tl_in_a_bits_data[39:32];	// @[Debug.scala:1290:36, RegisterRouter.scala:82:24]
      else if (dmiAbstractDataWrEnMaybe_4 & ~(|ctrlStateReg))	// @[Debug.scala:1290:36, :1453:91, :1454:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        abstractDataMem_4 <= auto_dmi_in_a_bits_data[7:0];	// @[Debug.scala:1290:36, RegisterRouter.scala:82:24]
      if (out_woready_1_55 & auto_tl_in_a_bits_mask[5])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        abstractDataMem_5 <= auto_tl_in_a_bits_data[47:40];	// @[Debug.scala:1290:36, RegisterRouter.scala:82:24]
      else if (dmiAbstractDataWrEnMaybe_5 & ~(|ctrlStateReg))	// @[Debug.scala:1290:36, :1453:91, :1454:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        abstractDataMem_5 <= auto_dmi_in_a_bits_data[15:8];	// @[Debug.scala:1290:36, RegisterRouter.scala:82:24]
      if (out_woready_1_55 & auto_tl_in_a_bits_mask[6])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        abstractDataMem_6 <= auto_tl_in_a_bits_data[55:48];	// @[Debug.scala:1290:36, RegisterRouter.scala:82:24]
      else if (dmiAbstractDataWrEnMaybe_6 & ~(|ctrlStateReg))	// @[Debug.scala:1290:36, :1453:91, :1454:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        abstractDataMem_6 <= auto_dmi_in_a_bits_data[23:16];	// @[Debug.scala:1290:36, RegisterRouter.scala:82:24]
      if (out_woready_1_55 & auto_tl_in_a_bits_mask[7])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        abstractDataMem_7 <= auto_tl_in_a_bits_data[63:56];	// @[Debug.scala:1290:36, RegisterRouter.scala:82:24]
      else if (dmiAbstractDataWrEnMaybe_7 & ~(|ctrlStateReg))	// @[Debug.scala:1290:36, :1453:91, :1454:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        abstractDataMem_7 <= auto_dmi_in_a_bits_data[31:24];	// @[Debug.scala:1290:36, RegisterRouter.scala:82:24]
      if (out_woready_1_71 & auto_tl_in_a_bits_mask[0])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_0 <= auto_tl_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_0 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_0 <= auto_dmi_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_71 & auto_tl_in_a_bits_mask[1])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_1 <= auto_tl_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_1 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_1 <= auto_dmi_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_71 & auto_tl_in_a_bits_mask[2])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_2 <= auto_tl_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_2 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_2 <= auto_dmi_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_71 & auto_tl_in_a_bits_mask[3])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_3 <= auto_tl_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_3 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_3 <= auto_dmi_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_71 & auto_tl_in_a_bits_mask[4])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_4 <= auto_tl_in_a_bits_data[39:32];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_4 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_4 <= auto_dmi_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_71 & auto_tl_in_a_bits_mask[5])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_5 <= auto_tl_in_a_bits_data[47:40];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_5 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_5 <= auto_dmi_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_71 & auto_tl_in_a_bits_mask[6])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_6 <= auto_tl_in_a_bits_data[55:48];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_6 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_6 <= auto_dmi_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_71 & auto_tl_in_a_bits_mask[7])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_7 <= auto_tl_in_a_bits_data[63:56];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_7 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_7 <= auto_dmi_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_142 & auto_tl_in_a_bits_mask[0])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_8 <= auto_tl_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_8 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_8 <= auto_dmi_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_142 & auto_tl_in_a_bits_mask[1])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_9 <= auto_tl_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_9 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_9 <= auto_dmi_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_142 & auto_tl_in_a_bits_mask[2])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_10 <= auto_tl_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_10 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_10 <= auto_dmi_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_142 & auto_tl_in_a_bits_mask[3])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_11 <= auto_tl_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_11 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_11 <= auto_dmi_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_142 & auto_tl_in_a_bits_mask[4])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_12 <= auto_tl_in_a_bits_data[39:32];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_12 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_12 <= auto_dmi_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_142 & auto_tl_in_a_bits_mask[5])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_13 <= auto_tl_in_a_bits_data[47:40];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_13 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_13 <= auto_dmi_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_142 & auto_tl_in_a_bits_mask[6])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_14 <= auto_tl_in_a_bits_data[55:48];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_14 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_14 <= auto_dmi_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_142 & auto_tl_in_a_bits_mask[7])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_15 <= auto_tl_in_a_bits_data[63:56];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_15 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_15 <= auto_dmi_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_31 & auto_tl_in_a_bits_mask[0])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_16 <= auto_tl_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_16 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_16 <= auto_dmi_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_31 & auto_tl_in_a_bits_mask[1])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_17 <= auto_tl_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_17 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_17 <= auto_dmi_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_31 & auto_tl_in_a_bits_mask[2])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_18 <= auto_tl_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_18 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_18 <= auto_dmi_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_31 & auto_tl_in_a_bits_mask[3])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_19 <= auto_tl_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_19 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_19 <= auto_dmi_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_31 & auto_tl_in_a_bits_mask[4])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_20 <= auto_tl_in_a_bits_data[39:32];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_20 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_20 <= auto_dmi_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_31 & auto_tl_in_a_bits_mask[5])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_21 <= auto_tl_in_a_bits_data[47:40];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_21 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_21 <= auto_dmi_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_31 & auto_tl_in_a_bits_mask[6])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_22 <= auto_tl_in_a_bits_data[55:48];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_22 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_22 <= auto_dmi_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_31 & auto_tl_in_a_bits_mask[7])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_23 <= auto_tl_in_a_bits_data[63:56];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_23 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_23 <= auto_dmi_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_95 & auto_tl_in_a_bits_mask[0])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_24 <= auto_tl_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_24 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_24 <= auto_dmi_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_95 & auto_tl_in_a_bits_mask[1])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_25 <= auto_tl_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_25 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_25 <= auto_dmi_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_95 & auto_tl_in_a_bits_mask[2])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_26 <= auto_tl_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_26 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_26 <= auto_dmi_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_95 & auto_tl_in_a_bits_mask[3])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_27 <= auto_tl_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_27 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_27 <= auto_dmi_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_95 & auto_tl_in_a_bits_mask[4])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_28 <= auto_tl_in_a_bits_data[39:32];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_28 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_28 <= auto_dmi_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_95 & auto_tl_in_a_bits_mask[5])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_29 <= auto_tl_in_a_bits_data[47:40];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_29 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_29 <= auto_dmi_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_95 & auto_tl_in_a_bits_mask[6])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_30 <= auto_tl_in_a_bits_data[55:48];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_30 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_30 <= auto_dmi_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_95 & auto_tl_in_a_bits_mask[7])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_31 <= auto_tl_in_a_bits_data[63:56];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_31 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_31 <= auto_dmi_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_166 & auto_tl_in_a_bits_mask[0])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_32 <= auto_tl_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_32 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_32 <= auto_dmi_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_166 & auto_tl_in_a_bits_mask[1])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_33 <= auto_tl_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_33 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_33 <= auto_dmi_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_166 & auto_tl_in_a_bits_mask[2])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_34 <= auto_tl_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_34 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_34 <= auto_dmi_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_166 & auto_tl_in_a_bits_mask[3])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_35 <= auto_tl_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_35 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_35 <= auto_dmi_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_166 & auto_tl_in_a_bits_mask[4])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_36 <= auto_tl_in_a_bits_data[39:32];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_36 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_36 <= auto_dmi_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_166 & auto_tl_in_a_bits_mask[5])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_37 <= auto_tl_in_a_bits_data[47:40];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_37 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_37 <= auto_dmi_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_166 & auto_tl_in_a_bits_mask[6])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_38 <= auto_tl_in_a_bits_data[55:48];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_38 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_38 <= auto_dmi_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_166 & auto_tl_in_a_bits_mask[7])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_39 <= auto_tl_in_a_bits_data[63:56];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_39 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_39 <= auto_dmi_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_122 & auto_tl_in_a_bits_mask[0])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_40 <= auto_tl_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_40 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_40 <= auto_dmi_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_122 & auto_tl_in_a_bits_mask[1])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_41 <= auto_tl_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_41 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_41 <= auto_dmi_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_122 & auto_tl_in_a_bits_mask[2])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_42 <= auto_tl_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_42 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_42 <= auto_dmi_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_122 & auto_tl_in_a_bits_mask[3])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_43 <= auto_tl_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_43 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_43 <= auto_dmi_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_122 & auto_tl_in_a_bits_mask[4])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_44 <= auto_tl_in_a_bits_data[39:32];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_44 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_44 <= auto_dmi_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_122 & auto_tl_in_a_bits_mask[5])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_45 <= auto_tl_in_a_bits_data[47:40];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_45 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_45 <= auto_dmi_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_122 & auto_tl_in_a_bits_mask[6])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_46 <= auto_tl_in_a_bits_data[55:48];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_46 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_46 <= auto_dmi_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_122 & auto_tl_in_a_bits_mask[7])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_47 <= auto_tl_in_a_bits_data[63:56];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_47 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_47 <= auto_dmi_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_15 & auto_tl_in_a_bits_mask[0])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_48 <= auto_tl_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_48 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_48 <= auto_dmi_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_15 & auto_tl_in_a_bits_mask[1])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_49 <= auto_tl_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_49 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_49 <= auto_dmi_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_15 & auto_tl_in_a_bits_mask[2])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_50 <= auto_tl_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_50 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_50 <= auto_dmi_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_15 & auto_tl_in_a_bits_mask[3])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_51 <= auto_tl_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_51 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_51 <= auto_dmi_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_15 & auto_tl_in_a_bits_mask[4])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_52 <= auto_tl_in_a_bits_data[39:32];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_52 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_52 <= auto_dmi_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_15 & auto_tl_in_a_bits_mask[5])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_53 <= auto_tl_in_a_bits_data[47:40];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_53 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_53 <= auto_dmi_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_15 & auto_tl_in_a_bits_mask[6])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_54 <= auto_tl_in_a_bits_data[55:48];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_54 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_54 <= auto_dmi_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_15 & auto_tl_in_a_bits_mask[7])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_55 <= auto_tl_in_a_bits_data[63:56];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_55 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_55 <= auto_dmi_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_103 & auto_tl_in_a_bits_mask[0])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_56 <= auto_tl_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_56 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_56 <= auto_dmi_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_103 & auto_tl_in_a_bits_mask[1])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_57 <= auto_tl_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_57 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_57 <= auto_dmi_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_103 & auto_tl_in_a_bits_mask[2])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_58 <= auto_tl_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_58 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_58 <= auto_dmi_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_103 & auto_tl_in_a_bits_mask[3])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_59 <= auto_tl_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_59 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_59 <= auto_dmi_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_103 & auto_tl_in_a_bits_mask[4])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_60 <= auto_tl_in_a_bits_data[39:32];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_60 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_60 <= auto_dmi_in_a_bits_data[7:0];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_103 & auto_tl_in_a_bits_mask[5])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_61 <= auto_tl_in_a_bits_data[47:40];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_61 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_61 <= auto_dmi_in_a_bits_data[15:8];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_103 & auto_tl_in_a_bits_mask[6])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_62 <= auto_tl_in_a_bits_data[55:48];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_62 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_62 <= auto_dmi_in_a_bits_data[23:16];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (out_woready_1_103 & auto_tl_in_a_bits_mask[7])	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
        programBufferMem_63 <= auto_tl_in_a_bits_data[63:56];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      else if (dmiProgramBufferWrEnMaybe_63 & ~(|ctrlStateReg))	// @[Debug.scala:1296:34, :1475:93, :1476:11, :1722:27, :1732:44, RegisterRouter.scala:82:24]
        programBufferMem_63 <= auto_dmi_in_a_bits_data[31:24];	// @[Debug.scala:1296:34, RegisterRouter.scala:82:24]
      if (|ctrlStateReg) begin	// @[Debug.scala:1722:27, :1732:44]
        if (_T_438)	// @[Debug.scala:1787:30]
          ctrlStateReg <= {~_GEN_6, 1'h0};	// @[Debug.scala:1722:27, :1794:38, :1796:22, :1797:43, :1799:22, :1801:33]
        else if (_T_439 & (hartExceptionWrEn | ~goReg & hartHaltedWrEn & auto_tl_in_a_bits_data[9:0] == {8'h0, selectedHartReg}))	// @[Debug.scala:891:30, :1266:45, :1484:27, :1725:32, :1808:{30,51}, :1813:{18,48,95,116}, :1814:22, :1816:31, :1818:24, :1821:53, RegisterRouter.scala:82:24]
          ctrlStateReg <= 2'h0;	// @[Debug.scala:916:35, :1722:27]
      end
      else if (_T_436)	// @[Debug.scala:1780:37]
        ctrlStateReg <= 2'h1;	// @[Debug.scala:916:35, :1722:27]
    end
    else begin
      haltedBitRegs <= 3'h0;	// @[Debug.scala:851:31, :1169:48]
      resumeReqRegs <= 3'h0;	// @[Debug.scala:853:31, :1169:48]
      haveResetBitRegs <= 3'h0;	// @[Debug.scala:855:31, :1169:48]
      selectedHartReg <= 2'h0;	// @[Debug.scala:891:30, :916:35]
      ABSTRACTCSReg_cmderr <= 3'h0;	// @[Debug.scala:1169:48, :1173:34]
      ABSTRACTAUTOReg_autoexecprogbuf <= 16'h0;	// @[Debug.scala:1224:54, :1225:36]
      ABSTRACTAUTOReg_autoexecdata <= 12'h0;	// @[Debug.scala:1224:54, :1225:36]
      COMMANDRdData_cmdtype <= 8'h0;	// @[Debug.scala:1266:45, :1267:25]
      COMMANDRdData_control <= 24'h0;	// @[Debug.scala:1266:45, :1267:25]
      abstractDataMem_0 <= 8'h0;	// @[Debug.scala:1266:45, :1290:36]
      abstractDataMem_1 <= 8'h0;	// @[Debug.scala:1266:45, :1290:36]
      abstractDataMem_2 <= 8'h0;	// @[Debug.scala:1266:45, :1290:36]
      abstractDataMem_3 <= 8'h0;	// @[Debug.scala:1266:45, :1290:36]
      abstractDataMem_4 <= 8'h0;	// @[Debug.scala:1266:45, :1290:36]
      abstractDataMem_5 <= 8'h0;	// @[Debug.scala:1266:45, :1290:36]
      abstractDataMem_6 <= 8'h0;	// @[Debug.scala:1266:45, :1290:36]
      abstractDataMem_7 <= 8'h0;	// @[Debug.scala:1266:45, :1290:36]
      programBufferMem_0 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_1 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_2 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_3 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_4 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_5 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_6 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_7 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_8 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_9 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_10 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_11 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_12 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_13 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_14 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_15 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_16 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_17 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_18 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_19 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_20 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_21 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_22 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_23 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_24 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_25 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_26 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_27 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_28 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_29 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_30 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_31 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_32 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_33 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_34 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_35 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_36 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_37 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_38 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_39 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_40 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_41 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_42 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_43 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_44 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_45 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_46 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_47 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_48 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_49 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_50 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_51 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_52 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_53 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_54 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_55 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_56 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_57 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_58 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_59 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_60 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_61 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_62 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      programBufferMem_63 <= 8'h0;	// @[Debug.scala:1266:45, :1296:34]
      ctrlStateReg <= 2'h0;	// @[Debug.scala:916:35, :1722:27]
    end
    hamaskReg_0 <= io_dmactive & (io_innerCtrl_valid ? io_innerCtrl_bits_hasel & io_innerCtrl_bits_hamask_0 : hamaskReg_0);	// @[Debug.scala:905:26, :906:47, :907:19, :908:39, :909:{19,25}]
    hamaskReg_1 <= io_dmactive & (io_innerCtrl_valid ? io_innerCtrl_bits_hasel & io_innerCtrl_bits_hamask_1 : hamaskReg_1);	// @[Debug.scala:905:26, :906:47, :907:19, :908:39, :909:{19,25}]
    hamaskReg_2 <= io_dmactive & (io_innerCtrl_valid ? io_innerCtrl_bits_hasel & io_innerCtrl_bits_hamask_2 : hamaskReg_2);	// @[Debug.scala:905:26, :906:47, :907:19, :908:39, :909:{19,25}]
    goReg <= io_dmactive & (goAbstract | ~hartGoingWrEn & goReg);	// @[Debug.scala:1484:27, :1485:32, :1490:24, :1491:13, :1493:25, :1494:15, :1495:33, :1497:15, :1779:47, :1787:59, RegisterRouter.scala:82:24]
    if (goAbstract) begin	// @[Debug.scala:1485:32, :1779:47, :1787:59]
      if (COMMANDRdData_control[17]) begin	// @[Debug.scala:1267:25, :1523:71]
        if (COMMANDRdData_control[16])	// @[Debug.scala:1267:25, :1523:71]
          abstractGeneratedMem_0 <= {17'h7000, COMMANDRdData_control[22:20], COMMANDRdData_control[4:0], 7'h3};	// @[Debug.scala:1267:25, :1523:71, :1576:35, :1582:55, :1587:12]
        else	// @[Debug.scala:1523:71]
          abstractGeneratedMem_0 <= {7'h1C, COMMANDRdData_control[4:0], 5'h0, COMMANDRdData_control[22:20], 12'h23};	// @[Debug.scala:1015:47, :1267:25, :1523:71, :1576:35, :1599:19, :1600:12]
      end
      else	// @[Debug.scala:1523:71]
        abstractGeneratedMem_0 <= 32'h13;	// @[Debug.scala:1576:35, :1632:15]
      if (COMMANDRdData_control[18])	// @[Debug.scala:1267:25, :1523:71]
        abstractGeneratedMem_1 <= 32'h13;	// @[Debug.scala:1576:35, :1632:15]
      else	// @[Debug.scala:1523:71]
        abstractGeneratedMem_1 <= 32'h100073;	// @[Debug.scala:1576:35, :1634:39]
    end
    if (reset) begin
      hrmaskReg_0 <= 1'h0;	// @[Debug.scala:937:29]
      hrmaskReg_1 <= 1'h0;	// @[Debug.scala:937:29]
      hrmaskReg_2 <= 1'h0;	// @[Debug.scala:937:29]
    end
    else begin
      hrmaskReg_0 <= io_dmactive & (io_innerCtrl_valid ? io_innerCtrl_bits_hrmask_0 : hrmaskReg_0);	// @[Debug.scala:937:29, :944:45, :945:17, :946:37, :947:17]
      hrmaskReg_1 <= io_dmactive & (io_innerCtrl_valid ? io_innerCtrl_bits_hrmask_1 : hrmaskReg_1);	// @[Debug.scala:937:29, :944:45, :945:17, :946:37, :947:17]
      hrmaskReg_2 <= io_dmactive & (io_innerCtrl_valid ? io_innerCtrl_bits_hrmask_2 : hrmaskReg_2);	// @[Debug.scala:937:29, :944:45, :945:17, :946:37, :947:17]
    end
  end // always @(posedge)
  wire [9:0]    _hgHartFiring_1_T = {7'h0, haltedBitRegs} >> auto_tl_in_a_bits_data[9:0];	// @[Debug.scala:851:31, :1118:60, RegisterRouter.scala:82:24]
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      hrDebugIntReg_0 <= 1'h0;	// @[Debug.scala:951:34]
      hrDebugIntReg_1 <= 1'h0;	// @[Debug.scala:951:34]
      hrDebugIntReg_2 <= 1'h0;	// @[Debug.scala:951:34]
      hgParticipateHart_0 <= 1'h0;	// @[Debug.scala:1026:38]
      hgParticipateHart_1 <= 1'h0;	// @[Debug.scala:1026:38]
      hgParticipateHart_2 <= 1'h0;	// @[Debug.scala:1026:38]
      hgFired_1 <= 1'h0;	// @[Debug.scala:1097:38]
    end
    else begin
      hrDebugIntReg_0 <= io_dmactive & hrmaskReg_0 & (_hartIsInResetSync_0_debug_hartReset_0_io_q | hrDebugIntReg_0 & ~(haltedBitRegs[0]));	// @[Debug.scala:851:31, :937:29, :951:34, :952:47, :953:23, :955:23, :957:44, ShiftReg.scala:45:23, package.scala:66:72, :67:75, :71:38]
      hrDebugIntReg_1 <= io_dmactive & hrmaskReg_1 & (_hartIsInResetSync_1_debug_hartReset_1_io_q | hrDebugIntReg_1 & ~(haltedBitRegs[1]));	// @[Debug.scala:851:31, :937:29, :951:34, :952:47, :953:23, :955:23, :957:44, ShiftReg.scala:45:23, package.scala:66:72, :67:75, :71:38]
      hrDebugIntReg_2 <= io_dmactive & hrmaskReg_2 & (_hartIsInResetSync_2_debug_hartReset_2_io_q | hrDebugIntReg_2 & ~(haltedBitRegs[2]));	// @[Debug.scala:851:31, :937:29, :951:34, :952:47, :953:23, :955:23, :957:44, ShiftReg.scala:45:23, package.scala:66:72, :67:75, :71:38]
      hgParticipateHart_0 <= io_dmactive & (haltgroupWrEn & auto_dmi_in_a_bits_data[1] & ~(auto_dmi_in_a_bits_data[0]) & hamaskFull_0 & auto_dmi_in_a_bits_data[6:2] < 5'h2 ? auto_dmi_in_a_bits_data[2] : hgParticipateHart_0);	// @[Debug.scala:911:18, :915:44, :916:35, :1026:38, :1031:49, :1032:40, :1034:55, :1035:{37,62,81}, :1036:42, RegisterRouter.scala:82:24]
      hgParticipateHart_1 <= io_dmactive & (haltgroupWrEn & auto_dmi_in_a_bits_data[1] & ~(auto_dmi_in_a_bits_data[0]) & hamaskFull_1 & auto_dmi_in_a_bits_data[6:2] < 5'h2 ? auto_dmi_in_a_bits_data[2] : hgParticipateHart_1);	// @[Debug.scala:911:18, :915:44, :916:35, :1026:38, :1031:49, :1032:40, :1034:55, :1035:{37,62,81}, :1036:42, RegisterRouter.scala:82:24]
      hgParticipateHart_2 <= io_dmactive & (haltgroupWrEn & auto_dmi_in_a_bits_data[1] & ~(auto_dmi_in_a_bits_data[0]) & hamaskFull_2 & auto_dmi_in_a_bits_data[6:2] < 5'h2 ? auto_dmi_in_a_bits_data[2] : hgParticipateHart_2);	// @[Debug.scala:911:18, :915:44, :916:35, :1026:38, :1031:49, :1032:40, :1034:55, :1035:{37,62,81}, :1036:42, RegisterRouter.scala:82:24]
      hgFired_1 <= io_dmactive & (~hgFired_1 & hartHaltedWrEn & ~(_hgHartFiring_1_T[0]) & _GEN_3[auto_tl_in_a_bits_data[1:0]] | ~(hgFired_1 & (haltedBitRegs[0] | ~hgParticipateHart_0) & (haltedBitRegs[1] | ~hgParticipateHart_1) & (haltedBitRegs[2] | ~hgParticipateHart_2)) & hgFired_1);	// @[Debug.scala:851:31, :1026:38, :1040:29, :1097:38, :1118:{46,60,140}, :1119:{48,82}, :1121:49, :1122:23, :1123:{21,34,75}, :1124:23, :1125:{34,80}, :1126:23, RegisterRouter.scala:82:24, package.scala:67:75]
    end
  end // always @(posedge, posedge)
  `ifndef SYNTHESIS
    wire         _GEN_8 = (|ctrlStateReg) & ~_T_438;	// @[Debug.scala:1722:27, :1732:44, :1787:{30,59}]
    always @(posedge clock) begin	// @[Debug.scala:1496:15]
      if (io_dmactive & ~goAbstract & hartGoingWrEn & ~reset & (|(auto_tl_in_a_bits_data[41:32]))) begin	// @[Debug.scala:1485:32, :1493:25, :1496:{15,28}, :1779:47, :1787:59, RegisterRouter.scala:82:24]
        if (`ASSERT_VERBOSE_COND_)	// @[Debug.scala:1496:15]
          $error("Assertion failed: Unexpected 'GOING' hart.\n    at Debug.scala:1496 assert(hartGoingId === 0.U, \"Unexpected 'GOING' hart.\")//Chisel3 #540 %%%%x, expected %%%%x\", hartGoingId, 0.U)\n");	// @[Debug.scala:1496:15]
        if (`STOP_COND_)	// @[Debug.scala:1496:15]
          $fatal;	// @[Debug.scala:1496:15]
      end
      if (_GEN_8 & _T_439 & hartExceptionWrEn & ~reset & (|(auto_tl_in_a_bits_data[41:32]))) begin	// @[Debug.scala:1787:59, :1808:30, :1817:{15,32}, RegisterRouter.scala:82:24]
        if (`ASSERT_VERBOSE_COND_)	// @[Debug.scala:1817:15]
          $error("Assertion failed: Unexpected 'EXCEPTION' hart\n    at Debug.scala:1817 assert(hartExceptionId === 0.U, \"Unexpected 'EXCEPTION' hart\")//Chisel3 #540, %%%%x, expected %%%%x\", hartExceptionId, 0.U)\n");	// @[Debug.scala:1817:15]
        if (`STOP_COND_)	// @[Debug.scala:1817:15]
          $fatal;	// @[Debug.scala:1817:15]
      end
      if (_GEN_8 & ~_T_439 & (&ctrlStateReg) & ~reset) begin	// @[Debug.scala:1722:27, :1787:59, :1808:{30,51}, :1821:30, :1822:13]
        if (`ASSERT_VERBOSE_COND_)	// @[Debug.scala:1822:13]
          $error("Assertion failed: Should not be in custom state unless we need it.\n    at Debug.scala:1822 assert(needCustom.B, \"Should not be in custom state unless we need it.\")\n");	// @[Debug.scala:1822:13]
        if (`STOP_COND_)	// @[Debug.scala:1822:13]
          $fatal;	// @[Debug.scala:1822:13]
      end
      if (~reset & ~(~io_dmactive | ~hartExceptionWrEn | ctrlStateReg == 2'h2)) begin	// @[Debug.scala:916:35, :1722:27, :1835:{12,14,30,49,65}, RegisterRouter.scala:82:24]
        if (`ASSERT_VERBOSE_COND_)	// @[Debug.scala:1835:12]
          $error("Assertion failed: Unexpected EXCEPTION write: should only get it in Debug Module EXEC state\n    at Debug.scala:1835 assert ((!io.dmactive || !hartExceptionWrEn || ctrlStateReg === CtrlState(Exec)),\n");	// @[Debug.scala:1835:12]
        if (`STOP_COND_)	// @[Debug.scala:1835:12]
          $fatal;	// @[Debug.scala:1835:12]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        haltedBitRegs = _RANDOM_0[2:0];	// @[Debug.scala:851:31]
        resumeReqRegs = _RANDOM_0[5:3];	// @[Debug.scala:851:31, :853:31]
        haveResetBitRegs = _RANDOM_0[8:6];	// @[Debug.scala:851:31, :855:31]
        selectedHartReg = _RANDOM_0[10:9];	// @[Debug.scala:851:31, :891:30]
        hamaskReg_0 = _RANDOM_0[11];	// @[Debug.scala:851:31, :905:26]
        hamaskReg_1 = _RANDOM_0[12];	// @[Debug.scala:851:31, :905:26]
        hamaskReg_2 = _RANDOM_0[13];	// @[Debug.scala:851:31, :905:26]
        hrmaskReg_0 = _RANDOM_0[14];	// @[Debug.scala:851:31, :937:29]
        hrmaskReg_1 = _RANDOM_0[15];	// @[Debug.scala:851:31, :937:29]
        hrmaskReg_2 = _RANDOM_0[16];	// @[Debug.scala:851:31, :937:29]
        hrDebugIntReg_0 = _RANDOM_0[17];	// @[Debug.scala:851:31, :951:34]
        hrDebugIntReg_1 = _RANDOM_0[18];	// @[Debug.scala:851:31, :951:34]
        hrDebugIntReg_2 = _RANDOM_0[19];	// @[Debug.scala:851:31, :951:34]
        hgParticipateHart_0 = _RANDOM_0[20];	// @[Debug.scala:851:31, :1026:38]
        hgParticipateHart_1 = _RANDOM_0[21];	// @[Debug.scala:851:31, :1026:38]
        hgParticipateHart_2 = _RANDOM_0[22];	// @[Debug.scala:851:31, :1026:38]
        hgFired_1 = _RANDOM_0[24];	// @[Debug.scala:851:31, :1097:38]
        ABSTRACTCSReg_cmderr = _RANDOM_1[16:14];	// @[Debug.scala:1173:34]
        ABSTRACTAUTOReg_autoexecprogbuf = {_RANDOM_1[31:25], _RANDOM_2[8:0]};	// @[Debug.scala:1173:34, :1225:36]
        ABSTRACTAUTOReg_autoexecdata = _RANDOM_2[24:13];	// @[Debug.scala:1225:36]
        COMMANDRdData_cmdtype = {_RANDOM_2[31:25], _RANDOM_3[0]};	// @[Debug.scala:1225:36, :1267:25]
        COMMANDRdData_control = _RANDOM_3[24:1];	// @[Debug.scala:1267:25]
        abstractDataMem_0 = {_RANDOM_3[31:25], _RANDOM_4[0]};	// @[Debug.scala:1267:25, :1290:36]
        abstractDataMem_1 = _RANDOM_4[8:1];	// @[Debug.scala:1290:36]
        abstractDataMem_2 = _RANDOM_4[16:9];	// @[Debug.scala:1290:36]
        abstractDataMem_3 = _RANDOM_4[24:17];	// @[Debug.scala:1290:36]
        abstractDataMem_4 = {_RANDOM_4[31:25], _RANDOM_5[0]};	// @[Debug.scala:1290:36]
        abstractDataMem_5 = _RANDOM_5[8:1];	// @[Debug.scala:1290:36]
        abstractDataMem_6 = _RANDOM_5[16:9];	// @[Debug.scala:1290:36]
        abstractDataMem_7 = _RANDOM_5[24:17];	// @[Debug.scala:1290:36]
        programBufferMem_0 = {_RANDOM_5[31:25], _RANDOM_6[0]};	// @[Debug.scala:1290:36, :1296:34]
        programBufferMem_1 = _RANDOM_6[8:1];	// @[Debug.scala:1296:34]
        programBufferMem_2 = _RANDOM_6[16:9];	// @[Debug.scala:1296:34]
        programBufferMem_3 = _RANDOM_6[24:17];	// @[Debug.scala:1296:34]
        programBufferMem_4 = {_RANDOM_6[31:25], _RANDOM_7[0]};	// @[Debug.scala:1296:34]
        programBufferMem_5 = _RANDOM_7[8:1];	// @[Debug.scala:1296:34]
        programBufferMem_6 = _RANDOM_7[16:9];	// @[Debug.scala:1296:34]
        programBufferMem_7 = _RANDOM_7[24:17];	// @[Debug.scala:1296:34]
        programBufferMem_8 = {_RANDOM_7[31:25], _RANDOM_8[0]};	// @[Debug.scala:1296:34]
        programBufferMem_9 = _RANDOM_8[8:1];	// @[Debug.scala:1296:34]
        programBufferMem_10 = _RANDOM_8[16:9];	// @[Debug.scala:1296:34]
        programBufferMem_11 = _RANDOM_8[24:17];	// @[Debug.scala:1296:34]
        programBufferMem_12 = {_RANDOM_8[31:25], _RANDOM_9[0]};	// @[Debug.scala:1296:34]
        programBufferMem_13 = _RANDOM_9[8:1];	// @[Debug.scala:1296:34]
        programBufferMem_14 = _RANDOM_9[16:9];	// @[Debug.scala:1296:34]
        programBufferMem_15 = _RANDOM_9[24:17];	// @[Debug.scala:1296:34]
        programBufferMem_16 = {_RANDOM_9[31:25], _RANDOM_10[0]};	// @[Debug.scala:1296:34]
        programBufferMem_17 = _RANDOM_10[8:1];	// @[Debug.scala:1296:34]
        programBufferMem_18 = _RANDOM_10[16:9];	// @[Debug.scala:1296:34]
        programBufferMem_19 = _RANDOM_10[24:17];	// @[Debug.scala:1296:34]
        programBufferMem_20 = {_RANDOM_10[31:25], _RANDOM_11[0]};	// @[Debug.scala:1296:34]
        programBufferMem_21 = _RANDOM_11[8:1];	// @[Debug.scala:1296:34]
        programBufferMem_22 = _RANDOM_11[16:9];	// @[Debug.scala:1296:34]
        programBufferMem_23 = _RANDOM_11[24:17];	// @[Debug.scala:1296:34]
        programBufferMem_24 = {_RANDOM_11[31:25], _RANDOM_12[0]};	// @[Debug.scala:1296:34]
        programBufferMem_25 = _RANDOM_12[8:1];	// @[Debug.scala:1296:34]
        programBufferMem_26 = _RANDOM_12[16:9];	// @[Debug.scala:1296:34]
        programBufferMem_27 = _RANDOM_12[24:17];	// @[Debug.scala:1296:34]
        programBufferMem_28 = {_RANDOM_12[31:25], _RANDOM_13[0]};	// @[Debug.scala:1296:34]
        programBufferMem_29 = _RANDOM_13[8:1];	// @[Debug.scala:1296:34]
        programBufferMem_30 = _RANDOM_13[16:9];	// @[Debug.scala:1296:34]
        programBufferMem_31 = _RANDOM_13[24:17];	// @[Debug.scala:1296:34]
        programBufferMem_32 = {_RANDOM_13[31:25], _RANDOM_14[0]};	// @[Debug.scala:1296:34]
        programBufferMem_33 = _RANDOM_14[8:1];	// @[Debug.scala:1296:34]
        programBufferMem_34 = _RANDOM_14[16:9];	// @[Debug.scala:1296:34]
        programBufferMem_35 = _RANDOM_14[24:17];	// @[Debug.scala:1296:34]
        programBufferMem_36 = {_RANDOM_14[31:25], _RANDOM_15[0]};	// @[Debug.scala:1296:34]
        programBufferMem_37 = _RANDOM_15[8:1];	// @[Debug.scala:1296:34]
        programBufferMem_38 = _RANDOM_15[16:9];	// @[Debug.scala:1296:34]
        programBufferMem_39 = _RANDOM_15[24:17];	// @[Debug.scala:1296:34]
        programBufferMem_40 = {_RANDOM_15[31:25], _RANDOM_16[0]};	// @[Debug.scala:1296:34]
        programBufferMem_41 = _RANDOM_16[8:1];	// @[Debug.scala:1296:34]
        programBufferMem_42 = _RANDOM_16[16:9];	// @[Debug.scala:1296:34]
        programBufferMem_43 = _RANDOM_16[24:17];	// @[Debug.scala:1296:34]
        programBufferMem_44 = {_RANDOM_16[31:25], _RANDOM_17[0]};	// @[Debug.scala:1296:34]
        programBufferMem_45 = _RANDOM_17[8:1];	// @[Debug.scala:1296:34]
        programBufferMem_46 = _RANDOM_17[16:9];	// @[Debug.scala:1296:34]
        programBufferMem_47 = _RANDOM_17[24:17];	// @[Debug.scala:1296:34]
        programBufferMem_48 = {_RANDOM_17[31:25], _RANDOM_18[0]};	// @[Debug.scala:1296:34]
        programBufferMem_49 = _RANDOM_18[8:1];	// @[Debug.scala:1296:34]
        programBufferMem_50 = _RANDOM_18[16:9];	// @[Debug.scala:1296:34]
        programBufferMem_51 = _RANDOM_18[24:17];	// @[Debug.scala:1296:34]
        programBufferMem_52 = {_RANDOM_18[31:25], _RANDOM_19[0]};	// @[Debug.scala:1296:34]
        programBufferMem_53 = _RANDOM_19[8:1];	// @[Debug.scala:1296:34]
        programBufferMem_54 = _RANDOM_19[16:9];	// @[Debug.scala:1296:34]
        programBufferMem_55 = _RANDOM_19[24:17];	// @[Debug.scala:1296:34]
        programBufferMem_56 = {_RANDOM_19[31:25], _RANDOM_20[0]};	// @[Debug.scala:1296:34]
        programBufferMem_57 = _RANDOM_20[8:1];	// @[Debug.scala:1296:34]
        programBufferMem_58 = _RANDOM_20[16:9];	// @[Debug.scala:1296:34]
        programBufferMem_59 = _RANDOM_20[24:17];	// @[Debug.scala:1296:34]
        programBufferMem_60 = {_RANDOM_20[31:25], _RANDOM_21[0]};	// @[Debug.scala:1296:34]
        programBufferMem_61 = _RANDOM_21[8:1];	// @[Debug.scala:1296:34]
        programBufferMem_62 = _RANDOM_21[16:9];	// @[Debug.scala:1296:34]
        programBufferMem_63 = _RANDOM_21[24:17];	// @[Debug.scala:1296:34]
        goReg = _RANDOM_21[25];	// @[Debug.scala:1296:34, :1484:27]
        abstractGeneratedMem_0 = {_RANDOM_21[31:26], _RANDOM_22[25:0]};	// @[Debug.scala:1296:34, :1576:35]
        abstractGeneratedMem_1 = {_RANDOM_22[31:26], _RANDOM_23[25:0]};	// @[Debug.scala:1576:35]
        ctrlStateReg = _RANDOM_23[27:26];	// @[Debug.scala:1576:35, :1722:27]
      `endif // RANDOMIZE_REG_INIT
      `ifdef RANDOMIZE
        if (reset) begin
          hrDebugIntReg_0 = 1'h0;	// @[Debug.scala:951:34]
          hrDebugIntReg_1 = 1'h0;	// @[Debug.scala:951:34]
          hrDebugIntReg_2 = 1'h0;	// @[Debug.scala:951:34]
          hgParticipateHart_0 = 1'h0;	// @[Debug.scala:1026:38]
          hgParticipateHart_1 = 1'h0;	// @[Debug.scala:1026:38]
          hgParticipateHart_2 = 1'h0;	// @[Debug.scala:1026:38]
          hgFired_1 = 1'h0;	// @[Debug.scala:1097:38]
        end
      `endif // RANDOMIZE
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  TLMonitor_87 monitor (	// @[Nodes.scala:24:25]
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (auto_dmi_in_d_ready),
    .io_in_a_valid        (auto_dmi_in_a_valid),
    .io_in_a_bits_opcode  (auto_dmi_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_dmi_in_a_bits_param),
    .io_in_a_bits_size    (auto_dmi_in_a_bits_size),
    .io_in_a_bits_source  (auto_dmi_in_a_bits_source),
    .io_in_a_bits_address (auto_dmi_in_a_bits_address),
    .io_in_a_bits_mask    (auto_dmi_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_dmi_in_a_bits_corrupt),
    .io_in_d_ready        (auto_dmi_in_d_ready),
    .io_in_d_valid        (auto_dmi_in_a_valid),
    .io_in_d_bits_opcode  (bundleIn_0_d_bits_opcode),	// @[RegisterRouter.scala:97:19]
    .io_in_d_bits_size    (auto_dmi_in_a_bits_size),
    .io_in_d_bits_source  (auto_dmi_in_a_bits_source)
  );
  TLMonitor_88 monitor_1 (	// @[Nodes.scala:24:25]
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (auto_tl_in_d_ready),
    .io_in_a_valid        (auto_tl_in_a_valid),
    .io_in_a_bits_opcode  (auto_tl_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_tl_in_a_bits_param),
    .io_in_a_bits_size    (auto_tl_in_a_bits_size),
    .io_in_a_bits_source  (auto_tl_in_a_bits_source),
    .io_in_a_bits_address (auto_tl_in_a_bits_address),
    .io_in_a_bits_mask    (auto_tl_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_tl_in_a_bits_corrupt),
    .io_in_d_ready        (auto_tl_in_d_ready),
    .io_in_d_valid        (auto_tl_in_a_valid),
    .io_in_d_bits_opcode  (bundleIn_0_1_d_bits_opcode),	// @[RegisterRouter.scala:97:19]
    .io_in_d_bits_size    (auto_tl_in_a_bits_size),
    .io_in_d_bits_source  (auto_tl_in_a_bits_source)
  );
  AsyncResetSynchronizerShiftReg_w1_d3_i0_224 hartIsInResetSync_0_debug_hartReset_0 (	// @[ShiftReg.scala:45:23]
    .clock (clock),
    .reset (reset),
    .io_d  (io_hartIsInReset_0),
    .io_q  (_hartIsInResetSync_0_debug_hartReset_0_io_q)
  );
  AsyncResetSynchronizerShiftReg_w1_d3_i0_224 hartIsInResetSync_1_debug_hartReset_1 (	// @[ShiftReg.scala:45:23]
    .clock (clock),
    .reset (reset),
    .io_d  (io_hartIsInReset_1),
    .io_q  (_hartIsInResetSync_1_debug_hartReset_1_io_q)
  );
  AsyncResetSynchronizerShiftReg_w1_d3_i0_224 hartIsInResetSync_2_debug_hartReset_2 (	// @[ShiftReg.scala:45:23]
    .clock (clock),
    .reset (reset),
    .io_d  (io_hartIsInReset_2),
    .io_q  (_hartIsInResetSync_2_debug_hartReset_2_io_q)
  );
  assign auto_tl_in_a_ready = auto_tl_in_d_ready;
  assign auto_tl_in_d_valid = auto_tl_in_a_valid;
  assign auto_tl_in_d_bits_opcode = bundleIn_0_1_d_bits_opcode;	// @[RegisterRouter.scala:97:19]
  assign auto_tl_in_d_bits_size = auto_tl_in_a_bits_size;
  assign auto_tl_in_d_bits_source = auto_tl_in_a_bits_source;
  assign auto_tl_in_d_bits_data =
    (_out_out_bits_data_T_76 ? auto_tl_in_a_bits_address[10] : ~(out_oindex_1 == 8'h20 | out_oindex_1 == 8'h21 | out_oindex_1 == 8'h60 | out_oindex_1 == 8'h67 | out_oindex_1 == 8'h68 | out_oindex_1 == 8'h69 | out_oindex_1 == 8'h6A | out_oindex_1 == 8'h6B | out_oindex_1 == 8'h6C | out_oindex_1 == 8'h6D | out_oindex_1 == 8'h6E | out_oindex_1 == 8'h6F | out_oindex_1 == 8'h70 | out_oindex_1 == 8'h80 | out_oindex_1 == 8'h81 | out_oindex_1 == 8'h82 | out_oindex_1 == 8'h83 | out_oindex_1 == 8'h84 | out_oindex_1 == 8'h85 | out_oindex_1 == 8'h86 | out_oindex_1 == 8'h87 | out_oindex_1 == 8'h88 | out_oindex_1 == 8'h89 | out_oindex_1 == 8'h8A) | ~(auto_tl_in_a_bits_address[10]))
      ? (_out_out_bits_data_T_76
           ? {39'h0, (&selectedHartReg) & goReg, 6'h0, resumeReqRegs[2], _GEN_1 & goReg, 6'h0, resumeReqRegs[1], _GEN_0 & goReg, 6'h0, resumeReqRegs[0], _GEN & goReg}
           : out_oindex_1 == 8'h20 | out_oindex_1 == 8'h21
               ? 64'h0
               : out_oindex_1 == 8'h60
                   ? 64'h380006F
                   : out_oindex_1 == 8'h67
                       ? {abstractGeneratedMem_1, abstractGeneratedMem_0}
                       : out_oindex_1 == 8'h68
                           ? {programBufferMem_7, programBufferMem_6, programBufferMem_5, programBufferMem_4, programBufferMem_3, programBufferMem_2, programBufferMem_1, programBufferMem_0}
                           : out_oindex_1 == 8'h69
                               ? {programBufferMem_15, programBufferMem_14, programBufferMem_13, programBufferMem_12, programBufferMem_11, programBufferMem_10, programBufferMem_9, programBufferMem_8}
                               : out_oindex_1 == 8'h6A ? {programBufferMem_23, programBufferMem_22, programBufferMem_21, programBufferMem_20, programBufferMem_19, programBufferMem_18, programBufferMem_17, programBufferMem_16} : out_oindex_1 == 8'h6B ? {programBufferMem_31, programBufferMem_30, programBufferMem_29, programBufferMem_28, programBufferMem_27, programBufferMem_26, programBufferMem_25, programBufferMem_24} : out_oindex_1 == 8'h6C ? {programBufferMem_39, programBufferMem_38, programBufferMem_37, programBufferMem_36, programBufferMem_35, programBufferMem_34, programBufferMem_33, programBufferMem_32} : out_oindex_1 == 8'h6D ? {programBufferMem_47, programBufferMem_46, programBufferMem_45, programBufferMem_44, programBufferMem_43, programBufferMem_42, programBufferMem_41, programBufferMem_40} : out_oindex_1 == 8'h6E ? {programBufferMem_55, programBufferMem_54, programBufferMem_53, programBufferMem_52, programBufferMem_51, programBufferMem_50, programBufferMem_49, programBufferMem_48} : out_oindex_1 == 8'h6F ? {programBufferMem_63, programBufferMem_62, programBufferMem_61, programBufferMem_60, programBufferMem_59, programBufferMem_58, programBufferMem_57, programBufferMem_56} : out_oindex_1 == 8'h70 ? {abstractDataMem_7, abstractDataMem_6, abstractDataMem_5, abstractDataMem_4, abstractDataMem_3, abstractDataMem_2, abstractDataMem_1, abstractDataMem_0} : out_oindex_1 == 8'h80 ? 64'h380006F00C0006F : out_oindex_1 == 8'h81 ? 64'hFF0000F0440006F : out_oindex_1 == 8'h82 ? 64'hF14024737B241073 : out_oindex_1 == 8'h83 ? 64'h4004440310802023 : out_oindex_1 == 8'h84 ? 64'hFE0408E300347413 : out_oindex_1 == 8'h85 ? 64'h4086300147413 : out_oindex_1 == 8'h86 ? 64'h100022237B202473 : out_oindex_1 == 8'h87 ? 64'hF140247330000067 : out_oindex_1 == 8'h88 ? 64'h7B20247310802423 : out_oindex_1 == 8'h89 ? 64'h100026237B200073 : {32'h0, out_oindex_1 == 8'h8A ? 32'h100073 : 32'h0})
      : 64'h0;	// @[Cat.scala:33:92, Debug.scala:853:31, :891:30, :916:35, :1269:39, :1290:36, :1296:34, :1484:27, :1507:25, :1510:61, :1514:80, :1576:35, :1634:39, Edges.scala:191:34, MuxLiteral.scala:52:28, :54:{22,28}, RegisterRouter.scala:82:24]
  assign auto_dmi_in_a_ready = auto_dmi_in_d_ready;
  assign auto_dmi_in_d_valid = auto_dmi_in_a_valid;
  assign auto_dmi_in_d_bits_opcode = bundleIn_0_d_bits_opcode;	// @[RegisterRouter.scala:97:19]
  assign auto_dmi_in_d_bits_size = auto_dmi_in_a_bits_size;
  assign auto_dmi_in_d_bits_source = auto_dmi_in_a_bits_source;
  assign auto_dmi_in_d_bits_data =
    (_out_out_bits_data_T_25 ? auto_dmi_in_a_bits_address[8] : ~(auto_dmi_in_a_bits_address[7:2] == 6'h4 | auto_dmi_in_a_bits_address[7:2] == 6'h5 | auto_dmi_in_a_bits_address[7:2] == 6'h11 | auto_dmi_in_a_bits_address[7:2] == 6'h13 | auto_dmi_in_a_bits_address[7:2] == 6'h16 | auto_dmi_in_a_bits_address[7:2] == 6'h17 | auto_dmi_in_a_bits_address[7:2] == 6'h18 | auto_dmi_in_a_bits_address[7:2] == 6'h20 | auto_dmi_in_a_bits_address[7:2] == 6'h21 | auto_dmi_in_a_bits_address[7:2] == 6'h22 | auto_dmi_in_a_bits_address[7:2] == 6'h23 | auto_dmi_in_a_bits_address[7:2] == 6'h24 | auto_dmi_in_a_bits_address[7:2] == 6'h25 | auto_dmi_in_a_bits_address[7:2] == 6'h26 | auto_dmi_in_a_bits_address[7:2] == 6'h27 | auto_dmi_in_a_bits_address[7:2] == 6'h28 | auto_dmi_in_a_bits_address[7:2] == 6'h29 | auto_dmi_in_a_bits_address[7:2] == 6'h2A | auto_dmi_in_a_bits_address[7:2] == 6'h2B | auto_dmi_in_a_bits_address[7:2] == 6'h2C | auto_dmi_in_a_bits_address[7:2] == 6'h2D | auto_dmi_in_a_bits_address[7:2] == 6'h2E | auto_dmi_in_a_bits_address[7:2] == 6'h2F | auto_dmi_in_a_bits_address[7:2] == 6'h32) | ~(auto_dmi_in_a_bits_address[8]))
      ? (_out_out_bits_data_T_25
           ? {29'h0, haltedBitRegs}
           : auto_dmi_in_a_bits_address[7:2] == 6'h4
               ? {abstractDataMem_3, abstractDataMem_2, abstractDataMem_1, abstractDataMem_0}
               : auto_dmi_in_a_bits_address[7:2] == 6'h5
                   ? {abstractDataMem_7, abstractDataMem_6, abstractDataMem_5, abstractDataMem_4}
                   : auto_dmi_in_a_bits_address[7:2] == 6'h11
                       ? {12'h0, _GEN_2 & (haveResetBitRegs[0] | ~hamaskFull_0) & (haveResetBitRegs[1] | ~hamaskFull_1) & (haveResetBitRegs[2] | ~hamaskFull_2), ~DMSTATUSRdData_allnonexistent & (haveResetBitRegs[0] & hamaskFull_0 | haveResetBitRegs[1] & hamaskFull_1 | haveResetBitRegs[2] & hamaskFull_2), _GEN_2 & (resumeAcks[0] | ~hamaskFull_0) & (resumeAcks[1] | ~hamaskFull_1) & (resumeAcks[2] | ~hamaskFull_2), ~DMSTATUSRdData_allnonexistent & (resumeAcks[0] & hamaskFull_0 | resumeAcks[1] & hamaskFull_1 | resumeAcks[2] & hamaskFull_2), DMSTATUSRdData_allnonexistent, &selectedHartReg, _GEN_2 & ~hamaskFull_0 & ~hamaskFull_1 & ~hamaskFull_2, 1'h0, _GEN_2 & (~(haltedBitRegs[0]) | ~hamaskFull_0) & (~(haltedBitRegs[1]) | ~hamaskFull_1) & (~(haltedBitRegs[2]) | ~hamaskFull_2), ~DMSTATUSRdData_allnonexistent & (~(haltedBitRegs[0]) & hamaskFull_0 | ~(haltedBitRegs[1]) & hamaskFull_1 | ~(haltedBitRegs[2]) & hamaskFull_2), _GEN_2 & (haltedBitRegs[0] | ~hamaskFull_0) & (haltedBitRegs[1] | ~hamaskFull_1) & (haltedBitRegs[2] | ~hamaskFull_2), ~DMSTATUSRdData_allnonexistent & (haltedBitRegs[0] & hamaskFull_0 | haltedBitRegs[1] & hamaskFull_1 | haltedBitRegs[2] & hamaskFull_2), 8'hA2}
                       : auto_dmi_in_a_bits_address[7:2] == 6'h13
                           ? {31'h0, |haltedBitRegs}
                           : auto_dmi_in_a_bits_address[7:2] == 6'h16
                               ? {19'h8000, abstractCommandBusy, 1'h0, ABSTRACTCSReg_cmderr, 8'h2}
                               : auto_dmi_in_a_bits_address[7:2] == 6'h17
                                   ? {COMMANDRdData_cmdtype, COMMANDRdData_control}
                                   : auto_dmi_in_a_bits_address[7:2] == 6'h18
                                       ? {ABSTRACTAUTOReg_autoexecprogbuf, 14'h0, ABSTRACTAUTOReg_autoexecdata[1:0]}
                                       : auto_dmi_in_a_bits_address[7:2] == 6'h20
                                           ? {programBufferMem_3, programBufferMem_2, programBufferMem_1, programBufferMem_0}
                                           : auto_dmi_in_a_bits_address[7:2] == 6'h21
                                               ? {programBufferMem_7, programBufferMem_6, programBufferMem_5, programBufferMem_4}
                                               : auto_dmi_in_a_bits_address[7:2] == 6'h22 ? {programBufferMem_11, programBufferMem_10, programBufferMem_9, programBufferMem_8} : auto_dmi_in_a_bits_address[7:2] == 6'h23 ? {programBufferMem_15, programBufferMem_14, programBufferMem_13, programBufferMem_12} : auto_dmi_in_a_bits_address[7:2] == 6'h24 ? {programBufferMem_19, programBufferMem_18, programBufferMem_17, programBufferMem_16} : auto_dmi_in_a_bits_address[7:2] == 6'h25 ? {programBufferMem_23, programBufferMem_22, programBufferMem_21, programBufferMem_20} : auto_dmi_in_a_bits_address[7:2] == 6'h26 ? {programBufferMem_27, programBufferMem_26, programBufferMem_25, programBufferMem_24} : auto_dmi_in_a_bits_address[7:2] == 6'h27 ? {programBufferMem_31, programBufferMem_30, programBufferMem_29, programBufferMem_28} : auto_dmi_in_a_bits_address[7:2] == 6'h28 ? {programBufferMem_35, programBufferMem_34, programBufferMem_33, programBufferMem_32} : auto_dmi_in_a_bits_address[7:2] == 6'h29 ? {programBufferMem_39, programBufferMem_38, programBufferMem_37, programBufferMem_36} : auto_dmi_in_a_bits_address[7:2] == 6'h2A ? {programBufferMem_43, programBufferMem_42, programBufferMem_41, programBufferMem_40} : auto_dmi_in_a_bits_address[7:2] == 6'h2B ? {programBufferMem_47, programBufferMem_46, programBufferMem_45, programBufferMem_44} : auto_dmi_in_a_bits_address[7:2] == 6'h2C ? {programBufferMem_51, programBufferMem_50, programBufferMem_49, programBufferMem_48} : auto_dmi_in_a_bits_address[7:2] == 6'h2D ? {programBufferMem_55, programBufferMem_54, programBufferMem_53, programBufferMem_52} : auto_dmi_in_a_bits_address[7:2] == 6'h2E ? {programBufferMem_59, programBufferMem_58, programBufferMem_57, programBufferMem_56} : auto_dmi_in_a_bits_address[7:2] == 6'h2F ? {programBufferMem_63, programBufferMem_62, programBufferMem_61, programBufferMem_60} : {21'h0, auto_dmi_in_a_bits_address[7:2] == 6'h32 ? {8'h0, _GEN_3[selectedHartReg], 2'h0} : 11'h0})
      : 32'h0;	// @[Cat.scala:33:92, Debug.scala:851:31, :855:31, :891:30, :911:18, :915:44, :916:35, :968:34, :978:57, :981:75, :983:{13,45}, :985:{37,77,111}, :986:{37,111}, :987:{37,58,90}, :988:{37,52,84}, :989:47, :990:39, :991:39, :992:39, :993:39, :994:39, :1040:29, :1153:26, :1159:48, :1160:48, :1169:48, :1173:34, :1224:54, :1225:36, :1266:45, :1267:25, :1269:39, :1290:36, :1296:34, :1337:24, :1339:20, :1341:20, :1425:40, :1730:42, Edges.scala:191:34, MuxLiteral.scala:52:28, :54:{22,28}, RegisterRouter.scala:82:24, package.scala:66:72, :67:75, :71:38]
  assign io_hgDebugInt_0 = hgParticipateHart_0 & hgFired_1 | hrDebugIntReg_0;	// @[Debug.scala:951:34, :1026:38, :1097:38, :1132:31, package.scala:67:75]
  assign io_hgDebugInt_1 = hgParticipateHart_1 & hgFired_1 | hrDebugIntReg_1;	// @[Debug.scala:951:34, :1026:38, :1097:38, :1132:31, package.scala:67:75]
  assign io_hgDebugInt_2 = hgParticipateHart_2 & hgFired_1 | hrDebugIntReg_2;	// @[Debug.scala:951:34, :1026:38, :1097:38, :1132:31, package.scala:67:75]
endmodule

