#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x614d0a5a7520 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x614d0a5a6da0 .scope module, "lsu_wrapper_tb" "lsu_wrapper_tb" 3 4;
 .timescale -9 -12;
P_0x614d0a602880 .param/l "ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000010110>;
P_0x614d0a6028c0 .param/l "CLK_PERIOD" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x614d0a602900 .param/l "DATA_WIDTH" 0 3 8, +C4<00000000000000000000000000100000>;
P_0x614d0a602940 .param/l "FIFO_DEPTH" 0 3 10, +C4<00000000000000000000000000010000>;
v0x614d0a62c6f0_0 .var "byte0", 7 0;
v0x614d0a62c7f0_0 .var "byte1", 7 0;
v0x614d0a62c8d0_0 .var "byte2", 7 0;
v0x614d0a62c9c0_0 .var "byte3", 7 0;
v0x614d0a62caa0_0 .var "clk", 0 0;
v0x614d0a62cb40_0 .var "count", 21 0;
v0x614d0a62cc50_0 .net "done", 0 0, v0x614d0a629ac0_0;  1 drivers
v0x614d0a62cd40_0 .var "expected", 31 0;
v0x614d0a62ce20_0 .var/i "i", 31 0;
v0x614d0a62cf00_0 .net "load_addr", 21 0, v0x614d0a629b80_0;  1 drivers
v0x614d0a62cfc0_0 .var "load_base_addr", 21 0;
v0x614d0a62d0d0_0 .var "load_complete", 0 0;
v0x614d0a62d1c0_0 .var "load_data", 31 0;
v0x614d0a62d2d0_0 .net "load_req", 0 0, v0x614d0a62a5d0_0;  1 drivers
v0x614d0a62d3c0 .array "memory", 10000 0, 31 0;
v0x614d0a62d480_0 .var "reset", 0 0;
v0x614d0a62d520_0 .var "start", 0 0;
v0x614d0a62d720_0 .net "store_addr", 21 0, v0x614d0a62a880_0;  1 drivers
v0x614d0a62d830_0 .var "store_base_addr", 21 0;
v0x614d0a62d940_0 .var "store_complete", 0 0;
v0x614d0a62da30_0 .net "store_data", 31 0, L_0x614d0a62e9b0;  1 drivers
v0x614d0a62db40_0 .net "store_req", 0 0, v0x614d0a62b390_0;  1 drivers
v0x614d0a62dc30_0 .var "sum", 9 0;
E_0x614d0a5df320 .event edge, v0x614d0a629ac0_0;
S_0x614d0a5f07c0 .scope module, "dut" "lsu_wrapper" 3 42, 4 3 0, S_0x614d0a5a6da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 22 "load_base_addr";
    .port_info 5 /INPUT 22 "store_base_addr";
    .port_info 6 /INPUT 22 "count";
    .port_info 7 /OUTPUT 1 "load_req";
    .port_info 8 /OUTPUT 22 "load_addr";
    .port_info 9 /INPUT 32 "load_data";
    .port_info 10 /INPUT 1 "load_complete";
    .port_info 11 /OUTPUT 1 "store_req";
    .port_info 12 /OUTPUT 22 "store_addr";
    .port_info 13 /OUTPUT 32 "store_data";
    .port_info 14 /INPUT 1 "store_complete";
v0x614d0a626cd0_0 .net "accelerator_data_in", 31 0, L_0x614d0a609e80;  1 drivers
v0x614d0a62b7d0_0 .net "accelerator_data_out", 31 0, v0x614d0a625ec0_0;  1 drivers
v0x614d0a62b8e0_0 .net "accelerator_done", 0 0, v0x614d0a625fa0_0;  1 drivers
v0x614d0a62b9d0_0 .net "accelerator_start", 0 0, v0x614d0a629760_0;  1 drivers
v0x614d0a62bac0_0 .net "clk", 0 0, v0x614d0a62caa0_0;  1 drivers
v0x614d0a62bbb0_0 .net "count", 21 0, v0x614d0a62cb40_0;  1 drivers
v0x614d0a62bc50_0 .net "done", 0 0, v0x614d0a629ac0_0;  alias, 1 drivers
v0x614d0a62bcf0_0 .net "load_addr", 21 0, v0x614d0a629b80_0;  alias, 1 drivers
v0x614d0a62bd90_0 .net "load_base_addr", 21 0, v0x614d0a62cfc0_0;  1 drivers
v0x614d0a62be30_0 .net "load_complete", 0 0, v0x614d0a62d0d0_0;  1 drivers
v0x614d0a62bf00_0 .net "load_data", 31 0, v0x614d0a62d1c0_0;  1 drivers
v0x614d0a62bfd0_0 .net "load_req", 0 0, v0x614d0a62a5d0_0;  alias, 1 drivers
v0x614d0a62c0a0_0 .net "reset", 0 0, v0x614d0a62d480_0;  1 drivers
v0x614d0a62c140_0 .net "start", 0 0, v0x614d0a62d520_0;  1 drivers
v0x614d0a62c1e0_0 .net "store_addr", 21 0, v0x614d0a62a880_0;  alias, 1 drivers
v0x614d0a62c2b0_0 .net "store_base_addr", 21 0, v0x614d0a62d830_0;  1 drivers
v0x614d0a62c380_0 .net "store_complete", 0 0, v0x614d0a62d940_0;  1 drivers
v0x614d0a62c450_0 .net "store_data", 31 0, L_0x614d0a62e9b0;  alias, 1 drivers
v0x614d0a62c520_0 .net "store_req", 0 0, v0x614d0a62b390_0;  alias, 1 drivers
S_0x614d0a5e3280 .scope module, "acc" "accelerator" 4 51, 5 3 0, S_0x614d0a5f07c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "arst_i";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "done";
P_0x614d0a5f1640 .param/l "DONE" 1 5 25, +C4<00000000000000000000000000000001>;
P_0x614d0a5f1680 .param/l "IDLE" 1 5 25, +C4<00000000000000000000000000000000>;
P_0x614d0a5f16c0 .param/l "NUM_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v0x614d0a5f26c0_0 .net *"_ivl_10", 9 0, L_0x614d0a62ecf0;  1 drivers
L_0x78508466f180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x614d0a5ece40_0 .net/2u *"_ivl_12", 1 0, L_0x78508466f180;  1 drivers
v0x614d0a5ecf40_0 .net *"_ivl_14", 9 0, L_0x614d0a62ee30;  1 drivers
v0x614d0a5ede20_0 .net *"_ivl_16", 9 0, L_0x614d0a62efb0;  1 drivers
L_0x78508466f1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x614d0a5edec0_0 .net/2u *"_ivl_18", 1 0, L_0x78508466f1c8;  1 drivers
v0x614d0a571350_0 .net *"_ivl_20", 9 0, L_0x614d0a62f160;  1 drivers
v0x614d0a625560_0 .net *"_ivl_22", 9 0, L_0x614d0a62f2f0;  1 drivers
L_0x78508466f210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x614d0a625640_0 .net/2u *"_ivl_24", 1 0, L_0x78508466f210;  1 drivers
v0x614d0a625720_0 .net *"_ivl_26", 9 0, L_0x614d0a62f430;  1 drivers
L_0x78508466f138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x614d0a625800_0 .net/2u *"_ivl_8", 1 0, L_0x78508466f138;  1 drivers
v0x614d0a6258e0_0 .net "arst_i", 0 0, v0x614d0a62d480_0;  alias, 1 drivers
v0x614d0a6259a0_0 .net "byte0", 7 0, L_0x614d0a62ea70;  1 drivers
v0x614d0a625a80_0 .net "byte1", 7 0, L_0x614d0a62eb10;  1 drivers
v0x614d0a625b60_0 .net "byte2", 7 0, L_0x614d0a62ebb0;  1 drivers
v0x614d0a625c40_0 .net "byte3", 7 0, L_0x614d0a62ec50;  1 drivers
v0x614d0a625d20_0 .net "clk_i", 0 0, v0x614d0a62caa0_0;  alias, 1 drivers
v0x614d0a625de0_0 .net "data_in", 31 0, L_0x614d0a609e80;  alias, 1 drivers
v0x614d0a625ec0_0 .var "data_out", 31 0;
v0x614d0a625fa0_0 .var "done", 0 0;
v0x614d0a626060_0 .net "start", 0 0, v0x614d0a629760_0;  alias, 1 drivers
v0x614d0a626120_0 .var "state", 0 0;
v0x614d0a6261e0_0 .net "sum", 9 0, L_0x614d0a62f5d0;  1 drivers
E_0x614d0a593ef0 .event posedge, v0x614d0a6258e0_0, v0x614d0a625d20_0;
L_0x614d0a62ea70 .part L_0x614d0a609e80, 0, 8;
L_0x614d0a62eb10 .part L_0x614d0a609e80, 8, 8;
L_0x614d0a62ebb0 .part L_0x614d0a609e80, 16, 8;
L_0x614d0a62ec50 .part L_0x614d0a609e80, 24, 8;
L_0x614d0a62ecf0 .concat [ 8 2 0 0], L_0x614d0a62ea70, L_0x78508466f138;
L_0x614d0a62ee30 .concat [ 8 2 0 0], L_0x614d0a62eb10, L_0x78508466f180;
L_0x614d0a62efb0 .arith/sum 10, L_0x614d0a62ecf0, L_0x614d0a62ee30;
L_0x614d0a62f160 .concat [ 8 2 0 0], L_0x614d0a62ebb0, L_0x78508466f1c8;
L_0x614d0a62f2f0 .arith/sum 10, L_0x614d0a62efb0, L_0x614d0a62f160;
L_0x614d0a62f430 .concat [ 8 2 0 0], L_0x614d0a62ec50, L_0x78508466f210;
L_0x614d0a62f5d0 .arith/sum 10, L_0x614d0a62f2f0, L_0x614d0a62f430;
S_0x614d0a626380 .scope module, "lsu" "load_store_unit" 4 28, 6 3 0, S_0x614d0a5f07c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 22 "load_base_addr";
    .port_info 5 /INPUT 22 "store_base_addr";
    .port_info 6 /INPUT 22 "count";
    .port_info 7 /OUTPUT 1 "load_req";
    .port_info 8 /OUTPUT 22 "load_addr";
    .port_info 9 /INPUT 32 "load_data";
    .port_info 10 /INPUT 1 "load_complete";
    .port_info 11 /OUTPUT 1 "store_req";
    .port_info 12 /OUTPUT 22 "store_addr";
    .port_info 13 /OUTPUT 32 "store_data";
    .port_info 14 /INPUT 1 "store_complete";
    .port_info 15 /OUTPUT 1 "accelerator_start";
    .port_info 16 /INPUT 1 "accelerator_done";
    .port_info 17 /INPUT 32 "accelerator_data_out";
    .port_info 18 /OUTPUT 32 "accelerator_data_in";
P_0x614d0a626530 .param/l "IDLE" 1 6 191, C4<00>;
P_0x614d0a626570 .param/l "LOADER_IDLE" 0 6 70, C4<000>;
P_0x614d0a6265b0 .param/l "LOADER_LOAD_REQ" 0 6 71, C4<001>;
P_0x614d0a6265f0 .param/l "LOADER_LOAD_WAIT" 0 6 72, C4<010>;
P_0x614d0a626630 .param/l "RUNNING" 1 6 193, C4<10>;
P_0x614d0a626670 .param/l "START_DELAY" 1 6 192, C4<01>;
P_0x614d0a6266b0 .param/l "STORER_DEQUEUE" 0 6 77, C4<010>;
P_0x614d0a6266f0 .param/l "STORER_IDLE" 0 6 75, C4<000>;
P_0x614d0a626730 .param/l "STORER_START" 0 6 76, C4<001>;
P_0x614d0a626770 .param/l "STORER_STORE_REQ" 0 6 78, C4<011>;
P_0x614d0a6267b0 .param/l "STORER_STORE_WAIT" 0 6 79, C4<100>;
L_0x614d0a5f2480 .functor NOT 1, v0x614d0a62d480_0, C4<0>, C4<0>, C4<0>;
L_0x614d0a609e10 .functor NOT 1, v0x614d0a62d480_0, C4<0>, C4<0>, C4<0>;
L_0x614d0a609e80 .functor BUFZ 32, v0x614d0a627590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x614d0a62e8f0 .functor BUFZ 32, v0x614d0a625ec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x614d0a62e9b0 .functor BUFZ 32, v0x614d0a628970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x614d0a629460_0 .var "acc_state", 2 0;
v0x614d0a629560_0 .net "accelerator_data_in", 31 0, L_0x614d0a609e80;  alias, 1 drivers
v0x614d0a629620_0 .net "accelerator_data_out", 31 0, v0x614d0a625ec0_0;  alias, 1 drivers
v0x614d0a6296c0_0 .net "accelerator_done", 0 0, v0x614d0a625fa0_0;  alias, 1 drivers
v0x614d0a629760_0 .var "accelerator_start", 0 0;
v0x614d0a629800_0 .net "clk", 0 0, v0x614d0a62caa0_0;  alias, 1 drivers
v0x614d0a6298a0_0 .net "count", 21 0, v0x614d0a62cb40_0;  alias, 1 drivers
v0x614d0a629940_0 .var "current_load_addr", 21 0;
v0x614d0a6299e0_0 .var "current_store_addr", 21 0;
v0x614d0a629ac0_0 .var "done", 0 0;
v0x614d0a629b80_0 .var "load_addr", 21 0;
v0x614d0a629c60_0 .net "load_base_addr", 21 0, v0x614d0a62cfc0_0;  alias, 1 drivers
v0x614d0a629d40_0 .net "load_complete", 0 0, v0x614d0a62d0d0_0;  alias, 1 drivers
v0x614d0a629e00_0 .var "load_counter", 22 0;
v0x614d0a629ee0_0 .net "load_data", 31 0, v0x614d0a62d1c0_0;  alias, 1 drivers
v0x614d0a629fc0_0 .var "load_fifo_data_in", 31 0;
v0x614d0a62a0b0_0 .net "load_fifo_data_out", 31 0, v0x614d0a627590_0;  1 drivers
v0x614d0a62a290_0 .net "load_fifo_empty", 0 0, L_0x614d0a62e1c0;  1 drivers
v0x614d0a62a360_0 .net "load_fifo_full", 0 0, L_0x614d0a5f1d40;  1 drivers
v0x614d0a62a430_0 .var "load_fifo_read_en", 0 0;
v0x614d0a62a500_0 .var "load_fifo_write_en", 0 0;
v0x614d0a62a5d0_0 .var "load_req", 0 0;
v0x614d0a62a670_0 .var "loader_state", 2 0;
v0x614d0a62a710_0 .net "reset", 0 0, v0x614d0a62d480_0;  alias, 1 drivers
v0x614d0a62a7e0_0 .net "start", 0 0, v0x614d0a62d520_0;  alias, 1 drivers
v0x614d0a62a880_0 .var "store_addr", 21 0;
v0x614d0a62a920_0 .net "store_base_addr", 21 0, v0x614d0a62d830_0;  alias, 1 drivers
v0x614d0a62aa00_0 .net "store_complete", 0 0, v0x614d0a62d940_0;  alias, 1 drivers
v0x614d0a62aac0_0 .var "store_counter", 22 0;
v0x614d0a62aba0_0 .net "store_data", 31 0, L_0x614d0a62e9b0;  alias, 1 drivers
v0x614d0a62ac80_0 .net "store_fifo_data_in", 31 0, L_0x614d0a62e8f0;  1 drivers
v0x614d0a62ad70_0 .net "store_fifo_data_out", 31 0, v0x614d0a628970_0;  1 drivers
v0x614d0a62ae40_0 .net "store_fifo_empty", 0 0, L_0x614d0a62e760;  1 drivers
v0x614d0a62b120_0 .net "store_fifo_full", 0 0, L_0x614d0a5edc80;  1 drivers
v0x614d0a62b1f0_0 .var "store_fifo_read_en", 0 0;
v0x614d0a62b2c0_0 .var "store_fifo_write_en", 0 0;
v0x614d0a62b390_0 .var "store_req", 0 0;
v0x614d0a62b430_0 .var "storer_state", 2 0;
S_0x614d0a626d70 .scope module, "load_fifo" "fifo" 6 47, 7 3 0, S_0x614d0a626380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "w_en";
    .port_info 3 /INPUT 1 "r_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x614d0a626f50 .param/l "PTR_WIDTH" 0 7 11, +C4<00000000000000000000000000000100>;
L_0x614d0a5f14a0 .functor XOR 1, v0x614d0a62a500_0, v0x614d0a62a430_0, C4<0>, C4<0>;
L_0x614d0a5f1d40 .functor AND 1, L_0x614d0a62def0, L_0x614d0a5f14a0, C4<1>, C4<1>;
L_0x78508466f018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x614d0a6270a0_0 .net/2u *"_ivl_0", 3 0, L_0x78508466f018;  1 drivers
v0x614d0a6271a0_0 .net *"_ivl_10", 0 0, L_0x614d0a5f14a0;  1 drivers
L_0x78508466f060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x614d0a627260_0 .net/2u *"_ivl_4", 3 0, L_0x78508466f060;  1 drivers
v0x614d0a627320_0 .net *"_ivl_8", 0 0, L_0x614d0a62def0;  1 drivers
v0x614d0a6273e0_0 .net "clk", 0 0, v0x614d0a62caa0_0;  alias, 1 drivers
v0x614d0a6274d0_0 .net "data_in", 31 0, v0x614d0a629fc0_0;  1 drivers
v0x614d0a627590_0 .var "data_out", 31 0;
v0x614d0a627670_0 .net "empty", 0 0, L_0x614d0a62e1c0;  alias, 1 drivers
v0x614d0a627730_0 .net "full", 0 0, L_0x614d0a5f1d40;  alias, 1 drivers
v0x614d0a6277f0 .array "queue", 15 0, 31 0;
v0x614d0a6278b0_0 .net "r_en", 0 0, v0x614d0a62a430_0;  1 drivers
v0x614d0a627970_0 .var "r_ptr", 3 0;
v0x614d0a627a50_0 .net "r_ptr_next", 3 0, L_0x614d0a62de00;  1 drivers
v0x614d0a627b30_0 .net "rst_n", 0 0, L_0x614d0a5f2480;  1 drivers
v0x614d0a627bf0_0 .net "w_en", 0 0, v0x614d0a62a500_0;  1 drivers
v0x614d0a627cb0_0 .var "w_ptr", 3 0;
v0x614d0a627d90_0 .net "w_ptr_next", 3 0, L_0x614d0a62dd10;  1 drivers
E_0x614d0a5dc140/0 .event negedge, v0x614d0a627b30_0;
E_0x614d0a5dc140/1 .event posedge, v0x614d0a625d20_0;
E_0x614d0a5dc140 .event/or E_0x614d0a5dc140/0, E_0x614d0a5dc140/1;
E_0x614d0a60af70 .event posedge, v0x614d0a625d20_0;
L_0x614d0a62dd10 .arith/sum 4, v0x614d0a627cb0_0, L_0x78508466f018;
L_0x614d0a62de00 .arith/sum 4, v0x614d0a627970_0, L_0x78508466f060;
L_0x614d0a62def0 .cmp/eq 4, L_0x614d0a62dd10, v0x614d0a627970_0;
L_0x614d0a62e1c0 .cmp/eq 4, v0x614d0a627cb0_0, v0x614d0a627970_0;
S_0x614d0a628080 .scope module, "store_fifo" "fifo" 6 58, 7 3 0, S_0x614d0a626380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "w_en";
    .port_info 3 /INPUT 1 "r_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x614d0a628230 .param/l "PTR_WIDTH" 0 7 11, +C4<00000000000000000000000000000100>;
L_0x614d0a5ecca0 .functor XOR 1, v0x614d0a62b2c0_0, v0x614d0a62b1f0_0, C4<0>, C4<0>;
L_0x614d0a5edc80 .functor AND 1, L_0x614d0a62e490, L_0x614d0a5ecca0, C4<1>, C4<1>;
L_0x78508466f0a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x614d0a628410_0 .net/2u *"_ivl_0", 3 0, L_0x78508466f0a8;  1 drivers
v0x614d0a628510_0 .net *"_ivl_10", 0 0, L_0x614d0a5ecca0;  1 drivers
L_0x78508466f0f0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x614d0a6285d0_0 .net/2u *"_ivl_4", 3 0, L_0x78508466f0f0;  1 drivers
v0x614d0a628690_0 .net *"_ivl_8", 0 0, L_0x614d0a62e490;  1 drivers
v0x614d0a628750_0 .net "clk", 0 0, v0x614d0a62caa0_0;  alias, 1 drivers
v0x614d0a628890_0 .net "data_in", 31 0, L_0x614d0a62e8f0;  alias, 1 drivers
v0x614d0a628970_0 .var "data_out", 31 0;
v0x614d0a628a50_0 .net "empty", 0 0, L_0x614d0a62e760;  alias, 1 drivers
v0x614d0a628b10_0 .net "full", 0 0, L_0x614d0a5edc80;  alias, 1 drivers
v0x614d0a628bd0 .array "queue", 15 0, 31 0;
v0x614d0a628c90_0 .net "r_en", 0 0, v0x614d0a62b1f0_0;  1 drivers
v0x614d0a628d50_0 .var "r_ptr", 3 0;
v0x614d0a628e30_0 .net "r_ptr_next", 3 0, L_0x614d0a62e3a0;  1 drivers
v0x614d0a628f10_0 .net "rst_n", 0 0, L_0x614d0a609e10;  1 drivers
v0x614d0a628fd0_0 .net "w_en", 0 0, v0x614d0a62b2c0_0;  1 drivers
v0x614d0a629090_0 .var "w_ptr", 3 0;
v0x614d0a629170_0 .net "w_ptr_next", 3 0, L_0x614d0a62e300;  1 drivers
E_0x614d0a60b2c0/0 .event negedge, v0x614d0a628f10_0;
E_0x614d0a60b2c0/1 .event posedge, v0x614d0a625d20_0;
E_0x614d0a60b2c0 .event/or E_0x614d0a60b2c0/0, E_0x614d0a60b2c0/1;
L_0x614d0a62e300 .arith/sum 4, v0x614d0a629090_0, L_0x78508466f0a8;
L_0x614d0a62e3a0 .arith/sum 4, v0x614d0a628d50_0, L_0x78508466f0f0;
L_0x614d0a62e490 .cmp/eq 4, L_0x614d0a62e300, v0x614d0a628d50_0;
L_0x614d0a62e760 .cmp/eq 4, v0x614d0a629090_0, v0x614d0a628d50_0;
    .scope S_0x614d0a626d70;
T_0 ;
    %wait E_0x614d0a5dc140;
    %load/vec4 v0x614d0a627b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x614d0a627cb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x614d0a627bf0_0;
    %load/vec4 v0x614d0a627730_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x614d0a627cb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x614d0a627cb0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x614d0a626d70;
T_1 ;
    %wait E_0x614d0a60af70;
    %load/vec4 v0x614d0a627bf0_0;
    %load/vec4 v0x614d0a627730_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x614d0a6274d0_0;
    %load/vec4 v0x614d0a627cb0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614d0a6277f0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x614d0a626d70;
T_2 ;
    %wait E_0x614d0a5dc140;
    %load/vec4 v0x614d0a627b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x614d0a627970_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x614d0a6278b0_0;
    %load/vec4 v0x614d0a627670_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x614d0a627970_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x614d0a627970_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x614d0a626d70;
T_3 ;
    %wait E_0x614d0a5dc140;
    %load/vec4 v0x614d0a627b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x614d0a627590_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x614d0a6278b0_0;
    %load/vec4 v0x614d0a627670_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x614d0a627970_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x614d0a6277f0, 4;
    %assign/vec4 v0x614d0a627590_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x614d0a628080;
T_4 ;
    %wait E_0x614d0a60b2c0;
    %load/vec4 v0x614d0a628f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x614d0a629090_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x614d0a628fd0_0;
    %load/vec4 v0x614d0a628b10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x614d0a629090_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x614d0a629090_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x614d0a628080;
T_5 ;
    %wait E_0x614d0a60af70;
    %load/vec4 v0x614d0a628fd0_0;
    %load/vec4 v0x614d0a628b10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x614d0a628890_0;
    %load/vec4 v0x614d0a629090_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614d0a628bd0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x614d0a628080;
T_6 ;
    %wait E_0x614d0a60b2c0;
    %load/vec4 v0x614d0a628f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x614d0a628d50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x614d0a628c90_0;
    %load/vec4 v0x614d0a628a50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x614d0a628d50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x614d0a628d50_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x614d0a628080;
T_7 ;
    %wait E_0x614d0a60b2c0;
    %load/vec4 v0x614d0a628f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x614d0a628970_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x614d0a628c90_0;
    %load/vec4 v0x614d0a628a50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x614d0a628d50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x614d0a628bd0, 4;
    %assign/vec4 v0x614d0a628970_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x614d0a626380;
T_8 ;
    %wait E_0x614d0a593ef0;
    %load/vec4 v0x614d0a62a710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x614d0a62a670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a62a5d0_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x614d0a629e00_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x614d0a629940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a62a500_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x614d0a62a670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x614d0a62a670_0, 0;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x614d0a62a7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0x614d0a629c60_0;
    %assign/vec4 v0x614d0a629940_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x614d0a629e00_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x614d0a62a670_0, 0;
T_8.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a62a500_0, 0;
    %jmp T_8.6;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a62a500_0, 0;
    %load/vec4 v0x614d0a62a360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %vpi_call/w 6 106 "$display", "In LOADER_LOAD_REQ" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614d0a62a5d0_0, 0;
    %load/vec4 v0x614d0a629940_0;
    %assign/vec4 v0x614d0a629b80_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x614d0a62a670_0, 0;
T_8.9 ;
    %jmp T_8.6;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a62a5d0_0, 0;
    %vpi_call/w 6 114 "$display", "In LOADER_LOAD_WAIT, load_complete = %b", v0x614d0a62a500_0 {0 0 0};
    %load/vec4 v0x614d0a629d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %load/vec4 v0x614d0a629ee0_0;
    %assign/vec4 v0x614d0a629fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614d0a62a500_0, 0;
    %load/vec4 v0x614d0a629e00_0;
    %load/vec4 v0x614d0a6298a0_0;
    %pad/u 23;
    %subi 1, 0, 23;
    %cmp/u;
    %jmp/0xz  T_8.13, 5;
    %load/vec4 v0x614d0a629940_0;
    %addi 1, 0, 22;
    %assign/vec4 v0x614d0a629940_0, 0;
    %load/vec4 v0x614d0a629e00_0;
    %addi 1, 0, 23;
    %assign/vec4 v0x614d0a629e00_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x614d0a62a670_0, 0;
    %jmp T_8.14;
T_8.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x614d0a62a670_0, 0;
T_8.14 ;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a62a500_0, 0;
T_8.12 ;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x614d0a626380;
T_9 ;
    %wait E_0x614d0a593ef0;
    %load/vec4 v0x614d0a62a710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x614d0a62b430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a62b390_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x614d0a62aac0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x614d0a6299e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a62b1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a629ac0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x614d0a62b430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x614d0a62b430_0, 0;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x614d0a62a7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %load/vec4 v0x614d0a62a920_0;
    %assign/vec4 v0x614d0a6299e0_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x614d0a62aac0_0, 0;
    %vpi_call/w 6 150 "$display", "Storer started with base address: %h", v0x614d0a6299e0_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x614d0a62b430_0, 0;
T_9.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a629ac0_0, 0;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x614d0a62ae40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x614d0a62b430_0, 0;
T_9.11 ;
    %jmp T_9.8;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614d0a62b1f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x614d0a62b430_0, 0;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a62b1f0_0, 0;
    %load/vec4 v0x614d0a6299e0_0;
    %assign/vec4 v0x614d0a62a880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614d0a62b390_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x614d0a62b430_0, 0;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x614d0a62aa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %vpi_call/w 6 173 "$display", "In STORER_STORE_WAIT, store_complete = %b", v0x614d0a62aa00_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a62b390_0, 0;
    %load/vec4 v0x614d0a6299e0_0;
    %addi 1, 0, 22;
    %assign/vec4 v0x614d0a6299e0_0, 0;
    %load/vec4 v0x614d0a62aac0_0;
    %addi 1, 0, 23;
    %assign/vec4 v0x614d0a62aac0_0, 0;
    %load/vec4 v0x614d0a62aac0_0;
    %load/vec4 v0x614d0a6298a0_0;
    %pad/u 23;
    %subi 1, 0, 23;
    %cmp/u;
    %jmp/0xz  T_9.15, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x614d0a62b430_0, 0;
    %jmp T_9.16;
T_9.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614d0a629ac0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x614d0a62b430_0, 0;
T_9.16 ;
T_9.13 ;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x614d0a626380;
T_10 ;
    %wait E_0x614d0a593ef0;
    %load/vec4 v0x614d0a62a710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x614d0a629460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a629760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a62a430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a62b2c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a62a430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a62b2c0_0, 0;
    %load/vec4 v0x614d0a629460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x614d0a629460_0, 0;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x614d0a62a290_0;
    %nor/r;
    %load/vec4 v0x614d0a6296c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614d0a62a430_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x614d0a629460_0, 0;
T_10.7 ;
    %jmp T_10.6;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a62a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614d0a629760_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x614d0a629460_0, 0;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x614d0a6296c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614d0a62b2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a629760_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x614d0a629460_0, 0;
T_10.9 ;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x614d0a5e3280;
T_11 ;
    %wait E_0x614d0a593ef0;
    %load/vec4 v0x614d0a6258e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a626120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x614d0a625ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a625fa0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x614d0a626120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a626120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a625fa0_0, 0;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a625fa0_0, 0;
    %load/vec4 v0x614d0a626060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614d0a626120_0, 0;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x614d0a6261e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x614d0a625ec0_0, 0;
T_11.6 ;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614d0a625fa0_0, 0;
    %load/vec4 v0x614d0a626060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a626120_0, 0;
T_11.8 ;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x614d0a5a6da0;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x614d0a62caa0_0;
    %inv;
    %store/vec4 v0x614d0a62caa0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x614d0a5a6da0;
T_13 ;
    %vpi_call/w 3 68 "$dumpfile", "lsu_wrapper_tb.vcd" {0 0 0};
    %vpi_call/w 3 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x614d0a5a6da0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x614d0a5a6da0;
T_14 ;
    %wait E_0x614d0a60af70;
    %load/vec4 v0x614d0a62d2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call/w 3 74 "$display", "Requested load from address 0x%h at time %t", v0x614d0a62cf00_0, $time {0 0 0};
    %load/vec4 v0x614d0a62cf00_0;
    %parti/s 4, 0, 2;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x614d0a62d3c0, 4;
    %assign/vec4 v0x614d0a62d1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614d0a62d0d0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a62d0d0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a62d0d0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x614d0a5a6da0;
T_15 ;
    %wait E_0x614d0a60af70;
    %load/vec4 v0x614d0a62db40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %vpi_call/w 3 86 "$display", "Stored data at address 0x%h: 0x%h (at time %t)", v0x614d0a62d720_0, v0x614d0a62da30_0, $time {0 0 0};
    %load/vec4 v0x614d0a62da30_0;
    %load/vec4 v0x614d0a62d720_0;
    %parti/s 6, 0, 2;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614d0a62d3c0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614d0a62d940_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614d0a62d940_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x614d0a5a6da0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614d0a62caa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614d0a62d480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614d0a62d520_0, 0, 1;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x614d0a62cfc0_0, 0, 22;
    %pushi/vec4 16, 0, 22;
    %store/vec4 v0x614d0a62d830_0, 0, 22;
    %pushi/vec4 4, 0, 22;
    %store/vec4 v0x614d0a62cb40_0, 0, 22;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614d0a62d1c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614d0a62d0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614d0a62d940_0, 0, 1;
    %pushi/vec4 16908288, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x614d0a62d3c0, 4, 0;
    %pushi/vec4 16843009, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x614d0a62d3c0, 4, 0;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x614d0a62d3c0, 4, 0;
    %pushi/vec4 2155905152, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x614d0a62d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x614d0a62d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x614d0a62d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x614d0a62d3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x614d0a62d3c0, 4, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614d0a62d480_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 124 "$display", "Starting operation..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614d0a62d520_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614d0a62d520_0, 0, 1;
T_16.0 ;
    %load/vec4 v0x614d0a62cc50_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_16.1, 6;
    %wait E_0x614d0a5df320;
    %jmp T_16.0;
T_16.1 ;
    %vpi_call/w 3 131 "$display", "Operation completed at time %t", $time {0 0 0};
    %vpi_call/w 3 134 "$display", "Verifying stored data..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614d0a62ce20_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x614d0a62ce20_0;
    %load/vec4 v0x614d0a62cb40_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_16.3, 5;
    %ix/getv/s 4, v0x614d0a62ce20_0;
    %load/vec4a v0x614d0a62d3c0, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x614d0a62c6f0_0, 0, 8;
    %ix/getv/s 4, v0x614d0a62ce20_0;
    %load/vec4a v0x614d0a62d3c0, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0x614d0a62c7f0_0, 0, 8;
    %ix/getv/s 4, v0x614d0a62ce20_0;
    %load/vec4a v0x614d0a62d3c0, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0x614d0a62c8d0_0, 0, 8;
    %ix/getv/s 4, v0x614d0a62ce20_0;
    %load/vec4a v0x614d0a62d3c0, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0x614d0a62c9c0_0, 0, 8;
    %load/vec4 v0x614d0a62c6f0_0;
    %pad/u 10;
    %load/vec4 v0x614d0a62c7f0_0;
    %pad/u 10;
    %add;
    %load/vec4 v0x614d0a62c8d0_0;
    %pad/u 10;
    %add;
    %load/vec4 v0x614d0a62c9c0_0;
    %pad/u 10;
    %add;
    %store/vec4 v0x614d0a62dc30_0, 0, 10;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x614d0a62dc30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x614d0a62cd40_0, 0, 32;
    %load/vec4 v0x614d0a62d830_0;
    %parti/s 6, 0, 2;
    %pad/u 32;
    %load/vec4 v0x614d0a62ce20_0;
    %add;
    %load/vec4 v0x614d0a62d830_0;
    %parti/s 6, 0, 2;
    %pad/u 33;
    %load/vec4 v0x614d0a62ce20_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x614d0a62d3c0, 4;
    %vpi_call/w 3 142 "$display", "Checking memory[0x%h]: expected 0x%h, got 0x%h", S<1,vec4,u32>, v0x614d0a62cd40_0, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x614d0a62d830_0;
    %parti/s 6, 0, 2;
    %pad/u 33;
    %load/vec4 v0x614d0a62ce20_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x614d0a62d3c0, 4;
    %load/vec4 v0x614d0a62cd40_0;
    %cmp/e;
    %jmp/0xz  T_16.4, 4;
    %vpi_call/w 3 145 "$display", "PASS" {0 0 0};
    %jmp T_16.5;
T_16.4 ;
    %vpi_call/w 3 147 "$display", "FAIL" {0 0 0};
T_16.5 ;
    %load/vec4 v0x614d0a62ce20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614d0a62ce20_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %delay 50000, 0;
    %vpi_call/w 3 153 "$display", "Simulation finished." {0 0 0};
    %vpi_call/w 3 154 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "lsu_wrapper_tb.v";
    "lsu_wrapper.v";
    "../8int-sum/4num-sum.v";
    "load_store_unit.v";
    "fifo.v";
