// Seed: 4267940166
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_5;
  assign id_5 = -1;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    output wire id_2,
    output tri0 id_3,
    input wire id_4,
    input supply1 id_5,
    input tri id_6,
    input wand id_7,
    input wor id_8,
    input wire id_9,
    input wire id_10,
    input tri0 id_11,
    input wire id_12
    , id_19, id_20,
    input supply0 id_13,
    input wand id_14,
    output tri1 id_15,
    input tri1 id_16,
    output wire id_17
);
  assign id_3 = id_11;
  wire [-1 'b0 ==  1 : 1] id_21;
  module_0 modCall_1 (
      id_21,
      id_19,
      id_19,
      id_19
  );
  wire id_22;
endmodule
