---
# An instance of the Experience widget.
# Documentation: https://wowchemy.com/docs/page-builder/
widget: experience

# This file represents a page section.
headless: true

# Order that this section appears on the page.
weight: 40

title: Experience
subtitle:

# Date format for experience
#   Refer to https://wowchemy.com/docs/customization/#date-format
date_format: Jan 2006

# Experiences.
#   Add/remove as many `experience` items below as you like.
#   Required fields are `title`, `company`, and `date_start`.
#   Leave `date_end` empty if it's your current employer.
#   Begin multi-line descriptions with YAML's `|2-` multi-line prefix.
experience:
  - title: Design Verification Engineer
    company: 10xEngineers
    company_url: 'https://10xengineers.ai/'
    company_logo:
    location: Lahore
    date_start: '2023-09-01'
    date_end:
    description: |2-

        * Collaborated with Mr. Allen Baum, Vice-Chair of the RISC-V ISA Infrastructure Horizontal Committee, on a open-source project to enhance Privilege Architecture support in the RISC-V ISAC, a key coverage tool within the RISCOF compliance framework.
        * Developed a translator within the RISC-V ISAC to optimize the input CGF format (derived from YAML), significantly reducing covergroup size for users and improving tool efficiency.
        * Authored covergroups for Physical Memory Protection and assisted Mr. Umer Shahid, Vice-Chair of the RVI Architecture Test SIG WG, in writing RISC-V assembly tests for Physical Memory Protection, contributing to the robustness of the compliance suite.
        * Contributed to the completion of the SV32 Virtual Memory test plan for CVA6, ensuring its alignment with RISC-V specifications.
  - title: Associate Design Verification Engineer
    company: 10xEngineers
    company_url: 'https://10xengineers.ai/'
    company_logo:
    location: Lahore
    date_start: '2023-03-01'
    date_end: '2023-08-30'
    description: |2-
        * Successfully completed a rigorous 6-month training program in SystemVerilog for Verification, acquiring a robust foundation in advanced verification techniques.
        * Completed coursework in advanced Computer Architecture and RISC-V assembly, expanding knowledge and technical expertise.
        * Contributed to the verification efforts of the AMBA - AHB3 Lite Protocol, gaining practical experience in protocol verification.
  - title: Lab Assistant
    company: Digital Systems Design Lab, UET Lahore
    company_url: ''
    company_logo:
    location: Lahore
    date_start: '2023-01-01'
    date_end: '2023-05-30'
    description: |2-
        * Facilitated lab sessions and mentored students, contributing to the development of course materials. Created instructional content and delivered personalized support to enhance studentsâ€™ understanding of SystemVerilog and application of course concepts.
  - title: Summer Research Intern
    company: Digital Systems Design Lab, UET Lahore
    company_url: ''
    company_logo:
    location: Lahore
    date_start: '2022-06-01'
    date_end: '2022-08-30'
    description: |2-
        * Engaged in hands-on experience with System Verilog, focusing on the RISC-V-based open-source CVA6 core.
        * Worked on manual synthesis of RTL-level diagrams from SystemVeriog code, contributing to in-depth analysis
          and understanding of digital systems and design.

design:
  columns: '1'
---
