
I2C_TEST001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e04  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000254  08007fb4  08007fb4  00017fb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008208  08008208  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08008208  08008208  00018208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008210  08008210  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008210  08008210  00018210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008214  08008214  00018214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08008218  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          0000027c  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002f4  200002f4  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017917  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003570  00000000  00000000  000379bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001380  00000000  00000000  0003af30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001210  00000000  00000000  0003c2b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027ff3  00000000  00000000  0003d4c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a5d3  00000000  00000000  000654b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f08d0  00000000  00000000  0007fa86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00170356  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005a80  00000000  00000000  001703a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000078 	.word	0x20000078
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007f9c 	.word	0x08007f9c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	08007f9c 	.word	0x08007f9c

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b084      	sub	sp, #16
 80005c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005ca:	463b      	mov	r3, r7
 80005cc:	2200      	movs	r2, #0
 80005ce:	601a      	str	r2, [r3, #0]
 80005d0:	605a      	str	r2, [r3, #4]
 80005d2:	609a      	str	r2, [r3, #8]
 80005d4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005d6:	4b22      	ldr	r3, [pc, #136]	; (8000660 <MX_ADC1_Init+0x9c>)
 80005d8:	4a22      	ldr	r2, [pc, #136]	; (8000664 <MX_ADC1_Init+0xa0>)
 80005da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005dc:	4b20      	ldr	r3, [pc, #128]	; (8000660 <MX_ADC1_Init+0x9c>)
 80005de:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80005e2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005e4:	4b1e      	ldr	r3, [pc, #120]	; (8000660 <MX_ADC1_Init+0x9c>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005ea:	4b1d      	ldr	r3, [pc, #116]	; (8000660 <MX_ADC1_Init+0x9c>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005f0:	4b1b      	ldr	r3, [pc, #108]	; (8000660 <MX_ADC1_Init+0x9c>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005f6:	4b1a      	ldr	r3, [pc, #104]	; (8000660 <MX_ADC1_Init+0x9c>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80005fe:	4b18      	ldr	r3, [pc, #96]	; (8000660 <MX_ADC1_Init+0x9c>)
 8000600:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000604:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000606:	4b16      	ldr	r3, [pc, #88]	; (8000660 <MX_ADC1_Init+0x9c>)
 8000608:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800060c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800060e:	4b14      	ldr	r3, [pc, #80]	; (8000660 <MX_ADC1_Init+0x9c>)
 8000610:	2200      	movs	r2, #0
 8000612:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000614:	4b12      	ldr	r3, [pc, #72]	; (8000660 <MX_ADC1_Init+0x9c>)
 8000616:	2201      	movs	r2, #1
 8000618:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800061a:	4b11      	ldr	r3, [pc, #68]	; (8000660 <MX_ADC1_Init+0x9c>)
 800061c:	2200      	movs	r2, #0
 800061e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000622:	4b0f      	ldr	r3, [pc, #60]	; (8000660 <MX_ADC1_Init+0x9c>)
 8000624:	2201      	movs	r2, #1
 8000626:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000628:	480d      	ldr	r0, [pc, #52]	; (8000660 <MX_ADC1_Init+0x9c>)
 800062a:	f001 ffb1 	bl	8002590 <HAL_ADC_Init>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000634:	f001 fc5a 	bl	8001eec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000638:	2303      	movs	r3, #3
 800063a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800063c:	2301      	movs	r3, #1
 800063e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000640:	2300      	movs	r3, #0
 8000642:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000644:	463b      	mov	r3, r7
 8000646:	4619      	mov	r1, r3
 8000648:	4805      	ldr	r0, [pc, #20]	; (8000660 <MX_ADC1_Init+0x9c>)
 800064a:	f002 f8f7 	bl	800283c <HAL_ADC_ConfigChannel>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000654:	f001 fc4a 	bl	8001eec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000658:	bf00      	nop
 800065a:	3710      	adds	r7, #16
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	20000094 	.word	0x20000094
 8000664:	40012000 	.word	0x40012000

08000668 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b08a      	sub	sp, #40	; 0x28
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000670:	f107 0314 	add.w	r3, r7, #20
 8000674:	2200      	movs	r2, #0
 8000676:	601a      	str	r2, [r3, #0]
 8000678:	605a      	str	r2, [r3, #4]
 800067a:	609a      	str	r2, [r3, #8]
 800067c:	60da      	str	r2, [r3, #12]
 800067e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a17      	ldr	r2, [pc, #92]	; (80006e4 <HAL_ADC_MspInit+0x7c>)
 8000686:	4293      	cmp	r3, r2
 8000688:	d127      	bne.n	80006da <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800068a:	2300      	movs	r3, #0
 800068c:	613b      	str	r3, [r7, #16]
 800068e:	4b16      	ldr	r3, [pc, #88]	; (80006e8 <HAL_ADC_MspInit+0x80>)
 8000690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000692:	4a15      	ldr	r2, [pc, #84]	; (80006e8 <HAL_ADC_MspInit+0x80>)
 8000694:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000698:	6453      	str	r3, [r2, #68]	; 0x44
 800069a:	4b13      	ldr	r3, [pc, #76]	; (80006e8 <HAL_ADC_MspInit+0x80>)
 800069c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800069e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80006a2:	613b      	str	r3, [r7, #16]
 80006a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a6:	2300      	movs	r3, #0
 80006a8:	60fb      	str	r3, [r7, #12]
 80006aa:	4b0f      	ldr	r3, [pc, #60]	; (80006e8 <HAL_ADC_MspInit+0x80>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ae:	4a0e      	ldr	r2, [pc, #56]	; (80006e8 <HAL_ADC_MspInit+0x80>)
 80006b0:	f043 0301 	orr.w	r3, r3, #1
 80006b4:	6313      	str	r3, [r2, #48]	; 0x30
 80006b6:	4b0c      	ldr	r3, [pc, #48]	; (80006e8 <HAL_ADC_MspInit+0x80>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ba:	f003 0301 	and.w	r3, r3, #1
 80006be:	60fb      	str	r3, [r7, #12]
 80006c0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006c2:	2308      	movs	r3, #8
 80006c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006c6:	2303      	movs	r3, #3
 80006c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ca:	2300      	movs	r3, #0
 80006cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ce:	f107 0314 	add.w	r3, r7, #20
 80006d2:	4619      	mov	r1, r3
 80006d4:	4805      	ldr	r0, [pc, #20]	; (80006ec <HAL_ADC_MspInit+0x84>)
 80006d6:	f002 fc83 	bl	8002fe0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006da:	bf00      	nop
 80006dc:	3728      	adds	r7, #40	; 0x28
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	40012000 	.word	0x40012000
 80006e8:	40023800 	.word	0x40023800
 80006ec:	40020000 	.word	0x40020000

080006f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b08a      	sub	sp, #40	; 0x28
 80006f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f6:	f107 0314 	add.w	r3, r7, #20
 80006fa:	2200      	movs	r2, #0
 80006fc:	601a      	str	r2, [r3, #0]
 80006fe:	605a      	str	r2, [r3, #4]
 8000700:	609a      	str	r2, [r3, #8]
 8000702:	60da      	str	r2, [r3, #12]
 8000704:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000706:	2300      	movs	r3, #0
 8000708:	613b      	str	r3, [r7, #16]
 800070a:	4b24      	ldr	r3, [pc, #144]	; (800079c <MX_GPIO_Init+0xac>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070e:	4a23      	ldr	r2, [pc, #140]	; (800079c <MX_GPIO_Init+0xac>)
 8000710:	f043 0304 	orr.w	r3, r3, #4
 8000714:	6313      	str	r3, [r2, #48]	; 0x30
 8000716:	4b21      	ldr	r3, [pc, #132]	; (800079c <MX_GPIO_Init+0xac>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071a:	f003 0304 	and.w	r3, r3, #4
 800071e:	613b      	str	r3, [r7, #16]
 8000720:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000722:	2300      	movs	r3, #0
 8000724:	60fb      	str	r3, [r7, #12]
 8000726:	4b1d      	ldr	r3, [pc, #116]	; (800079c <MX_GPIO_Init+0xac>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072a:	4a1c      	ldr	r2, [pc, #112]	; (800079c <MX_GPIO_Init+0xac>)
 800072c:	f043 0301 	orr.w	r3, r3, #1
 8000730:	6313      	str	r3, [r2, #48]	; 0x30
 8000732:	4b1a      	ldr	r3, [pc, #104]	; (800079c <MX_GPIO_Init+0xac>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000736:	f003 0301 	and.w	r3, r3, #1
 800073a:	60fb      	str	r3, [r7, #12]
 800073c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800073e:	2300      	movs	r3, #0
 8000740:	60bb      	str	r3, [r7, #8]
 8000742:	4b16      	ldr	r3, [pc, #88]	; (800079c <MX_GPIO_Init+0xac>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000746:	4a15      	ldr	r2, [pc, #84]	; (800079c <MX_GPIO_Init+0xac>)
 8000748:	f043 0308 	orr.w	r3, r3, #8
 800074c:	6313      	str	r3, [r2, #48]	; 0x30
 800074e:	4b13      	ldr	r3, [pc, #76]	; (800079c <MX_GPIO_Init+0xac>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	f003 0308 	and.w	r3, r3, #8
 8000756:	60bb      	str	r3, [r7, #8]
 8000758:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800075a:	2300      	movs	r3, #0
 800075c:	607b      	str	r3, [r7, #4]
 800075e:	4b0f      	ldr	r3, [pc, #60]	; (800079c <MX_GPIO_Init+0xac>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	4a0e      	ldr	r2, [pc, #56]	; (800079c <MX_GPIO_Init+0xac>)
 8000764:	f043 0302 	orr.w	r3, r3, #2
 8000768:	6313      	str	r3, [r2, #48]	; 0x30
 800076a:	4b0c      	ldr	r3, [pc, #48]	; (800079c <MX_GPIO_Init+0xac>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	f003 0302 	and.w	r3, r3, #2
 8000772:	607b      	str	r3, [r7, #4]
 8000774:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000776:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800077a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800077c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000780:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000782:	2302      	movs	r3, #2
 8000784:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000786:	f107 0314 	add.w	r3, r7, #20
 800078a:	4619      	mov	r1, r3
 800078c:	4804      	ldr	r0, [pc, #16]	; (80007a0 <MX_GPIO_Init+0xb0>)
 800078e:	f002 fc27 	bl	8002fe0 <HAL_GPIO_Init>

}
 8000792:	bf00      	nop
 8000794:	3728      	adds	r7, #40	; 0x28
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	40023800 	.word	0x40023800
 80007a0:	40020800 	.word	0x40020800

080007a4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007a8:	4b1b      	ldr	r3, [pc, #108]	; (8000818 <MX_I2C1_Init+0x74>)
 80007aa:	4a1c      	ldr	r2, [pc, #112]	; (800081c <MX_I2C1_Init+0x78>)
 80007ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80007ae:	4b1a      	ldr	r3, [pc, #104]	; (8000818 <MX_I2C1_Init+0x74>)
 80007b0:	4a1b      	ldr	r2, [pc, #108]	; (8000820 <MX_I2C1_Init+0x7c>)
 80007b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007b4:	4b18      	ldr	r3, [pc, #96]	; (8000818 <MX_I2C1_Init+0x74>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007ba:	4b17      	ldr	r3, [pc, #92]	; (8000818 <MX_I2C1_Init+0x74>)
 80007bc:	2200      	movs	r2, #0
 80007be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007c0:	4b15      	ldr	r3, [pc, #84]	; (8000818 <MX_I2C1_Init+0x74>)
 80007c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007c8:	4b13      	ldr	r3, [pc, #76]	; (8000818 <MX_I2C1_Init+0x74>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007ce:	4b12      	ldr	r3, [pc, #72]	; (8000818 <MX_I2C1_Init+0x74>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007d4:	4b10      	ldr	r3, [pc, #64]	; (8000818 <MX_I2C1_Init+0x74>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007da:	4b0f      	ldr	r3, [pc, #60]	; (8000818 <MX_I2C1_Init+0x74>)
 80007dc:	2200      	movs	r2, #0
 80007de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007e0:	480d      	ldr	r0, [pc, #52]	; (8000818 <MX_I2C1_Init+0x74>)
 80007e2:	f002 fdd9 	bl	8003398 <HAL_I2C_Init>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007ec:	f001 fb7e 	bl	8001eec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007f0:	2100      	movs	r1, #0
 80007f2:	4809      	ldr	r0, [pc, #36]	; (8000818 <MX_I2C1_Init+0x74>)
 80007f4:	f003 fb49 	bl	8003e8a <HAL_I2CEx_ConfigAnalogFilter>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80007fe:	f001 fb75 	bl	8001eec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000802:	2100      	movs	r1, #0
 8000804:	4804      	ldr	r0, [pc, #16]	; (8000818 <MX_I2C1_Init+0x74>)
 8000806:	f003 fb7c 	bl	8003f02 <HAL_I2CEx_ConfigDigitalFilter>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000810:	f001 fb6c 	bl	8001eec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000814:	bf00      	nop
 8000816:	bd80      	pop	{r7, pc}
 8000818:	200000dc 	.word	0x200000dc
 800081c:	40005400 	.word	0x40005400
 8000820:	000186a0 	.word	0x000186a0

08000824 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b08a      	sub	sp, #40	; 0x28
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800082c:	f107 0314 	add.w	r3, r7, #20
 8000830:	2200      	movs	r2, #0
 8000832:	601a      	str	r2, [r3, #0]
 8000834:	605a      	str	r2, [r3, #4]
 8000836:	609a      	str	r2, [r3, #8]
 8000838:	60da      	str	r2, [r3, #12]
 800083a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4a19      	ldr	r2, [pc, #100]	; (80008a8 <HAL_I2C_MspInit+0x84>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d12c      	bne.n	80008a0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	613b      	str	r3, [r7, #16]
 800084a:	4b18      	ldr	r3, [pc, #96]	; (80008ac <HAL_I2C_MspInit+0x88>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	4a17      	ldr	r2, [pc, #92]	; (80008ac <HAL_I2C_MspInit+0x88>)
 8000850:	f043 0302 	orr.w	r3, r3, #2
 8000854:	6313      	str	r3, [r2, #48]	; 0x30
 8000856:	4b15      	ldr	r3, [pc, #84]	; (80008ac <HAL_I2C_MspInit+0x88>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	f003 0302 	and.w	r3, r3, #2
 800085e:	613b      	str	r3, [r7, #16]
 8000860:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000862:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000866:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000868:	2312      	movs	r3, #18
 800086a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800086c:	2301      	movs	r3, #1
 800086e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000870:	2303      	movs	r3, #3
 8000872:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000874:	2304      	movs	r3, #4
 8000876:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000878:	f107 0314 	add.w	r3, r7, #20
 800087c:	4619      	mov	r1, r3
 800087e:	480c      	ldr	r0, [pc, #48]	; (80008b0 <HAL_I2C_MspInit+0x8c>)
 8000880:	f002 fbae 	bl	8002fe0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000884:	2300      	movs	r3, #0
 8000886:	60fb      	str	r3, [r7, #12]
 8000888:	4b08      	ldr	r3, [pc, #32]	; (80008ac <HAL_I2C_MspInit+0x88>)
 800088a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800088c:	4a07      	ldr	r2, [pc, #28]	; (80008ac <HAL_I2C_MspInit+0x88>)
 800088e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000892:	6413      	str	r3, [r2, #64]	; 0x40
 8000894:	4b05      	ldr	r3, [pc, #20]	; (80008ac <HAL_I2C_MspInit+0x88>)
 8000896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000898:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800089c:	60fb      	str	r3, [r7, #12]
 800089e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80008a0:	bf00      	nop
 80008a2:	3728      	adds	r7, #40	; 0x28
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	40005400 	.word	0x40005400
 80008ac:	40023800 	.word	0x40023800
 80008b0:	40020400 	.word	0x40020400

080008b4 <I2C_Scan>:
#include "lcd.h"

HAL_StatusTypeDef res;

/* USER CODE BEGIN 0 */
void I2C_Scan() {
 80008b4:	b5b0      	push	{r4, r5, r7, lr}
 80008b6:	b096      	sub	sp, #88	; 0x58
 80008b8:	af00      	add	r7, sp, #0
	char info[] = "Scanning I2C bus...\r\n";
 80008ba:	4b2e      	ldr	r3, [pc, #184]	; (8000974 <I2C_Scan+0xc0>)
 80008bc:	f107 0440 	add.w	r4, r7, #64	; 0x40
 80008c0:	461d      	mov	r5, r3
 80008c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008c6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80008ca:	6020      	str	r0, [r4, #0]
 80008cc:	3404      	adds	r4, #4
 80008ce:	8021      	strh	r1, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t*) info, strlen(info), HAL_MAX_DELAY);
 80008d0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80008d4:	4618      	mov	r0, r3
 80008d6:	f7ff fc95 	bl	8000204 <strlen>
 80008da:	4603      	mov	r3, r0
 80008dc:	b29a      	uxth	r2, r3
 80008de:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80008e2:	f04f 33ff 	mov.w	r3, #4294967295
 80008e6:	4824      	ldr	r0, [pc, #144]	; (8000978 <I2C_Scan+0xc4>)
 80008e8:	f005 f97f 	bl	8005bea <HAL_UART_Transmit>

	for (uint16_t i = 0; i < 128; i++) {
 80008ec:	2300      	movs	r3, #0
 80008ee:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80008f2:	e030      	b.n	8000956 <I2C_Scan+0xa2>
		res = HAL_I2C_IsDeviceReady(&hi2c1, i << 1, 1, 10);
 80008f4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80008f8:	005b      	lsls	r3, r3, #1
 80008fa:	b299      	uxth	r1, r3
 80008fc:	230a      	movs	r3, #10
 80008fe:	2201      	movs	r2, #1
 8000900:	481e      	ldr	r0, [pc, #120]	; (800097c <I2C_Scan+0xc8>)
 8000902:	f002 ff8b 	bl	800381c <HAL_I2C_IsDeviceReady>
 8000906:	4603      	mov	r3, r0
 8000908:	461a      	mov	r2, r3
 800090a:	4b1d      	ldr	r3, [pc, #116]	; (8000980 <I2C_Scan+0xcc>)
 800090c:	701a      	strb	r2, [r3, #0]
		if (res == HAL_OK) {
 800090e:	4b1c      	ldr	r3, [pc, #112]	; (8000980 <I2C_Scan+0xcc>)
 8000910:	781b      	ldrb	r3, [r3, #0]
 8000912:	2b00      	cmp	r3, #0
 8000914:	d113      	bne.n	800093e <I2C_Scan+0x8a>
			char msg[64];
			sprintf(msg, sizeof(msg), "0x%02X", i);
 8000916:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800091a:	4638      	mov	r0, r7
 800091c:	4a19      	ldr	r2, [pc, #100]	; (8000984 <I2C_Scan+0xd0>)
 800091e:	2140      	movs	r1, #64	; 0x40
 8000920:	f006 f9ea 	bl	8006cf8 <siprintf>
			HAL_UART_Transmit(&huart3, (uint8_t*) msg, strlen(msg),
 8000924:	463b      	mov	r3, r7
 8000926:	4618      	mov	r0, r3
 8000928:	f7ff fc6c 	bl	8000204 <strlen>
 800092c:	4603      	mov	r3, r0
 800092e:	b29a      	uxth	r2, r3
 8000930:	4639      	mov	r1, r7
 8000932:	f04f 33ff 	mov.w	r3, #4294967295
 8000936:	4810      	ldr	r0, [pc, #64]	; (8000978 <I2C_Scan+0xc4>)
 8000938:	f005 f957 	bl	8005bea <HAL_UART_Transmit>
 800093c:	e006      	b.n	800094c <I2C_Scan+0x98>
			HAL_MAX_DELAY);
		} else {
			HAL_UART_Transmit(&huart3, (uint8_t*) ".", 1, HAL_MAX_DELAY);
 800093e:	f04f 33ff 	mov.w	r3, #4294967295
 8000942:	2201      	movs	r2, #1
 8000944:	4910      	ldr	r1, [pc, #64]	; (8000988 <I2C_Scan+0xd4>)
 8000946:	480c      	ldr	r0, [pc, #48]	; (8000978 <I2C_Scan+0xc4>)
 8000948:	f005 f94f 	bl	8005bea <HAL_UART_Transmit>
	for (uint16_t i = 0; i < 128; i++) {
 800094c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8000950:	3301      	adds	r3, #1
 8000952:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8000956:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800095a:	2b7f      	cmp	r3, #127	; 0x7f
 800095c:	d9ca      	bls.n	80008f4 <I2C_Scan+0x40>
		}
	}

	HAL_UART_Transmit(&huart3, (uint8_t*) "\r\n", 2, HAL_MAX_DELAY);
 800095e:	f04f 33ff 	mov.w	r3, #4294967295
 8000962:	2202      	movs	r2, #2
 8000964:	4909      	ldr	r1, [pc, #36]	; (800098c <I2C_Scan+0xd8>)
 8000966:	4804      	ldr	r0, [pc, #16]	; (8000978 <I2C_Scan+0xc4>)
 8000968:	f005 f93f 	bl	8005bea <HAL_UART_Transmit>
}
 800096c:	bf00      	nop
 800096e:	3758      	adds	r7, #88	; 0x58
 8000970:	46bd      	mov	sp, r7
 8000972:	bdb0      	pop	{r4, r5, r7, pc}
 8000974:	08007fc4 	.word	0x08007fc4
 8000978:	2000029c 	.word	0x2000029c
 800097c:	200000dc 	.word	0x200000dc
 8000980:	20000130 	.word	0x20000130
 8000984:	08007fb4 	.word	0x08007fb4
 8000988:	08007fbc 	.word	0x08007fbc
 800098c:	08007fc0 	.word	0x08007fc0

08000990 <LCD_SendInternal>:

HAL_StatusTypeDef LCD_SendInternal(uint8_t lcd_addr, uint8_t data,
		uint8_t flags) {
 8000990:	b580      	push	{r7, lr}
 8000992:	b086      	sub	sp, #24
 8000994:	af02      	add	r7, sp, #8
 8000996:	4603      	mov	r3, r0
 8000998:	71fb      	strb	r3, [r7, #7]
 800099a:	460b      	mov	r3, r1
 800099c:	71bb      	strb	r3, [r7, #6]
 800099e:	4613      	mov	r3, r2
 80009a0:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef res;
	for (;;) {
		res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 80009a2:	79fb      	ldrb	r3, [r7, #7]
 80009a4:	b299      	uxth	r1, r3
 80009a6:	f04f 33ff 	mov.w	r3, #4294967295
 80009aa:	2201      	movs	r2, #1
 80009ac:	4822      	ldr	r0, [pc, #136]	; (8000a38 <LCD_SendInternal+0xa8>)
 80009ae:	f002 ff35 	bl	800381c <HAL_I2C_IsDeviceReady>
 80009b2:	4603      	mov	r3, r0
 80009b4:	73fb      	strb	r3, [r7, #15]
		if (res == HAL_OK)
 80009b6:	7bfb      	ldrb	r3, [r7, #15]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d000      	beq.n	80009be <LCD_SendInternal+0x2e>
		res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 80009bc:	e7f1      	b.n	80009a2 <LCD_SendInternal+0x12>
			break;
 80009be:	bf00      	nop
	}

	uint8_t up = data & 0xF0;
 80009c0:	79bb      	ldrb	r3, [r7, #6]
 80009c2:	f023 030f 	bic.w	r3, r3, #15
 80009c6:	73bb      	strb	r3, [r7, #14]
	uint8_t lo = (data << 4) & 0xF0;
 80009c8:	79bb      	ldrb	r3, [r7, #6]
 80009ca:	011b      	lsls	r3, r3, #4
 80009cc:	737b      	strb	r3, [r7, #13]

	uint8_t data_arr[4];
	data_arr[0] = up | flags | BACKLIGHT | PIN_EN;
 80009ce:	7bba      	ldrb	r2, [r7, #14]
 80009d0:	797b      	ldrb	r3, [r7, #5]
 80009d2:	4313      	orrs	r3, r2
 80009d4:	b2db      	uxtb	r3, r3
 80009d6:	f043 030c 	orr.w	r3, r3, #12
 80009da:	b2db      	uxtb	r3, r3
 80009dc:	723b      	strb	r3, [r7, #8]
	data_arr[1] = up | flags | BACKLIGHT;
 80009de:	7bba      	ldrb	r2, [r7, #14]
 80009e0:	797b      	ldrb	r3, [r7, #5]
 80009e2:	4313      	orrs	r3, r2
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	f043 0308 	orr.w	r3, r3, #8
 80009ea:	b2db      	uxtb	r3, r3
 80009ec:	727b      	strb	r3, [r7, #9]
	data_arr[2] = lo | flags | BACKLIGHT | PIN_EN;
 80009ee:	7b7a      	ldrb	r2, [r7, #13]
 80009f0:	797b      	ldrb	r3, [r7, #5]
 80009f2:	4313      	orrs	r3, r2
 80009f4:	b2db      	uxtb	r3, r3
 80009f6:	f043 030c 	orr.w	r3, r3, #12
 80009fa:	b2db      	uxtb	r3, r3
 80009fc:	72bb      	strb	r3, [r7, #10]
	data_arr[3] = lo | flags | BACKLIGHT;
 80009fe:	7b7a      	ldrb	r2, [r7, #13]
 8000a00:	797b      	ldrb	r3, [r7, #5]
 8000a02:	4313      	orrs	r3, r2
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	f043 0308 	orr.w	r3, r3, #8
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	72fb      	strb	r3, [r7, #11]

	res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr),
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	b299      	uxth	r1, r3
 8000a12:	f107 0208 	add.w	r2, r7, #8
 8000a16:	f04f 33ff 	mov.w	r3, #4294967295
 8000a1a:	9300      	str	r3, [sp, #0]
 8000a1c:	2304      	movs	r3, #4
 8000a1e:	4806      	ldr	r0, [pc, #24]	; (8000a38 <LCD_SendInternal+0xa8>)
 8000a20:	f002 fdfe 	bl	8003620 <HAL_I2C_Master_Transmit>
 8000a24:	4603      	mov	r3, r0
 8000a26:	73fb      	strb	r3, [r7, #15]
	HAL_MAX_DELAY);
	HAL_Delay(LCD_DELAY_MS);
 8000a28:	2005      	movs	r0, #5
 8000a2a:	f001 fd8d 	bl	8002548 <HAL_Delay>
	return res;
 8000a2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	3710      	adds	r7, #16
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	200000dc 	.word	0x200000dc

08000a3c <LCD_SendCommand>:

void LCD_SendCommand(uint8_t lcd_addr, uint8_t cmd) {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	4603      	mov	r3, r0
 8000a44:	460a      	mov	r2, r1
 8000a46:	71fb      	strb	r3, [r7, #7]
 8000a48:	4613      	mov	r3, r2
 8000a4a:	71bb      	strb	r3, [r7, #6]
	LCD_SendInternal(lcd_addr, cmd, 0);
 8000a4c:	79b9      	ldrb	r1, [r7, #6]
 8000a4e:	79fb      	ldrb	r3, [r7, #7]
 8000a50:	2200      	movs	r2, #0
 8000a52:	4618      	mov	r0, r3
 8000a54:	f7ff ff9c 	bl	8000990 <LCD_SendInternal>
}
 8000a58:	bf00      	nop
 8000a5a:	3708      	adds	r7, #8
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}

08000a60 <LCD_SendData>:

void LCD_SendData(uint8_t lcd_addr, uint8_t data) {
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	4603      	mov	r3, r0
 8000a68:	460a      	mov	r2, r1
 8000a6a:	71fb      	strb	r3, [r7, #7]
 8000a6c:	4613      	mov	r3, r2
 8000a6e:	71bb      	strb	r3, [r7, #6]
	LCD_SendInternal(lcd_addr, data, PIN_RS);
 8000a70:	79b9      	ldrb	r1, [r7, #6]
 8000a72:	79fb      	ldrb	r3, [r7, #7]
 8000a74:	2201      	movs	r2, #1
 8000a76:	4618      	mov	r0, r3
 8000a78:	f7ff ff8a 	bl	8000990 <LCD_SendInternal>
}
 8000a7c:	bf00      	nop
 8000a7e:	3708      	adds	r7, #8
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <LCD_Init>:

void LCD_Init(uint8_t lcd_addr) {
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	71fb      	strb	r3, [r7, #7]
	// 4-bit mode, 2 lines, 5x7 format
	LCD_SendCommand(lcd_addr, 0b00110000);
 8000a8e:	79fb      	ldrb	r3, [r7, #7]
 8000a90:	2130      	movs	r1, #48	; 0x30
 8000a92:	4618      	mov	r0, r3
 8000a94:	f7ff ffd2 	bl	8000a3c <LCD_SendCommand>
	// display & cursor home (keep this!)
	LCD_SendCommand(lcd_addr, 0b00000010);
 8000a98:	79fb      	ldrb	r3, [r7, #7]
 8000a9a:	2102      	movs	r1, #2
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff ffcd 	bl	8000a3c <LCD_SendCommand>
	// display on, right shift, underline off, blink off
	LCD_SendCommand(lcd_addr, 0b00001100);
 8000aa2:	79fb      	ldrb	r3, [r7, #7]
 8000aa4:	210c      	movs	r1, #12
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f7ff ffc8 	bl	8000a3c <LCD_SendCommand>
	// clear display (optional here)
	LCD_SendCommand(lcd_addr, 0b00000001);
 8000aac:	79fb      	ldrb	r3, [r7, #7]
 8000aae:	2101      	movs	r1, #1
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f7ff ffc3 	bl	8000a3c <LCD_SendCommand>
}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}

08000abe <LCD_SendString>:

void LCD_SendString(uint8_t lcd_addr, char *str) {
 8000abe:	b580      	push	{r7, lr}
 8000ac0:	b082      	sub	sp, #8
 8000ac2:	af00      	add	r7, sp, #0
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	6039      	str	r1, [r7, #0]
 8000ac8:	71fb      	strb	r3, [r7, #7]
	while (*str) {
 8000aca:	e009      	b.n	8000ae0 <LCD_SendString+0x22>
		LCD_SendData(lcd_addr, (uint8_t) (*str));
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	781a      	ldrb	r2, [r3, #0]
 8000ad0:	79fb      	ldrb	r3, [r7, #7]
 8000ad2:	4611      	mov	r1, r2
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f7ff ffc3 	bl	8000a60 <LCD_SendData>
		str++;
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	3301      	adds	r3, #1
 8000ade:	603b      	str	r3, [r7, #0]
	while (*str) {
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d1f1      	bne.n	8000acc <LCD_SendString+0xe>
	}
}
 8000ae8:	bf00      	nop
 8000aea:	bf00      	nop
 8000aec:	3708      	adds	r7, #8
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
	...

08000af4 <init>:

void init() {
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
	I2C_Scan();
 8000af8:	f7ff fedc 	bl	80008b4 <I2C_Scan>
	LCD_Init(LCD_ADDR);
 8000afc:	204e      	movs	r0, #78	; 0x4e
 8000afe:	f7ff ffc1 	bl	8000a84 <LCD_Init>

	// set address to 0x00
	LCD_SendCommand(LCD_ADDR, 0b10000000);
 8000b02:	2180      	movs	r1, #128	; 0x80
 8000b04:	204e      	movs	r0, #78	; 0x4e
 8000b06:	f7ff ff99 	bl	8000a3c <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, " Using 1602 LCD");
 8000b0a:	4907      	ldr	r1, [pc, #28]	; (8000b28 <init+0x34>)
 8000b0c:	204e      	movs	r0, #78	; 0x4e
 8000b0e:	f7ff ffd6 	bl	8000abe <LCD_SendString>

	// set address to 0x40
	LCD_SendCommand(LCD_ADDR, 0b11000000);
 8000b12:	21c0      	movs	r1, #192	; 0xc0
 8000b14:	204e      	movs	r0, #78	; 0x4e
 8000b16:	f7ff ff91 	bl	8000a3c <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, "  over I2C bus");
 8000b1a:	4904      	ldr	r1, [pc, #16]	; (8000b2c <init+0x38>)
 8000b1c:	204e      	movs	r0, #78	; 0x4e
 8000b1e:	f7ff ffce 	bl	8000abe <LCD_SendString>
}
 8000b22:	bf00      	nop
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	08007fdc 	.word	0x08007fdc
 8000b2c:	08007fec 	.word	0x08007fec

08000b30 <__io_putchar>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MX_NVIC_Init(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch) {
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, &ch, 1, 100);
 8000b38:	1d39      	adds	r1, r7, #4
 8000b3a:	2364      	movs	r3, #100	; 0x64
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	4804      	ldr	r0, [pc, #16]	; (8000b50 <__io_putchar+0x20>)
 8000b40:	f005 f853 	bl	8005bea <HAL_UART_Transmit>
	return ch;
 8000b44:	687b      	ldr	r3, [r7, #4]
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3708      	adds	r7, #8
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	2000029c 	.word	0x2000029c

08000b54 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000b54:	b5b0      	push	{r4, r5, r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000b5a:	f001 fc83 	bl	8002464 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000b5e:	f000 ffd3 	bl	8001b08 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000b62:	f7ff fdc5 	bl	80006f0 <MX_GPIO_Init>
	MX_RTC_Init();
 8000b66:	f001 f9c7 	bl	8001ef8 <MX_RTC_Init>
	MX_I2C1_Init();
 8000b6a:	f7ff fe1b 	bl	80007a4 <MX_I2C1_Init>
	MX_USART3_UART_Init();
 8000b6e:	f001 fbdd 	bl	800232c <MX_USART3_UART_Init>
	MX_ADC1_Init();
 8000b72:	f7ff fd27 	bl	80005c4 <MX_ADC1_Init>
	MX_TIM3_Init();
 8000b76:	f001 fb69 	bl	800224c <MX_TIM3_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 8000b7a:	f001 f837 	bl	8001bec <MX_NVIC_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim3);
 8000b7e:	488a      	ldr	r0, [pc, #552]	; (8000da8 <main+0x254>)
 8000b80:	f004 fbb4 	bl	80052ec <HAL_TIM_Base_Start_IT>
//  HAL_UART_Receive_IT(&huart3, &rx, 1);
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	init();
 8000b84:	f7ff ffb6 	bl	8000af4 <init>
	LCD_Init(LCD_ADDR);
 8000b88:	204e      	movs	r0, #78	; 0x4e
 8000b8a:	f7ff ff7b 	bl	8000a84 <LCD_Init>
	up = 0;
 8000b8e:	4b87      	ldr	r3, [pc, #540]	; (8000dac <main+0x258>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	701a      	strb	r2, [r3, #0]
	down = 0;
 8000b94:	4b86      	ldr	r3, [pc, #536]	; (8000db0 <main+0x25c>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	701a      	strb	r2, [r3, #0]
	left = 0;
 8000b9a:	4b86      	ldr	r3, [pc, #536]	; (8000db4 <main+0x260>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	701a      	strb	r2, [r3, #0]
	right = 0;
 8000ba0:	4b85      	ldr	r3, [pc, #532]	; (8000db8 <main+0x264>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	701a      	strb	r2, [r3, #0]

	//	LCD_SendCommand(LCD_ADDR, 0b00000001);

	while (1) {
		//init the time_temp
		sTime_temp.Hours = 0;
 8000ba6:	4b85      	ldr	r3, [pc, #532]	; (8000dbc <main+0x268>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	701a      	strb	r2, [r3, #0]
		sTime_temp.Minutes = 0;
 8000bac:	4b83      	ldr	r3, [pc, #524]	; (8000dbc <main+0x268>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	705a      	strb	r2, [r3, #1]
		sTime_temp.Seconds = 0;
 8000bb2:	4b82      	ldr	r3, [pc, #520]	; (8000dbc <main+0x268>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	709a      	strb	r2, [r3, #2]
		sTime_temp.TimeFormat = 0;
 8000bb8:	4b80      	ldr	r3, [pc, #512]	; (8000dbc <main+0x268>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	70da      	strb	r2, [r3, #3]

		//Main loop
		while (mode == 0) {
 8000bbe:	e0ec      	b.n	8000d9a <main+0x246>
			HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	497f      	ldr	r1, [pc, #508]	; (8000dc0 <main+0x26c>)
 8000bc4:	487f      	ldr	r0, [pc, #508]	; (8000dc4 <main+0x270>)
 8000bc6:	f004 f953 	bl	8004e70 <HAL_RTC_GetTime>
			HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	497e      	ldr	r1, [pc, #504]	; (8000dc8 <main+0x274>)
 8000bce:	487d      	ldr	r0, [pc, #500]	; (8000dc4 <main+0x270>)
 8000bd0:	f004 fa30 	bl	8005034 <HAL_RTC_GetDate>
			HAL_ADC_Start(&hadc1);
 8000bd4:	487d      	ldr	r0, [pc, #500]	; (8000dcc <main+0x278>)
 8000bd6:	f001 fd1f 	bl	8002618 <HAL_ADC_Start>

			sprintf(Time, "%s %02d:%02d:%02d", ampm[sTime.TimeFormat],
 8000bda:	4b79      	ldr	r3, [pc, #484]	; (8000dc0 <main+0x26c>)
 8000bdc:	78db      	ldrb	r3, [r3, #3]
 8000bde:	461a      	mov	r2, r3
 8000be0:	4613      	mov	r3, r2
 8000be2:	005b      	lsls	r3, r3, #1
 8000be4:	4413      	add	r3, r2
 8000be6:	4a7a      	ldr	r2, [pc, #488]	; (8000dd0 <main+0x27c>)
 8000be8:	441a      	add	r2, r3
					sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000bea:	4b75      	ldr	r3, [pc, #468]	; (8000dc0 <main+0x26c>)
 8000bec:	781b      	ldrb	r3, [r3, #0]
			sprintf(Time, "%s %02d:%02d:%02d", ampm[sTime.TimeFormat],
 8000bee:	4618      	mov	r0, r3
					sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000bf0:	4b73      	ldr	r3, [pc, #460]	; (8000dc0 <main+0x26c>)
 8000bf2:	785b      	ldrb	r3, [r3, #1]
			sprintf(Time, "%s %02d:%02d:%02d", ampm[sTime.TimeFormat],
 8000bf4:	4619      	mov	r1, r3
					sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000bf6:	4b72      	ldr	r3, [pc, #456]	; (8000dc0 <main+0x26c>)
 8000bf8:	789b      	ldrb	r3, [r3, #2]
			sprintf(Time, "%s %02d:%02d:%02d", ampm[sTime.TimeFormat],
 8000bfa:	9301      	str	r3, [sp, #4]
 8000bfc:	9100      	str	r1, [sp, #0]
 8000bfe:	4603      	mov	r3, r0
 8000c00:	4974      	ldr	r1, [pc, #464]	; (8000dd4 <main+0x280>)
 8000c02:	4875      	ldr	r0, [pc, #468]	; (8000dd8 <main+0x284>)
 8000c04:	f006 f878 	bl	8006cf8 <siprintf>

			if (strcmp(Time, Time_AL) == 0) {
 8000c08:	4974      	ldr	r1, [pc, #464]	; (8000ddc <main+0x288>)
 8000c0a:	4873      	ldr	r0, [pc, #460]	; (8000dd8 <main+0x284>)
 8000c0c:	f7ff faf0 	bl	80001f0 <strcmp>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d102      	bne.n	8000c1c <main+0xc8>
				printf("Alarm is playing!!!\r\n");
 8000c16:	4872      	ldr	r0, [pc, #456]	; (8000de0 <main+0x28c>)
 8000c18:	f006 f866 	bl	8006ce8 <puts>
			}

			// LCD up
			LCD_SendCommand(LCD_ADDR, 0b10000000);
 8000c1c:	2180      	movs	r1, #128	; 0x80
 8000c1e:	204e      	movs	r0, #78	; 0x4e
 8000c20:	f7ff ff0c 	bl	8000a3c <LCD_SendCommand>
			LCD_SendString(LCD_ADDR, "Park Jung Hwan");
 8000c24:	496f      	ldr	r1, [pc, #444]	; (8000de4 <main+0x290>)
 8000c26:	204e      	movs	r0, #78	; 0x4e
 8000c28:	f7ff ff49 	bl	8000abe <LCD_SendString>

			// LCD down
			LCD_SendCommand(LCD_ADDR, 0b11000000);
 8000c2c:	21c0      	movs	r1, #192	; 0xc0
 8000c2e:	204e      	movs	r0, #78	; 0x4e
 8000c30:	f7ff ff04 	bl	8000a3c <LCD_SendCommand>
			LCD_SendString(LCD_ADDR, Time);
 8000c34:	4968      	ldr	r1, [pc, #416]	; (8000dd8 <main+0x284>)
 8000c36:	204e      	movs	r0, #78	; 0x4e
 8000c38:	f7ff ff41 	bl	8000abe <LCD_SendString>

			//==========================================================================================================
			//mode choose while loop
			while (rising_edge >= 1) {
 8000c3c:	e0a8      	b.n	8000d90 <main+0x23c>
				cur_tick = HAL_GetTick();
 8000c3e:	f001 fc77 	bl	8002530 <HAL_GetTick>
 8000c42:	4603      	mov	r3, r0
 8000c44:	4a68      	ldr	r2, [pc, #416]	; (8000de8 <main+0x294>)
 8000c46:	6013      	str	r3, [r2, #0]
				tick_gap = cur_tick - start_tick;
 8000c48:	4b67      	ldr	r3, [pc, #412]	; (8000de8 <main+0x294>)
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	4b67      	ldr	r3, [pc, #412]	; (8000dec <main+0x298>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	4a67      	ldr	r2, [pc, #412]	; (8000df0 <main+0x29c>)
 8000c54:	6013      	str	r3, [r2, #0]

				if (tick_gap >= 300) {
 8000c56:	4b66      	ldr	r3, [pc, #408]	; (8000df0 <main+0x29c>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000c5e:	f0c0 8097 	bcc.w	8000d90 <main+0x23c>

					if (rising_edge == 1 && falling_edge >= 1) {
 8000c62:	4b64      	ldr	r3, [pc, #400]	; (8000df4 <main+0x2a0>)
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	2b01      	cmp	r3, #1
 8000c68:	d13c      	bne.n	8000ce4 <main+0x190>
 8000c6a:	4b63      	ldr	r3, [pc, #396]	; (8000df8 <main+0x2a4>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d038      	beq.n	8000ce4 <main+0x190>

						// init the temp
						sTime_temp.Hours = 0;
 8000c72:	4b52      	ldr	r3, [pc, #328]	; (8000dbc <main+0x268>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	701a      	strb	r2, [r3, #0]
						sTime_temp.Minutes = 0;
 8000c78:	4b50      	ldr	r3, [pc, #320]	; (8000dbc <main+0x268>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	705a      	strb	r2, [r3, #1]
						sTime_temp.Seconds = 0;
 8000c7e:	4b4f      	ldr	r3, [pc, #316]	; (8000dbc <main+0x268>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	709a      	strb	r2, [r3, #2]
						sTime_temp.TimeFormat = 0;
 8000c84:	4b4d      	ldr	r3, [pc, #308]	; (8000dbc <main+0x268>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	70da      	strb	r2, [r3, #3]
						cursor = 0;
 8000c8a:	4b5c      	ldr	r3, [pc, #368]	; (8000dfc <main+0x2a8>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	701a      	strb	r2, [r3, #0]

						// LCD up
						LCD_Init(LCD_ADDR);
 8000c90:	204e      	movs	r0, #78	; 0x4e
 8000c92:	f7ff fef7 	bl	8000a84 <LCD_Init>
						LCD_SendCommand(LCD_ADDR, 0b10000000);
 8000c96:	2180      	movs	r1, #128	; 0x80
 8000c98:	204e      	movs	r0, #78	; 0x4e
 8000c9a:	f7ff fecf 	bl	8000a3c <LCD_SendCommand>
						LCD_SendString(LCD_ADDR, "Set Time Mode");
 8000c9e:	4958      	ldr	r1, [pc, #352]	; (8000e00 <main+0x2ac>)
 8000ca0:	204e      	movs	r0, #78	; 0x4e
 8000ca2:	f7ff ff0c 	bl	8000abe <LCD_SendString>
						// LCD down
						screen(cursor, sTime_temp);
 8000ca6:	4b55      	ldr	r3, [pc, #340]	; (8000dfc <main+0x2a8>)
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	461d      	mov	r5, r3
 8000cac:	4b43      	ldr	r3, [pc, #268]	; (8000dbc <main+0x268>)
 8000cae:	466c      	mov	r4, sp
 8000cb0:	f103 020c 	add.w	r2, r3, #12
 8000cb4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000cb8:	e884 0003 	stmia.w	r4, {r0, r1}
 8000cbc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000cbe:	4628      	mov	r0, r5
 8000cc0:	f000 ffea 	bl	8001c98 <screen>

						LCD_SendCommand(LCD_ADDR, 0b00001111);
 8000cc4:	210f      	movs	r1, #15
 8000cc6:	204e      	movs	r0, #78	; 0x4e
 8000cc8:	f7ff feb8 	bl	8000a3c <LCD_SendCommand>

						//init the user button
						rising_edge = 0;
 8000ccc:	4b49      	ldr	r3, [pc, #292]	; (8000df4 <main+0x2a0>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	701a      	strb	r2, [r3, #0]
						falling_edge = 0;
 8000cd2:	4b49      	ldr	r3, [pc, #292]	; (8000df8 <main+0x2a4>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	701a      	strb	r2, [r3, #0]
						mode = 1;
 8000cd8:	4b4a      	ldr	r3, [pc, #296]	; (8000e04 <main+0x2b0>)
 8000cda:	2201      	movs	r2, #1
 8000cdc:	701a      	strb	r2, [r3, #0]
						printf("one click==========================\r\n");
 8000cde:	484a      	ldr	r0, [pc, #296]	; (8000e08 <main+0x2b4>)
 8000ce0:	f006 f802 	bl	8006ce8 <puts>
					}

					if (rising_edge >= 2 && falling_edge >= 1) {
 8000ce4:	4b43      	ldr	r3, [pc, #268]	; (8000df4 <main+0x2a0>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	d93c      	bls.n	8000d66 <main+0x212>
 8000cec:	4b42      	ldr	r3, [pc, #264]	; (8000df8 <main+0x2a4>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d038      	beq.n	8000d66 <main+0x212>
						// init the temp
						sTime_AL.Hours = 0;
 8000cf4:	4b45      	ldr	r3, [pc, #276]	; (8000e0c <main+0x2b8>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	701a      	strb	r2, [r3, #0]
						sTime_AL.Minutes = 0;
 8000cfa:	4b44      	ldr	r3, [pc, #272]	; (8000e0c <main+0x2b8>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	705a      	strb	r2, [r3, #1]
						sTime_AL.Seconds = 0;
 8000d00:	4b42      	ldr	r3, [pc, #264]	; (8000e0c <main+0x2b8>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	709a      	strb	r2, [r3, #2]
						sTime_AL.TimeFormat = 0;
 8000d06:	4b41      	ldr	r3, [pc, #260]	; (8000e0c <main+0x2b8>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	70da      	strb	r2, [r3, #3]
						cursor = 0;
 8000d0c:	4b3b      	ldr	r3, [pc, #236]	; (8000dfc <main+0x2a8>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	701a      	strb	r2, [r3, #0]

						// LCD up
						LCD_Init(LCD_ADDR);
 8000d12:	204e      	movs	r0, #78	; 0x4e
 8000d14:	f7ff feb6 	bl	8000a84 <LCD_Init>
						//blink on
						LCD_SendCommand(LCD_ADDR, 0b00001111);
 8000d18:	210f      	movs	r1, #15
 8000d1a:	204e      	movs	r0, #78	; 0x4e
 8000d1c:	f7ff fe8e 	bl	8000a3c <LCD_SendCommand>

						LCD_SendCommand(LCD_ADDR, 0b10000000);
 8000d20:	2180      	movs	r1, #128	; 0x80
 8000d22:	204e      	movs	r0, #78	; 0x4e
 8000d24:	f7ff fe8a 	bl	8000a3c <LCD_SendCommand>
						LCD_SendString(LCD_ADDR, "Alarm Mode");
 8000d28:	4939      	ldr	r1, [pc, #228]	; (8000e10 <main+0x2bc>)
 8000d2a:	204e      	movs	r0, #78	; 0x4e
 8000d2c:	f7ff fec7 	bl	8000abe <LCD_SendString>
						// LCD down
						screen(cursor, sTime_AL);
 8000d30:	4b32      	ldr	r3, [pc, #200]	; (8000dfc <main+0x2a8>)
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	461d      	mov	r5, r3
 8000d36:	4b35      	ldr	r3, [pc, #212]	; (8000e0c <main+0x2b8>)
 8000d38:	466c      	mov	r4, sp
 8000d3a:	f103 020c 	add.w	r2, r3, #12
 8000d3e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d42:	e884 0003 	stmia.w	r4, {r0, r1}
 8000d46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d48:	4628      	mov	r0, r5
 8000d4a:	f000 ffa5 	bl	8001c98 <screen>

						//init the user button
						rising_edge = 0;
 8000d4e:	4b29      	ldr	r3, [pc, #164]	; (8000df4 <main+0x2a0>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	701a      	strb	r2, [r3, #0]
						falling_edge = 0;
 8000d54:	4b28      	ldr	r3, [pc, #160]	; (8000df8 <main+0x2a4>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	701a      	strb	r2, [r3, #0]
						mode = 2;
 8000d5a:	4b2a      	ldr	r3, [pc, #168]	; (8000e04 <main+0x2b0>)
 8000d5c:	2202      	movs	r2, #2
 8000d5e:	701a      	strb	r2, [r3, #0]

						printf("two click++++++++++++++++++++++++++\r\n");
 8000d60:	482c      	ldr	r0, [pc, #176]	; (8000e14 <main+0x2c0>)
 8000d62:	f005 ffc1 	bl	8006ce8 <puts>
					}

					if (tick_gap >= 2000 && falling_edge == 0) {
 8000d66:	4b22      	ldr	r3, [pc, #136]	; (8000df0 <main+0x29c>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000d6e:	d30f      	bcc.n	8000d90 <main+0x23c>
 8000d70:	4b21      	ldr	r3, [pc, #132]	; (8000df8 <main+0x2a4>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d10b      	bne.n	8000d90 <main+0x23c>
						rising_edge = 0;
 8000d78:	4b1e      	ldr	r3, [pc, #120]	; (8000df4 <main+0x2a0>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	701a      	strb	r2, [r3, #0]
						falling_edge = 0;
 8000d7e:	4b1e      	ldr	r3, [pc, #120]	; (8000df8 <main+0x2a4>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	701a      	strb	r2, [r3, #0]
						mode = 3;
 8000d84:	4b1f      	ldr	r3, [pc, #124]	; (8000e04 <main+0x2b0>)
 8000d86:	2203      	movs	r2, #3
 8000d88:	701a      	strb	r2, [r3, #0]
						printf("long click//////////////////////////\r\n");
 8000d8a:	4823      	ldr	r0, [pc, #140]	; (8000e18 <main+0x2c4>)
 8000d8c:	f005 ffac 	bl	8006ce8 <puts>
			while (rising_edge >= 1) {
 8000d90:	4b18      	ldr	r3, [pc, #96]	; (8000df4 <main+0x2a0>)
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	f47f af52 	bne.w	8000c3e <main+0xea>
		while (mode == 0) {
 8000d9a:	4b1a      	ldr	r3, [pc, #104]	; (8000e04 <main+0x2b0>)
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	f43f af0e 	beq.w	8000bc0 <main+0x6c>
				}
			}
		}
		//==========================================================================================================
		//Set Time loop
		while (mode == 1) {
 8000da4:	e341      	b.n	800142a <main+0x8d6>
 8000da6:	bf00      	nop
 8000da8:	20000254 	.word	0x20000254
 8000dac:	20000160 	.word	0x20000160
 8000db0:	20000161 	.word	0x20000161
 8000db4:	20000162 	.word	0x20000162
 8000db8:	20000163 	.word	0x20000163
 8000dbc:	200001a4 	.word	0x200001a4
 8000dc0:	20000178 	.word	0x20000178
 8000dc4:	20000230 	.word	0x20000230
 8000dc8:	2000018c 	.word	0x2000018c
 8000dcc:	20000094 	.word	0x20000094
 8000dd0:	20000000 	.word	0x20000000
 8000dd4:	08007ffc 	.word	0x08007ffc
 8000dd8:	20000164 	.word	0x20000164
 8000ddc:	200001b8 	.word	0x200001b8
 8000de0:	08008010 	.word	0x08008010
 8000de4:	08008028 	.word	0x08008028
 8000de8:	20000150 	.word	0x20000150
 8000dec:	2000014c 	.word	0x2000014c
 8000df0:	20000154 	.word	0x20000154
 8000df4:	20000148 	.word	0x20000148
 8000df8:	20000149 	.word	0x20000149
 8000dfc:	20000158 	.word	0x20000158
 8000e00:	08008038 	.word	0x08008038
 8000e04:	2000014a 	.word	0x2000014a
 8000e08:	08008048 	.word	0x08008048
 8000e0c:	200001cc 	.word	0x200001cc
 8000e10:	08008070 	.word	0x08008070
 8000e14:	0800807c 	.word	0x0800807c
 8000e18:	080080a4 	.word	0x080080a4

			// start adc for read adc_value
			HAL_ADC_Start(&hadc1);
 8000e1c:	4896      	ldr	r0, [pc, #600]	; (8001078 <main+0x524>)
 8000e1e:	f001 fbfb 	bl	8002618 <HAL_ADC_Start>

			// IF USER CLICK THE USER BUTTON
			// USER CAN CHOOSE EXIT OR APPLY
			if (rising_edge >= 1) {
 8000e22:	4b96      	ldr	r3, [pc, #600]	; (800107c <main+0x528>)
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d04c      	beq.n	8000ec4 <main+0x370>

				// this flag is check the exit or apply
				apply_flag = 1;
 8000e2a:	4b95      	ldr	r3, [pc, #596]	; (8001080 <main+0x52c>)
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	601a      	str	r2, [r3, #0]

				// EXIT without apply
				if (falling_edge > 0) {
 8000e30:	4b94      	ldr	r3, [pc, #592]	; (8001084 <main+0x530>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d012      	beq.n	8000e5e <main+0x30a>
					// ===========================================init func

					// init the user button
					apply_flag = 0;
 8000e38:	4b91      	ldr	r3, [pc, #580]	; (8001080 <main+0x52c>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	601a      	str	r2, [r3, #0]
					rising_edge = 0;
 8000e3e:	4b8f      	ldr	r3, [pc, #572]	; (800107c <main+0x528>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	701a      	strb	r2, [r3, #0]
					falling_edge = 0;
 8000e44:	4b8f      	ldr	r3, [pc, #572]	; (8001084 <main+0x530>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	701a      	strb	r2, [r3, #0]

					// turn off the blink
					LCD_SendCommand(LCD_ADDR, 0b00001110);
 8000e4a:	210e      	movs	r1, #14
 8000e4c:	204e      	movs	r0, #78	; 0x4e
 8000e4e:	f7ff fdf5 	bl	8000a3c <LCD_SendCommand>
					mode = 0;
 8000e52:	4b8d      	ldr	r3, [pc, #564]	; (8001088 <main+0x534>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	701a      	strb	r2, [r3, #0]
					printf("MODE exit\r\n");
 8000e58:	488c      	ldr	r0, [pc, #560]	; (800108c <main+0x538>)
 8000e5a:	f005 ff45 	bl	8006ce8 <puts>

					// ===========================================init func
				}
				// APPLY and exit
				if (falling_edge == 0 && get_time_apply > 4) {
 8000e5e:	4b89      	ldr	r3, [pc, #548]	; (8001084 <main+0x530>)
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d12e      	bne.n	8000ec4 <main+0x370>
 8000e66:	4b8a      	ldr	r3, [pc, #552]	; (8001090 <main+0x53c>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	2b04      	cmp	r3, #4
 8000e6c:	d92a      	bls.n	8000ec4 <main+0x370>

					// sTime is now applied by user
					sTime.Hours = sTime_temp.Hours;
 8000e6e:	4b89      	ldr	r3, [pc, #548]	; (8001094 <main+0x540>)
 8000e70:	781a      	ldrb	r2, [r3, #0]
 8000e72:	4b89      	ldr	r3, [pc, #548]	; (8001098 <main+0x544>)
 8000e74:	701a      	strb	r2, [r3, #0]
					sTime.Minutes = sTime_temp.Minutes;
 8000e76:	4b87      	ldr	r3, [pc, #540]	; (8001094 <main+0x540>)
 8000e78:	785a      	ldrb	r2, [r3, #1]
 8000e7a:	4b87      	ldr	r3, [pc, #540]	; (8001098 <main+0x544>)
 8000e7c:	705a      	strb	r2, [r3, #1]
					sTime.Seconds = sTime_temp.Seconds;
 8000e7e:	4b85      	ldr	r3, [pc, #532]	; (8001094 <main+0x540>)
 8000e80:	789a      	ldrb	r2, [r3, #2]
 8000e82:	4b85      	ldr	r3, [pc, #532]	; (8001098 <main+0x544>)
 8000e84:	709a      	strb	r2, [r3, #2]
					sTime.TimeFormat = sTime_temp.TimeFormat;
 8000e86:	4b83      	ldr	r3, [pc, #524]	; (8001094 <main+0x540>)
 8000e88:	78da      	ldrb	r2, [r3, #3]
 8000e8a:	4b83      	ldr	r3, [pc, #524]	; (8001098 <main+0x544>)
 8000e8c:	70da      	strb	r2, [r3, #3]
					HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000e8e:	2200      	movs	r2, #0
 8000e90:	4981      	ldr	r1, [pc, #516]	; (8001098 <main+0x544>)
 8000e92:	4882      	ldr	r0, [pc, #520]	; (800109c <main+0x548>)
 8000e94:	f003 ff52 	bl	8004d3c <HAL_RTC_SetTime>

					// ===========================================init func
					// turn off the blink
					LCD_SendCommand(LCD_ADDR, 0b00001110);
 8000e98:	210e      	movs	r1, #14
 8000e9a:	204e      	movs	r0, #78	; 0x4e
 8000e9c:	f7ff fdce 	bl	8000a3c <LCD_SendCommand>

					// init the user button
					apply_flag = 0;
 8000ea0:	4b77      	ldr	r3, [pc, #476]	; (8001080 <main+0x52c>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	601a      	str	r2, [r3, #0]
					get_time_apply = 0;
 8000ea6:	4b7a      	ldr	r3, [pc, #488]	; (8001090 <main+0x53c>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
					rising_edge = 0;
 8000eac:	4b73      	ldr	r3, [pc, #460]	; (800107c <main+0x528>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	701a      	strb	r2, [r3, #0]
					falling_edge = 0;
 8000eb2:	4b74      	ldr	r3, [pc, #464]	; (8001084 <main+0x530>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	701a      	strb	r2, [r3, #0]

					mode = 0;
 8000eb8:	4b73      	ldr	r3, [pc, #460]	; (8001088 <main+0x534>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	701a      	strb	r2, [r3, #0]
					printf("MODE APPLY\r\n");
 8000ebe:	4878      	ldr	r0, [pc, #480]	; (80010a0 <main+0x54c>)
 8000ec0:	f005 ff12 	bl	8006ce8 <puts>

					// ===========================================init func
				}
			}

			if (get_time > 0) {
 8000ec4:	4b77      	ldr	r3, [pc, #476]	; (80010a4 <main+0x550>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	f000 82ae 	beq.w	800142a <main+0x8d6>

				if (up > 0) {
 8000ece:	4b76      	ldr	r3, [pc, #472]	; (80010a8 <main+0x554>)
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	f000 812a 	beq.w	800112c <main+0x5d8>
					//AM or PM switching
					if (cursor == 0) {
 8000ed8:	4b74      	ldr	r3, [pc, #464]	; (80010ac <main+0x558>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d13c      	bne.n	8000f5a <main+0x406>
						if (sTime_temp.TimeFormat == 0) {
 8000ee0:	4b6c      	ldr	r3, [pc, #432]	; (8001094 <main+0x540>)
 8000ee2:	78db      	ldrb	r3, [r3, #3]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d119      	bne.n	8000f1c <main+0x3c8>
							sTime_temp.TimeFormat = 1;
 8000ee8:	4b6a      	ldr	r3, [pc, #424]	; (8001094 <main+0x540>)
 8000eea:	2201      	movs	r2, #1
 8000eec:	70da      	strb	r2, [r3, #3]
							if (sTime_temp.Hours == 0) {
 8000eee:	4b69      	ldr	r3, [pc, #420]	; (8001094 <main+0x540>)
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d102      	bne.n	8000efc <main+0x3a8>
								sTime_temp.Hours = 12;
 8000ef6:	4b67      	ldr	r3, [pc, #412]	; (8001094 <main+0x540>)
 8000ef8:	220c      	movs	r2, #12
 8000efa:	701a      	strb	r2, [r3, #0]
							}
							screen(cursor, sTime_temp);
 8000efc:	4b6b      	ldr	r3, [pc, #428]	; (80010ac <main+0x558>)
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	461d      	mov	r5, r3
 8000f02:	4b64      	ldr	r3, [pc, #400]	; (8001094 <main+0x540>)
 8000f04:	466c      	mov	r4, sp
 8000f06:	f103 020c 	add.w	r2, r3, #12
 8000f0a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f0e:	e884 0003 	stmia.w	r4, {r0, r1}
 8000f12:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f14:	4628      	mov	r0, r5
 8000f16:	f000 febf 	bl	8001c98 <screen>
 8000f1a:	e104      	b.n	8001126 <main+0x5d2>

						} else if (sTime_temp.TimeFormat == 1) {
 8000f1c:	4b5d      	ldr	r3, [pc, #372]	; (8001094 <main+0x540>)
 8000f1e:	78db      	ldrb	r3, [r3, #3]
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	f040 8100 	bne.w	8001126 <main+0x5d2>
							sTime_temp.TimeFormat = 0;
 8000f26:	4b5b      	ldr	r3, [pc, #364]	; (8001094 <main+0x540>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	70da      	strb	r2, [r3, #3]
							if (sTime_temp.Hours == 12) {
 8000f2c:	4b59      	ldr	r3, [pc, #356]	; (8001094 <main+0x540>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	2b0c      	cmp	r3, #12
 8000f32:	d102      	bne.n	8000f3a <main+0x3e6>
								sTime_temp.Hours = 0;
 8000f34:	4b57      	ldr	r3, [pc, #348]	; (8001094 <main+0x540>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	701a      	strb	r2, [r3, #0]
							}
							screen(cursor, sTime_temp);
 8000f3a:	4b5c      	ldr	r3, [pc, #368]	; (80010ac <main+0x558>)
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	461d      	mov	r5, r3
 8000f40:	4b54      	ldr	r3, [pc, #336]	; (8001094 <main+0x540>)
 8000f42:	466c      	mov	r4, sp
 8000f44:	f103 020c 	add.w	r2, r3, #12
 8000f48:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f4c:	e884 0003 	stmia.w	r4, {r0, r1}
 8000f50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f52:	4628      	mov	r0, r5
 8000f54:	f000 fea0 	bl	8001c98 <screen>
 8000f58:	e0e5      	b.n	8001126 <main+0x5d2>
						}
					}

					// 10H switching
					else if (cursor == 3) {
 8000f5a:	4b54      	ldr	r3, [pc, #336]	; (80010ac <main+0x558>)
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	2b03      	cmp	r3, #3
 8000f60:	d119      	bne.n	8000f96 <main+0x442>

						if (sTime_temp.Hours < 3) {
 8000f62:	4b4c      	ldr	r3, [pc, #304]	; (8001094 <main+0x540>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b02      	cmp	r3, #2
 8000f68:	d805      	bhi.n	8000f76 <main+0x422>
							sTime_temp.Hours += 10;
 8000f6a:	4b4a      	ldr	r3, [pc, #296]	; (8001094 <main+0x540>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	330a      	adds	r3, #10
 8000f70:	b2da      	uxtb	r2, r3
 8000f72:	4b48      	ldr	r3, [pc, #288]	; (8001094 <main+0x540>)
 8000f74:	701a      	strb	r2, [r3, #0]
						}
						screen(cursor, sTime_temp);
 8000f76:	4b4d      	ldr	r3, [pc, #308]	; (80010ac <main+0x558>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	461d      	mov	r5, r3
 8000f7c:	4b45      	ldr	r3, [pc, #276]	; (8001094 <main+0x540>)
 8000f7e:	466c      	mov	r4, sp
 8000f80:	f103 020c 	add.w	r2, r3, #12
 8000f84:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f88:	e884 0003 	stmia.w	r4, {r0, r1}
 8000f8c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f8e:	4628      	mov	r0, r5
 8000f90:	f000 fe82 	bl	8001c98 <screen>
 8000f94:	e0c7      	b.n	8001126 <main+0x5d2>
					}

					// 1H switching
					else if (cursor == 4) {
 8000f96:	4b45      	ldr	r3, [pc, #276]	; (80010ac <main+0x558>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	2b04      	cmp	r3, #4
 8000f9c:	d130      	bne.n	8001000 <main+0x4ac>

						//AM
						if (sTime_temp.TimeFormat == 0) {
 8000f9e:	4b3d      	ldr	r3, [pc, #244]	; (8001094 <main+0x540>)
 8000fa0:	78db      	ldrb	r3, [r3, #3]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d10a      	bne.n	8000fbc <main+0x468>
							// 0 ~ 11
							if (0 <= sTime_temp.Hours
									&& sTime_temp.Hours < 11) {
 8000fa6:	4b3b      	ldr	r3, [pc, #236]	; (8001094 <main+0x540>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
							if (0 <= sTime_temp.Hours
 8000faa:	2b0a      	cmp	r3, #10
 8000fac:	d818      	bhi.n	8000fe0 <main+0x48c>
								sTime_temp.Hours++;
 8000fae:	4b39      	ldr	r3, [pc, #228]	; (8001094 <main+0x540>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	b2da      	uxtb	r2, r3
 8000fb6:	4b37      	ldr	r3, [pc, #220]	; (8001094 <main+0x540>)
 8000fb8:	701a      	strb	r2, [r3, #0]
 8000fba:	e011      	b.n	8000fe0 <main+0x48c>
							}
						}
						//PM
						else if (sTime_temp.TimeFormat == 1) {
 8000fbc:	4b35      	ldr	r3, [pc, #212]	; (8001094 <main+0x540>)
 8000fbe:	78db      	ldrb	r3, [r3, #3]
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d10d      	bne.n	8000fe0 <main+0x48c>

							// 1 ~ 12
							if (1 <= sTime_temp.Hours
 8000fc4:	4b33      	ldr	r3, [pc, #204]	; (8001094 <main+0x540>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d009      	beq.n	8000fe0 <main+0x48c>
									&& sTime_temp.Hours < 12) {
 8000fcc:	4b31      	ldr	r3, [pc, #196]	; (8001094 <main+0x540>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	2b0b      	cmp	r3, #11
 8000fd2:	d805      	bhi.n	8000fe0 <main+0x48c>
								sTime_temp.Hours++;
 8000fd4:	4b2f      	ldr	r3, [pc, #188]	; (8001094 <main+0x540>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	b2da      	uxtb	r2, r3
 8000fdc:	4b2d      	ldr	r3, [pc, #180]	; (8001094 <main+0x540>)
 8000fde:	701a      	strb	r2, [r3, #0]
							}
						}
						screen(cursor, sTime_temp);
 8000fe0:	4b32      	ldr	r3, [pc, #200]	; (80010ac <main+0x558>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	461d      	mov	r5, r3
 8000fe6:	4b2b      	ldr	r3, [pc, #172]	; (8001094 <main+0x540>)
 8000fe8:	466c      	mov	r4, sp
 8000fea:	f103 020c 	add.w	r2, r3, #12
 8000fee:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ff2:	e884 0003 	stmia.w	r4, {r0, r1}
 8000ff6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	f000 fe4d 	bl	8001c98 <screen>
 8000ffe:	e092      	b.n	8001126 <main+0x5d2>
					}

					// 10M switching
					else if (cursor == 6) {
 8001000:	4b2a      	ldr	r3, [pc, #168]	; (80010ac <main+0x558>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	2b06      	cmp	r3, #6
 8001006:	d119      	bne.n	800103c <main+0x4e8>
						if (0 <= sTime_temp.Minutes
								&& sTime_temp.Minutes < 50) {
 8001008:	4b22      	ldr	r3, [pc, #136]	; (8001094 <main+0x540>)
 800100a:	785b      	ldrb	r3, [r3, #1]
						if (0 <= sTime_temp.Minutes
 800100c:	2b31      	cmp	r3, #49	; 0x31
 800100e:	d805      	bhi.n	800101c <main+0x4c8>
							sTime_temp.Minutes += 10;
 8001010:	4b20      	ldr	r3, [pc, #128]	; (8001094 <main+0x540>)
 8001012:	785b      	ldrb	r3, [r3, #1]
 8001014:	330a      	adds	r3, #10
 8001016:	b2da      	uxtb	r2, r3
 8001018:	4b1e      	ldr	r3, [pc, #120]	; (8001094 <main+0x540>)
 800101a:	705a      	strb	r2, [r3, #1]
						}
						screen(cursor, sTime_temp);
 800101c:	4b23      	ldr	r3, [pc, #140]	; (80010ac <main+0x558>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	461d      	mov	r5, r3
 8001022:	4b1c      	ldr	r3, [pc, #112]	; (8001094 <main+0x540>)
 8001024:	466c      	mov	r4, sp
 8001026:	f103 020c 	add.w	r2, r3, #12
 800102a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800102e:	e884 0003 	stmia.w	r4, {r0, r1}
 8001032:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001034:	4628      	mov	r0, r5
 8001036:	f000 fe2f 	bl	8001c98 <screen>
 800103a:	e074      	b.n	8001126 <main+0x5d2>
					}
					// 1M switching
					else if (cursor == 7) {
 800103c:	4b1b      	ldr	r3, [pc, #108]	; (80010ac <main+0x558>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	2b07      	cmp	r3, #7
 8001042:	d135      	bne.n	80010b0 <main+0x55c>
						if (0 <= sTime_temp.Minutes
								&& sTime_temp.Minutes < 59) {
 8001044:	4b13      	ldr	r3, [pc, #76]	; (8001094 <main+0x540>)
 8001046:	785b      	ldrb	r3, [r3, #1]
						if (0 <= sTime_temp.Minutes
 8001048:	2b3a      	cmp	r3, #58	; 0x3a
 800104a:	d805      	bhi.n	8001058 <main+0x504>
							sTime_temp.Minutes += 1;
 800104c:	4b11      	ldr	r3, [pc, #68]	; (8001094 <main+0x540>)
 800104e:	785b      	ldrb	r3, [r3, #1]
 8001050:	3301      	adds	r3, #1
 8001052:	b2da      	uxtb	r2, r3
 8001054:	4b0f      	ldr	r3, [pc, #60]	; (8001094 <main+0x540>)
 8001056:	705a      	strb	r2, [r3, #1]
						}
						screen(cursor, sTime_temp);
 8001058:	4b14      	ldr	r3, [pc, #80]	; (80010ac <main+0x558>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	461d      	mov	r5, r3
 800105e:	4b0d      	ldr	r3, [pc, #52]	; (8001094 <main+0x540>)
 8001060:	466c      	mov	r4, sp
 8001062:	f103 020c 	add.w	r2, r3, #12
 8001066:	e892 0003 	ldmia.w	r2, {r0, r1}
 800106a:	e884 0003 	stmia.w	r4, {r0, r1}
 800106e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001070:	4628      	mov	r0, r5
 8001072:	f000 fe11 	bl	8001c98 <screen>
 8001076:	e056      	b.n	8001126 <main+0x5d2>
 8001078:	20000094 	.word	0x20000094
 800107c:	20000148 	.word	0x20000148
 8001080:	20000138 	.word	0x20000138
 8001084:	20000149 	.word	0x20000149
 8001088:	2000014a 	.word	0x2000014a
 800108c:	080080cc 	.word	0x080080cc
 8001090:	2000013c 	.word	0x2000013c
 8001094:	200001a4 	.word	0x200001a4
 8001098:	20000178 	.word	0x20000178
 800109c:	20000230 	.word	0x20000230
 80010a0:	080080d8 	.word	0x080080d8
 80010a4:	20000134 	.word	0x20000134
 80010a8:	20000160 	.word	0x20000160
 80010ac:	20000158 	.word	0x20000158
					}

					// 10S switching
					else if (cursor == 9) {
 80010b0:	4b83      	ldr	r3, [pc, #524]	; (80012c0 <main+0x76c>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	2b09      	cmp	r3, #9
 80010b6:	d119      	bne.n	80010ec <main+0x598>
						if (0 <= sTime_temp.Seconds
								&& sTime_temp.Seconds < 50) {
 80010b8:	4b82      	ldr	r3, [pc, #520]	; (80012c4 <main+0x770>)
 80010ba:	789b      	ldrb	r3, [r3, #2]
						if (0 <= sTime_temp.Seconds
 80010bc:	2b31      	cmp	r3, #49	; 0x31
 80010be:	d805      	bhi.n	80010cc <main+0x578>
							sTime_temp.Seconds += 10;
 80010c0:	4b80      	ldr	r3, [pc, #512]	; (80012c4 <main+0x770>)
 80010c2:	789b      	ldrb	r3, [r3, #2]
 80010c4:	330a      	adds	r3, #10
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	4b7e      	ldr	r3, [pc, #504]	; (80012c4 <main+0x770>)
 80010ca:	709a      	strb	r2, [r3, #2]
						}
						screen(cursor, sTime_temp);
 80010cc:	4b7c      	ldr	r3, [pc, #496]	; (80012c0 <main+0x76c>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	461d      	mov	r5, r3
 80010d2:	4b7c      	ldr	r3, [pc, #496]	; (80012c4 <main+0x770>)
 80010d4:	466c      	mov	r4, sp
 80010d6:	f103 020c 	add.w	r2, r3, #12
 80010da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010de:	e884 0003 	stmia.w	r4, {r0, r1}
 80010e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80010e4:	4628      	mov	r0, r5
 80010e6:	f000 fdd7 	bl	8001c98 <screen>
 80010ea:	e01c      	b.n	8001126 <main+0x5d2>
					}
					// 1S switching
					else if (cursor == 10) {
 80010ec:	4b74      	ldr	r3, [pc, #464]	; (80012c0 <main+0x76c>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	2b0a      	cmp	r3, #10
 80010f2:	d118      	bne.n	8001126 <main+0x5d2>
						if (0 <= sTime_temp.Seconds
								&& sTime_temp.Seconds < 59) {
 80010f4:	4b73      	ldr	r3, [pc, #460]	; (80012c4 <main+0x770>)
 80010f6:	789b      	ldrb	r3, [r3, #2]
						if (0 <= sTime_temp.Seconds
 80010f8:	2b3a      	cmp	r3, #58	; 0x3a
 80010fa:	d805      	bhi.n	8001108 <main+0x5b4>
							sTime_temp.Seconds += 1;
 80010fc:	4b71      	ldr	r3, [pc, #452]	; (80012c4 <main+0x770>)
 80010fe:	789b      	ldrb	r3, [r3, #2]
 8001100:	3301      	adds	r3, #1
 8001102:	b2da      	uxtb	r2, r3
 8001104:	4b6f      	ldr	r3, [pc, #444]	; (80012c4 <main+0x770>)
 8001106:	709a      	strb	r2, [r3, #2]
						}
						screen(cursor, sTime_temp);
 8001108:	4b6d      	ldr	r3, [pc, #436]	; (80012c0 <main+0x76c>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	461d      	mov	r5, r3
 800110e:	4b6d      	ldr	r3, [pc, #436]	; (80012c4 <main+0x770>)
 8001110:	466c      	mov	r4, sp
 8001112:	f103 020c 	add.w	r2, r3, #12
 8001116:	e892 0003 	ldmia.w	r2, {r0, r1}
 800111a:	e884 0003 	stmia.w	r4, {r0, r1}
 800111e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001120:	4628      	mov	r0, r5
 8001122:	f000 fdb9 	bl	8001c98 <screen>
					}

					// clear the up flag
					up = 0;
 8001126:	4b68      	ldr	r3, [pc, #416]	; (80012c8 <main+0x774>)
 8001128:	2200      	movs	r2, #0
 800112a:	701a      	strb	r2, [r3, #0]
				}
				if (down > 0) {
 800112c:	4b67      	ldr	r3, [pc, #412]	; (80012cc <main+0x778>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	2b00      	cmp	r3, #0
 8001132:	f000 80f1 	beq.w	8001318 <main+0x7c4>

					//AM or PM switching
					if (cursor == 0) {
 8001136:	4b62      	ldr	r3, [pc, #392]	; (80012c0 <main+0x76c>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d13c      	bne.n	80011b8 <main+0x664>
						if (sTime_temp.TimeFormat == 0) {
 800113e:	4b61      	ldr	r3, [pc, #388]	; (80012c4 <main+0x770>)
 8001140:	78db      	ldrb	r3, [r3, #3]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d119      	bne.n	800117a <main+0x626>
							sTime_temp.TimeFormat = 1;
 8001146:	4b5f      	ldr	r3, [pc, #380]	; (80012c4 <main+0x770>)
 8001148:	2201      	movs	r2, #1
 800114a:	70da      	strb	r2, [r3, #3]
							if (sTime_temp.Hours == 0) {
 800114c:	4b5d      	ldr	r3, [pc, #372]	; (80012c4 <main+0x770>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d102      	bne.n	800115a <main+0x606>
								sTime_temp.Hours = 12;
 8001154:	4b5b      	ldr	r3, [pc, #364]	; (80012c4 <main+0x770>)
 8001156:	220c      	movs	r2, #12
 8001158:	701a      	strb	r2, [r3, #0]
							}
							screen(cursor, sTime_temp);
 800115a:	4b59      	ldr	r3, [pc, #356]	; (80012c0 <main+0x76c>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	461d      	mov	r5, r3
 8001160:	4b58      	ldr	r3, [pc, #352]	; (80012c4 <main+0x770>)
 8001162:	466c      	mov	r4, sp
 8001164:	f103 020c 	add.w	r2, r3, #12
 8001168:	e892 0003 	ldmia.w	r2, {r0, r1}
 800116c:	e884 0003 	stmia.w	r4, {r0, r1}
 8001170:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001172:	4628      	mov	r0, r5
 8001174:	f000 fd90 	bl	8001c98 <screen>
 8001178:	e0cb      	b.n	8001312 <main+0x7be>
						} else if (sTime_temp.TimeFormat == 1) {
 800117a:	4b52      	ldr	r3, [pc, #328]	; (80012c4 <main+0x770>)
 800117c:	78db      	ldrb	r3, [r3, #3]
 800117e:	2b01      	cmp	r3, #1
 8001180:	f040 80c7 	bne.w	8001312 <main+0x7be>
							sTime_temp.TimeFormat = 0;
 8001184:	4b4f      	ldr	r3, [pc, #316]	; (80012c4 <main+0x770>)
 8001186:	2200      	movs	r2, #0
 8001188:	70da      	strb	r2, [r3, #3]
							if (sTime_temp.Hours == 12) {
 800118a:	4b4e      	ldr	r3, [pc, #312]	; (80012c4 <main+0x770>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	2b0c      	cmp	r3, #12
 8001190:	d102      	bne.n	8001198 <main+0x644>
								sTime_temp.Hours = 0;
 8001192:	4b4c      	ldr	r3, [pc, #304]	; (80012c4 <main+0x770>)
 8001194:	2200      	movs	r2, #0
 8001196:	701a      	strb	r2, [r3, #0]
							}
							screen(cursor, sTime_temp);
 8001198:	4b49      	ldr	r3, [pc, #292]	; (80012c0 <main+0x76c>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	461d      	mov	r5, r3
 800119e:	4b49      	ldr	r3, [pc, #292]	; (80012c4 <main+0x770>)
 80011a0:	466c      	mov	r4, sp
 80011a2:	f103 020c 	add.w	r2, r3, #12
 80011a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011aa:	e884 0003 	stmia.w	r4, {r0, r1}
 80011ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011b0:	4628      	mov	r0, r5
 80011b2:	f000 fd71 	bl	8001c98 <screen>
 80011b6:	e0ac      	b.n	8001312 <main+0x7be>
						}
					}

					// 1H switching
					else if (cursor == 4) {
 80011b8:	4b41      	ldr	r3, [pc, #260]	; (80012c0 <main+0x76c>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b04      	cmp	r3, #4
 80011be:	d119      	bne.n	80011f4 <main+0x6a0>
						if (sTime_temp.Hours > 0) {
 80011c0:	4b40      	ldr	r3, [pc, #256]	; (80012c4 <main+0x770>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d005      	beq.n	80011d4 <main+0x680>
							sTime_temp.Hours--;
 80011c8:	4b3e      	ldr	r3, [pc, #248]	; (80012c4 <main+0x770>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	3b01      	subs	r3, #1
 80011ce:	b2da      	uxtb	r2, r3
 80011d0:	4b3c      	ldr	r3, [pc, #240]	; (80012c4 <main+0x770>)
 80011d2:	701a      	strb	r2, [r3, #0]
						}
						screen(cursor, sTime_temp);
 80011d4:	4b3a      	ldr	r3, [pc, #232]	; (80012c0 <main+0x76c>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	461d      	mov	r5, r3
 80011da:	4b3a      	ldr	r3, [pc, #232]	; (80012c4 <main+0x770>)
 80011dc:	466c      	mov	r4, sp
 80011de:	f103 020c 	add.w	r2, r3, #12
 80011e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011e6:	e884 0003 	stmia.w	r4, {r0, r1}
 80011ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011ec:	4628      	mov	r0, r5
 80011ee:	f000 fd53 	bl	8001c98 <screen>
 80011f2:	e08e      	b.n	8001312 <main+0x7be>
					}

					// 10M switching
					else if (cursor == 6) {
 80011f4:	4b32      	ldr	r3, [pc, #200]	; (80012c0 <main+0x76c>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	2b06      	cmp	r3, #6
 80011fa:	d11d      	bne.n	8001238 <main+0x6e4>
						if (0 < sTime_temp.Minutes
 80011fc:	4b31      	ldr	r3, [pc, #196]	; (80012c4 <main+0x770>)
 80011fe:	785b      	ldrb	r3, [r3, #1]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d009      	beq.n	8001218 <main+0x6c4>
								&& sTime_temp.Minutes <= 50) {
 8001204:	4b2f      	ldr	r3, [pc, #188]	; (80012c4 <main+0x770>)
 8001206:	785b      	ldrb	r3, [r3, #1]
 8001208:	2b32      	cmp	r3, #50	; 0x32
 800120a:	d805      	bhi.n	8001218 <main+0x6c4>
							sTime_temp.Minutes -= 10;
 800120c:	4b2d      	ldr	r3, [pc, #180]	; (80012c4 <main+0x770>)
 800120e:	785b      	ldrb	r3, [r3, #1]
 8001210:	3b0a      	subs	r3, #10
 8001212:	b2da      	uxtb	r2, r3
 8001214:	4b2b      	ldr	r3, [pc, #172]	; (80012c4 <main+0x770>)
 8001216:	705a      	strb	r2, [r3, #1]
						}
						screen(cursor, sTime_temp);
 8001218:	4b29      	ldr	r3, [pc, #164]	; (80012c0 <main+0x76c>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	461d      	mov	r5, r3
 800121e:	4b29      	ldr	r3, [pc, #164]	; (80012c4 <main+0x770>)
 8001220:	466c      	mov	r4, sp
 8001222:	f103 020c 	add.w	r2, r3, #12
 8001226:	e892 0003 	ldmia.w	r2, {r0, r1}
 800122a:	e884 0003 	stmia.w	r4, {r0, r1}
 800122e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001230:	4628      	mov	r0, r5
 8001232:	f000 fd31 	bl	8001c98 <screen>
 8001236:	e06c      	b.n	8001312 <main+0x7be>
					}
					// 1M switching
					else if (cursor == 7) {
 8001238:	4b21      	ldr	r3, [pc, #132]	; (80012c0 <main+0x76c>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	2b07      	cmp	r3, #7
 800123e:	d11d      	bne.n	800127c <main+0x728>
						if (0 < sTime_temp.Minutes
 8001240:	4b20      	ldr	r3, [pc, #128]	; (80012c4 <main+0x770>)
 8001242:	785b      	ldrb	r3, [r3, #1]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d009      	beq.n	800125c <main+0x708>
								&& sTime_temp.Minutes <= 59) {
 8001248:	4b1e      	ldr	r3, [pc, #120]	; (80012c4 <main+0x770>)
 800124a:	785b      	ldrb	r3, [r3, #1]
 800124c:	2b3b      	cmp	r3, #59	; 0x3b
 800124e:	d805      	bhi.n	800125c <main+0x708>
							sTime_temp.Minutes -= 1;
 8001250:	4b1c      	ldr	r3, [pc, #112]	; (80012c4 <main+0x770>)
 8001252:	785b      	ldrb	r3, [r3, #1]
 8001254:	3b01      	subs	r3, #1
 8001256:	b2da      	uxtb	r2, r3
 8001258:	4b1a      	ldr	r3, [pc, #104]	; (80012c4 <main+0x770>)
 800125a:	705a      	strb	r2, [r3, #1]
						}
						screen(cursor, sTime_temp);
 800125c:	4b18      	ldr	r3, [pc, #96]	; (80012c0 <main+0x76c>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	461d      	mov	r5, r3
 8001262:	4b18      	ldr	r3, [pc, #96]	; (80012c4 <main+0x770>)
 8001264:	466c      	mov	r4, sp
 8001266:	f103 020c 	add.w	r2, r3, #12
 800126a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800126e:	e884 0003 	stmia.w	r4, {r0, r1}
 8001272:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001274:	4628      	mov	r0, r5
 8001276:	f000 fd0f 	bl	8001c98 <screen>
 800127a:	e04a      	b.n	8001312 <main+0x7be>
					}

					// 10S switching
					else if (cursor == 9) {
 800127c:	4b10      	ldr	r3, [pc, #64]	; (80012c0 <main+0x76c>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b09      	cmp	r3, #9
 8001282:	d125      	bne.n	80012d0 <main+0x77c>
						if (0 < sTime_temp.Seconds
 8001284:	4b0f      	ldr	r3, [pc, #60]	; (80012c4 <main+0x770>)
 8001286:	789b      	ldrb	r3, [r3, #2]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d009      	beq.n	80012a0 <main+0x74c>
								&& sTime_temp.Seconds <= 50) {
 800128c:	4b0d      	ldr	r3, [pc, #52]	; (80012c4 <main+0x770>)
 800128e:	789b      	ldrb	r3, [r3, #2]
 8001290:	2b32      	cmp	r3, #50	; 0x32
 8001292:	d805      	bhi.n	80012a0 <main+0x74c>
							sTime_temp.Seconds -= 10;
 8001294:	4b0b      	ldr	r3, [pc, #44]	; (80012c4 <main+0x770>)
 8001296:	789b      	ldrb	r3, [r3, #2]
 8001298:	3b0a      	subs	r3, #10
 800129a:	b2da      	uxtb	r2, r3
 800129c:	4b09      	ldr	r3, [pc, #36]	; (80012c4 <main+0x770>)
 800129e:	709a      	strb	r2, [r3, #2]
						}
						screen(cursor, sTime_temp);
 80012a0:	4b07      	ldr	r3, [pc, #28]	; (80012c0 <main+0x76c>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	461d      	mov	r5, r3
 80012a6:	4b07      	ldr	r3, [pc, #28]	; (80012c4 <main+0x770>)
 80012a8:	466c      	mov	r4, sp
 80012aa:	f103 020c 	add.w	r2, r3, #12
 80012ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012b2:	e884 0003 	stmia.w	r4, {r0, r1}
 80012b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012b8:	4628      	mov	r0, r5
 80012ba:	f000 fced 	bl	8001c98 <screen>
 80012be:	e028      	b.n	8001312 <main+0x7be>
 80012c0:	20000158 	.word	0x20000158
 80012c4:	200001a4 	.word	0x200001a4
 80012c8:	20000160 	.word	0x20000160
 80012cc:	20000161 	.word	0x20000161
					}
					// 1S switching
					else if (cursor == 10) {
 80012d0:	4b9c      	ldr	r3, [pc, #624]	; (8001544 <main+0x9f0>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	2b0a      	cmp	r3, #10
 80012d6:	d11c      	bne.n	8001312 <main+0x7be>
						if (0 < sTime_temp.Seconds
 80012d8:	4b9b      	ldr	r3, [pc, #620]	; (8001548 <main+0x9f4>)
 80012da:	789b      	ldrb	r3, [r3, #2]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d009      	beq.n	80012f4 <main+0x7a0>
								&& sTime_temp.Seconds <= 59) {
 80012e0:	4b99      	ldr	r3, [pc, #612]	; (8001548 <main+0x9f4>)
 80012e2:	789b      	ldrb	r3, [r3, #2]
 80012e4:	2b3b      	cmp	r3, #59	; 0x3b
 80012e6:	d805      	bhi.n	80012f4 <main+0x7a0>
							sTime_temp.Seconds -= 1;
 80012e8:	4b97      	ldr	r3, [pc, #604]	; (8001548 <main+0x9f4>)
 80012ea:	789b      	ldrb	r3, [r3, #2]
 80012ec:	3b01      	subs	r3, #1
 80012ee:	b2da      	uxtb	r2, r3
 80012f0:	4b95      	ldr	r3, [pc, #596]	; (8001548 <main+0x9f4>)
 80012f2:	709a      	strb	r2, [r3, #2]
						}
						screen(cursor, sTime_temp);
 80012f4:	4b93      	ldr	r3, [pc, #588]	; (8001544 <main+0x9f0>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	461d      	mov	r5, r3
 80012fa:	4b93      	ldr	r3, [pc, #588]	; (8001548 <main+0x9f4>)
 80012fc:	466c      	mov	r4, sp
 80012fe:	f103 020c 	add.w	r2, r3, #12
 8001302:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001306:	e884 0003 	stmia.w	r4, {r0, r1}
 800130a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800130c:	4628      	mov	r0, r5
 800130e:	f000 fcc3 	bl	8001c98 <screen>
					}

					// clear the down flag
					down = 0;
 8001312:	4b8e      	ldr	r3, [pc, #568]	; (800154c <main+0x9f8>)
 8001314:	2200      	movs	r2, #0
 8001316:	701a      	strb	r2, [r3, #0]
				}

				if (left > 0) {
 8001318:	4b8d      	ldr	r3, [pc, #564]	; (8001550 <main+0x9fc>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d03e      	beq.n	800139e <main+0x84a>
					if (cursor > 0) {
 8001320:	4b88      	ldr	r3, [pc, #544]	; (8001544 <main+0x9f0>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d037      	beq.n	8001398 <main+0x844>
						cursor--;
 8001328:	4b86      	ldr	r3, [pc, #536]	; (8001544 <main+0x9f0>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	3b01      	subs	r3, #1
 800132e:	b2da      	uxtb	r2, r3
 8001330:	4b84      	ldr	r3, [pc, #528]	; (8001544 <main+0x9f0>)
 8001332:	701a      	strb	r2, [r3, #0]
						LCD_SendCommand(LCD_ADDR, 0b00010000);
 8001334:	2110      	movs	r1, #16
 8001336:	204e      	movs	r0, #78	; 0x4e
 8001338:	f7ff fb80 	bl	8000a3c <LCD_SendCommand>

						if (cursor == 8) {
 800133c:	4b81      	ldr	r3, [pc, #516]	; (8001544 <main+0x9f0>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b08      	cmp	r3, #8
 8001342:	d109      	bne.n	8001358 <main+0x804>
							cursor--;
 8001344:	4b7f      	ldr	r3, [pc, #508]	; (8001544 <main+0x9f0>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	3b01      	subs	r3, #1
 800134a:	b2da      	uxtb	r2, r3
 800134c:	4b7d      	ldr	r3, [pc, #500]	; (8001544 <main+0x9f0>)
 800134e:	701a      	strb	r2, [r3, #0]
							LCD_SendCommand(LCD_ADDR, 0b00010000);
 8001350:	2110      	movs	r1, #16
 8001352:	204e      	movs	r0, #78	; 0x4e
 8001354:	f7ff fb72 	bl	8000a3c <LCD_SendCommand>
						}

						if (cursor == 5) {
 8001358:	4b7a      	ldr	r3, [pc, #488]	; (8001544 <main+0x9f0>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	2b05      	cmp	r3, #5
 800135e:	d109      	bne.n	8001374 <main+0x820>
							cursor--;
 8001360:	4b78      	ldr	r3, [pc, #480]	; (8001544 <main+0x9f0>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	3b01      	subs	r3, #1
 8001366:	b2da      	uxtb	r2, r3
 8001368:	4b76      	ldr	r3, [pc, #472]	; (8001544 <main+0x9f0>)
 800136a:	701a      	strb	r2, [r3, #0]
							LCD_SendCommand(LCD_ADDR, 0b00010000);
 800136c:	2110      	movs	r1, #16
 800136e:	204e      	movs	r0, #78	; 0x4e
 8001370:	f7ff fb64 	bl	8000a3c <LCD_SendCommand>
						}

						if (cursor == 2) {
 8001374:	4b73      	ldr	r3, [pc, #460]	; (8001544 <main+0x9f0>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	2b02      	cmp	r3, #2
 800137a:	d10d      	bne.n	8001398 <main+0x844>
							cursor -= 2;
 800137c:	4b71      	ldr	r3, [pc, #452]	; (8001544 <main+0x9f0>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	3b02      	subs	r3, #2
 8001382:	b2da      	uxtb	r2, r3
 8001384:	4b6f      	ldr	r3, [pc, #444]	; (8001544 <main+0x9f0>)
 8001386:	701a      	strb	r2, [r3, #0]
							LCD_SendCommand(LCD_ADDR, 0b00010000);
 8001388:	2110      	movs	r1, #16
 800138a:	204e      	movs	r0, #78	; 0x4e
 800138c:	f7ff fb56 	bl	8000a3c <LCD_SendCommand>
							LCD_SendCommand(LCD_ADDR, 0b00010000);
 8001390:	2110      	movs	r1, #16
 8001392:	204e      	movs	r0, #78	; 0x4e
 8001394:	f7ff fb52 	bl	8000a3c <LCD_SendCommand>
						}
					}

					// clear the left flag
					left = 0;
 8001398:	4b6d      	ldr	r3, [pc, #436]	; (8001550 <main+0x9fc>)
 800139a:	2200      	movs	r2, #0
 800139c:	701a      	strb	r2, [r3, #0]
				}

				if (right > 0) {
 800139e:	4b6d      	ldr	r3, [pc, #436]	; (8001554 <main+0xa00>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d03e      	beq.n	8001424 <main+0x8d0>

					if (cursor < 10) {
 80013a6:	4b67      	ldr	r3, [pc, #412]	; (8001544 <main+0x9f0>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	2b09      	cmp	r3, #9
 80013ac:	d837      	bhi.n	800141e <main+0x8ca>
						cursor++;
 80013ae:	4b65      	ldr	r3, [pc, #404]	; (8001544 <main+0x9f0>)
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	3301      	adds	r3, #1
 80013b4:	b2da      	uxtb	r2, r3
 80013b6:	4b63      	ldr	r3, [pc, #396]	; (8001544 <main+0x9f0>)
 80013b8:	701a      	strb	r2, [r3, #0]
						LCD_SendCommand(LCD_ADDR, 0b00010100);
 80013ba:	2114      	movs	r1, #20
 80013bc:	204e      	movs	r0, #78	; 0x4e
 80013be:	f7ff fb3d 	bl	8000a3c <LCD_SendCommand>

						if (cursor == 8) {
 80013c2:	4b60      	ldr	r3, [pc, #384]	; (8001544 <main+0x9f0>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	2b08      	cmp	r3, #8
 80013c8:	d109      	bne.n	80013de <main+0x88a>
							cursor++;
 80013ca:	4b5e      	ldr	r3, [pc, #376]	; (8001544 <main+0x9f0>)
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	3301      	adds	r3, #1
 80013d0:	b2da      	uxtb	r2, r3
 80013d2:	4b5c      	ldr	r3, [pc, #368]	; (8001544 <main+0x9f0>)
 80013d4:	701a      	strb	r2, [r3, #0]
							LCD_SendCommand(LCD_ADDR, 0b00010100);
 80013d6:	2114      	movs	r1, #20
 80013d8:	204e      	movs	r0, #78	; 0x4e
 80013da:	f7ff fb2f 	bl	8000a3c <LCD_SendCommand>
						}

						if (cursor == 5) {
 80013de:	4b59      	ldr	r3, [pc, #356]	; (8001544 <main+0x9f0>)
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	2b05      	cmp	r3, #5
 80013e4:	d109      	bne.n	80013fa <main+0x8a6>
							cursor++;
 80013e6:	4b57      	ldr	r3, [pc, #348]	; (8001544 <main+0x9f0>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	3301      	adds	r3, #1
 80013ec:	b2da      	uxtb	r2, r3
 80013ee:	4b55      	ldr	r3, [pc, #340]	; (8001544 <main+0x9f0>)
 80013f0:	701a      	strb	r2, [r3, #0]
							LCD_SendCommand(LCD_ADDR, 0b00010100);
 80013f2:	2114      	movs	r1, #20
 80013f4:	204e      	movs	r0, #78	; 0x4e
 80013f6:	f7ff fb21 	bl	8000a3c <LCD_SendCommand>
						}

						if (cursor == 1) {
 80013fa:	4b52      	ldr	r3, [pc, #328]	; (8001544 <main+0x9f0>)
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d10d      	bne.n	800141e <main+0x8ca>
							cursor += 2;
 8001402:	4b50      	ldr	r3, [pc, #320]	; (8001544 <main+0x9f0>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	3302      	adds	r3, #2
 8001408:	b2da      	uxtb	r2, r3
 800140a:	4b4e      	ldr	r3, [pc, #312]	; (8001544 <main+0x9f0>)
 800140c:	701a      	strb	r2, [r3, #0]
							LCD_SendCommand(LCD_ADDR, 0b00010100);
 800140e:	2114      	movs	r1, #20
 8001410:	204e      	movs	r0, #78	; 0x4e
 8001412:	f7ff fb13 	bl	8000a3c <LCD_SendCommand>
							LCD_SendCommand(LCD_ADDR, 0b00010100);
 8001416:	2114      	movs	r1, #20
 8001418:	204e      	movs	r0, #78	; 0x4e
 800141a:	f7ff fb0f 	bl	8000a3c <LCD_SendCommand>
						}
					}

					//clear the right flag
					right = 0;
 800141e:	4b4d      	ldr	r3, [pc, #308]	; (8001554 <main+0xa00>)
 8001420:	2200      	movs	r2, #0
 8001422:	701a      	strb	r2, [r3, #0]
				}

				// clear the get_time flag (to measure the time)
				get_time = 0;
 8001424:	4b4c      	ldr	r3, [pc, #304]	; (8001558 <main+0xa04>)
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
		while (mode == 1) {
 800142a:	4b4c      	ldr	r3, [pc, #304]	; (800155c <main+0xa08>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	2b01      	cmp	r3, #1
 8001430:	f43f acf4 	beq.w	8000e1c <main+0x2c8>
			}
		}

		//==========================================================================================================
		//AL loop
		while (mode == 2) {
 8001434:	e319      	b.n	8001a6a <main+0xf16>
			// start adc for read adc_value
			HAL_ADC_Start(&hadc1);
 8001436:	484a      	ldr	r0, [pc, #296]	; (8001560 <main+0xa0c>)
 8001438:	f001 f8ee 	bl	8002618 <HAL_ADC_Start>

			// IF USER CLICK THE USER BUTTON
			// USER CAN CHOOSE EXIT OR APPLY
			if (rising_edge >= 1) {
 800143c:	4b49      	ldr	r3, [pc, #292]	; (8001564 <main+0xa10>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d052      	beq.n	80014ea <main+0x996>

				// Alarm init
				sprintf(Time_AL, "");
 8001444:	4948      	ldr	r1, [pc, #288]	; (8001568 <main+0xa14>)
 8001446:	4849      	ldr	r0, [pc, #292]	; (800156c <main+0xa18>)
 8001448:	f005 fc56 	bl	8006cf8 <siprintf>

				// this flag is check the exit or apply
				apply_flag = 1;
 800144c:	4b48      	ldr	r3, [pc, #288]	; (8001570 <main+0xa1c>)
 800144e:	2201      	movs	r2, #1
 8001450:	601a      	str	r2, [r3, #0]

				// EXIT without apply
				if (falling_edge > 0) {
 8001452:	4b48      	ldr	r3, [pc, #288]	; (8001574 <main+0xa20>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d012      	beq.n	8001480 <main+0x92c>
					// ===========================================init func

					// init the user button
					apply_flag = 0;
 800145a:	4b45      	ldr	r3, [pc, #276]	; (8001570 <main+0xa1c>)
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
					rising_edge = 0;
 8001460:	4b40      	ldr	r3, [pc, #256]	; (8001564 <main+0xa10>)
 8001462:	2200      	movs	r2, #0
 8001464:	701a      	strb	r2, [r3, #0]
					falling_edge = 0;
 8001466:	4b43      	ldr	r3, [pc, #268]	; (8001574 <main+0xa20>)
 8001468:	2200      	movs	r2, #0
 800146a:	701a      	strb	r2, [r3, #0]

					// turn off the blink
					LCD_SendCommand(LCD_ADDR, 0b00001110);
 800146c:	210e      	movs	r1, #14
 800146e:	204e      	movs	r0, #78	; 0x4e
 8001470:	f7ff fae4 	bl	8000a3c <LCD_SendCommand>
					mode = 0;
 8001474:	4b39      	ldr	r3, [pc, #228]	; (800155c <main+0xa08>)
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
					printf("MODE exit\r\n");
 800147a:	483f      	ldr	r0, [pc, #252]	; (8001578 <main+0xa24>)
 800147c:	f005 fc34 	bl	8006ce8 <puts>

					// ===========================================init func
				}
				// APPLY and exit
				if (falling_edge == 0 && get_time_apply > 4) {
 8001480:	4b3c      	ldr	r3, [pc, #240]	; (8001574 <main+0xa20>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d130      	bne.n	80014ea <main+0x996>
 8001488:	4b3c      	ldr	r3, [pc, #240]	; (800157c <main+0xa28>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2b04      	cmp	r3, #4
 800148e:	d92c      	bls.n	80014ea <main+0x996>

					sprintf(Time_AL, "%s %02d:%02d:%02d", ampm[sTime_AL.TimeFormat],
 8001490:	4b3b      	ldr	r3, [pc, #236]	; (8001580 <main+0xa2c>)
 8001492:	78db      	ldrb	r3, [r3, #3]
 8001494:	461a      	mov	r2, r3
 8001496:	4613      	mov	r3, r2
 8001498:	005b      	lsls	r3, r3, #1
 800149a:	4413      	add	r3, r2
 800149c:	4a39      	ldr	r2, [pc, #228]	; (8001584 <main+0xa30>)
 800149e:	441a      	add	r2, r3
							sTime_AL.Hours, sTime_AL.Minutes, sTime_AL.Seconds);
 80014a0:	4b37      	ldr	r3, [pc, #220]	; (8001580 <main+0xa2c>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
					sprintf(Time_AL, "%s %02d:%02d:%02d", ampm[sTime_AL.TimeFormat],
 80014a4:	4618      	mov	r0, r3
							sTime_AL.Hours, sTime_AL.Minutes, sTime_AL.Seconds);
 80014a6:	4b36      	ldr	r3, [pc, #216]	; (8001580 <main+0xa2c>)
 80014a8:	785b      	ldrb	r3, [r3, #1]
					sprintf(Time_AL, "%s %02d:%02d:%02d", ampm[sTime_AL.TimeFormat],
 80014aa:	4619      	mov	r1, r3
							sTime_AL.Hours, sTime_AL.Minutes, sTime_AL.Seconds);
 80014ac:	4b34      	ldr	r3, [pc, #208]	; (8001580 <main+0xa2c>)
 80014ae:	789b      	ldrb	r3, [r3, #2]
					sprintf(Time_AL, "%s %02d:%02d:%02d", ampm[sTime_AL.TimeFormat],
 80014b0:	9301      	str	r3, [sp, #4]
 80014b2:	9100      	str	r1, [sp, #0]
 80014b4:	4603      	mov	r3, r0
 80014b6:	4934      	ldr	r1, [pc, #208]	; (8001588 <main+0xa34>)
 80014b8:	482c      	ldr	r0, [pc, #176]	; (800156c <main+0xa18>)
 80014ba:	f005 fc1d 	bl	8006cf8 <siprintf>

					// ===========================================init func
					// turn off the blink
					LCD_SendCommand(LCD_ADDR, 0b00001110);
 80014be:	210e      	movs	r1, #14
 80014c0:	204e      	movs	r0, #78	; 0x4e
 80014c2:	f7ff fabb 	bl	8000a3c <LCD_SendCommand>

					// init the user button
					apply_flag = 0;
 80014c6:	4b2a      	ldr	r3, [pc, #168]	; (8001570 <main+0xa1c>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
					get_time_apply = 0;
 80014cc:	4b2b      	ldr	r3, [pc, #172]	; (800157c <main+0xa28>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
					rising_edge = 0;
 80014d2:	4b24      	ldr	r3, [pc, #144]	; (8001564 <main+0xa10>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	701a      	strb	r2, [r3, #0]
					falling_edge = 0;
 80014d8:	4b26      	ldr	r3, [pc, #152]	; (8001574 <main+0xa20>)
 80014da:	2200      	movs	r2, #0
 80014dc:	701a      	strb	r2, [r3, #0]

					mode = 0;
 80014de:	4b1f      	ldr	r3, [pc, #124]	; (800155c <main+0xa08>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	701a      	strb	r2, [r3, #0]
					printf("MODE APPLY\r\n");
 80014e4:	4829      	ldr	r0, [pc, #164]	; (800158c <main+0xa38>)
 80014e6:	f005 fbff 	bl	8006ce8 <puts>

					// ===========================================init func
				}
			}

			if (get_time > 0) {
 80014ea:	4b1b      	ldr	r3, [pc, #108]	; (8001558 <main+0xa04>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	f000 82bb 	beq.w	8001a6a <main+0xf16>

				if (up > 0) {
 80014f4:	4b26      	ldr	r3, [pc, #152]	; (8001590 <main+0xa3c>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	f000 8137 	beq.w	800176c <main+0xc18>
					//AM or PM switching
					if (cursor == 0) {
 80014fe:	4b11      	ldr	r3, [pc, #68]	; (8001544 <main+0x9f0>)
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d165      	bne.n	80015d2 <main+0xa7e>
						if (sTime_AL.TimeFormat == 0) {
 8001506:	4b1e      	ldr	r3, [pc, #120]	; (8001580 <main+0xa2c>)
 8001508:	78db      	ldrb	r3, [r3, #3]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d142      	bne.n	8001594 <main+0xa40>
							sTime_AL.TimeFormat = 1;
 800150e:	4b1c      	ldr	r3, [pc, #112]	; (8001580 <main+0xa2c>)
 8001510:	2201      	movs	r2, #1
 8001512:	70da      	strb	r2, [r3, #3]
							if (sTime_AL.Hours == 0) {
 8001514:	4b1a      	ldr	r3, [pc, #104]	; (8001580 <main+0xa2c>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d102      	bne.n	8001522 <main+0x9ce>
								sTime_AL.Hours = 12;
 800151c:	4b18      	ldr	r3, [pc, #96]	; (8001580 <main+0xa2c>)
 800151e:	220c      	movs	r2, #12
 8001520:	701a      	strb	r2, [r3, #0]
							}
							screen(cursor, sTime_AL);
 8001522:	4b08      	ldr	r3, [pc, #32]	; (8001544 <main+0x9f0>)
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	461d      	mov	r5, r3
 8001528:	4b15      	ldr	r3, [pc, #84]	; (8001580 <main+0xa2c>)
 800152a:	466c      	mov	r4, sp
 800152c:	f103 020c 	add.w	r2, r3, #12
 8001530:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001534:	e884 0003 	stmia.w	r4, {r0, r1}
 8001538:	cb0e      	ldmia	r3, {r1, r2, r3}
 800153a:	4628      	mov	r0, r5
 800153c:	f000 fbac 	bl	8001c98 <screen>
 8001540:	e111      	b.n	8001766 <main+0xc12>
 8001542:	bf00      	nop
 8001544:	20000158 	.word	0x20000158
 8001548:	200001a4 	.word	0x200001a4
 800154c:	20000161 	.word	0x20000161
 8001550:	20000162 	.word	0x20000162
 8001554:	20000163 	.word	0x20000163
 8001558:	20000134 	.word	0x20000134
 800155c:	2000014a 	.word	0x2000014a
 8001560:	20000094 	.word	0x20000094
 8001564:	20000148 	.word	0x20000148
 8001568:	080080e4 	.word	0x080080e4
 800156c:	200001b8 	.word	0x200001b8
 8001570:	20000138 	.word	0x20000138
 8001574:	20000149 	.word	0x20000149
 8001578:	080080cc 	.word	0x080080cc
 800157c:	2000013c 	.word	0x2000013c
 8001580:	200001cc 	.word	0x200001cc
 8001584:	20000000 	.word	0x20000000
 8001588:	08007ffc 	.word	0x08007ffc
 800158c:	080080d8 	.word	0x080080d8
 8001590:	20000160 	.word	0x20000160

						} else if (sTime_AL.TimeFormat == 1) {
 8001594:	4b98      	ldr	r3, [pc, #608]	; (80017f8 <main+0xca4>)
 8001596:	78db      	ldrb	r3, [r3, #3]
 8001598:	2b01      	cmp	r3, #1
 800159a:	f040 80e4 	bne.w	8001766 <main+0xc12>
							sTime_AL.TimeFormat = 0;
 800159e:	4b96      	ldr	r3, [pc, #600]	; (80017f8 <main+0xca4>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	70da      	strb	r2, [r3, #3]
							if (sTime_AL.Hours == 12) {
 80015a4:	4b94      	ldr	r3, [pc, #592]	; (80017f8 <main+0xca4>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2b0c      	cmp	r3, #12
 80015aa:	d102      	bne.n	80015b2 <main+0xa5e>
								sTime_AL.Hours = 0;
 80015ac:	4b92      	ldr	r3, [pc, #584]	; (80017f8 <main+0xca4>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	701a      	strb	r2, [r3, #0]
							}
							screen(cursor, sTime_AL);
 80015b2:	4b92      	ldr	r3, [pc, #584]	; (80017fc <main+0xca8>)
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	461d      	mov	r5, r3
 80015b8:	4b8f      	ldr	r3, [pc, #572]	; (80017f8 <main+0xca4>)
 80015ba:	466c      	mov	r4, sp
 80015bc:	f103 020c 	add.w	r2, r3, #12
 80015c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015c4:	e884 0003 	stmia.w	r4, {r0, r1}
 80015c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015ca:	4628      	mov	r0, r5
 80015cc:	f000 fb64 	bl	8001c98 <screen>
 80015d0:	e0c9      	b.n	8001766 <main+0xc12>
						}
					}

					// 10H switching
					else if (cursor == 3) {
 80015d2:	4b8a      	ldr	r3, [pc, #552]	; (80017fc <main+0xca8>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	2b03      	cmp	r3, #3
 80015d8:	d119      	bne.n	800160e <main+0xaba>

						if (sTime_AL.Hours < 3) {
 80015da:	4b87      	ldr	r3, [pc, #540]	; (80017f8 <main+0xca4>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d805      	bhi.n	80015ee <main+0xa9a>
							sTime_AL.Hours += 10;
 80015e2:	4b85      	ldr	r3, [pc, #532]	; (80017f8 <main+0xca4>)
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	330a      	adds	r3, #10
 80015e8:	b2da      	uxtb	r2, r3
 80015ea:	4b83      	ldr	r3, [pc, #524]	; (80017f8 <main+0xca4>)
 80015ec:	701a      	strb	r2, [r3, #0]
						}
						screen(cursor, sTime_AL);
 80015ee:	4b83      	ldr	r3, [pc, #524]	; (80017fc <main+0xca8>)
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	461d      	mov	r5, r3
 80015f4:	4b80      	ldr	r3, [pc, #512]	; (80017f8 <main+0xca4>)
 80015f6:	466c      	mov	r4, sp
 80015f8:	f103 020c 	add.w	r2, r3, #12
 80015fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001600:	e884 0003 	stmia.w	r4, {r0, r1}
 8001604:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001606:	4628      	mov	r0, r5
 8001608:	f000 fb46 	bl	8001c98 <screen>
 800160c:	e0ab      	b.n	8001766 <main+0xc12>
					}

					// 1H switching
					else if (cursor == 4) {
 800160e:	4b7b      	ldr	r3, [pc, #492]	; (80017fc <main+0xca8>)
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	2b04      	cmp	r3, #4
 8001614:	d130      	bne.n	8001678 <main+0xb24>

						//AM
						if (sTime_AL.TimeFormat == 0) {
 8001616:	4b78      	ldr	r3, [pc, #480]	; (80017f8 <main+0xca4>)
 8001618:	78db      	ldrb	r3, [r3, #3]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d10a      	bne.n	8001634 <main+0xae0>
							// 0 ~ 11
							if (0 <= sTime_AL.Hours && sTime_AL.Hours < 11) {
 800161e:	4b76      	ldr	r3, [pc, #472]	; (80017f8 <main+0xca4>)
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	2b0a      	cmp	r3, #10
 8001624:	d818      	bhi.n	8001658 <main+0xb04>
								sTime_AL.Hours++;
 8001626:	4b74      	ldr	r3, [pc, #464]	; (80017f8 <main+0xca4>)
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	3301      	adds	r3, #1
 800162c:	b2da      	uxtb	r2, r3
 800162e:	4b72      	ldr	r3, [pc, #456]	; (80017f8 <main+0xca4>)
 8001630:	701a      	strb	r2, [r3, #0]
 8001632:	e011      	b.n	8001658 <main+0xb04>
							}
						}
						//PM
						else if (sTime_AL.TimeFormat == 1) {
 8001634:	4b70      	ldr	r3, [pc, #448]	; (80017f8 <main+0xca4>)
 8001636:	78db      	ldrb	r3, [r3, #3]
 8001638:	2b01      	cmp	r3, #1
 800163a:	d10d      	bne.n	8001658 <main+0xb04>

							// 1 ~ 12
							if (1 <= sTime_AL.Hours && sTime_AL.Hours < 12) {
 800163c:	4b6e      	ldr	r3, [pc, #440]	; (80017f8 <main+0xca4>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d009      	beq.n	8001658 <main+0xb04>
 8001644:	4b6c      	ldr	r3, [pc, #432]	; (80017f8 <main+0xca4>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	2b0b      	cmp	r3, #11
 800164a:	d805      	bhi.n	8001658 <main+0xb04>
								sTime_AL.Hours++;
 800164c:	4b6a      	ldr	r3, [pc, #424]	; (80017f8 <main+0xca4>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	3301      	adds	r3, #1
 8001652:	b2da      	uxtb	r2, r3
 8001654:	4b68      	ldr	r3, [pc, #416]	; (80017f8 <main+0xca4>)
 8001656:	701a      	strb	r2, [r3, #0]
							}
						}
						screen(cursor, sTime_AL);
 8001658:	4b68      	ldr	r3, [pc, #416]	; (80017fc <main+0xca8>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	461d      	mov	r5, r3
 800165e:	4b66      	ldr	r3, [pc, #408]	; (80017f8 <main+0xca4>)
 8001660:	466c      	mov	r4, sp
 8001662:	f103 020c 	add.w	r2, r3, #12
 8001666:	e892 0003 	ldmia.w	r2, {r0, r1}
 800166a:	e884 0003 	stmia.w	r4, {r0, r1}
 800166e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001670:	4628      	mov	r0, r5
 8001672:	f000 fb11 	bl	8001c98 <screen>
 8001676:	e076      	b.n	8001766 <main+0xc12>
					}

					// 10M switching
					else if (cursor == 6) {
 8001678:	4b60      	ldr	r3, [pc, #384]	; (80017fc <main+0xca8>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	2b06      	cmp	r3, #6
 800167e:	d119      	bne.n	80016b4 <main+0xb60>
						if (0 <= sTime_AL.Minutes && sTime_AL.Minutes < 50) {
 8001680:	4b5d      	ldr	r3, [pc, #372]	; (80017f8 <main+0xca4>)
 8001682:	785b      	ldrb	r3, [r3, #1]
 8001684:	2b31      	cmp	r3, #49	; 0x31
 8001686:	d805      	bhi.n	8001694 <main+0xb40>
							sTime_AL.Minutes += 10;
 8001688:	4b5b      	ldr	r3, [pc, #364]	; (80017f8 <main+0xca4>)
 800168a:	785b      	ldrb	r3, [r3, #1]
 800168c:	330a      	adds	r3, #10
 800168e:	b2da      	uxtb	r2, r3
 8001690:	4b59      	ldr	r3, [pc, #356]	; (80017f8 <main+0xca4>)
 8001692:	705a      	strb	r2, [r3, #1]
						}
						screen(cursor, sTime_AL);
 8001694:	4b59      	ldr	r3, [pc, #356]	; (80017fc <main+0xca8>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	461d      	mov	r5, r3
 800169a:	4b57      	ldr	r3, [pc, #348]	; (80017f8 <main+0xca4>)
 800169c:	466c      	mov	r4, sp
 800169e:	f103 020c 	add.w	r2, r3, #12
 80016a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016a6:	e884 0003 	stmia.w	r4, {r0, r1}
 80016aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016ac:	4628      	mov	r0, r5
 80016ae:	f000 faf3 	bl	8001c98 <screen>
 80016b2:	e058      	b.n	8001766 <main+0xc12>
					}
					// 1M switching
					else if (cursor == 7) {
 80016b4:	4b51      	ldr	r3, [pc, #324]	; (80017fc <main+0xca8>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	2b07      	cmp	r3, #7
 80016ba:	d119      	bne.n	80016f0 <main+0xb9c>
						if (0 <= sTime_AL.Minutes && sTime_AL.Minutes < 59) {
 80016bc:	4b4e      	ldr	r3, [pc, #312]	; (80017f8 <main+0xca4>)
 80016be:	785b      	ldrb	r3, [r3, #1]
 80016c0:	2b3a      	cmp	r3, #58	; 0x3a
 80016c2:	d805      	bhi.n	80016d0 <main+0xb7c>
							sTime_AL.Minutes += 1;
 80016c4:	4b4c      	ldr	r3, [pc, #304]	; (80017f8 <main+0xca4>)
 80016c6:	785b      	ldrb	r3, [r3, #1]
 80016c8:	3301      	adds	r3, #1
 80016ca:	b2da      	uxtb	r2, r3
 80016cc:	4b4a      	ldr	r3, [pc, #296]	; (80017f8 <main+0xca4>)
 80016ce:	705a      	strb	r2, [r3, #1]
						}
						screen(cursor, sTime_AL);
 80016d0:	4b4a      	ldr	r3, [pc, #296]	; (80017fc <main+0xca8>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	461d      	mov	r5, r3
 80016d6:	4b48      	ldr	r3, [pc, #288]	; (80017f8 <main+0xca4>)
 80016d8:	466c      	mov	r4, sp
 80016da:	f103 020c 	add.w	r2, r3, #12
 80016de:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016e2:	e884 0003 	stmia.w	r4, {r0, r1}
 80016e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016e8:	4628      	mov	r0, r5
 80016ea:	f000 fad5 	bl	8001c98 <screen>
 80016ee:	e03a      	b.n	8001766 <main+0xc12>
					}

					// 10S switching
					else if (cursor == 9) {
 80016f0:	4b42      	ldr	r3, [pc, #264]	; (80017fc <main+0xca8>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	2b09      	cmp	r3, #9
 80016f6:	d119      	bne.n	800172c <main+0xbd8>
						if (0 <= sTime_AL.Seconds && sTime_AL.Seconds < 50) {
 80016f8:	4b3f      	ldr	r3, [pc, #252]	; (80017f8 <main+0xca4>)
 80016fa:	789b      	ldrb	r3, [r3, #2]
 80016fc:	2b31      	cmp	r3, #49	; 0x31
 80016fe:	d805      	bhi.n	800170c <main+0xbb8>
							sTime_AL.Seconds += 10;
 8001700:	4b3d      	ldr	r3, [pc, #244]	; (80017f8 <main+0xca4>)
 8001702:	789b      	ldrb	r3, [r3, #2]
 8001704:	330a      	adds	r3, #10
 8001706:	b2da      	uxtb	r2, r3
 8001708:	4b3b      	ldr	r3, [pc, #236]	; (80017f8 <main+0xca4>)
 800170a:	709a      	strb	r2, [r3, #2]
						}
						screen(cursor, sTime_AL);
 800170c:	4b3b      	ldr	r3, [pc, #236]	; (80017fc <main+0xca8>)
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	461d      	mov	r5, r3
 8001712:	4b39      	ldr	r3, [pc, #228]	; (80017f8 <main+0xca4>)
 8001714:	466c      	mov	r4, sp
 8001716:	f103 020c 	add.w	r2, r3, #12
 800171a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800171e:	e884 0003 	stmia.w	r4, {r0, r1}
 8001722:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001724:	4628      	mov	r0, r5
 8001726:	f000 fab7 	bl	8001c98 <screen>
 800172a:	e01c      	b.n	8001766 <main+0xc12>
					}
					// 1S switching
					else if (cursor == 10) {
 800172c:	4b33      	ldr	r3, [pc, #204]	; (80017fc <main+0xca8>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	2b0a      	cmp	r3, #10
 8001732:	d118      	bne.n	8001766 <main+0xc12>
						if (0 <= sTime_AL.Seconds && sTime_AL.Seconds < 59) {
 8001734:	4b30      	ldr	r3, [pc, #192]	; (80017f8 <main+0xca4>)
 8001736:	789b      	ldrb	r3, [r3, #2]
 8001738:	2b3a      	cmp	r3, #58	; 0x3a
 800173a:	d805      	bhi.n	8001748 <main+0xbf4>
							sTime_AL.Seconds += 1;
 800173c:	4b2e      	ldr	r3, [pc, #184]	; (80017f8 <main+0xca4>)
 800173e:	789b      	ldrb	r3, [r3, #2]
 8001740:	3301      	adds	r3, #1
 8001742:	b2da      	uxtb	r2, r3
 8001744:	4b2c      	ldr	r3, [pc, #176]	; (80017f8 <main+0xca4>)
 8001746:	709a      	strb	r2, [r3, #2]
						}
						screen(cursor, sTime_AL);
 8001748:	4b2c      	ldr	r3, [pc, #176]	; (80017fc <main+0xca8>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	461d      	mov	r5, r3
 800174e:	4b2a      	ldr	r3, [pc, #168]	; (80017f8 <main+0xca4>)
 8001750:	466c      	mov	r4, sp
 8001752:	f103 020c 	add.w	r2, r3, #12
 8001756:	e892 0003 	ldmia.w	r2, {r0, r1}
 800175a:	e884 0003 	stmia.w	r4, {r0, r1}
 800175e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001760:	4628      	mov	r0, r5
 8001762:	f000 fa99 	bl	8001c98 <screen>
					}

					// clear the up flag
					up = 0;
 8001766:	4b26      	ldr	r3, [pc, #152]	; (8001800 <main+0xcac>)
 8001768:	2200      	movs	r2, #0
 800176a:	701a      	strb	r2, [r3, #0]
				}
				if (down > 0) {
 800176c:	4b25      	ldr	r3, [pc, #148]	; (8001804 <main+0xcb0>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	2b00      	cmp	r3, #0
 8001772:	f000 80f1 	beq.w	8001958 <main+0xe04>

					//AM or PM switching
					if (cursor == 0) {
 8001776:	4b21      	ldr	r3, [pc, #132]	; (80017fc <main+0xca8>)
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d144      	bne.n	8001808 <main+0xcb4>
						if (sTime_AL.TimeFormat == 0) {
 800177e:	4b1e      	ldr	r3, [pc, #120]	; (80017f8 <main+0xca4>)
 8001780:	78db      	ldrb	r3, [r3, #3]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d119      	bne.n	80017ba <main+0xc66>
							sTime_AL.TimeFormat = 1;
 8001786:	4b1c      	ldr	r3, [pc, #112]	; (80017f8 <main+0xca4>)
 8001788:	2201      	movs	r2, #1
 800178a:	70da      	strb	r2, [r3, #3]
							if (sTime_AL.Hours == 0) {
 800178c:	4b1a      	ldr	r3, [pc, #104]	; (80017f8 <main+0xca4>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d102      	bne.n	800179a <main+0xc46>
								sTime_AL.Hours = 12;
 8001794:	4b18      	ldr	r3, [pc, #96]	; (80017f8 <main+0xca4>)
 8001796:	220c      	movs	r2, #12
 8001798:	701a      	strb	r2, [r3, #0]
							}
							screen(cursor, sTime_AL);
 800179a:	4b18      	ldr	r3, [pc, #96]	; (80017fc <main+0xca8>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	461d      	mov	r5, r3
 80017a0:	4b15      	ldr	r3, [pc, #84]	; (80017f8 <main+0xca4>)
 80017a2:	466c      	mov	r4, sp
 80017a4:	f103 020c 	add.w	r2, r3, #12
 80017a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017ac:	e884 0003 	stmia.w	r4, {r0, r1}
 80017b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017b2:	4628      	mov	r0, r5
 80017b4:	f000 fa70 	bl	8001c98 <screen>
 80017b8:	e0cb      	b.n	8001952 <main+0xdfe>
						} else if (sTime_AL.TimeFormat == 1) {
 80017ba:	4b0f      	ldr	r3, [pc, #60]	; (80017f8 <main+0xca4>)
 80017bc:	78db      	ldrb	r3, [r3, #3]
 80017be:	2b01      	cmp	r3, #1
 80017c0:	f040 80c7 	bne.w	8001952 <main+0xdfe>
							sTime_AL.TimeFormat = 0;
 80017c4:	4b0c      	ldr	r3, [pc, #48]	; (80017f8 <main+0xca4>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	70da      	strb	r2, [r3, #3]
							if (sTime_AL.Hours == 12) {
 80017ca:	4b0b      	ldr	r3, [pc, #44]	; (80017f8 <main+0xca4>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	2b0c      	cmp	r3, #12
 80017d0:	d102      	bne.n	80017d8 <main+0xc84>
								sTime_AL.Hours = 0;
 80017d2:	4b09      	ldr	r3, [pc, #36]	; (80017f8 <main+0xca4>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	701a      	strb	r2, [r3, #0]
							}
							screen(cursor, sTime_AL);
 80017d8:	4b08      	ldr	r3, [pc, #32]	; (80017fc <main+0xca8>)
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	461d      	mov	r5, r3
 80017de:	4b06      	ldr	r3, [pc, #24]	; (80017f8 <main+0xca4>)
 80017e0:	466c      	mov	r4, sp
 80017e2:	f103 020c 	add.w	r2, r3, #12
 80017e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017ea:	e884 0003 	stmia.w	r4, {r0, r1}
 80017ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017f0:	4628      	mov	r0, r5
 80017f2:	f000 fa51 	bl	8001c98 <screen>
 80017f6:	e0ac      	b.n	8001952 <main+0xdfe>
 80017f8:	200001cc 	.word	0x200001cc
 80017fc:	20000158 	.word	0x20000158
 8001800:	20000160 	.word	0x20000160
 8001804:	20000161 	.word	0x20000161
						}
					}

					// 1H switching
					else if (cursor == 4) {
 8001808:	4b9b      	ldr	r3, [pc, #620]	; (8001a78 <main+0xf24>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	2b04      	cmp	r3, #4
 800180e:	d119      	bne.n	8001844 <main+0xcf0>
						if (sTime_AL.Hours > 0) {
 8001810:	4b9a      	ldr	r3, [pc, #616]	; (8001a7c <main+0xf28>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d005      	beq.n	8001824 <main+0xcd0>
							sTime_AL.Hours--;
 8001818:	4b98      	ldr	r3, [pc, #608]	; (8001a7c <main+0xf28>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	3b01      	subs	r3, #1
 800181e:	b2da      	uxtb	r2, r3
 8001820:	4b96      	ldr	r3, [pc, #600]	; (8001a7c <main+0xf28>)
 8001822:	701a      	strb	r2, [r3, #0]
						}
						screen(cursor, sTime_AL);
 8001824:	4b94      	ldr	r3, [pc, #592]	; (8001a78 <main+0xf24>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	461d      	mov	r5, r3
 800182a:	4b94      	ldr	r3, [pc, #592]	; (8001a7c <main+0xf28>)
 800182c:	466c      	mov	r4, sp
 800182e:	f103 020c 	add.w	r2, r3, #12
 8001832:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001836:	e884 0003 	stmia.w	r4, {r0, r1}
 800183a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800183c:	4628      	mov	r0, r5
 800183e:	f000 fa2b 	bl	8001c98 <screen>
 8001842:	e086      	b.n	8001952 <main+0xdfe>
					}

					// 10M switching
					else if (cursor == 6) {
 8001844:	4b8c      	ldr	r3, [pc, #560]	; (8001a78 <main+0xf24>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	2b06      	cmp	r3, #6
 800184a:	d11d      	bne.n	8001888 <main+0xd34>
						if (0 < sTime_AL.Minutes && sTime_AL.Minutes <= 50) {
 800184c:	4b8b      	ldr	r3, [pc, #556]	; (8001a7c <main+0xf28>)
 800184e:	785b      	ldrb	r3, [r3, #1]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d009      	beq.n	8001868 <main+0xd14>
 8001854:	4b89      	ldr	r3, [pc, #548]	; (8001a7c <main+0xf28>)
 8001856:	785b      	ldrb	r3, [r3, #1]
 8001858:	2b32      	cmp	r3, #50	; 0x32
 800185a:	d805      	bhi.n	8001868 <main+0xd14>
							sTime_AL.Minutes -= 10;
 800185c:	4b87      	ldr	r3, [pc, #540]	; (8001a7c <main+0xf28>)
 800185e:	785b      	ldrb	r3, [r3, #1]
 8001860:	3b0a      	subs	r3, #10
 8001862:	b2da      	uxtb	r2, r3
 8001864:	4b85      	ldr	r3, [pc, #532]	; (8001a7c <main+0xf28>)
 8001866:	705a      	strb	r2, [r3, #1]
						}
						screen(cursor, sTime_AL);
 8001868:	4b83      	ldr	r3, [pc, #524]	; (8001a78 <main+0xf24>)
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	461d      	mov	r5, r3
 800186e:	4b83      	ldr	r3, [pc, #524]	; (8001a7c <main+0xf28>)
 8001870:	466c      	mov	r4, sp
 8001872:	f103 020c 	add.w	r2, r3, #12
 8001876:	e892 0003 	ldmia.w	r2, {r0, r1}
 800187a:	e884 0003 	stmia.w	r4, {r0, r1}
 800187e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001880:	4628      	mov	r0, r5
 8001882:	f000 fa09 	bl	8001c98 <screen>
 8001886:	e064      	b.n	8001952 <main+0xdfe>
					}
					// 1M switching
					else if (cursor == 7) {
 8001888:	4b7b      	ldr	r3, [pc, #492]	; (8001a78 <main+0xf24>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	2b07      	cmp	r3, #7
 800188e:	d11d      	bne.n	80018cc <main+0xd78>
						if (0 < sTime_AL.Minutes && sTime_AL.Minutes <= 59) {
 8001890:	4b7a      	ldr	r3, [pc, #488]	; (8001a7c <main+0xf28>)
 8001892:	785b      	ldrb	r3, [r3, #1]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d009      	beq.n	80018ac <main+0xd58>
 8001898:	4b78      	ldr	r3, [pc, #480]	; (8001a7c <main+0xf28>)
 800189a:	785b      	ldrb	r3, [r3, #1]
 800189c:	2b3b      	cmp	r3, #59	; 0x3b
 800189e:	d805      	bhi.n	80018ac <main+0xd58>
							sTime_AL.Minutes -= 1;
 80018a0:	4b76      	ldr	r3, [pc, #472]	; (8001a7c <main+0xf28>)
 80018a2:	785b      	ldrb	r3, [r3, #1]
 80018a4:	3b01      	subs	r3, #1
 80018a6:	b2da      	uxtb	r2, r3
 80018a8:	4b74      	ldr	r3, [pc, #464]	; (8001a7c <main+0xf28>)
 80018aa:	705a      	strb	r2, [r3, #1]
						}
						screen(cursor, sTime_AL);
 80018ac:	4b72      	ldr	r3, [pc, #456]	; (8001a78 <main+0xf24>)
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	461d      	mov	r5, r3
 80018b2:	4b72      	ldr	r3, [pc, #456]	; (8001a7c <main+0xf28>)
 80018b4:	466c      	mov	r4, sp
 80018b6:	f103 020c 	add.w	r2, r3, #12
 80018ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018be:	e884 0003 	stmia.w	r4, {r0, r1}
 80018c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018c4:	4628      	mov	r0, r5
 80018c6:	f000 f9e7 	bl	8001c98 <screen>
 80018ca:	e042      	b.n	8001952 <main+0xdfe>
					}

					// 10S switching
					else if (cursor == 9) {
 80018cc:	4b6a      	ldr	r3, [pc, #424]	; (8001a78 <main+0xf24>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	2b09      	cmp	r3, #9
 80018d2:	d11d      	bne.n	8001910 <main+0xdbc>
						if (0 < sTime_AL.Seconds && sTime_AL.Seconds <= 50) {
 80018d4:	4b69      	ldr	r3, [pc, #420]	; (8001a7c <main+0xf28>)
 80018d6:	789b      	ldrb	r3, [r3, #2]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d009      	beq.n	80018f0 <main+0xd9c>
 80018dc:	4b67      	ldr	r3, [pc, #412]	; (8001a7c <main+0xf28>)
 80018de:	789b      	ldrb	r3, [r3, #2]
 80018e0:	2b32      	cmp	r3, #50	; 0x32
 80018e2:	d805      	bhi.n	80018f0 <main+0xd9c>
							sTime_AL.Seconds -= 10;
 80018e4:	4b65      	ldr	r3, [pc, #404]	; (8001a7c <main+0xf28>)
 80018e6:	789b      	ldrb	r3, [r3, #2]
 80018e8:	3b0a      	subs	r3, #10
 80018ea:	b2da      	uxtb	r2, r3
 80018ec:	4b63      	ldr	r3, [pc, #396]	; (8001a7c <main+0xf28>)
 80018ee:	709a      	strb	r2, [r3, #2]
						}
						screen(cursor, sTime_AL);
 80018f0:	4b61      	ldr	r3, [pc, #388]	; (8001a78 <main+0xf24>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	461d      	mov	r5, r3
 80018f6:	4b61      	ldr	r3, [pc, #388]	; (8001a7c <main+0xf28>)
 80018f8:	466c      	mov	r4, sp
 80018fa:	f103 020c 	add.w	r2, r3, #12
 80018fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001902:	e884 0003 	stmia.w	r4, {r0, r1}
 8001906:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001908:	4628      	mov	r0, r5
 800190a:	f000 f9c5 	bl	8001c98 <screen>
 800190e:	e020      	b.n	8001952 <main+0xdfe>
					}
					// 1S switching
					else if (cursor == 10) {
 8001910:	4b59      	ldr	r3, [pc, #356]	; (8001a78 <main+0xf24>)
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	2b0a      	cmp	r3, #10
 8001916:	d11c      	bne.n	8001952 <main+0xdfe>
						if (0 < sTime_AL.Seconds && sTime_AL.Seconds <= 59) {
 8001918:	4b58      	ldr	r3, [pc, #352]	; (8001a7c <main+0xf28>)
 800191a:	789b      	ldrb	r3, [r3, #2]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d009      	beq.n	8001934 <main+0xde0>
 8001920:	4b56      	ldr	r3, [pc, #344]	; (8001a7c <main+0xf28>)
 8001922:	789b      	ldrb	r3, [r3, #2]
 8001924:	2b3b      	cmp	r3, #59	; 0x3b
 8001926:	d805      	bhi.n	8001934 <main+0xde0>
							sTime_AL.Seconds -= 1;
 8001928:	4b54      	ldr	r3, [pc, #336]	; (8001a7c <main+0xf28>)
 800192a:	789b      	ldrb	r3, [r3, #2]
 800192c:	3b01      	subs	r3, #1
 800192e:	b2da      	uxtb	r2, r3
 8001930:	4b52      	ldr	r3, [pc, #328]	; (8001a7c <main+0xf28>)
 8001932:	709a      	strb	r2, [r3, #2]
						}
						screen(cursor, sTime_AL);
 8001934:	4b50      	ldr	r3, [pc, #320]	; (8001a78 <main+0xf24>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	461d      	mov	r5, r3
 800193a:	4b50      	ldr	r3, [pc, #320]	; (8001a7c <main+0xf28>)
 800193c:	466c      	mov	r4, sp
 800193e:	f103 020c 	add.w	r2, r3, #12
 8001942:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001946:	e884 0003 	stmia.w	r4, {r0, r1}
 800194a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800194c:	4628      	mov	r0, r5
 800194e:	f000 f9a3 	bl	8001c98 <screen>
					}

					// clear the down flag
					down = 0;
 8001952:	4b4b      	ldr	r3, [pc, #300]	; (8001a80 <main+0xf2c>)
 8001954:	2200      	movs	r2, #0
 8001956:	701a      	strb	r2, [r3, #0]
				}

				if (left > 0) {
 8001958:	4b4a      	ldr	r3, [pc, #296]	; (8001a84 <main+0xf30>)
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d03e      	beq.n	80019de <main+0xe8a>
					if (cursor > 0) {
 8001960:	4b45      	ldr	r3, [pc, #276]	; (8001a78 <main+0xf24>)
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d037      	beq.n	80019d8 <main+0xe84>
						cursor--;
 8001968:	4b43      	ldr	r3, [pc, #268]	; (8001a78 <main+0xf24>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	3b01      	subs	r3, #1
 800196e:	b2da      	uxtb	r2, r3
 8001970:	4b41      	ldr	r3, [pc, #260]	; (8001a78 <main+0xf24>)
 8001972:	701a      	strb	r2, [r3, #0]
						LCD_SendCommand(LCD_ADDR, 0b00010000);
 8001974:	2110      	movs	r1, #16
 8001976:	204e      	movs	r0, #78	; 0x4e
 8001978:	f7ff f860 	bl	8000a3c <LCD_SendCommand>

						if (cursor == 8) {
 800197c:	4b3e      	ldr	r3, [pc, #248]	; (8001a78 <main+0xf24>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	2b08      	cmp	r3, #8
 8001982:	d109      	bne.n	8001998 <main+0xe44>
							cursor--;
 8001984:	4b3c      	ldr	r3, [pc, #240]	; (8001a78 <main+0xf24>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	3b01      	subs	r3, #1
 800198a:	b2da      	uxtb	r2, r3
 800198c:	4b3a      	ldr	r3, [pc, #232]	; (8001a78 <main+0xf24>)
 800198e:	701a      	strb	r2, [r3, #0]
							LCD_SendCommand(LCD_ADDR, 0b00010000);
 8001990:	2110      	movs	r1, #16
 8001992:	204e      	movs	r0, #78	; 0x4e
 8001994:	f7ff f852 	bl	8000a3c <LCD_SendCommand>
						}

						if (cursor == 5) {
 8001998:	4b37      	ldr	r3, [pc, #220]	; (8001a78 <main+0xf24>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	2b05      	cmp	r3, #5
 800199e:	d109      	bne.n	80019b4 <main+0xe60>
							cursor--;
 80019a0:	4b35      	ldr	r3, [pc, #212]	; (8001a78 <main+0xf24>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	3b01      	subs	r3, #1
 80019a6:	b2da      	uxtb	r2, r3
 80019a8:	4b33      	ldr	r3, [pc, #204]	; (8001a78 <main+0xf24>)
 80019aa:	701a      	strb	r2, [r3, #0]
							LCD_SendCommand(LCD_ADDR, 0b00010000);
 80019ac:	2110      	movs	r1, #16
 80019ae:	204e      	movs	r0, #78	; 0x4e
 80019b0:	f7ff f844 	bl	8000a3c <LCD_SendCommand>
						}

						if (cursor == 2) {
 80019b4:	4b30      	ldr	r3, [pc, #192]	; (8001a78 <main+0xf24>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	d10d      	bne.n	80019d8 <main+0xe84>
							cursor -= 2;
 80019bc:	4b2e      	ldr	r3, [pc, #184]	; (8001a78 <main+0xf24>)
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	3b02      	subs	r3, #2
 80019c2:	b2da      	uxtb	r2, r3
 80019c4:	4b2c      	ldr	r3, [pc, #176]	; (8001a78 <main+0xf24>)
 80019c6:	701a      	strb	r2, [r3, #0]
							LCD_SendCommand(LCD_ADDR, 0b00010000);
 80019c8:	2110      	movs	r1, #16
 80019ca:	204e      	movs	r0, #78	; 0x4e
 80019cc:	f7ff f836 	bl	8000a3c <LCD_SendCommand>
							LCD_SendCommand(LCD_ADDR, 0b00010000);
 80019d0:	2110      	movs	r1, #16
 80019d2:	204e      	movs	r0, #78	; 0x4e
 80019d4:	f7ff f832 	bl	8000a3c <LCD_SendCommand>
						}
					}

					// clear the left flag
					left = 0;
 80019d8:	4b2a      	ldr	r3, [pc, #168]	; (8001a84 <main+0xf30>)
 80019da:	2200      	movs	r2, #0
 80019dc:	701a      	strb	r2, [r3, #0]
				}

				if (right > 0) {
 80019de:	4b2a      	ldr	r3, [pc, #168]	; (8001a88 <main+0xf34>)
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d03e      	beq.n	8001a64 <main+0xf10>

					if (cursor < 10) {
 80019e6:	4b24      	ldr	r3, [pc, #144]	; (8001a78 <main+0xf24>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	2b09      	cmp	r3, #9
 80019ec:	d837      	bhi.n	8001a5e <main+0xf0a>
						cursor++;
 80019ee:	4b22      	ldr	r3, [pc, #136]	; (8001a78 <main+0xf24>)
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	3301      	adds	r3, #1
 80019f4:	b2da      	uxtb	r2, r3
 80019f6:	4b20      	ldr	r3, [pc, #128]	; (8001a78 <main+0xf24>)
 80019f8:	701a      	strb	r2, [r3, #0]
						LCD_SendCommand(LCD_ADDR, 0b00010100);
 80019fa:	2114      	movs	r1, #20
 80019fc:	204e      	movs	r0, #78	; 0x4e
 80019fe:	f7ff f81d 	bl	8000a3c <LCD_SendCommand>

						if (cursor == 8) {
 8001a02:	4b1d      	ldr	r3, [pc, #116]	; (8001a78 <main+0xf24>)
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b08      	cmp	r3, #8
 8001a08:	d109      	bne.n	8001a1e <main+0xeca>
							cursor++;
 8001a0a:	4b1b      	ldr	r3, [pc, #108]	; (8001a78 <main+0xf24>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	b2da      	uxtb	r2, r3
 8001a12:	4b19      	ldr	r3, [pc, #100]	; (8001a78 <main+0xf24>)
 8001a14:	701a      	strb	r2, [r3, #0]
							LCD_SendCommand(LCD_ADDR, 0b00010100);
 8001a16:	2114      	movs	r1, #20
 8001a18:	204e      	movs	r0, #78	; 0x4e
 8001a1a:	f7ff f80f 	bl	8000a3c <LCD_SendCommand>
						}

						if (cursor == 5) {
 8001a1e:	4b16      	ldr	r3, [pc, #88]	; (8001a78 <main+0xf24>)
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	2b05      	cmp	r3, #5
 8001a24:	d109      	bne.n	8001a3a <main+0xee6>
							cursor++;
 8001a26:	4b14      	ldr	r3, [pc, #80]	; (8001a78 <main+0xf24>)
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	b2da      	uxtb	r2, r3
 8001a2e:	4b12      	ldr	r3, [pc, #72]	; (8001a78 <main+0xf24>)
 8001a30:	701a      	strb	r2, [r3, #0]
							LCD_SendCommand(LCD_ADDR, 0b00010100);
 8001a32:	2114      	movs	r1, #20
 8001a34:	204e      	movs	r0, #78	; 0x4e
 8001a36:	f7ff f801 	bl	8000a3c <LCD_SendCommand>
						}

						if (cursor == 1) {
 8001a3a:	4b0f      	ldr	r3, [pc, #60]	; (8001a78 <main+0xf24>)
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d10d      	bne.n	8001a5e <main+0xf0a>
							cursor += 2;
 8001a42:	4b0d      	ldr	r3, [pc, #52]	; (8001a78 <main+0xf24>)
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	3302      	adds	r3, #2
 8001a48:	b2da      	uxtb	r2, r3
 8001a4a:	4b0b      	ldr	r3, [pc, #44]	; (8001a78 <main+0xf24>)
 8001a4c:	701a      	strb	r2, [r3, #0]
							LCD_SendCommand(LCD_ADDR, 0b00010100);
 8001a4e:	2114      	movs	r1, #20
 8001a50:	204e      	movs	r0, #78	; 0x4e
 8001a52:	f7fe fff3 	bl	8000a3c <LCD_SendCommand>
							LCD_SendCommand(LCD_ADDR, 0b00010100);
 8001a56:	2114      	movs	r1, #20
 8001a58:	204e      	movs	r0, #78	; 0x4e
 8001a5a:	f7fe ffef 	bl	8000a3c <LCD_SendCommand>
						}
					}

					//clear the right flag
					right = 0;
 8001a5e:	4b0a      	ldr	r3, [pc, #40]	; (8001a88 <main+0xf34>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	701a      	strb	r2, [r3, #0]
				}

				// clear the get_time flag (to measure the time)
				get_time = 0;
 8001a64:	4b09      	ldr	r3, [pc, #36]	; (8001a8c <main+0xf38>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]
		while (mode == 2) {
 8001a6a:	4b09      	ldr	r3, [pc, #36]	; (8001a90 <main+0xf3c>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	f43f ace1 	beq.w	8001436 <main+0x8e2>

			}
		}
		//==========================================================================================================
		//Song choice loop
		while (mode == 3) {
 8001a74:	e025      	b.n	8001ac2 <main+0xf6e>
 8001a76:	bf00      	nop
 8001a78:	20000158 	.word	0x20000158
 8001a7c:	200001cc 	.word	0x200001cc
 8001a80:	20000161 	.word	0x20000161
 8001a84:	20000162 	.word	0x20000162
 8001a88:	20000163 	.word	0x20000163
 8001a8c:	20000134 	.word	0x20000134
 8001a90:	2000014a 	.word	0x2000014a

			if (rising_edge >= 1 && falling_edge >= 1) {
 8001a94:	4b14      	ldr	r3, [pc, #80]	; (8001ae8 <main+0xf94>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d00f      	beq.n	8001abc <main+0xf68>
 8001a9c:	4b13      	ldr	r3, [pc, #76]	; (8001aec <main+0xf98>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d00b      	beq.n	8001abc <main+0xf68>
				rising_edge = 0;
 8001aa4:	4b10      	ldr	r3, [pc, #64]	; (8001ae8 <main+0xf94>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	701a      	strb	r2, [r3, #0]
				falling_edge = 0;
 8001aaa:	4b10      	ldr	r3, [pc, #64]	; (8001aec <main+0xf98>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	701a      	strb	r2, [r3, #0]
				mode = 0;
 8001ab0:	4b0f      	ldr	r3, [pc, #60]	; (8001af0 <main+0xf9c>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	701a      	strb	r2, [r3, #0]
				printf("mode reset\r\n");
 8001ab6:	480f      	ldr	r0, [pc, #60]	; (8001af4 <main+0xfa0>)
 8001ab8:	f005 f916 	bl	8006ce8 <puts>
			}

			// clear the get_time flag (to measure the time)
			get_time = 0;
 8001abc:	4b0e      	ldr	r3, [pc, #56]	; (8001af8 <main+0xfa4>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	601a      	str	r2, [r3, #0]
		while (mode == 3) {
 8001ac2:	4b0b      	ldr	r3, [pc, #44]	; (8001af0 <main+0xf9c>)
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	2b03      	cmp	r3, #3
 8001ac8:	d0e4      	beq.n	8001a94 <main+0xf40>
		}
		//==========================================================================================================
		memset(buf, 0, sizeof(buf));
 8001aca:	2250      	movs	r2, #80	; 0x50
 8001acc:	2100      	movs	r1, #0
 8001ace:	480b      	ldr	r0, [pc, #44]	; (8001afc <main+0xfa8>)
 8001ad0:	f005 f87c 	bl	8006bcc <memset>
		sprintf(buf, "%d\r\n", ADC_value);
 8001ad4:	4b0a      	ldr	r3, [pc, #40]	; (8001b00 <main+0xfac>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	461a      	mov	r2, r3
 8001ada:	490a      	ldr	r1, [pc, #40]	; (8001b04 <main+0xfb0>)
 8001adc:	4807      	ldr	r0, [pc, #28]	; (8001afc <main+0xfa8>)
 8001ade:	f005 f90b 	bl	8006cf8 <siprintf>
	while (1) {
 8001ae2:	f7ff b860 	b.w	8000ba6 <main+0x52>
 8001ae6:	bf00      	nop
 8001ae8:	20000148 	.word	0x20000148
 8001aec:	20000149 	.word	0x20000149
 8001af0:	2000014a 	.word	0x2000014a
 8001af4:	080080e8 	.word	0x080080e8
 8001af8:	20000134 	.word	0x20000134
 8001afc:	200001e0 	.word	0x200001e0
 8001b00:	2000015c 	.word	0x2000015c
 8001b04:	080080f4 	.word	0x080080f4

08001b08 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b094      	sub	sp, #80	; 0x50
 8001b0c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001b0e:	f107 0320 	add.w	r3, r7, #32
 8001b12:	2230      	movs	r2, #48	; 0x30
 8001b14:	2100      	movs	r1, #0
 8001b16:	4618      	mov	r0, r3
 8001b18:	f005 f858 	bl	8006bcc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001b1c:	f107 030c 	add.w	r3, r7, #12
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	609a      	str	r2, [r3, #8]
 8001b28:	60da      	str	r2, [r3, #12]
 8001b2a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	60bb      	str	r3, [r7, #8]
 8001b30:	4b2c      	ldr	r3, [pc, #176]	; (8001be4 <SystemClock_Config+0xdc>)
 8001b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b34:	4a2b      	ldr	r2, [pc, #172]	; (8001be4 <SystemClock_Config+0xdc>)
 8001b36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b3a:	6413      	str	r3, [r2, #64]	; 0x40
 8001b3c:	4b29      	ldr	r3, [pc, #164]	; (8001be4 <SystemClock_Config+0xdc>)
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b44:	60bb      	str	r3, [r7, #8]
 8001b46:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b48:	2300      	movs	r3, #0
 8001b4a:	607b      	str	r3, [r7, #4]
 8001b4c:	4b26      	ldr	r3, [pc, #152]	; (8001be8 <SystemClock_Config+0xe0>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a25      	ldr	r2, [pc, #148]	; (8001be8 <SystemClock_Config+0xe0>)
 8001b52:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001b56:	6013      	str	r3, [r2, #0]
 8001b58:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <SystemClock_Config+0xe0>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b60:	607b      	str	r3, [r7, #4]
 8001b62:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8001b64:	2306      	movs	r3, #6
 8001b66:	623b      	str	r3, [r7, #32]
			| RCC_OSCILLATORTYPE_LSE;
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b70:	2310      	movs	r3, #16
 8001b72:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b74:	2302      	movs	r3, #2
 8001b76:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8001b7c:	2308      	movs	r3, #8
 8001b7e:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 8001b80:	23b4      	movs	r3, #180	; 0xb4
 8001b82:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b84:	2302      	movs	r3, #2
 8001b86:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001b88:	2304      	movs	r3, #4
 8001b8a:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001b8c:	f107 0320 	add.w	r3, r7, #32
 8001b90:	4618      	mov	r0, r3
 8001b92:	f002 fa45 	bl	8004020 <HAL_RCC_OscConfig>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <SystemClock_Config+0x98>
		Error_Handler();
 8001b9c:	f000 f9a6 	bl	8001eec <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8001ba0:	f002 f9ee 	bl	8003f80 <HAL_PWREx_EnableOverDrive>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <SystemClock_Config+0xa6>
		Error_Handler();
 8001baa:	f000 f99f 	bl	8001eec <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001bae:	230f      	movs	r3, #15
 8001bb0:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001bba:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001bbe:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001bc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bc4:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8001bc6:	f107 030c 	add.w	r3, r7, #12
 8001bca:	2105      	movs	r1, #5
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f002 fc9f 	bl	8004510 <HAL_RCC_ClockConfig>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <SystemClock_Config+0xd4>
		Error_Handler();
 8001bd8:	f000 f988 	bl	8001eec <Error_Handler>
	}
}
 8001bdc:	bf00      	nop
 8001bde:	3750      	adds	r7, #80	; 0x50
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	40023800 	.word	0x40023800
 8001be8:	40007000 	.word	0x40007000

08001bec <MX_NVIC_Init>:

/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void) {
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
	/* USART3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	2027      	movs	r0, #39	; 0x27
 8001bf6:	f001 f92a 	bl	8002e4e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001bfa:	2027      	movs	r0, #39	; 0x27
 8001bfc:	f001 f943 	bl	8002e86 <HAL_NVIC_EnableIRQ>
	/* EXTI15_10_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001c00:	2200      	movs	r2, #0
 8001c02:	2100      	movs	r1, #0
 8001c04:	2028      	movs	r0, #40	; 0x28
 8001c06:	f001 f922 	bl	8002e4e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001c0a:	2028      	movs	r0, #40	; 0x28
 8001c0c:	f001 f93b 	bl	8002e86 <HAL_NVIC_EnableIRQ>
	/* TIM3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001c10:	2200      	movs	r2, #0
 8001c12:	2100      	movs	r1, #0
 8001c14:	201d      	movs	r0, #29
 8001c16:	f001 f91a 	bl	8002e4e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001c1a:	201d      	movs	r0, #29
 8001c1c:	f001 f933 	bl	8002e86 <HAL_NVIC_EnableIRQ>
}
 8001c20:	bf00      	nop
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <button_status>:

/* USER CODE BEGIN 4 */
ADC_StatusTypeDef button_status(uint32_t value) {
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]

	if (value < 100)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2b63      	cmp	r3, #99	; 0x63
 8001c30:	d801      	bhi.n	8001c36 <button_status+0x12>
		return UP;
 8001c32:	2302      	movs	r3, #2
 8001c34:	e02a      	b.n	8001c8c <button_status+0x68>
	if (800 < value && value < 900)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8001c3c:	d905      	bls.n	8001c4a <button_status+0x26>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8001c44:	d201      	bcs.n	8001c4a <button_status+0x26>
		return DOWN;
 8001c46:	2303      	movs	r3, #3
 8001c48:	e020      	b.n	8001c8c <button_status+0x68>
	if (1800 < value && value < 2000)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8001c50:	d905      	bls.n	8001c5e <button_status+0x3a>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001c58:	d201      	bcs.n	8001c5e <button_status+0x3a>
		return LEFT;
 8001c5a:	2304      	movs	r3, #4
 8001c5c:	e016      	b.n	8001c8c <button_status+0x68>
	if (2800 < value && value < 3000)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f5b3 6f2f 	cmp.w	r3, #2800	; 0xaf0
 8001c64:	d906      	bls.n	8001c74 <button_status+0x50>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d801      	bhi.n	8001c74 <button_status+0x50>
		return RIGHT;
 8001c70:	2305      	movs	r3, #5
 8001c72:	e00b      	b.n	8001c8c <button_status+0x68>
	if (4000 < value && value < 5000)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8001c7a:	d906      	bls.n	8001c8a <button_status+0x66>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f241 3287 	movw	r2, #4999	; 0x1387
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d801      	bhi.n	8001c8a <button_status+0x66>
		return SELECT;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e000      	b.n	8001c8c <button_status+0x68>

	return NONE;
 8001c8a:	2300      	movs	r3, #0
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	370c      	adds	r7, #12
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr

08001c98 <screen>:

void screen(int cursor, RTC_TimeTypeDef sTime_screen) {
 8001c98:	b084      	sub	sp, #16
 8001c9a:	b580      	push	{r7, lr}
 8001c9c:	b086      	sub	sp, #24
 8001c9e:	af02      	add	r7, sp, #8
 8001ca0:	6078      	str	r0, [r7, #4]
 8001ca2:	f107 001c 	add.w	r0, r7, #28
 8001ca6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	sprintf(Time_temp, "%s %02d:%02d:%02d", ampm[sTime_screen.TimeFormat],
 8001caa:	7ffb      	ldrb	r3, [r7, #31]
 8001cac:	461a      	mov	r2, r3
 8001cae:	4613      	mov	r3, r2
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	4413      	add	r3, r2
 8001cb4:	4a16      	ldr	r2, [pc, #88]	; (8001d10 <screen+0x78>)
 8001cb6:	441a      	add	r2, r3
			sTime_screen.Hours, sTime_screen.Minutes, sTime_screen.Seconds);
 8001cb8:	7f3b      	ldrb	r3, [r7, #28]
	sprintf(Time_temp, "%s %02d:%02d:%02d", ampm[sTime_screen.TimeFormat],
 8001cba:	4618      	mov	r0, r3
			sTime_screen.Hours, sTime_screen.Minutes, sTime_screen.Seconds);
 8001cbc:	7f7b      	ldrb	r3, [r7, #29]
 8001cbe:	7fb9      	ldrb	r1, [r7, #30]
	sprintf(Time_temp, "%s %02d:%02d:%02d", ampm[sTime_screen.TimeFormat],
 8001cc0:	9101      	str	r1, [sp, #4]
 8001cc2:	9300      	str	r3, [sp, #0]
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	4913      	ldr	r1, [pc, #76]	; (8001d14 <screen+0x7c>)
 8001cc8:	4813      	ldr	r0, [pc, #76]	; (8001d18 <screen+0x80>)
 8001cca:	f005 f815 	bl	8006cf8 <siprintf>
	LCD_SendCommand(LCD_ADDR, 0b11000000);
 8001cce:	21c0      	movs	r1, #192	; 0xc0
 8001cd0:	204e      	movs	r0, #78	; 0x4e
 8001cd2:	f7fe feb3 	bl	8000a3c <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, Time_temp);
 8001cd6:	4910      	ldr	r1, [pc, #64]	; (8001d18 <screen+0x80>)
 8001cd8:	204e      	movs	r0, #78	; 0x4e
 8001cda:	f7fe fef0 	bl	8000abe <LCD_SendString>
	for (int i = 0; i < 11 - cursor; i++) {
 8001cde:	2300      	movs	r3, #0
 8001ce0:	60fb      	str	r3, [r7, #12]
 8001ce2:	e006      	b.n	8001cf2 <screen+0x5a>
		LCD_SendCommand(LCD_ADDR, 0b00010000);
 8001ce4:	2110      	movs	r1, #16
 8001ce6:	204e      	movs	r0, #78	; 0x4e
 8001ce8:	f7fe fea8 	bl	8000a3c <LCD_SendCommand>
	for (int i = 0; i < 11 - cursor; i++) {
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	3301      	adds	r3, #1
 8001cf0:	60fb      	str	r3, [r7, #12]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	f1c3 030b 	rsb	r3, r3, #11
 8001cf8:	68fa      	ldr	r2, [r7, #12]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	dbf2      	blt.n	8001ce4 <screen+0x4c>
	}
}
 8001cfe:	bf00      	nop
 8001d00:	bf00      	nop
 8001d02:	3710      	adds	r7, #16
 8001d04:	46bd      	mov	sp, r7
 8001d06:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001d0a:	b004      	add	sp, #16
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	20000000 	.word	0x20000000
 8001d14:	08007ffc 	.word	0x08007ffc
 8001d18:	20000190 	.word	0x20000190

08001d1c <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	4603      	mov	r3, r0
 8001d24:	80fb      	strh	r3, [r7, #6]

	// rising edge
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 1) {
 8001d26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d2a:	481b      	ldr	r0, [pc, #108]	; (8001d98 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001d2c:	f001 fb04 	bl	8003338 <HAL_GPIO_ReadPin>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b01      	cmp	r3, #1
 8001d34:	d110      	bne.n	8001d58 <HAL_GPIO_EXTI_Callback+0x3c>
		rising_edge++;
 8001d36:	4b19      	ldr	r3, [pc, #100]	; (8001d9c <HAL_GPIO_EXTI_Callback+0x80>)
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	b2da      	uxtb	r2, r3
 8001d3e:	4b17      	ldr	r3, [pc, #92]	; (8001d9c <HAL_GPIO_EXTI_Callback+0x80>)
 8001d40:	701a      	strb	r2, [r3, #0]

		printf("rising edge : %d\r\n", rising_edge);
 8001d42:	4b16      	ldr	r3, [pc, #88]	; (8001d9c <HAL_GPIO_EXTI_Callback+0x80>)
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	4619      	mov	r1, r3
 8001d48:	4815      	ldr	r0, [pc, #84]	; (8001da0 <HAL_GPIO_EXTI_Callback+0x84>)
 8001d4a:	f004 ff47 	bl	8006bdc <iprintf>
		start_tick = HAL_GetTick();
 8001d4e:	f000 fbef 	bl	8002530 <HAL_GetTick>
 8001d52:	4603      	mov	r3, r0
 8001d54:	4a13      	ldr	r2, [pc, #76]	; (8001da4 <HAL_GPIO_EXTI_Callback+0x88>)
 8001d56:	6013      	str	r3, [r2, #0]
	}

	// falling edge
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 0) {
 8001d58:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d5c:	480e      	ldr	r0, [pc, #56]	; (8001d98 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001d5e:	f001 faeb 	bl	8003338 <HAL_GPIO_ReadPin>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d113      	bne.n	8001d90 <HAL_GPIO_EXTI_Callback+0x74>
		if (rising_edge == 0) {
 8001d68:	4b0c      	ldr	r3, [pc, #48]	; (8001d9c <HAL_GPIO_EXTI_Callback+0x80>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d103      	bne.n	8001d78 <HAL_GPIO_EXTI_Callback+0x5c>
			falling_edge = 0;
 8001d70:	4b0d      	ldr	r3, [pc, #52]	; (8001da8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	701a      	strb	r2, [r3, #0]
 8001d76:	e005      	b.n	8001d84 <HAL_GPIO_EXTI_Callback+0x68>
		} else {
			falling_edge++;
 8001d78:	4b0b      	ldr	r3, [pc, #44]	; (8001da8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	b2da      	uxtb	r2, r3
 8001d80:	4b09      	ldr	r3, [pc, #36]	; (8001da8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001d82:	701a      	strb	r2, [r3, #0]
		}
		printf("falling edge : %d\r\n", falling_edge);
 8001d84:	4b08      	ldr	r3, [pc, #32]	; (8001da8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4808      	ldr	r0, [pc, #32]	; (8001dac <HAL_GPIO_EXTI_Callback+0x90>)
 8001d8c:	f004 ff26 	bl	8006bdc <iprintf>
	}

}
 8001d90:	bf00      	nop
 8001d92:	3708      	adds	r7, #8
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	40020800 	.word	0x40020800
 8001d9c:	20000148 	.word	0x20000148
 8001da0:	080080fc 	.word	0x080080fc
 8001da4:	2000014c 	.word	0x2000014c
 8001da8:	20000149 	.word	0x20000149
 8001dac:	08008110 	.word	0x08008110

08001db0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]

	if (htim->Instance == TIM3) {
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a3b      	ldr	r2, [pc, #236]	; (8001eac <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d16f      	bne.n	8001ea2 <HAL_TIM_PeriodElapsedCallback+0xf2>

//		HAL_ADC_PollForConversion(&hadc1, 10);
		ADC_value = HAL_ADC_GetValue(&hadc1);
 8001dc2:	483b      	ldr	r0, [pc, #236]	; (8001eb0 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001dc4:	f000 fd2d 	bl	8002822 <HAL_ADC_GetValue>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	4a3a      	ldr	r2, [pc, #232]	; (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001dcc:	6013      	str	r3, [r2, #0]
		HAL_ADC_Stop(&hadc1);
 8001dce:	4838      	ldr	r0, [pc, #224]	; (8001eb0 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001dd0:	f000 fcf4 	bl	80027bc <HAL_ADC_Stop>

		if (button_status(ADC_value) == UP) {
 8001dd4:	4b37      	ldr	r3, [pc, #220]	; (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7ff ff23 	bl	8001c24 <button_status>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	d10b      	bne.n	8001dfc <HAL_TIM_PeriodElapsedCallback+0x4c>
			up++;
 8001de4:	4b34      	ldr	r3, [pc, #208]	; (8001eb8 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	3301      	adds	r3, #1
 8001dea:	b2da      	uxtb	r2, r3
 8001dec:	4b32      	ldr	r3, [pc, #200]	; (8001eb8 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001dee:	701a      	strb	r2, [r3, #0]
			printf("UP : %d\r\n", up);
 8001df0:	4b31      	ldr	r3, [pc, #196]	; (8001eb8 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	4619      	mov	r1, r3
 8001df6:	4831      	ldr	r0, [pc, #196]	; (8001ebc <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001df8:	f004 fef0 	bl	8006bdc <iprintf>
		}
		if (button_status(ADC_value) == DOWN) {
 8001dfc:	4b2d      	ldr	r3, [pc, #180]	; (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7ff ff0f 	bl	8001c24 <button_status>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b03      	cmp	r3, #3
 8001e0a:	d10b      	bne.n	8001e24 <HAL_TIM_PeriodElapsedCallback+0x74>
			down++;
 8001e0c:	4b2c      	ldr	r3, [pc, #176]	; (8001ec0 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	3301      	adds	r3, #1
 8001e12:	b2da      	uxtb	r2, r3
 8001e14:	4b2a      	ldr	r3, [pc, #168]	; (8001ec0 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001e16:	701a      	strb	r2, [r3, #0]
			printf("DOWN : %d\r\n", down);
 8001e18:	4b29      	ldr	r3, [pc, #164]	; (8001ec0 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4829      	ldr	r0, [pc, #164]	; (8001ec4 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001e20:	f004 fedc 	bl	8006bdc <iprintf>
		}
		if (button_status(ADC_value) == LEFT) {
 8001e24:	4b23      	ldr	r3, [pc, #140]	; (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff fefb 	bl	8001c24 <button_status>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b04      	cmp	r3, #4
 8001e32:	d10b      	bne.n	8001e4c <HAL_TIM_PeriodElapsedCallback+0x9c>
			left++;
 8001e34:	4b24      	ldr	r3, [pc, #144]	; (8001ec8 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	b2da      	uxtb	r2, r3
 8001e3c:	4b22      	ldr	r3, [pc, #136]	; (8001ec8 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001e3e:	701a      	strb	r2, [r3, #0]
			printf("LEFT : %d\r\n", left);
 8001e40:	4b21      	ldr	r3, [pc, #132]	; (8001ec8 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	4619      	mov	r1, r3
 8001e46:	4821      	ldr	r0, [pc, #132]	; (8001ecc <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001e48:	f004 fec8 	bl	8006bdc <iprintf>
		}
		if (button_status(ADC_value) == RIGHT) {
 8001e4c:	4b19      	ldr	r3, [pc, #100]	; (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff fee7 	bl	8001c24 <button_status>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b05      	cmp	r3, #5
 8001e5a:	d10b      	bne.n	8001e74 <HAL_TIM_PeriodElapsedCallback+0xc4>
			right++;
 8001e5c:	4b1c      	ldr	r3, [pc, #112]	; (8001ed0 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	3301      	adds	r3, #1
 8001e62:	b2da      	uxtb	r2, r3
 8001e64:	4b1a      	ldr	r3, [pc, #104]	; (8001ed0 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001e66:	701a      	strb	r2, [r3, #0]
			printf("RIGHT : %d\r\n", right);
 8001e68:	4b19      	ldr	r3, [pc, #100]	; (8001ed0 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	4819      	ldr	r0, [pc, #100]	; (8001ed4 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001e70:	f004 feb4 	bl	8006bdc <iprintf>
		}

		if (apply_flag > 0) {
 8001e74:	4b18      	ldr	r3, [pc, #96]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d004      	beq.n	8001e86 <HAL_TIM_PeriodElapsedCallback+0xd6>
			get_time_apply++;
 8001e7c:	4b17      	ldr	r3, [pc, #92]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	3301      	adds	r3, #1
 8001e82:	4a16      	ldr	r2, [pc, #88]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001e84:	6013      	str	r3, [r2, #0]
		}
		if (exit_flag > 0) {
 8001e86:	4b16      	ldr	r3, [pc, #88]	; (8001ee0 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d004      	beq.n	8001e98 <HAL_TIM_PeriodElapsedCallback+0xe8>
			get_time_exit++;
 8001e8e:	4b15      	ldr	r3, [pc, #84]	; (8001ee4 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	3301      	adds	r3, #1
 8001e94:	4a13      	ldr	r2, [pc, #76]	; (8001ee4 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001e96:	6013      	str	r3, [r2, #0]
		}
		get_time++;
 8001e98:	4b13      	ldr	r3, [pc, #76]	; (8001ee8 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	4a12      	ldr	r2, [pc, #72]	; (8001ee8 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001ea0:	6013      	str	r3, [r2, #0]
	}
}
 8001ea2:	bf00      	nop
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	40000400 	.word	0x40000400
 8001eb0:	20000094 	.word	0x20000094
 8001eb4:	2000015c 	.word	0x2000015c
 8001eb8:	20000160 	.word	0x20000160
 8001ebc:	08008124 	.word	0x08008124
 8001ec0:	20000161 	.word	0x20000161
 8001ec4:	08008130 	.word	0x08008130
 8001ec8:	20000162 	.word	0x20000162
 8001ecc:	0800813c 	.word	0x0800813c
 8001ed0:	20000163 	.word	0x20000163
 8001ed4:	08008148 	.word	0x08008148
 8001ed8:	20000138 	.word	0x20000138
 8001edc:	2000013c 	.word	0x2000013c
 8001ee0:	20000140 	.word	0x20000140
 8001ee4:	20000144 	.word	0x20000144
 8001ee8:	20000134 	.word	0x20000134

08001eec <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ef0:	b672      	cpsid	i
}
 8001ef2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001ef4:	e7fe      	b.n	8001ef4 <Error_Handler+0x8>
	...

08001ef8 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b086      	sub	sp, #24
 8001efc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001efe:	1d3b      	adds	r3, r7, #4
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]
 8001f04:	605a      	str	r2, [r3, #4]
 8001f06:	609a      	str	r2, [r3, #8]
 8001f08:	60da      	str	r2, [r3, #12]
 8001f0a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001f10:	4b25      	ldr	r3, [pc, #148]	; (8001fa8 <MX_RTC_Init+0xb0>)
 8001f12:	4a26      	ldr	r2, [pc, #152]	; (8001fac <MX_RTC_Init+0xb4>)
 8001f14:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8001f16:	4b24      	ldr	r3, [pc, #144]	; (8001fa8 <MX_RTC_Init+0xb0>)
 8001f18:	2240      	movs	r2, #64	; 0x40
 8001f1a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001f1c:	4b22      	ldr	r3, [pc, #136]	; (8001fa8 <MX_RTC_Init+0xb0>)
 8001f1e:	227f      	movs	r2, #127	; 0x7f
 8001f20:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001f22:	4b21      	ldr	r3, [pc, #132]	; (8001fa8 <MX_RTC_Init+0xb0>)
 8001f24:	22ff      	movs	r2, #255	; 0xff
 8001f26:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001f28:	4b1f      	ldr	r3, [pc, #124]	; (8001fa8 <MX_RTC_Init+0xb0>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001f2e:	4b1e      	ldr	r3, [pc, #120]	; (8001fa8 <MX_RTC_Init+0xb0>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001f34:	4b1c      	ldr	r3, [pc, #112]	; (8001fa8 <MX_RTC_Init+0xb0>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001f3a:	481b      	ldr	r0, [pc, #108]	; (8001fa8 <MX_RTC_Init+0xb0>)
 8001f3c:	f002 fe88 	bl	8004c50 <HAL_RTC_Init>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001f46:	f7ff ffd1 	bl	8001eec <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 1;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8001f52:	2300      	movs	r3, #0
 8001f54:	71bb      	strb	r3, [r7, #6]
  sTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8001f56:	2301      	movs	r3, #1
 8001f58:	71fb      	strb	r3, [r7, #7]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001f62:	1d3b      	adds	r3, r7, #4
 8001f64:	2200      	movs	r2, #0
 8001f66:	4619      	mov	r1, r3
 8001f68:	480f      	ldr	r0, [pc, #60]	; (8001fa8 <MX_RTC_Init+0xb0>)
 8001f6a:	f002 fee7 	bl	8004d3c <HAL_RTC_SetTime>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <MX_RTC_Init+0x80>
  {
    Error_Handler();
 8001f74:	f7ff ffba 	bl	8001eec <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8001f80:	2301      	movs	r3, #1
 8001f82:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8001f84:	2300      	movs	r3, #0
 8001f86:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001f88:	463b      	mov	r3, r7
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	4806      	ldr	r0, [pc, #24]	; (8001fa8 <MX_RTC_Init+0xb0>)
 8001f90:	f002 ffcc 	bl	8004f2c <HAL_RTC_SetDate>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <MX_RTC_Init+0xa6>
  {
    Error_Handler();
 8001f9a:	f7ff ffa7 	bl	8001eec <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001f9e:	bf00      	nop
 8001fa0:	3718      	adds	r7, #24
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20000230 	.word	0x20000230
 8001fac:	40002800 	.word	0x40002800

08001fb0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08e      	sub	sp, #56	; 0x38
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fb8:	f107 0308 	add.w	r3, r7, #8
 8001fbc:	2230      	movs	r2, #48	; 0x30
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f004 fe03 	bl	8006bcc <memset>
  if(rtcHandle->Instance==RTC)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a0c      	ldr	r2, [pc, #48]	; (8001ffc <HAL_RTC_MspInit+0x4c>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d111      	bne.n	8001ff4 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001fd0:	2320      	movs	r3, #32
 8001fd2:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001fd4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fd8:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fda:	f107 0308 	add.w	r3, r7, #8
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f002 fc76 	bl	80048d0 <HAL_RCCEx_PeriphCLKConfig>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001fea:	f7ff ff7f 	bl	8001eec <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001fee:	4b04      	ldr	r3, [pc, #16]	; (8002000 <HAL_RTC_MspInit+0x50>)
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001ff4:	bf00      	nop
 8001ff6:	3738      	adds	r7, #56	; 0x38
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	40002800 	.word	0x40002800
 8002000:	42470e3c 	.word	0x42470e3c

08002004 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800200a:	2300      	movs	r3, #0
 800200c:	607b      	str	r3, [r7, #4]
 800200e:	4b10      	ldr	r3, [pc, #64]	; (8002050 <HAL_MspInit+0x4c>)
 8002010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002012:	4a0f      	ldr	r2, [pc, #60]	; (8002050 <HAL_MspInit+0x4c>)
 8002014:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002018:	6453      	str	r3, [r2, #68]	; 0x44
 800201a:	4b0d      	ldr	r3, [pc, #52]	; (8002050 <HAL_MspInit+0x4c>)
 800201c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800201e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002022:	607b      	str	r3, [r7, #4]
 8002024:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002026:	2300      	movs	r3, #0
 8002028:	603b      	str	r3, [r7, #0]
 800202a:	4b09      	ldr	r3, [pc, #36]	; (8002050 <HAL_MspInit+0x4c>)
 800202c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202e:	4a08      	ldr	r2, [pc, #32]	; (8002050 <HAL_MspInit+0x4c>)
 8002030:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002034:	6413      	str	r3, [r2, #64]	; 0x40
 8002036:	4b06      	ldr	r3, [pc, #24]	; (8002050 <HAL_MspInit+0x4c>)
 8002038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800203e:	603b      	str	r3, [r7, #0]
 8002040:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002042:	bf00      	nop
 8002044:	370c      	adds	r7, #12
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	40023800 	.word	0x40023800

08002054 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002058:	e7fe      	b.n	8002058 <NMI_Handler+0x4>

0800205a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800205a:	b480      	push	{r7}
 800205c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800205e:	e7fe      	b.n	800205e <HardFault_Handler+0x4>

08002060 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002064:	e7fe      	b.n	8002064 <MemManage_Handler+0x4>

08002066 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002066:	b480      	push	{r7}
 8002068:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800206a:	e7fe      	b.n	800206a <BusFault_Handler+0x4>

0800206c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002070:	e7fe      	b.n	8002070 <UsageFault_Handler+0x4>

08002072 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002072:	b480      	push	{r7}
 8002074:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002076:	bf00      	nop
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002084:	bf00      	nop
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800208e:	b480      	push	{r7}
 8002090:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002092:	bf00      	nop
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020a0:	f000 fa32 	bl	8002508 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020a4:	bf00      	nop
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80020ac:	4802      	ldr	r0, [pc, #8]	; (80020b8 <TIM3_IRQHandler+0x10>)
 80020ae:	f003 f98d 	bl	80053cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80020b2:	bf00      	nop
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	20000254 	.word	0x20000254

080020bc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80020c0:	4802      	ldr	r0, [pc, #8]	; (80020cc <USART3_IRQHandler+0x10>)
 80020c2:	f003 fe25 	bl	8005d10 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80020c6:	bf00      	nop
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	2000029c 	.word	0x2000029c

080020d0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80020d4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80020d8:	f001 f946 	bl	8003368 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80020dc:	bf00      	nop
 80020de:	bd80      	pop	{r7, pc}

080020e0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b086      	sub	sp, #24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ec:	2300      	movs	r3, #0
 80020ee:	617b      	str	r3, [r7, #20]
 80020f0:	e00a      	b.n	8002108 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80020f2:	f3af 8000 	nop.w
 80020f6:	4601      	mov	r1, r0
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	1c5a      	adds	r2, r3, #1
 80020fc:	60ba      	str	r2, [r7, #8]
 80020fe:	b2ca      	uxtb	r2, r1
 8002100:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	3301      	adds	r3, #1
 8002106:	617b      	str	r3, [r7, #20]
 8002108:	697a      	ldr	r2, [r7, #20]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	429a      	cmp	r2, r3
 800210e:	dbf0      	blt.n	80020f2 <_read+0x12>
	}

return len;
 8002110:	687b      	ldr	r3, [r7, #4]
}
 8002112:	4618      	mov	r0, r3
 8002114:	3718      	adds	r7, #24
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800211a:	b580      	push	{r7, lr}
 800211c:	b086      	sub	sp, #24
 800211e:	af00      	add	r7, sp, #0
 8002120:	60f8      	str	r0, [r7, #12]
 8002122:	60b9      	str	r1, [r7, #8]
 8002124:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002126:	2300      	movs	r3, #0
 8002128:	617b      	str	r3, [r7, #20]
 800212a:	e009      	b.n	8002140 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	1c5a      	adds	r2, r3, #1
 8002130:	60ba      	str	r2, [r7, #8]
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	4618      	mov	r0, r3
 8002136:	f7fe fcfb 	bl	8000b30 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	3301      	adds	r3, #1
 800213e:	617b      	str	r3, [r7, #20]
 8002140:	697a      	ldr	r2, [r7, #20]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	429a      	cmp	r2, r3
 8002146:	dbf1      	blt.n	800212c <_write+0x12>
	}
	return len;
 8002148:	687b      	ldr	r3, [r7, #4]
}
 800214a:	4618      	mov	r0, r3
 800214c:	3718      	adds	r7, #24
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}

08002152 <_close>:

int _close(int file)
{
 8002152:	b480      	push	{r7}
 8002154:	b083      	sub	sp, #12
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
	return -1;
 800215a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800215e:	4618      	mov	r0, r3
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr

0800216a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800216a:	b480      	push	{r7}
 800216c:	b083      	sub	sp, #12
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
 8002172:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800217a:	605a      	str	r2, [r3, #4]
	return 0;
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr

0800218a <_isatty>:

int _isatty(int file)
{
 800218a:	b480      	push	{r7}
 800218c:	b083      	sub	sp, #12
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
	return 1;
 8002192:	2301      	movs	r3, #1
}
 8002194:	4618      	mov	r0, r3
 8002196:	370c      	adds	r7, #12
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr

080021a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b085      	sub	sp, #20
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	60f8      	str	r0, [r7, #12]
 80021a8:	60b9      	str	r1, [r7, #8]
 80021aa:	607a      	str	r2, [r7, #4]
	return 0;
 80021ac:	2300      	movs	r3, #0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3714      	adds	r7, #20
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr
	...

080021bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021c4:	4a14      	ldr	r2, [pc, #80]	; (8002218 <_sbrk+0x5c>)
 80021c6:	4b15      	ldr	r3, [pc, #84]	; (800221c <_sbrk+0x60>)
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021d0:	4b13      	ldr	r3, [pc, #76]	; (8002220 <_sbrk+0x64>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d102      	bne.n	80021de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021d8:	4b11      	ldr	r3, [pc, #68]	; (8002220 <_sbrk+0x64>)
 80021da:	4a12      	ldr	r2, [pc, #72]	; (8002224 <_sbrk+0x68>)
 80021dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021de:	4b10      	ldr	r3, [pc, #64]	; (8002220 <_sbrk+0x64>)
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4413      	add	r3, r2
 80021e6:	693a      	ldr	r2, [r7, #16]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d207      	bcs.n	80021fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021ec:	f004 fcc4 	bl	8006b78 <__errno>
 80021f0:	4603      	mov	r3, r0
 80021f2:	220c      	movs	r2, #12
 80021f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021f6:	f04f 33ff 	mov.w	r3, #4294967295
 80021fa:	e009      	b.n	8002210 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021fc:	4b08      	ldr	r3, [pc, #32]	; (8002220 <_sbrk+0x64>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002202:	4b07      	ldr	r3, [pc, #28]	; (8002220 <_sbrk+0x64>)
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4413      	add	r3, r2
 800220a:	4a05      	ldr	r2, [pc, #20]	; (8002220 <_sbrk+0x64>)
 800220c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800220e:	68fb      	ldr	r3, [r7, #12]
}
 8002210:	4618      	mov	r0, r3
 8002212:	3718      	adds	r7, #24
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	20030000 	.word	0x20030000
 800221c:	00000400 	.word	0x00000400
 8002220:	20000250 	.word	0x20000250
 8002224:	200002f8 	.word	0x200002f8

08002228 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800222c:	4b06      	ldr	r3, [pc, #24]	; (8002248 <SystemInit+0x20>)
 800222e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002232:	4a05      	ldr	r2, [pc, #20]	; (8002248 <SystemInit+0x20>)
 8002234:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002238:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800223c:	bf00      	nop
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	e000ed00 	.word	0xe000ed00

0800224c <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b086      	sub	sp, #24
 8002250:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002252:	f107 0308 	add.w	r3, r7, #8
 8002256:	2200      	movs	r2, #0
 8002258:	601a      	str	r2, [r3, #0]
 800225a:	605a      	str	r2, [r3, #4]
 800225c:	609a      	str	r2, [r3, #8]
 800225e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002260:	463b      	mov	r3, r7
 8002262:	2200      	movs	r2, #0
 8002264:	601a      	str	r2, [r3, #0]
 8002266:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002268:	4b1d      	ldr	r3, [pc, #116]	; (80022e0 <MX_TIM3_Init+0x94>)
 800226a:	4a1e      	ldr	r2, [pc, #120]	; (80022e4 <MX_TIM3_Init+0x98>)
 800226c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 50000;
 800226e:	4b1c      	ldr	r3, [pc, #112]	; (80022e0 <MX_TIM3_Init+0x94>)
 8002270:	f24c 3250 	movw	r2, #50000	; 0xc350
 8002274:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002276:	4b1a      	ldr	r3, [pc, #104]	; (80022e0 <MX_TIM3_Init+0x94>)
 8002278:	2200      	movs	r2, #0
 800227a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 900;
 800227c:	4b18      	ldr	r3, [pc, #96]	; (80022e0 <MX_TIM3_Init+0x94>)
 800227e:	f44f 7261 	mov.w	r2, #900	; 0x384
 8002282:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002284:	4b16      	ldr	r3, [pc, #88]	; (80022e0 <MX_TIM3_Init+0x94>)
 8002286:	2200      	movs	r2, #0
 8002288:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800228a:	4b15      	ldr	r3, [pc, #84]	; (80022e0 <MX_TIM3_Init+0x94>)
 800228c:	2200      	movs	r2, #0
 800228e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002290:	4813      	ldr	r0, [pc, #76]	; (80022e0 <MX_TIM3_Init+0x94>)
 8002292:	f002 ffdb 	bl	800524c <HAL_TIM_Base_Init>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800229c:	f7ff fe26 	bl	8001eec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80022a6:	f107 0308 	add.w	r3, r7, #8
 80022aa:	4619      	mov	r1, r3
 80022ac:	480c      	ldr	r0, [pc, #48]	; (80022e0 <MX_TIM3_Init+0x94>)
 80022ae:	f003 f995 	bl	80055dc <HAL_TIM_ConfigClockSource>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d001      	beq.n	80022bc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80022b8:	f7ff fe18 	bl	8001eec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80022bc:	2320      	movs	r3, #32
 80022be:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80022c0:	2380      	movs	r3, #128	; 0x80
 80022c2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022c4:	463b      	mov	r3, r7
 80022c6:	4619      	mov	r1, r3
 80022c8:	4805      	ldr	r0, [pc, #20]	; (80022e0 <MX_TIM3_Init+0x94>)
 80022ca:	f003 fbb1 	bl	8005a30 <HAL_TIMEx_MasterConfigSynchronization>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80022d4:	f7ff fe0a 	bl	8001eec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80022d8:	bf00      	nop
 80022da:	3718      	adds	r7, #24
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	20000254 	.word	0x20000254
 80022e4:	40000400 	.word	0x40000400

080022e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a0b      	ldr	r2, [pc, #44]	; (8002324 <HAL_TIM_Base_MspInit+0x3c>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d10d      	bne.n	8002316 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80022fa:	2300      	movs	r3, #0
 80022fc:	60fb      	str	r3, [r7, #12]
 80022fe:	4b0a      	ldr	r3, [pc, #40]	; (8002328 <HAL_TIM_Base_MspInit+0x40>)
 8002300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002302:	4a09      	ldr	r2, [pc, #36]	; (8002328 <HAL_TIM_Base_MspInit+0x40>)
 8002304:	f043 0302 	orr.w	r3, r3, #2
 8002308:	6413      	str	r3, [r2, #64]	; 0x40
 800230a:	4b07      	ldr	r3, [pc, #28]	; (8002328 <HAL_TIM_Base_MspInit+0x40>)
 800230c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230e:	f003 0302 	and.w	r3, r3, #2
 8002312:	60fb      	str	r3, [r7, #12]
 8002314:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002316:	bf00      	nop
 8002318:	3714      	adds	r7, #20
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	40000400 	.word	0x40000400
 8002328:	40023800 	.word	0x40023800

0800232c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002330:	4b11      	ldr	r3, [pc, #68]	; (8002378 <MX_USART3_UART_Init+0x4c>)
 8002332:	4a12      	ldr	r2, [pc, #72]	; (800237c <MX_USART3_UART_Init+0x50>)
 8002334:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002336:	4b10      	ldr	r3, [pc, #64]	; (8002378 <MX_USART3_UART_Init+0x4c>)
 8002338:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800233c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800233e:	4b0e      	ldr	r3, [pc, #56]	; (8002378 <MX_USART3_UART_Init+0x4c>)
 8002340:	2200      	movs	r2, #0
 8002342:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002344:	4b0c      	ldr	r3, [pc, #48]	; (8002378 <MX_USART3_UART_Init+0x4c>)
 8002346:	2200      	movs	r2, #0
 8002348:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800234a:	4b0b      	ldr	r3, [pc, #44]	; (8002378 <MX_USART3_UART_Init+0x4c>)
 800234c:	2200      	movs	r2, #0
 800234e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002350:	4b09      	ldr	r3, [pc, #36]	; (8002378 <MX_USART3_UART_Init+0x4c>)
 8002352:	220c      	movs	r2, #12
 8002354:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002356:	4b08      	ldr	r3, [pc, #32]	; (8002378 <MX_USART3_UART_Init+0x4c>)
 8002358:	2200      	movs	r2, #0
 800235a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800235c:	4b06      	ldr	r3, [pc, #24]	; (8002378 <MX_USART3_UART_Init+0x4c>)
 800235e:	2200      	movs	r2, #0
 8002360:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002362:	4805      	ldr	r0, [pc, #20]	; (8002378 <MX_USART3_UART_Init+0x4c>)
 8002364:	f003 fbf4 	bl	8005b50 <HAL_UART_Init>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d001      	beq.n	8002372 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800236e:	f7ff fdbd 	bl	8001eec <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002372:	bf00      	nop
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	2000029c 	.word	0x2000029c
 800237c:	40004800 	.word	0x40004800

08002380 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b08a      	sub	sp, #40	; 0x28
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002388:	f107 0314 	add.w	r3, r7, #20
 800238c:	2200      	movs	r2, #0
 800238e:	601a      	str	r2, [r3, #0]
 8002390:	605a      	str	r2, [r3, #4]
 8002392:	609a      	str	r2, [r3, #8]
 8002394:	60da      	str	r2, [r3, #12]
 8002396:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a19      	ldr	r2, [pc, #100]	; (8002404 <HAL_UART_MspInit+0x84>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d12c      	bne.n	80023fc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80023a2:	2300      	movs	r3, #0
 80023a4:	613b      	str	r3, [r7, #16]
 80023a6:	4b18      	ldr	r3, [pc, #96]	; (8002408 <HAL_UART_MspInit+0x88>)
 80023a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023aa:	4a17      	ldr	r2, [pc, #92]	; (8002408 <HAL_UART_MspInit+0x88>)
 80023ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023b0:	6413      	str	r3, [r2, #64]	; 0x40
 80023b2:	4b15      	ldr	r3, [pc, #84]	; (8002408 <HAL_UART_MspInit+0x88>)
 80023b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023ba:	613b      	str	r3, [r7, #16]
 80023bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023be:	2300      	movs	r3, #0
 80023c0:	60fb      	str	r3, [r7, #12]
 80023c2:	4b11      	ldr	r3, [pc, #68]	; (8002408 <HAL_UART_MspInit+0x88>)
 80023c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c6:	4a10      	ldr	r2, [pc, #64]	; (8002408 <HAL_UART_MspInit+0x88>)
 80023c8:	f043 0308 	orr.w	r3, r3, #8
 80023cc:	6313      	str	r3, [r2, #48]	; 0x30
 80023ce:	4b0e      	ldr	r3, [pc, #56]	; (8002408 <HAL_UART_MspInit+0x88>)
 80023d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d2:	f003 0308 	and.w	r3, r3, #8
 80023d6:	60fb      	str	r3, [r7, #12]
 80023d8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80023da:	f44f 7340 	mov.w	r3, #768	; 0x300
 80023de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e0:	2302      	movs	r3, #2
 80023e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e4:	2300      	movs	r3, #0
 80023e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023e8:	2303      	movs	r3, #3
 80023ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80023ec:	2307      	movs	r3, #7
 80023ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023f0:	f107 0314 	add.w	r3, r7, #20
 80023f4:	4619      	mov	r1, r3
 80023f6:	4805      	ldr	r0, [pc, #20]	; (800240c <HAL_UART_MspInit+0x8c>)
 80023f8:	f000 fdf2 	bl	8002fe0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80023fc:	bf00      	nop
 80023fe:	3728      	adds	r7, #40	; 0x28
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	40004800 	.word	0x40004800
 8002408:	40023800 	.word	0x40023800
 800240c:	40020c00 	.word	0x40020c00

08002410 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002410:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002448 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002414:	480d      	ldr	r0, [pc, #52]	; (800244c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002416:	490e      	ldr	r1, [pc, #56]	; (8002450 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002418:	4a0e      	ldr	r2, [pc, #56]	; (8002454 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800241a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800241c:	e002      	b.n	8002424 <LoopCopyDataInit>

0800241e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800241e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002420:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002422:	3304      	adds	r3, #4

08002424 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002424:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002426:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002428:	d3f9      	bcc.n	800241e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800242a:	4a0b      	ldr	r2, [pc, #44]	; (8002458 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800242c:	4c0b      	ldr	r4, [pc, #44]	; (800245c <LoopFillZerobss+0x26>)
  movs r3, #0
 800242e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002430:	e001      	b.n	8002436 <LoopFillZerobss>

08002432 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002432:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002434:	3204      	adds	r2, #4

08002436 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002436:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002438:	d3fb      	bcc.n	8002432 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800243a:	f7ff fef5 	bl	8002228 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800243e:	f004 fba1 	bl	8006b84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002442:	f7fe fb87 	bl	8000b54 <main>
  bx  lr    
 8002446:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002448:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800244c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002450:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002454:	08008218 	.word	0x08008218
  ldr r2, =_sbss
 8002458:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800245c:	200002f4 	.word	0x200002f4

08002460 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002460:	e7fe      	b.n	8002460 <ADC_IRQHandler>
	...

08002464 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002468:	4b0e      	ldr	r3, [pc, #56]	; (80024a4 <HAL_Init+0x40>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a0d      	ldr	r2, [pc, #52]	; (80024a4 <HAL_Init+0x40>)
 800246e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002472:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002474:	4b0b      	ldr	r3, [pc, #44]	; (80024a4 <HAL_Init+0x40>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a0a      	ldr	r2, [pc, #40]	; (80024a4 <HAL_Init+0x40>)
 800247a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800247e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002480:	4b08      	ldr	r3, [pc, #32]	; (80024a4 <HAL_Init+0x40>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a07      	ldr	r2, [pc, #28]	; (80024a4 <HAL_Init+0x40>)
 8002486:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800248a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800248c:	2003      	movs	r0, #3
 800248e:	f000 fcd3 	bl	8002e38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002492:	200f      	movs	r0, #15
 8002494:	f000 f808 	bl	80024a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002498:	f7ff fdb4 	bl	8002004 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800249c:	2300      	movs	r3, #0
}
 800249e:	4618      	mov	r0, r3
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	40023c00 	.word	0x40023c00

080024a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024b0:	4b12      	ldr	r3, [pc, #72]	; (80024fc <HAL_InitTick+0x54>)
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	4b12      	ldr	r3, [pc, #72]	; (8002500 <HAL_InitTick+0x58>)
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	4619      	mov	r1, r3
 80024ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024be:	fbb3 f3f1 	udiv	r3, r3, r1
 80024c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024c6:	4618      	mov	r0, r3
 80024c8:	f000 fceb 	bl	8002ea2 <HAL_SYSTICK_Config>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e00e      	b.n	80024f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2b0f      	cmp	r3, #15
 80024da:	d80a      	bhi.n	80024f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024dc:	2200      	movs	r2, #0
 80024de:	6879      	ldr	r1, [r7, #4]
 80024e0:	f04f 30ff 	mov.w	r0, #4294967295
 80024e4:	f000 fcb3 	bl	8002e4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024e8:	4a06      	ldr	r2, [pc, #24]	; (8002504 <HAL_InitTick+0x5c>)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024ee:	2300      	movs	r3, #0
 80024f0:	e000      	b.n	80024f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3708      	adds	r7, #8
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	20000008 	.word	0x20000008
 8002500:	20000010 	.word	0x20000010
 8002504:	2000000c 	.word	0x2000000c

08002508 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800250c:	4b06      	ldr	r3, [pc, #24]	; (8002528 <HAL_IncTick+0x20>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	461a      	mov	r2, r3
 8002512:	4b06      	ldr	r3, [pc, #24]	; (800252c <HAL_IncTick+0x24>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4413      	add	r3, r2
 8002518:	4a04      	ldr	r2, [pc, #16]	; (800252c <HAL_IncTick+0x24>)
 800251a:	6013      	str	r3, [r2, #0]
}
 800251c:	bf00      	nop
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	20000010 	.word	0x20000010
 800252c:	200002e0 	.word	0x200002e0

08002530 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  return uwTick;
 8002534:	4b03      	ldr	r3, [pc, #12]	; (8002544 <HAL_GetTick+0x14>)
 8002536:	681b      	ldr	r3, [r3, #0]
}
 8002538:	4618      	mov	r0, r3
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	200002e0 	.word	0x200002e0

08002548 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002550:	f7ff ffee 	bl	8002530 <HAL_GetTick>
 8002554:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002560:	d005      	beq.n	800256e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002562:	4b0a      	ldr	r3, [pc, #40]	; (800258c <HAL_Delay+0x44>)
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	461a      	mov	r2, r3
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	4413      	add	r3, r2
 800256c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800256e:	bf00      	nop
 8002570:	f7ff ffde 	bl	8002530 <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	68fa      	ldr	r2, [r7, #12]
 800257c:	429a      	cmp	r2, r3
 800257e:	d8f7      	bhi.n	8002570 <HAL_Delay+0x28>
  {
  }
}
 8002580:	bf00      	nop
 8002582:	bf00      	nop
 8002584:	3710      	adds	r7, #16
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	20000010 	.word	0x20000010

08002590 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002598:	2300      	movs	r3, #0
 800259a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d101      	bne.n	80025a6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e033      	b.n	800260e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d109      	bne.n	80025c2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	f7fe f85a 	bl	8000668 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2200      	movs	r2, #0
 80025b8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c6:	f003 0310 	and.w	r3, r3, #16
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d118      	bne.n	8002600 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80025d6:	f023 0302 	bic.w	r3, r3, #2
 80025da:	f043 0202 	orr.w	r2, r3, #2
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f000 fa5c 	bl	8002aa0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f2:	f023 0303 	bic.w	r3, r3, #3
 80025f6:	f043 0201 	orr.w	r2, r3, #1
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	641a      	str	r2, [r3, #64]	; 0x40
 80025fe:	e001      	b.n	8002604 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2200      	movs	r2, #0
 8002608:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800260c:	7bfb      	ldrb	r3, [r7, #15]
}
 800260e:	4618      	mov	r0, r3
 8002610:	3710      	adds	r7, #16
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
	...

08002618 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002618:	b480      	push	{r7}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002620:	2300      	movs	r3, #0
 8002622:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800262a:	2b01      	cmp	r3, #1
 800262c:	d101      	bne.n	8002632 <HAL_ADC_Start+0x1a>
 800262e:	2302      	movs	r3, #2
 8002630:	e0b2      	b.n	8002798 <HAL_ADC_Start+0x180>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2201      	movs	r2, #1
 8002636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f003 0301 	and.w	r3, r3, #1
 8002644:	2b01      	cmp	r3, #1
 8002646:	d018      	beq.n	800267a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	689a      	ldr	r2, [r3, #8]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f042 0201 	orr.w	r2, r2, #1
 8002656:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002658:	4b52      	ldr	r3, [pc, #328]	; (80027a4 <HAL_ADC_Start+0x18c>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a52      	ldr	r2, [pc, #328]	; (80027a8 <HAL_ADC_Start+0x190>)
 800265e:	fba2 2303 	umull	r2, r3, r2, r3
 8002662:	0c9a      	lsrs	r2, r3, #18
 8002664:	4613      	mov	r3, r2
 8002666:	005b      	lsls	r3, r3, #1
 8002668:	4413      	add	r3, r2
 800266a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800266c:	e002      	b.n	8002674 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	3b01      	subs	r3, #1
 8002672:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d1f9      	bne.n	800266e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f003 0301 	and.w	r3, r3, #1
 8002684:	2b01      	cmp	r3, #1
 8002686:	d17a      	bne.n	800277e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002690:	f023 0301 	bic.w	r3, r3, #1
 8002694:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d007      	beq.n	80026ba <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ae:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80026b2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026c6:	d106      	bne.n	80026d6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026cc:	f023 0206 	bic.w	r2, r3, #6
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	645a      	str	r2, [r3, #68]	; 0x44
 80026d4:	e002      	b.n	80026dc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2200      	movs	r2, #0
 80026da:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2200      	movs	r2, #0
 80026e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026e4:	4b31      	ldr	r3, [pc, #196]	; (80027ac <HAL_ADC_Start+0x194>)
 80026e6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80026f0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f003 031f 	and.w	r3, r3, #31
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d12a      	bne.n	8002754 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a2b      	ldr	r2, [pc, #172]	; (80027b0 <HAL_ADC_Start+0x198>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d015      	beq.n	8002734 <HAL_ADC_Start+0x11c>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a29      	ldr	r2, [pc, #164]	; (80027b4 <HAL_ADC_Start+0x19c>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d105      	bne.n	800271e <HAL_ADC_Start+0x106>
 8002712:	4b26      	ldr	r3, [pc, #152]	; (80027ac <HAL_ADC_Start+0x194>)
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	f003 031f 	and.w	r3, r3, #31
 800271a:	2b00      	cmp	r3, #0
 800271c:	d00a      	beq.n	8002734 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a25      	ldr	r2, [pc, #148]	; (80027b8 <HAL_ADC_Start+0x1a0>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d136      	bne.n	8002796 <HAL_ADC_Start+0x17e>
 8002728:	4b20      	ldr	r3, [pc, #128]	; (80027ac <HAL_ADC_Start+0x194>)
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	f003 0310 	and.w	r3, r3, #16
 8002730:	2b00      	cmp	r3, #0
 8002732:	d130      	bne.n	8002796 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d129      	bne.n	8002796 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	689a      	ldr	r2, [r3, #8]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002750:	609a      	str	r2, [r3, #8]
 8002752:	e020      	b.n	8002796 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a15      	ldr	r2, [pc, #84]	; (80027b0 <HAL_ADC_Start+0x198>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d11b      	bne.n	8002796 <HAL_ADC_Start+0x17e>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002768:	2b00      	cmp	r3, #0
 800276a:	d114      	bne.n	8002796 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	689a      	ldr	r2, [r3, #8]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800277a:	609a      	str	r2, [r3, #8]
 800277c:	e00b      	b.n	8002796 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002782:	f043 0210 	orr.w	r2, r3, #16
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800278e:	f043 0201 	orr.w	r2, r3, #1
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002796:	2300      	movs	r3, #0
}
 8002798:	4618      	mov	r0, r3
 800279a:	3714      	adds	r7, #20
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr
 80027a4:	20000008 	.word	0x20000008
 80027a8:	431bde83 	.word	0x431bde83
 80027ac:	40012300 	.word	0x40012300
 80027b0:	40012000 	.word	0x40012000
 80027b4:	40012100 	.word	0x40012100
 80027b8:	40012200 	.word	0x40012200

080027bc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d101      	bne.n	80027d2 <HAL_ADC_Stop+0x16>
 80027ce:	2302      	movs	r3, #2
 80027d0:	e021      	b.n	8002816 <HAL_ADC_Stop+0x5a>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2201      	movs	r2, #1
 80027d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	689a      	ldr	r2, [r3, #8]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f022 0201 	bic.w	r2, r2, #1
 80027e8:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f003 0301 	and.w	r3, r3, #1
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d109      	bne.n	800280c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002800:	f023 0301 	bic.w	r3, r3, #1
 8002804:	f043 0201 	orr.w	r2, r3, #1
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002814:	2300      	movs	r3, #0
}
 8002816:	4618      	mov	r0, r3
 8002818:	370c      	adds	r7, #12
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr

08002822 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002822:	b480      	push	{r7}
 8002824:	b083      	sub	sp, #12
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002830:	4618      	mov	r0, r3
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr

0800283c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800283c:	b480      	push	{r7}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002846:	2300      	movs	r3, #0
 8002848:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002850:	2b01      	cmp	r3, #1
 8002852:	d101      	bne.n	8002858 <HAL_ADC_ConfigChannel+0x1c>
 8002854:	2302      	movs	r3, #2
 8002856:	e113      	b.n	8002a80 <HAL_ADC_ConfigChannel+0x244>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2b09      	cmp	r3, #9
 8002866:	d925      	bls.n	80028b4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68d9      	ldr	r1, [r3, #12]
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	b29b      	uxth	r3, r3
 8002874:	461a      	mov	r2, r3
 8002876:	4613      	mov	r3, r2
 8002878:	005b      	lsls	r3, r3, #1
 800287a:	4413      	add	r3, r2
 800287c:	3b1e      	subs	r3, #30
 800287e:	2207      	movs	r2, #7
 8002880:	fa02 f303 	lsl.w	r3, r2, r3
 8002884:	43da      	mvns	r2, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	400a      	ands	r2, r1
 800288c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	68d9      	ldr	r1, [r3, #12]
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	689a      	ldr	r2, [r3, #8]
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	b29b      	uxth	r3, r3
 800289e:	4618      	mov	r0, r3
 80028a0:	4603      	mov	r3, r0
 80028a2:	005b      	lsls	r3, r3, #1
 80028a4:	4403      	add	r3, r0
 80028a6:	3b1e      	subs	r3, #30
 80028a8:	409a      	lsls	r2, r3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	430a      	orrs	r2, r1
 80028b0:	60da      	str	r2, [r3, #12]
 80028b2:	e022      	b.n	80028fa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	6919      	ldr	r1, [r3, #16]
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	b29b      	uxth	r3, r3
 80028c0:	461a      	mov	r2, r3
 80028c2:	4613      	mov	r3, r2
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	4413      	add	r3, r2
 80028c8:	2207      	movs	r2, #7
 80028ca:	fa02 f303 	lsl.w	r3, r2, r3
 80028ce:	43da      	mvns	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	400a      	ands	r2, r1
 80028d6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	6919      	ldr	r1, [r3, #16]
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	689a      	ldr	r2, [r3, #8]
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	4618      	mov	r0, r3
 80028ea:	4603      	mov	r3, r0
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	4403      	add	r3, r0
 80028f0:	409a      	lsls	r2, r3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	430a      	orrs	r2, r1
 80028f8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	2b06      	cmp	r3, #6
 8002900:	d824      	bhi.n	800294c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	685a      	ldr	r2, [r3, #4]
 800290c:	4613      	mov	r3, r2
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	4413      	add	r3, r2
 8002912:	3b05      	subs	r3, #5
 8002914:	221f      	movs	r2, #31
 8002916:	fa02 f303 	lsl.w	r3, r2, r3
 800291a:	43da      	mvns	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	400a      	ands	r2, r1
 8002922:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	b29b      	uxth	r3, r3
 8002930:	4618      	mov	r0, r3
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	685a      	ldr	r2, [r3, #4]
 8002936:	4613      	mov	r3, r2
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	4413      	add	r3, r2
 800293c:	3b05      	subs	r3, #5
 800293e:	fa00 f203 	lsl.w	r2, r0, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	430a      	orrs	r2, r1
 8002948:	635a      	str	r2, [r3, #52]	; 0x34
 800294a:	e04c      	b.n	80029e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	2b0c      	cmp	r3, #12
 8002952:	d824      	bhi.n	800299e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685a      	ldr	r2, [r3, #4]
 800295e:	4613      	mov	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	4413      	add	r3, r2
 8002964:	3b23      	subs	r3, #35	; 0x23
 8002966:	221f      	movs	r2, #31
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	43da      	mvns	r2, r3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	400a      	ands	r2, r1
 8002974:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	b29b      	uxth	r3, r3
 8002982:	4618      	mov	r0, r3
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685a      	ldr	r2, [r3, #4]
 8002988:	4613      	mov	r3, r2
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	4413      	add	r3, r2
 800298e:	3b23      	subs	r3, #35	; 0x23
 8002990:	fa00 f203 	lsl.w	r2, r0, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	430a      	orrs	r2, r1
 800299a:	631a      	str	r2, [r3, #48]	; 0x30
 800299c:	e023      	b.n	80029e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	4613      	mov	r3, r2
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	4413      	add	r3, r2
 80029ae:	3b41      	subs	r3, #65	; 0x41
 80029b0:	221f      	movs	r2, #31
 80029b2:	fa02 f303 	lsl.w	r3, r2, r3
 80029b6:	43da      	mvns	r2, r3
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	400a      	ands	r2, r1
 80029be:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	4618      	mov	r0, r3
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	685a      	ldr	r2, [r3, #4]
 80029d2:	4613      	mov	r3, r2
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	4413      	add	r3, r2
 80029d8:	3b41      	subs	r3, #65	; 0x41
 80029da:	fa00 f203 	lsl.w	r2, r0, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	430a      	orrs	r2, r1
 80029e4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029e6:	4b29      	ldr	r3, [pc, #164]	; (8002a8c <HAL_ADC_ConfigChannel+0x250>)
 80029e8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a28      	ldr	r2, [pc, #160]	; (8002a90 <HAL_ADC_ConfigChannel+0x254>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d10f      	bne.n	8002a14 <HAL_ADC_ConfigChannel+0x1d8>
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2b12      	cmp	r3, #18
 80029fa:	d10b      	bne.n	8002a14 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a1d      	ldr	r2, [pc, #116]	; (8002a90 <HAL_ADC_ConfigChannel+0x254>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d12b      	bne.n	8002a76 <HAL_ADC_ConfigChannel+0x23a>
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a1c      	ldr	r2, [pc, #112]	; (8002a94 <HAL_ADC_ConfigChannel+0x258>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d003      	beq.n	8002a30 <HAL_ADC_ConfigChannel+0x1f4>
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2b11      	cmp	r3, #17
 8002a2e:	d122      	bne.n	8002a76 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a11      	ldr	r2, [pc, #68]	; (8002a94 <HAL_ADC_ConfigChannel+0x258>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d111      	bne.n	8002a76 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a52:	4b11      	ldr	r3, [pc, #68]	; (8002a98 <HAL_ADC_ConfigChannel+0x25c>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a11      	ldr	r2, [pc, #68]	; (8002a9c <HAL_ADC_ConfigChannel+0x260>)
 8002a58:	fba2 2303 	umull	r2, r3, r2, r3
 8002a5c:	0c9a      	lsrs	r2, r3, #18
 8002a5e:	4613      	mov	r3, r2
 8002a60:	009b      	lsls	r3, r3, #2
 8002a62:	4413      	add	r3, r2
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002a68:	e002      	b.n	8002a70 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	3b01      	subs	r3, #1
 8002a6e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1f9      	bne.n	8002a6a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3714      	adds	r7, #20
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr
 8002a8c:	40012300 	.word	0x40012300
 8002a90:	40012000 	.word	0x40012000
 8002a94:	10000012 	.word	0x10000012
 8002a98:	20000008 	.word	0x20000008
 8002a9c:	431bde83 	.word	0x431bde83

08002aa0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002aa8:	4b79      	ldr	r3, [pc, #484]	; (8002c90 <ADC_Init+0x1f0>)
 8002aaa:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	685a      	ldr	r2, [r3, #4]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	431a      	orrs	r2, r3
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	685a      	ldr	r2, [r3, #4]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ad4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	6859      	ldr	r1, [r3, #4]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	691b      	ldr	r3, [r3, #16]
 8002ae0:	021a      	lsls	r2, r3, #8
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	685a      	ldr	r2, [r3, #4]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002af8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	6859      	ldr	r1, [r3, #4]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	689a      	ldr	r2, [r3, #8]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	430a      	orrs	r2, r1
 8002b0a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	689a      	ldr	r2, [r3, #8]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	6899      	ldr	r1, [r3, #8]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	68da      	ldr	r2, [r3, #12]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b32:	4a58      	ldr	r2, [pc, #352]	; (8002c94 <ADC_Init+0x1f4>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d022      	beq.n	8002b7e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	689a      	ldr	r2, [r3, #8]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b46:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	6899      	ldr	r1, [r3, #8]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	430a      	orrs	r2, r1
 8002b58:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002b68:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	6899      	ldr	r1, [r3, #8]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	609a      	str	r2, [r3, #8]
 8002b7c:	e00f      	b.n	8002b9e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	689a      	ldr	r2, [r3, #8]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b8c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	689a      	ldr	r2, [r3, #8]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002b9c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	689a      	ldr	r2, [r3, #8]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f022 0202 	bic.w	r2, r2, #2
 8002bac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	6899      	ldr	r1, [r3, #8]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	7e1b      	ldrb	r3, [r3, #24]
 8002bb8:	005a      	lsls	r2, r3, #1
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d01b      	beq.n	8002c04 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	685a      	ldr	r2, [r3, #4]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002bda:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	685a      	ldr	r2, [r3, #4]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002bea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	6859      	ldr	r1, [r3, #4]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	035a      	lsls	r2, r3, #13
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	605a      	str	r2, [r3, #4]
 8002c02:	e007      	b.n	8002c14 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	685a      	ldr	r2, [r3, #4]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c12:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002c22:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	69db      	ldr	r3, [r3, #28]
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	051a      	lsls	r2, r3, #20
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	430a      	orrs	r2, r1
 8002c38:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	689a      	ldr	r2, [r3, #8]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002c48:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	6899      	ldr	r1, [r3, #8]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002c56:	025a      	lsls	r2, r3, #9
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689a      	ldr	r2, [r3, #8]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c6e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	6899      	ldr	r1, [r3, #8]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	695b      	ldr	r3, [r3, #20]
 8002c7a:	029a      	lsls	r2, r3, #10
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	430a      	orrs	r2, r1
 8002c82:	609a      	str	r2, [r3, #8]
}
 8002c84:	bf00      	nop
 8002c86:	3714      	adds	r7, #20
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr
 8002c90:	40012300 	.word	0x40012300
 8002c94:	0f000001 	.word	0x0f000001

08002c98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b085      	sub	sp, #20
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f003 0307 	and.w	r3, r3, #7
 8002ca6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ca8:	4b0c      	ldr	r3, [pc, #48]	; (8002cdc <__NVIC_SetPriorityGrouping+0x44>)
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cae:	68ba      	ldr	r2, [r7, #8]
 8002cb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002cc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cca:	4a04      	ldr	r2, [pc, #16]	; (8002cdc <__NVIC_SetPriorityGrouping+0x44>)
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	60d3      	str	r3, [r2, #12]
}
 8002cd0:	bf00      	nop
 8002cd2:	3714      	adds	r7, #20
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr
 8002cdc:	e000ed00 	.word	0xe000ed00

08002ce0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ce4:	4b04      	ldr	r3, [pc, #16]	; (8002cf8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	0a1b      	lsrs	r3, r3, #8
 8002cea:	f003 0307 	and.w	r3, r3, #7
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr
 8002cf8:	e000ed00 	.word	0xe000ed00

08002cfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	4603      	mov	r3, r0
 8002d04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	db0b      	blt.n	8002d26 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d0e:	79fb      	ldrb	r3, [r7, #7]
 8002d10:	f003 021f 	and.w	r2, r3, #31
 8002d14:	4907      	ldr	r1, [pc, #28]	; (8002d34 <__NVIC_EnableIRQ+0x38>)
 8002d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d1a:	095b      	lsrs	r3, r3, #5
 8002d1c:	2001      	movs	r0, #1
 8002d1e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d26:	bf00      	nop
 8002d28:	370c      	adds	r7, #12
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr
 8002d32:	bf00      	nop
 8002d34:	e000e100 	.word	0xe000e100

08002d38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	4603      	mov	r3, r0
 8002d40:	6039      	str	r1, [r7, #0]
 8002d42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	db0a      	blt.n	8002d62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	b2da      	uxtb	r2, r3
 8002d50:	490c      	ldr	r1, [pc, #48]	; (8002d84 <__NVIC_SetPriority+0x4c>)
 8002d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d56:	0112      	lsls	r2, r2, #4
 8002d58:	b2d2      	uxtb	r2, r2
 8002d5a:	440b      	add	r3, r1
 8002d5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d60:	e00a      	b.n	8002d78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	b2da      	uxtb	r2, r3
 8002d66:	4908      	ldr	r1, [pc, #32]	; (8002d88 <__NVIC_SetPriority+0x50>)
 8002d68:	79fb      	ldrb	r3, [r7, #7]
 8002d6a:	f003 030f 	and.w	r3, r3, #15
 8002d6e:	3b04      	subs	r3, #4
 8002d70:	0112      	lsls	r2, r2, #4
 8002d72:	b2d2      	uxtb	r2, r2
 8002d74:	440b      	add	r3, r1
 8002d76:	761a      	strb	r2, [r3, #24]
}
 8002d78:	bf00      	nop
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr
 8002d84:	e000e100 	.word	0xe000e100
 8002d88:	e000ed00 	.word	0xe000ed00

08002d8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b089      	sub	sp, #36	; 0x24
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	60f8      	str	r0, [r7, #12]
 8002d94:	60b9      	str	r1, [r7, #8]
 8002d96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f003 0307 	and.w	r3, r3, #7
 8002d9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	f1c3 0307 	rsb	r3, r3, #7
 8002da6:	2b04      	cmp	r3, #4
 8002da8:	bf28      	it	cs
 8002daa:	2304      	movcs	r3, #4
 8002dac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	3304      	adds	r3, #4
 8002db2:	2b06      	cmp	r3, #6
 8002db4:	d902      	bls.n	8002dbc <NVIC_EncodePriority+0x30>
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	3b03      	subs	r3, #3
 8002dba:	e000      	b.n	8002dbe <NVIC_EncodePriority+0x32>
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8002dc4:	69bb      	ldr	r3, [r7, #24]
 8002dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dca:	43da      	mvns	r2, r3
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	401a      	ands	r2, r3
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dd4:	f04f 31ff 	mov.w	r1, #4294967295
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	fa01 f303 	lsl.w	r3, r1, r3
 8002dde:	43d9      	mvns	r1, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002de4:	4313      	orrs	r3, r2
         );
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3724      	adds	r7, #36	; 0x24
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
	...

08002df4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e04:	d301      	bcc.n	8002e0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e06:	2301      	movs	r3, #1
 8002e08:	e00f      	b.n	8002e2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e0a:	4a0a      	ldr	r2, [pc, #40]	; (8002e34 <SysTick_Config+0x40>)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	3b01      	subs	r3, #1
 8002e10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e12:	210f      	movs	r1, #15
 8002e14:	f04f 30ff 	mov.w	r0, #4294967295
 8002e18:	f7ff ff8e 	bl	8002d38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e1c:	4b05      	ldr	r3, [pc, #20]	; (8002e34 <SysTick_Config+0x40>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e22:	4b04      	ldr	r3, [pc, #16]	; (8002e34 <SysTick_Config+0x40>)
 8002e24:	2207      	movs	r2, #7
 8002e26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e28:	2300      	movs	r3, #0
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3708      	adds	r7, #8
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	e000e010 	.word	0xe000e010

08002e38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e40:	6878      	ldr	r0, [r7, #4]
 8002e42:	f7ff ff29 	bl	8002c98 <__NVIC_SetPriorityGrouping>
}
 8002e46:	bf00      	nop
 8002e48:	3708      	adds	r7, #8
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}

08002e4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e4e:	b580      	push	{r7, lr}
 8002e50:	b086      	sub	sp, #24
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	4603      	mov	r3, r0
 8002e56:	60b9      	str	r1, [r7, #8]
 8002e58:	607a      	str	r2, [r7, #4]
 8002e5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e60:	f7ff ff3e 	bl	8002ce0 <__NVIC_GetPriorityGrouping>
 8002e64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	68b9      	ldr	r1, [r7, #8]
 8002e6a:	6978      	ldr	r0, [r7, #20]
 8002e6c:	f7ff ff8e 	bl	8002d8c <NVIC_EncodePriority>
 8002e70:	4602      	mov	r2, r0
 8002e72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e76:	4611      	mov	r1, r2
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f7ff ff5d 	bl	8002d38 <__NVIC_SetPriority>
}
 8002e7e:	bf00      	nop
 8002e80:	3718      	adds	r7, #24
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}

08002e86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e86:	b580      	push	{r7, lr}
 8002e88:	b082      	sub	sp, #8
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7ff ff31 	bl	8002cfc <__NVIC_EnableIRQ>
}
 8002e9a:	bf00      	nop
 8002e9c:	3708      	adds	r7, #8
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}

08002ea2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ea2:	b580      	push	{r7, lr}
 8002ea4:	b082      	sub	sp, #8
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f7ff ffa2 	bl	8002df4 <SysTick_Config>
 8002eb0:	4603      	mov	r3, r0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3708      	adds	r7, #8
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}

08002eba <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002eba:	b580      	push	{r7, lr}
 8002ebc:	b084      	sub	sp, #16
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ec6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ec8:	f7ff fb32 	bl	8002530 <HAL_GetTick>
 8002ecc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d008      	beq.n	8002eec <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2280      	movs	r2, #128	; 0x80
 8002ede:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e052      	b.n	8002f92 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f022 0216 	bic.w	r2, r2, #22
 8002efa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	695a      	ldr	r2, [r3, #20]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f0a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d103      	bne.n	8002f1c <HAL_DMA_Abort+0x62>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d007      	beq.n	8002f2c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f022 0208 	bic.w	r2, r2, #8
 8002f2a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f022 0201 	bic.w	r2, r2, #1
 8002f3a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f3c:	e013      	b.n	8002f66 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f3e:	f7ff faf7 	bl	8002530 <HAL_GetTick>
 8002f42:	4602      	mov	r2, r0
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	1ad3      	subs	r3, r2, r3
 8002f48:	2b05      	cmp	r3, #5
 8002f4a:	d90c      	bls.n	8002f66 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2220      	movs	r2, #32
 8002f50:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2203      	movs	r2, #3
 8002f56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e015      	b.n	8002f92 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0301 	and.w	r3, r3, #1
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d1e4      	bne.n	8002f3e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f78:	223f      	movs	r2, #63	; 0x3f
 8002f7a:	409a      	lsls	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2201      	movs	r2, #1
 8002f84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3710      	adds	r7, #16
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}

08002f9a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f9a:	b480      	push	{r7}
 8002f9c:	b083      	sub	sp, #12
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d004      	beq.n	8002fb8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2280      	movs	r2, #128	; 0x80
 8002fb2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e00c      	b.n	8002fd2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2205      	movs	r2, #5
 8002fbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f022 0201 	bic.w	r2, r2, #1
 8002fce:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	370c      	adds	r7, #12
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
	...

08002fe0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b089      	sub	sp, #36	; 0x24
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002fea:	2300      	movs	r3, #0
 8002fec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	61fb      	str	r3, [r7, #28]
 8002ffa:	e177      	b.n	80032ec <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	fa02 f303 	lsl.w	r3, r2, r3
 8003004:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	697a      	ldr	r2, [r7, #20]
 800300c:	4013      	ands	r3, r2
 800300e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003010:	693a      	ldr	r2, [r7, #16]
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	429a      	cmp	r2, r3
 8003016:	f040 8166 	bne.w	80032e6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	f003 0303 	and.w	r3, r3, #3
 8003022:	2b01      	cmp	r3, #1
 8003024:	d005      	beq.n	8003032 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800302e:	2b02      	cmp	r3, #2
 8003030:	d130      	bne.n	8003094 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	2203      	movs	r2, #3
 800303e:	fa02 f303 	lsl.w	r3, r2, r3
 8003042:	43db      	mvns	r3, r3
 8003044:	69ba      	ldr	r2, [r7, #24]
 8003046:	4013      	ands	r3, r2
 8003048:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	68da      	ldr	r2, [r3, #12]
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	fa02 f303 	lsl.w	r3, r2, r3
 8003056:	69ba      	ldr	r2, [r7, #24]
 8003058:	4313      	orrs	r3, r2
 800305a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	69ba      	ldr	r2, [r7, #24]
 8003060:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003068:	2201      	movs	r2, #1
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	fa02 f303 	lsl.w	r3, r2, r3
 8003070:	43db      	mvns	r3, r3
 8003072:	69ba      	ldr	r2, [r7, #24]
 8003074:	4013      	ands	r3, r2
 8003076:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	091b      	lsrs	r3, r3, #4
 800307e:	f003 0201 	and.w	r2, r3, #1
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	fa02 f303 	lsl.w	r3, r2, r3
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	4313      	orrs	r3, r2
 800308c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	69ba      	ldr	r2, [r7, #24]
 8003092:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f003 0303 	and.w	r3, r3, #3
 800309c:	2b03      	cmp	r3, #3
 800309e:	d017      	beq.n	80030d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	005b      	lsls	r3, r3, #1
 80030aa:	2203      	movs	r2, #3
 80030ac:	fa02 f303 	lsl.w	r3, r2, r3
 80030b0:	43db      	mvns	r3, r3
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	4013      	ands	r3, r2
 80030b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	689a      	ldr	r2, [r3, #8]
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	fa02 f303 	lsl.w	r3, r2, r3
 80030c4:	69ba      	ldr	r2, [r7, #24]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f003 0303 	and.w	r3, r3, #3
 80030d8:	2b02      	cmp	r3, #2
 80030da:	d123      	bne.n	8003124 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	08da      	lsrs	r2, r3, #3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	3208      	adds	r2, #8
 80030e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	f003 0307 	and.w	r3, r3, #7
 80030f0:	009b      	lsls	r3, r3, #2
 80030f2:	220f      	movs	r2, #15
 80030f4:	fa02 f303 	lsl.w	r3, r2, r3
 80030f8:	43db      	mvns	r3, r3
 80030fa:	69ba      	ldr	r2, [r7, #24]
 80030fc:	4013      	ands	r3, r2
 80030fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	691a      	ldr	r2, [r3, #16]
 8003104:	69fb      	ldr	r3, [r7, #28]
 8003106:	f003 0307 	and.w	r3, r3, #7
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	fa02 f303 	lsl.w	r3, r2, r3
 8003110:	69ba      	ldr	r2, [r7, #24]
 8003112:	4313      	orrs	r3, r2
 8003114:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	08da      	lsrs	r2, r3, #3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	3208      	adds	r2, #8
 800311e:	69b9      	ldr	r1, [r7, #24]
 8003120:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	005b      	lsls	r3, r3, #1
 800312e:	2203      	movs	r2, #3
 8003130:	fa02 f303 	lsl.w	r3, r2, r3
 8003134:	43db      	mvns	r3, r3
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	4013      	ands	r3, r2
 800313a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f003 0203 	and.w	r2, r3, #3
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	005b      	lsls	r3, r3, #1
 8003148:	fa02 f303 	lsl.w	r3, r2, r3
 800314c:	69ba      	ldr	r2, [r7, #24]
 800314e:	4313      	orrs	r3, r2
 8003150:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	69ba      	ldr	r2, [r7, #24]
 8003156:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003160:	2b00      	cmp	r3, #0
 8003162:	f000 80c0 	beq.w	80032e6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003166:	2300      	movs	r3, #0
 8003168:	60fb      	str	r3, [r7, #12]
 800316a:	4b66      	ldr	r3, [pc, #408]	; (8003304 <HAL_GPIO_Init+0x324>)
 800316c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316e:	4a65      	ldr	r2, [pc, #404]	; (8003304 <HAL_GPIO_Init+0x324>)
 8003170:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003174:	6453      	str	r3, [r2, #68]	; 0x44
 8003176:	4b63      	ldr	r3, [pc, #396]	; (8003304 <HAL_GPIO_Init+0x324>)
 8003178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800317a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800317e:	60fb      	str	r3, [r7, #12]
 8003180:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003182:	4a61      	ldr	r2, [pc, #388]	; (8003308 <HAL_GPIO_Init+0x328>)
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	089b      	lsrs	r3, r3, #2
 8003188:	3302      	adds	r3, #2
 800318a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800318e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	f003 0303 	and.w	r3, r3, #3
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	220f      	movs	r2, #15
 800319a:	fa02 f303 	lsl.w	r3, r2, r3
 800319e:	43db      	mvns	r3, r3
 80031a0:	69ba      	ldr	r2, [r7, #24]
 80031a2:	4013      	ands	r3, r2
 80031a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a58      	ldr	r2, [pc, #352]	; (800330c <HAL_GPIO_Init+0x32c>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d037      	beq.n	800321e <HAL_GPIO_Init+0x23e>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a57      	ldr	r2, [pc, #348]	; (8003310 <HAL_GPIO_Init+0x330>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d031      	beq.n	800321a <HAL_GPIO_Init+0x23a>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a56      	ldr	r2, [pc, #344]	; (8003314 <HAL_GPIO_Init+0x334>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d02b      	beq.n	8003216 <HAL_GPIO_Init+0x236>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a55      	ldr	r2, [pc, #340]	; (8003318 <HAL_GPIO_Init+0x338>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d025      	beq.n	8003212 <HAL_GPIO_Init+0x232>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a54      	ldr	r2, [pc, #336]	; (800331c <HAL_GPIO_Init+0x33c>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d01f      	beq.n	800320e <HAL_GPIO_Init+0x22e>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a53      	ldr	r2, [pc, #332]	; (8003320 <HAL_GPIO_Init+0x340>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d019      	beq.n	800320a <HAL_GPIO_Init+0x22a>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a52      	ldr	r2, [pc, #328]	; (8003324 <HAL_GPIO_Init+0x344>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d013      	beq.n	8003206 <HAL_GPIO_Init+0x226>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4a51      	ldr	r2, [pc, #324]	; (8003328 <HAL_GPIO_Init+0x348>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d00d      	beq.n	8003202 <HAL_GPIO_Init+0x222>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4a50      	ldr	r2, [pc, #320]	; (800332c <HAL_GPIO_Init+0x34c>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d007      	beq.n	80031fe <HAL_GPIO_Init+0x21e>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4a4f      	ldr	r2, [pc, #316]	; (8003330 <HAL_GPIO_Init+0x350>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d101      	bne.n	80031fa <HAL_GPIO_Init+0x21a>
 80031f6:	2309      	movs	r3, #9
 80031f8:	e012      	b.n	8003220 <HAL_GPIO_Init+0x240>
 80031fa:	230a      	movs	r3, #10
 80031fc:	e010      	b.n	8003220 <HAL_GPIO_Init+0x240>
 80031fe:	2308      	movs	r3, #8
 8003200:	e00e      	b.n	8003220 <HAL_GPIO_Init+0x240>
 8003202:	2307      	movs	r3, #7
 8003204:	e00c      	b.n	8003220 <HAL_GPIO_Init+0x240>
 8003206:	2306      	movs	r3, #6
 8003208:	e00a      	b.n	8003220 <HAL_GPIO_Init+0x240>
 800320a:	2305      	movs	r3, #5
 800320c:	e008      	b.n	8003220 <HAL_GPIO_Init+0x240>
 800320e:	2304      	movs	r3, #4
 8003210:	e006      	b.n	8003220 <HAL_GPIO_Init+0x240>
 8003212:	2303      	movs	r3, #3
 8003214:	e004      	b.n	8003220 <HAL_GPIO_Init+0x240>
 8003216:	2302      	movs	r3, #2
 8003218:	e002      	b.n	8003220 <HAL_GPIO_Init+0x240>
 800321a:	2301      	movs	r3, #1
 800321c:	e000      	b.n	8003220 <HAL_GPIO_Init+0x240>
 800321e:	2300      	movs	r3, #0
 8003220:	69fa      	ldr	r2, [r7, #28]
 8003222:	f002 0203 	and.w	r2, r2, #3
 8003226:	0092      	lsls	r2, r2, #2
 8003228:	4093      	lsls	r3, r2
 800322a:	69ba      	ldr	r2, [r7, #24]
 800322c:	4313      	orrs	r3, r2
 800322e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003230:	4935      	ldr	r1, [pc, #212]	; (8003308 <HAL_GPIO_Init+0x328>)
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	089b      	lsrs	r3, r3, #2
 8003236:	3302      	adds	r3, #2
 8003238:	69ba      	ldr	r2, [r7, #24]
 800323a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800323e:	4b3d      	ldr	r3, [pc, #244]	; (8003334 <HAL_GPIO_Init+0x354>)
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	43db      	mvns	r3, r3
 8003248:	69ba      	ldr	r2, [r7, #24]
 800324a:	4013      	ands	r3, r2
 800324c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d003      	beq.n	8003262 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800325a:	69ba      	ldr	r2, [r7, #24]
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	4313      	orrs	r3, r2
 8003260:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003262:	4a34      	ldr	r2, [pc, #208]	; (8003334 <HAL_GPIO_Init+0x354>)
 8003264:	69bb      	ldr	r3, [r7, #24]
 8003266:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003268:	4b32      	ldr	r3, [pc, #200]	; (8003334 <HAL_GPIO_Init+0x354>)
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	43db      	mvns	r3, r3
 8003272:	69ba      	ldr	r2, [r7, #24]
 8003274:	4013      	ands	r3, r2
 8003276:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d003      	beq.n	800328c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003284:	69ba      	ldr	r2, [r7, #24]
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	4313      	orrs	r3, r2
 800328a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800328c:	4a29      	ldr	r2, [pc, #164]	; (8003334 <HAL_GPIO_Init+0x354>)
 800328e:	69bb      	ldr	r3, [r7, #24]
 8003290:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003292:	4b28      	ldr	r3, [pc, #160]	; (8003334 <HAL_GPIO_Init+0x354>)
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	43db      	mvns	r3, r3
 800329c:	69ba      	ldr	r2, [r7, #24]
 800329e:	4013      	ands	r3, r2
 80032a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d003      	beq.n	80032b6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80032ae:	69ba      	ldr	r2, [r7, #24]
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80032b6:	4a1f      	ldr	r2, [pc, #124]	; (8003334 <HAL_GPIO_Init+0x354>)
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80032bc:	4b1d      	ldr	r3, [pc, #116]	; (8003334 <HAL_GPIO_Init+0x354>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	43db      	mvns	r3, r3
 80032c6:	69ba      	ldr	r2, [r7, #24]
 80032c8:	4013      	ands	r3, r2
 80032ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d003      	beq.n	80032e0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	4313      	orrs	r3, r2
 80032de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80032e0:	4a14      	ldr	r2, [pc, #80]	; (8003334 <HAL_GPIO_Init+0x354>)
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	3301      	adds	r3, #1
 80032ea:	61fb      	str	r3, [r7, #28]
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	2b0f      	cmp	r3, #15
 80032f0:	f67f ae84 	bls.w	8002ffc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80032f4:	bf00      	nop
 80032f6:	bf00      	nop
 80032f8:	3724      	adds	r7, #36	; 0x24
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	40023800 	.word	0x40023800
 8003308:	40013800 	.word	0x40013800
 800330c:	40020000 	.word	0x40020000
 8003310:	40020400 	.word	0x40020400
 8003314:	40020800 	.word	0x40020800
 8003318:	40020c00 	.word	0x40020c00
 800331c:	40021000 	.word	0x40021000
 8003320:	40021400 	.word	0x40021400
 8003324:	40021800 	.word	0x40021800
 8003328:	40021c00 	.word	0x40021c00
 800332c:	40022000 	.word	0x40022000
 8003330:	40022400 	.word	0x40022400
 8003334:	40013c00 	.word	0x40013c00

08003338 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003338:	b480      	push	{r7}
 800333a:	b085      	sub	sp, #20
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	460b      	mov	r3, r1
 8003342:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	691a      	ldr	r2, [r3, #16]
 8003348:	887b      	ldrh	r3, [r7, #2]
 800334a:	4013      	ands	r3, r2
 800334c:	2b00      	cmp	r3, #0
 800334e:	d002      	beq.n	8003356 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003350:	2301      	movs	r3, #1
 8003352:	73fb      	strb	r3, [r7, #15]
 8003354:	e001      	b.n	800335a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003356:	2300      	movs	r3, #0
 8003358:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800335a:	7bfb      	ldrb	r3, [r7, #15]
}
 800335c:	4618      	mov	r0, r3
 800335e:	3714      	adds	r7, #20
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr

08003368 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	4603      	mov	r3, r0
 8003370:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003372:	4b08      	ldr	r3, [pc, #32]	; (8003394 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003374:	695a      	ldr	r2, [r3, #20]
 8003376:	88fb      	ldrh	r3, [r7, #6]
 8003378:	4013      	ands	r3, r2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d006      	beq.n	800338c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800337e:	4a05      	ldr	r2, [pc, #20]	; (8003394 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003380:	88fb      	ldrh	r3, [r7, #6]
 8003382:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003384:	88fb      	ldrh	r3, [r7, #6]
 8003386:	4618      	mov	r0, r3
 8003388:	f7fe fcc8 	bl	8001d1c <HAL_GPIO_EXTI_Callback>
  }
}
 800338c:	bf00      	nop
 800338e:	3708      	adds	r7, #8
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	40013c00 	.word	0x40013c00

08003398 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d101      	bne.n	80033aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e12b      	b.n	8003602 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d106      	bne.n	80033c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f7fd fa30 	bl	8000824 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2224      	movs	r2, #36	; 0x24
 80033c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f022 0201 	bic.w	r2, r2, #1
 80033da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80033ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80033fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80033fc:	f001 fa40 	bl	8004880 <HAL_RCC_GetPCLK1Freq>
 8003400:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	4a81      	ldr	r2, [pc, #516]	; (800360c <HAL_I2C_Init+0x274>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d807      	bhi.n	800341c <HAL_I2C_Init+0x84>
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	4a80      	ldr	r2, [pc, #512]	; (8003610 <HAL_I2C_Init+0x278>)
 8003410:	4293      	cmp	r3, r2
 8003412:	bf94      	ite	ls
 8003414:	2301      	movls	r3, #1
 8003416:	2300      	movhi	r3, #0
 8003418:	b2db      	uxtb	r3, r3
 800341a:	e006      	b.n	800342a <HAL_I2C_Init+0x92>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	4a7d      	ldr	r2, [pc, #500]	; (8003614 <HAL_I2C_Init+0x27c>)
 8003420:	4293      	cmp	r3, r2
 8003422:	bf94      	ite	ls
 8003424:	2301      	movls	r3, #1
 8003426:	2300      	movhi	r3, #0
 8003428:	b2db      	uxtb	r3, r3
 800342a:	2b00      	cmp	r3, #0
 800342c:	d001      	beq.n	8003432 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e0e7      	b.n	8003602 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	4a78      	ldr	r2, [pc, #480]	; (8003618 <HAL_I2C_Init+0x280>)
 8003436:	fba2 2303 	umull	r2, r3, r2, r3
 800343a:	0c9b      	lsrs	r3, r3, #18
 800343c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	68ba      	ldr	r2, [r7, #8]
 800344e:	430a      	orrs	r2, r1
 8003450:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	6a1b      	ldr	r3, [r3, #32]
 8003458:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	4a6a      	ldr	r2, [pc, #424]	; (800360c <HAL_I2C_Init+0x274>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d802      	bhi.n	800346c <HAL_I2C_Init+0xd4>
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	3301      	adds	r3, #1
 800346a:	e009      	b.n	8003480 <HAL_I2C_Init+0xe8>
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003472:	fb02 f303 	mul.w	r3, r2, r3
 8003476:	4a69      	ldr	r2, [pc, #420]	; (800361c <HAL_I2C_Init+0x284>)
 8003478:	fba2 2303 	umull	r2, r3, r2, r3
 800347c:	099b      	lsrs	r3, r3, #6
 800347e:	3301      	adds	r3, #1
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	6812      	ldr	r2, [r2, #0]
 8003484:	430b      	orrs	r3, r1
 8003486:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	69db      	ldr	r3, [r3, #28]
 800348e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003492:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	495c      	ldr	r1, [pc, #368]	; (800360c <HAL_I2C_Init+0x274>)
 800349c:	428b      	cmp	r3, r1
 800349e:	d819      	bhi.n	80034d4 <HAL_I2C_Init+0x13c>
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	1e59      	subs	r1, r3, #1
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	005b      	lsls	r3, r3, #1
 80034aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80034ae:	1c59      	adds	r1, r3, #1
 80034b0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80034b4:	400b      	ands	r3, r1
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d00a      	beq.n	80034d0 <HAL_I2C_Init+0x138>
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	1e59      	subs	r1, r3, #1
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	005b      	lsls	r3, r3, #1
 80034c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80034c8:	3301      	adds	r3, #1
 80034ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034ce:	e051      	b.n	8003574 <HAL_I2C_Init+0x1dc>
 80034d0:	2304      	movs	r3, #4
 80034d2:	e04f      	b.n	8003574 <HAL_I2C_Init+0x1dc>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d111      	bne.n	8003500 <HAL_I2C_Init+0x168>
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	1e58      	subs	r0, r3, #1
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6859      	ldr	r1, [r3, #4]
 80034e4:	460b      	mov	r3, r1
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	440b      	add	r3, r1
 80034ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80034ee:	3301      	adds	r3, #1
 80034f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	bf0c      	ite	eq
 80034f8:	2301      	moveq	r3, #1
 80034fa:	2300      	movne	r3, #0
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	e012      	b.n	8003526 <HAL_I2C_Init+0x18e>
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	1e58      	subs	r0, r3, #1
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6859      	ldr	r1, [r3, #4]
 8003508:	460b      	mov	r3, r1
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	440b      	add	r3, r1
 800350e:	0099      	lsls	r1, r3, #2
 8003510:	440b      	add	r3, r1
 8003512:	fbb0 f3f3 	udiv	r3, r0, r3
 8003516:	3301      	adds	r3, #1
 8003518:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800351c:	2b00      	cmp	r3, #0
 800351e:	bf0c      	ite	eq
 8003520:	2301      	moveq	r3, #1
 8003522:	2300      	movne	r3, #0
 8003524:	b2db      	uxtb	r3, r3
 8003526:	2b00      	cmp	r3, #0
 8003528:	d001      	beq.n	800352e <HAL_I2C_Init+0x196>
 800352a:	2301      	movs	r3, #1
 800352c:	e022      	b.n	8003574 <HAL_I2C_Init+0x1dc>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d10e      	bne.n	8003554 <HAL_I2C_Init+0x1bc>
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	1e58      	subs	r0, r3, #1
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6859      	ldr	r1, [r3, #4]
 800353e:	460b      	mov	r3, r1
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	440b      	add	r3, r1
 8003544:	fbb0 f3f3 	udiv	r3, r0, r3
 8003548:	3301      	adds	r3, #1
 800354a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800354e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003552:	e00f      	b.n	8003574 <HAL_I2C_Init+0x1dc>
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	1e58      	subs	r0, r3, #1
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6859      	ldr	r1, [r3, #4]
 800355c:	460b      	mov	r3, r1
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	440b      	add	r3, r1
 8003562:	0099      	lsls	r1, r3, #2
 8003564:	440b      	add	r3, r1
 8003566:	fbb0 f3f3 	udiv	r3, r0, r3
 800356a:	3301      	adds	r3, #1
 800356c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003570:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003574:	6879      	ldr	r1, [r7, #4]
 8003576:	6809      	ldr	r1, [r1, #0]
 8003578:	4313      	orrs	r3, r2
 800357a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	69da      	ldr	r2, [r3, #28]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6a1b      	ldr	r3, [r3, #32]
 800358e:	431a      	orrs	r2, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	430a      	orrs	r2, r1
 8003596:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80035a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	6911      	ldr	r1, [r2, #16]
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	68d2      	ldr	r2, [r2, #12]
 80035ae:	4311      	orrs	r1, r2
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	6812      	ldr	r2, [r2, #0]
 80035b4:	430b      	orrs	r3, r1
 80035b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	695a      	ldr	r2, [r3, #20]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	431a      	orrs	r2, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	430a      	orrs	r2, r1
 80035d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f042 0201 	orr.w	r2, r2, #1
 80035e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2220      	movs	r2, #32
 80035ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3710      	adds	r7, #16
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	000186a0 	.word	0x000186a0
 8003610:	001e847f 	.word	0x001e847f
 8003614:	003d08ff 	.word	0x003d08ff
 8003618:	431bde83 	.word	0x431bde83
 800361c:	10624dd3 	.word	0x10624dd3

08003620 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b088      	sub	sp, #32
 8003624:	af02      	add	r7, sp, #8
 8003626:	60f8      	str	r0, [r7, #12]
 8003628:	607a      	str	r2, [r7, #4]
 800362a:	461a      	mov	r2, r3
 800362c:	460b      	mov	r3, r1
 800362e:	817b      	strh	r3, [r7, #10]
 8003630:	4613      	mov	r3, r2
 8003632:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003634:	f7fe ff7c 	bl	8002530 <HAL_GetTick>
 8003638:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003640:	b2db      	uxtb	r3, r3
 8003642:	2b20      	cmp	r3, #32
 8003644:	f040 80e0 	bne.w	8003808 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	9300      	str	r3, [sp, #0]
 800364c:	2319      	movs	r3, #25
 800364e:	2201      	movs	r2, #1
 8003650:	4970      	ldr	r1, [pc, #448]	; (8003814 <HAL_I2C_Master_Transmit+0x1f4>)
 8003652:	68f8      	ldr	r0, [r7, #12]
 8003654:	f000 fa92 	bl	8003b7c <I2C_WaitOnFlagUntilTimeout>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d001      	beq.n	8003662 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800365e:	2302      	movs	r3, #2
 8003660:	e0d3      	b.n	800380a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003668:	2b01      	cmp	r3, #1
 800366a:	d101      	bne.n	8003670 <HAL_I2C_Master_Transmit+0x50>
 800366c:	2302      	movs	r3, #2
 800366e:	e0cc      	b.n	800380a <HAL_I2C_Master_Transmit+0x1ea>
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2201      	movs	r2, #1
 8003674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 0301 	and.w	r3, r3, #1
 8003682:	2b01      	cmp	r3, #1
 8003684:	d007      	beq.n	8003696 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f042 0201 	orr.w	r2, r2, #1
 8003694:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036a4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2221      	movs	r2, #33	; 0x21
 80036aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2210      	movs	r2, #16
 80036b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2200      	movs	r2, #0
 80036ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	893a      	ldrh	r2, [r7, #8]
 80036c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036cc:	b29a      	uxth	r2, r3
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	4a50      	ldr	r2, [pc, #320]	; (8003818 <HAL_I2C_Master_Transmit+0x1f8>)
 80036d6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80036d8:	8979      	ldrh	r1, [r7, #10]
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	6a3a      	ldr	r2, [r7, #32]
 80036de:	68f8      	ldr	r0, [r7, #12]
 80036e0:	f000 f9ca 	bl	8003a78 <I2C_MasterRequestWrite>
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d001      	beq.n	80036ee <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e08d      	b.n	800380a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036ee:	2300      	movs	r3, #0
 80036f0:	613b      	str	r3, [r7, #16]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	695b      	ldr	r3, [r3, #20]
 80036f8:	613b      	str	r3, [r7, #16]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	699b      	ldr	r3, [r3, #24]
 8003700:	613b      	str	r3, [r7, #16]
 8003702:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003704:	e066      	b.n	80037d4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	6a39      	ldr	r1, [r7, #32]
 800370a:	68f8      	ldr	r0, [r7, #12]
 800370c:	f000 fb0c 	bl	8003d28 <I2C_WaitOnTXEFlagUntilTimeout>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00d      	beq.n	8003732 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371a:	2b04      	cmp	r3, #4
 800371c:	d107      	bne.n	800372e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800372c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e06b      	b.n	800380a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003736:	781a      	ldrb	r2, [r3, #0]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003742:	1c5a      	adds	r2, r3, #1
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800374c:	b29b      	uxth	r3, r3
 800374e:	3b01      	subs	r3, #1
 8003750:	b29a      	uxth	r2, r3
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800375a:	3b01      	subs	r3, #1
 800375c:	b29a      	uxth	r2, r3
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	695b      	ldr	r3, [r3, #20]
 8003768:	f003 0304 	and.w	r3, r3, #4
 800376c:	2b04      	cmp	r3, #4
 800376e:	d11b      	bne.n	80037a8 <HAL_I2C_Master_Transmit+0x188>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003774:	2b00      	cmp	r3, #0
 8003776:	d017      	beq.n	80037a8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377c:	781a      	ldrb	r2, [r3, #0]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003788:	1c5a      	adds	r2, r3, #1
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003792:	b29b      	uxth	r3, r3
 8003794:	3b01      	subs	r3, #1
 8003796:	b29a      	uxth	r2, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037a0:	3b01      	subs	r3, #1
 80037a2:	b29a      	uxth	r2, r3
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037a8:	697a      	ldr	r2, [r7, #20]
 80037aa:	6a39      	ldr	r1, [r7, #32]
 80037ac:	68f8      	ldr	r0, [r7, #12]
 80037ae:	f000 fafc 	bl	8003daa <I2C_WaitOnBTFFlagUntilTimeout>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d00d      	beq.n	80037d4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037bc:	2b04      	cmp	r3, #4
 80037be:	d107      	bne.n	80037d0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037ce:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e01a      	b.n	800380a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d194      	bne.n	8003706 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2220      	movs	r2, #32
 80037f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2200      	movs	r2, #0
 80037f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2200      	movs	r2, #0
 8003800:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003804:	2300      	movs	r3, #0
 8003806:	e000      	b.n	800380a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003808:	2302      	movs	r3, #2
  }
}
 800380a:	4618      	mov	r0, r3
 800380c:	3718      	adds	r7, #24
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	00100002 	.word	0x00100002
 8003818:	ffff0000 	.word	0xffff0000

0800381c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b08a      	sub	sp, #40	; 0x28
 8003820:	af02      	add	r7, sp, #8
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	607a      	str	r2, [r7, #4]
 8003826:	603b      	str	r3, [r7, #0]
 8003828:	460b      	mov	r3, r1
 800382a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800382c:	f7fe fe80 	bl	8002530 <HAL_GetTick>
 8003830:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003832:	2300      	movs	r3, #0
 8003834:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800383c:	b2db      	uxtb	r3, r3
 800383e:	2b20      	cmp	r3, #32
 8003840:	f040 8111 	bne.w	8003a66 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	9300      	str	r3, [sp, #0]
 8003848:	2319      	movs	r3, #25
 800384a:	2201      	movs	r2, #1
 800384c:	4988      	ldr	r1, [pc, #544]	; (8003a70 <HAL_I2C_IsDeviceReady+0x254>)
 800384e:	68f8      	ldr	r0, [r7, #12]
 8003850:	f000 f994 	bl	8003b7c <I2C_WaitOnFlagUntilTimeout>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d001      	beq.n	800385e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800385a:	2302      	movs	r3, #2
 800385c:	e104      	b.n	8003a68 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003864:	2b01      	cmp	r3, #1
 8003866:	d101      	bne.n	800386c <HAL_I2C_IsDeviceReady+0x50>
 8003868:	2302      	movs	r3, #2
 800386a:	e0fd      	b.n	8003a68 <HAL_I2C_IsDeviceReady+0x24c>
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0301 	and.w	r3, r3, #1
 800387e:	2b01      	cmp	r3, #1
 8003880:	d007      	beq.n	8003892 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f042 0201 	orr.w	r2, r2, #1
 8003890:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038a0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2224      	movs	r2, #36	; 0x24
 80038a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2200      	movs	r2, #0
 80038ae:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	4a70      	ldr	r2, [pc, #448]	; (8003a74 <HAL_I2C_IsDeviceReady+0x258>)
 80038b4:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038c4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	9300      	str	r3, [sp, #0]
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80038d2:	68f8      	ldr	r0, [r7, #12]
 80038d4:	f000 f952 	bl	8003b7c <I2C_WaitOnFlagUntilTimeout>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d00d      	beq.n	80038fa <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038ec:	d103      	bne.n	80038f6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038f4:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	e0b6      	b.n	8003a68 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038fa:	897b      	ldrh	r3, [r7, #10]
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	461a      	mov	r2, r3
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003908:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800390a:	f7fe fe11 	bl	8002530 <HAL_GetTick>
 800390e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	695b      	ldr	r3, [r3, #20]
 8003916:	f003 0302 	and.w	r3, r3, #2
 800391a:	2b02      	cmp	r3, #2
 800391c:	bf0c      	ite	eq
 800391e:	2301      	moveq	r3, #1
 8003920:	2300      	movne	r3, #0
 8003922:	b2db      	uxtb	r3, r3
 8003924:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	695b      	ldr	r3, [r3, #20]
 800392c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003930:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003934:	bf0c      	ite	eq
 8003936:	2301      	moveq	r3, #1
 8003938:	2300      	movne	r3, #0
 800393a:	b2db      	uxtb	r3, r3
 800393c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800393e:	e025      	b.n	800398c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003940:	f7fe fdf6 	bl	8002530 <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	69fb      	ldr	r3, [r7, #28]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	683a      	ldr	r2, [r7, #0]
 800394c:	429a      	cmp	r2, r3
 800394e:	d302      	bcc.n	8003956 <HAL_I2C_IsDeviceReady+0x13a>
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d103      	bne.n	800395e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	22a0      	movs	r2, #160	; 0xa0
 800395a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	695b      	ldr	r3, [r3, #20]
 8003964:	f003 0302 	and.w	r3, r3, #2
 8003968:	2b02      	cmp	r3, #2
 800396a:	bf0c      	ite	eq
 800396c:	2301      	moveq	r3, #1
 800396e:	2300      	movne	r3, #0
 8003970:	b2db      	uxtb	r3, r3
 8003972:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800397e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003982:	bf0c      	ite	eq
 8003984:	2301      	moveq	r3, #1
 8003986:	2300      	movne	r3, #0
 8003988:	b2db      	uxtb	r3, r3
 800398a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003992:	b2db      	uxtb	r3, r3
 8003994:	2ba0      	cmp	r3, #160	; 0xa0
 8003996:	d005      	beq.n	80039a4 <HAL_I2C_IsDeviceReady+0x188>
 8003998:	7dfb      	ldrb	r3, [r7, #23]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d102      	bne.n	80039a4 <HAL_I2C_IsDeviceReady+0x188>
 800399e:	7dbb      	ldrb	r3, [r7, #22]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d0cd      	beq.n	8003940 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2220      	movs	r2, #32
 80039a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	695b      	ldr	r3, [r3, #20]
 80039b2:	f003 0302 	and.w	r3, r3, #2
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d129      	bne.n	8003a0e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039c8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039ca:	2300      	movs	r3, #0
 80039cc:	613b      	str	r3, [r7, #16]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	695b      	ldr	r3, [r3, #20]
 80039d4:	613b      	str	r3, [r7, #16]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	699b      	ldr	r3, [r3, #24]
 80039dc:	613b      	str	r3, [r7, #16]
 80039de:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	9300      	str	r3, [sp, #0]
 80039e4:	2319      	movs	r3, #25
 80039e6:	2201      	movs	r2, #1
 80039e8:	4921      	ldr	r1, [pc, #132]	; (8003a70 <HAL_I2C_IsDeviceReady+0x254>)
 80039ea:	68f8      	ldr	r0, [r7, #12]
 80039ec:	f000 f8c6 	bl	8003b7c <I2C_WaitOnFlagUntilTimeout>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d001      	beq.n	80039fa <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e036      	b.n	8003a68 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2220      	movs	r2, #32
 80039fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	e02c      	b.n	8003a68 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a1c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a26:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	9300      	str	r3, [sp, #0]
 8003a2c:	2319      	movs	r3, #25
 8003a2e:	2201      	movs	r2, #1
 8003a30:	490f      	ldr	r1, [pc, #60]	; (8003a70 <HAL_I2C_IsDeviceReady+0x254>)
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f000 f8a2 	bl	8003b7c <I2C_WaitOnFlagUntilTimeout>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e012      	b.n	8003a68 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003a42:	69bb      	ldr	r3, [r7, #24]
 8003a44:	3301      	adds	r3, #1
 8003a46:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003a48:	69ba      	ldr	r2, [r7, #24]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	f4ff af32 	bcc.w	80038b6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2220      	movs	r2, #32
 8003a56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e000      	b.n	8003a68 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003a66:	2302      	movs	r3, #2
  }
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3720      	adds	r7, #32
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	00100002 	.word	0x00100002
 8003a74:	ffff0000 	.word	0xffff0000

08003a78 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b088      	sub	sp, #32
 8003a7c:	af02      	add	r7, sp, #8
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	607a      	str	r2, [r7, #4]
 8003a82:	603b      	str	r3, [r7, #0]
 8003a84:	460b      	mov	r3, r1
 8003a86:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a8c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	2b08      	cmp	r3, #8
 8003a92:	d006      	beq.n	8003aa2 <I2C_MasterRequestWrite+0x2a>
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d003      	beq.n	8003aa2 <I2C_MasterRequestWrite+0x2a>
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003aa0:	d108      	bne.n	8003ab4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ab0:	601a      	str	r2, [r3, #0]
 8003ab2:	e00b      	b.n	8003acc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab8:	2b12      	cmp	r3, #18
 8003aba:	d107      	bne.n	8003acc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003aca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	9300      	str	r3, [sp, #0]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ad8:	68f8      	ldr	r0, [r7, #12]
 8003ada:	f000 f84f 	bl	8003b7c <I2C_WaitOnFlagUntilTimeout>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d00d      	beq.n	8003b00 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003af2:	d103      	bne.n	8003afc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003afa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003afc:	2303      	movs	r3, #3
 8003afe:	e035      	b.n	8003b6c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	691b      	ldr	r3, [r3, #16]
 8003b04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b08:	d108      	bne.n	8003b1c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b0a:	897b      	ldrh	r3, [r7, #10]
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	461a      	mov	r2, r3
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b18:	611a      	str	r2, [r3, #16]
 8003b1a:	e01b      	b.n	8003b54 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b1c:	897b      	ldrh	r3, [r7, #10]
 8003b1e:	11db      	asrs	r3, r3, #7
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	f003 0306 	and.w	r3, r3, #6
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	f063 030f 	orn	r3, r3, #15
 8003b2c:	b2da      	uxtb	r2, r3
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	490e      	ldr	r1, [pc, #56]	; (8003b74 <I2C_MasterRequestWrite+0xfc>)
 8003b3a:	68f8      	ldr	r0, [r7, #12]
 8003b3c:	f000 f875 	bl	8003c2a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d001      	beq.n	8003b4a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e010      	b.n	8003b6c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003b4a:	897b      	ldrh	r3, [r7, #10]
 8003b4c:	b2da      	uxtb	r2, r3
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	687a      	ldr	r2, [r7, #4]
 8003b58:	4907      	ldr	r1, [pc, #28]	; (8003b78 <I2C_MasterRequestWrite+0x100>)
 8003b5a:	68f8      	ldr	r0, [r7, #12]
 8003b5c:	f000 f865 	bl	8003c2a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d001      	beq.n	8003b6a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e000      	b.n	8003b6c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003b6a:	2300      	movs	r3, #0
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3718      	adds	r7, #24
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	00010008 	.word	0x00010008
 8003b78:	00010002 	.word	0x00010002

08003b7c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	603b      	str	r3, [r7, #0]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b8c:	e025      	b.n	8003bda <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b94:	d021      	beq.n	8003bda <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b96:	f7fe fccb 	bl	8002530 <HAL_GetTick>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	69bb      	ldr	r3, [r7, #24]
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	683a      	ldr	r2, [r7, #0]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d302      	bcc.n	8003bac <I2C_WaitOnFlagUntilTimeout+0x30>
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d116      	bne.n	8003bda <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2220      	movs	r2, #32
 8003bb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc6:	f043 0220 	orr.w	r2, r3, #32
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e023      	b.n	8003c22 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	0c1b      	lsrs	r3, r3, #16
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d10d      	bne.n	8003c00 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	43da      	mvns	r2, r3
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	4013      	ands	r3, r2
 8003bf0:	b29b      	uxth	r3, r3
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	bf0c      	ite	eq
 8003bf6:	2301      	moveq	r3, #1
 8003bf8:	2300      	movne	r3, #0
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	e00c      	b.n	8003c1a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	43da      	mvns	r2, r3
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	bf0c      	ite	eq
 8003c12:	2301      	moveq	r3, #1
 8003c14:	2300      	movne	r3, #0
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	461a      	mov	r2, r3
 8003c1a:	79fb      	ldrb	r3, [r7, #7]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d0b6      	beq.n	8003b8e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003c20:	2300      	movs	r3, #0
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3710      	adds	r7, #16
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}

08003c2a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c2a:	b580      	push	{r7, lr}
 8003c2c:	b084      	sub	sp, #16
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	60f8      	str	r0, [r7, #12]
 8003c32:	60b9      	str	r1, [r7, #8]
 8003c34:	607a      	str	r2, [r7, #4]
 8003c36:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c38:	e051      	b.n	8003cde <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	695b      	ldr	r3, [r3, #20]
 8003c40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c48:	d123      	bne.n	8003c92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c58:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c62:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2200      	movs	r2, #0
 8003c68:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2220      	movs	r2, #32
 8003c6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7e:	f043 0204 	orr.w	r2, r3, #4
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e046      	b.n	8003d20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c98:	d021      	beq.n	8003cde <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c9a:	f7fe fc49 	bl	8002530 <HAL_GetTick>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	1ad3      	subs	r3, r2, r3
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d302      	bcc.n	8003cb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d116      	bne.n	8003cde <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2220      	movs	r2, #32
 8003cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cca:	f043 0220 	orr.w	r2, r3, #32
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e020      	b.n	8003d20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	0c1b      	lsrs	r3, r3, #16
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d10c      	bne.n	8003d02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	695b      	ldr	r3, [r3, #20]
 8003cee:	43da      	mvns	r2, r3
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	bf14      	ite	ne
 8003cfa:	2301      	movne	r3, #1
 8003cfc:	2300      	moveq	r3, #0
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	e00b      	b.n	8003d1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	699b      	ldr	r3, [r3, #24]
 8003d08:	43da      	mvns	r2, r3
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	bf14      	ite	ne
 8003d14:	2301      	movne	r3, #1
 8003d16:	2300      	moveq	r3, #0
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d18d      	bne.n	8003c3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003d1e:	2300      	movs	r3, #0
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3710      	adds	r7, #16
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	60f8      	str	r0, [r7, #12]
 8003d30:	60b9      	str	r1, [r7, #8]
 8003d32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d34:	e02d      	b.n	8003d92 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d36:	68f8      	ldr	r0, [r7, #12]
 8003d38:	f000 f878 	bl	8003e2c <I2C_IsAcknowledgeFailed>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d001      	beq.n	8003d46 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e02d      	b.n	8003da2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d4c:	d021      	beq.n	8003d92 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d4e:	f7fe fbef 	bl	8002530 <HAL_GetTick>
 8003d52:	4602      	mov	r2, r0
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	68ba      	ldr	r2, [r7, #8]
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d302      	bcc.n	8003d64 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d116      	bne.n	8003d92 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2200      	movs	r2, #0
 8003d68:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2220      	movs	r2, #32
 8003d6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7e:	f043 0220 	orr.w	r2, r3, #32
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e007      	b.n	8003da2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	695b      	ldr	r3, [r3, #20]
 8003d98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d9c:	2b80      	cmp	r3, #128	; 0x80
 8003d9e:	d1ca      	bne.n	8003d36 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3710      	adds	r7, #16
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}

08003daa <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003daa:	b580      	push	{r7, lr}
 8003dac:	b084      	sub	sp, #16
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	60f8      	str	r0, [r7, #12]
 8003db2:	60b9      	str	r1, [r7, #8]
 8003db4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003db6:	e02d      	b.n	8003e14 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003db8:	68f8      	ldr	r0, [r7, #12]
 8003dba:	f000 f837 	bl	8003e2c <I2C_IsAcknowledgeFailed>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d001      	beq.n	8003dc8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e02d      	b.n	8003e24 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dce:	d021      	beq.n	8003e14 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dd0:	f7fe fbae 	bl	8002530 <HAL_GetTick>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	1ad3      	subs	r3, r2, r3
 8003dda:	68ba      	ldr	r2, [r7, #8]
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d302      	bcc.n	8003de6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d116      	bne.n	8003e14 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2200      	movs	r2, #0
 8003dea:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2220      	movs	r2, #32
 8003df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e00:	f043 0220 	orr.w	r2, r3, #32
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e007      	b.n	8003e24 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	695b      	ldr	r3, [r3, #20]
 8003e1a:	f003 0304 	and.w	r3, r3, #4
 8003e1e:	2b04      	cmp	r3, #4
 8003e20:	d1ca      	bne.n	8003db8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e22:	2300      	movs	r3, #0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3710      	adds	r7, #16
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}

08003e2c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e42:	d11b      	bne.n	8003e7c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e4c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2220      	movs	r2, #32
 8003e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e68:	f043 0204 	orr.w	r2, r3, #4
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e000      	b.n	8003e7e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003e7c:	2300      	movs	r3, #0
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	370c      	adds	r7, #12
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr

08003e8a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003e8a:	b480      	push	{r7}
 8003e8c:	b083      	sub	sp, #12
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	6078      	str	r0, [r7, #4]
 8003e92:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	2b20      	cmp	r3, #32
 8003e9e:	d129      	bne.n	8003ef4 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2224      	movs	r2, #36	; 0x24
 8003ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f022 0201 	bic.w	r2, r2, #1
 8003eb6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f022 0210 	bic.w	r2, r2, #16
 8003ec6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	683a      	ldr	r2, [r7, #0]
 8003ed4:	430a      	orrs	r2, r1
 8003ed6:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	681a      	ldr	r2, [r3, #0]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f042 0201 	orr.w	r2, r2, #1
 8003ee6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2220      	movs	r2, #32
 8003eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	e000      	b.n	8003ef6 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003ef4:	2302      	movs	r3, #2
  }
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	370c      	adds	r7, #12
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr

08003f02 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003f02:	b480      	push	{r7}
 8003f04:	b085      	sub	sp, #20
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
 8003f0a:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	2b20      	cmp	r3, #32
 8003f1a:	d12a      	bne.n	8003f72 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2224      	movs	r2, #36	; 0x24
 8003f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f022 0201 	bic.w	r2, r2, #1
 8003f32:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f3a:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003f3c:	89fb      	ldrh	r3, [r7, #14]
 8003f3e:	f023 030f 	bic.w	r3, r3, #15
 8003f42:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	b29a      	uxth	r2, r3
 8003f48:	89fb      	ldrh	r3, [r7, #14]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	89fa      	ldrh	r2, [r7, #14]
 8003f54:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f042 0201 	orr.w	r2, r2, #1
 8003f64:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2220      	movs	r2, #32
 8003f6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	e000      	b.n	8003f74 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003f72:	2302      	movs	r3, #2
  }
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3714      	adds	r7, #20
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr

08003f80 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b082      	sub	sp, #8
 8003f84:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003f86:	2300      	movs	r3, #0
 8003f88:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	603b      	str	r3, [r7, #0]
 8003f8e:	4b20      	ldr	r3, [pc, #128]	; (8004010 <HAL_PWREx_EnableOverDrive+0x90>)
 8003f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f92:	4a1f      	ldr	r2, [pc, #124]	; (8004010 <HAL_PWREx_EnableOverDrive+0x90>)
 8003f94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f98:	6413      	str	r3, [r2, #64]	; 0x40
 8003f9a:	4b1d      	ldr	r3, [pc, #116]	; (8004010 <HAL_PWREx_EnableOverDrive+0x90>)
 8003f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fa2:	603b      	str	r3, [r7, #0]
 8003fa4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003fa6:	4b1b      	ldr	r3, [pc, #108]	; (8004014 <HAL_PWREx_EnableOverDrive+0x94>)
 8003fa8:	2201      	movs	r2, #1
 8003faa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003fac:	f7fe fac0 	bl	8002530 <HAL_GetTick>
 8003fb0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003fb2:	e009      	b.n	8003fc8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003fb4:	f7fe fabc 	bl	8002530 <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003fc2:	d901      	bls.n	8003fc8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	e01f      	b.n	8004008 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003fc8:	4b13      	ldr	r3, [pc, #76]	; (8004018 <HAL_PWREx_EnableOverDrive+0x98>)
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fd4:	d1ee      	bne.n	8003fb4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003fd6:	4b11      	ldr	r3, [pc, #68]	; (800401c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003fd8:	2201      	movs	r2, #1
 8003fda:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003fdc:	f7fe faa8 	bl	8002530 <HAL_GetTick>
 8003fe0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003fe2:	e009      	b.n	8003ff8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003fe4:	f7fe faa4 	bl	8002530 <HAL_GetTick>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ff2:	d901      	bls.n	8003ff8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	e007      	b.n	8004008 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003ff8:	4b07      	ldr	r3, [pc, #28]	; (8004018 <HAL_PWREx_EnableOverDrive+0x98>)
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004000:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004004:	d1ee      	bne.n	8003fe4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004006:	2300      	movs	r3, #0
}
 8004008:	4618      	mov	r0, r3
 800400a:	3708      	adds	r7, #8
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}
 8004010:	40023800 	.word	0x40023800
 8004014:	420e0040 	.word	0x420e0040
 8004018:	40007000 	.word	0x40007000
 800401c:	420e0044 	.word	0x420e0044

08004020 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b086      	sub	sp, #24
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d101      	bne.n	8004032 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e267      	b.n	8004502 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0301 	and.w	r3, r3, #1
 800403a:	2b00      	cmp	r3, #0
 800403c:	d075      	beq.n	800412a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800403e:	4b88      	ldr	r3, [pc, #544]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	f003 030c 	and.w	r3, r3, #12
 8004046:	2b04      	cmp	r3, #4
 8004048:	d00c      	beq.n	8004064 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800404a:	4b85      	ldr	r3, [pc, #532]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004052:	2b08      	cmp	r3, #8
 8004054:	d112      	bne.n	800407c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004056:	4b82      	ldr	r3, [pc, #520]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800405e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004062:	d10b      	bne.n	800407c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004064:	4b7e      	ldr	r3, [pc, #504]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800406c:	2b00      	cmp	r3, #0
 800406e:	d05b      	beq.n	8004128 <HAL_RCC_OscConfig+0x108>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d157      	bne.n	8004128 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e242      	b.n	8004502 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004084:	d106      	bne.n	8004094 <HAL_RCC_OscConfig+0x74>
 8004086:	4b76      	ldr	r3, [pc, #472]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a75      	ldr	r2, [pc, #468]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 800408c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004090:	6013      	str	r3, [r2, #0]
 8004092:	e01d      	b.n	80040d0 <HAL_RCC_OscConfig+0xb0>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800409c:	d10c      	bne.n	80040b8 <HAL_RCC_OscConfig+0x98>
 800409e:	4b70      	ldr	r3, [pc, #448]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a6f      	ldr	r2, [pc, #444]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 80040a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80040a8:	6013      	str	r3, [r2, #0]
 80040aa:	4b6d      	ldr	r3, [pc, #436]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a6c      	ldr	r2, [pc, #432]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 80040b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040b4:	6013      	str	r3, [r2, #0]
 80040b6:	e00b      	b.n	80040d0 <HAL_RCC_OscConfig+0xb0>
 80040b8:	4b69      	ldr	r3, [pc, #420]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a68      	ldr	r2, [pc, #416]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 80040be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040c2:	6013      	str	r3, [r2, #0]
 80040c4:	4b66      	ldr	r3, [pc, #408]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a65      	ldr	r2, [pc, #404]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 80040ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d013      	beq.n	8004100 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040d8:	f7fe fa2a 	bl	8002530 <HAL_GetTick>
 80040dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040de:	e008      	b.n	80040f2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040e0:	f7fe fa26 	bl	8002530 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	2b64      	cmp	r3, #100	; 0x64
 80040ec:	d901      	bls.n	80040f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80040ee:	2303      	movs	r3, #3
 80040f0:	e207      	b.n	8004502 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040f2:	4b5b      	ldr	r3, [pc, #364]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d0f0      	beq.n	80040e0 <HAL_RCC_OscConfig+0xc0>
 80040fe:	e014      	b.n	800412a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004100:	f7fe fa16 	bl	8002530 <HAL_GetTick>
 8004104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004106:	e008      	b.n	800411a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004108:	f7fe fa12 	bl	8002530 <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	2b64      	cmp	r3, #100	; 0x64
 8004114:	d901      	bls.n	800411a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e1f3      	b.n	8004502 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800411a:	4b51      	ldr	r3, [pc, #324]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d1f0      	bne.n	8004108 <HAL_RCC_OscConfig+0xe8>
 8004126:	e000      	b.n	800412a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004128:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0302 	and.w	r3, r3, #2
 8004132:	2b00      	cmp	r3, #0
 8004134:	d063      	beq.n	80041fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004136:	4b4a      	ldr	r3, [pc, #296]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f003 030c 	and.w	r3, r3, #12
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00b      	beq.n	800415a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004142:	4b47      	ldr	r3, [pc, #284]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800414a:	2b08      	cmp	r3, #8
 800414c:	d11c      	bne.n	8004188 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800414e:	4b44      	ldr	r3, [pc, #272]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d116      	bne.n	8004188 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800415a:	4b41      	ldr	r3, [pc, #260]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d005      	beq.n	8004172 <HAL_RCC_OscConfig+0x152>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	2b01      	cmp	r3, #1
 800416c:	d001      	beq.n	8004172 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e1c7      	b.n	8004502 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004172:	4b3b      	ldr	r3, [pc, #236]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	00db      	lsls	r3, r3, #3
 8004180:	4937      	ldr	r1, [pc, #220]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 8004182:	4313      	orrs	r3, r2
 8004184:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004186:	e03a      	b.n	80041fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d020      	beq.n	80041d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004190:	4b34      	ldr	r3, [pc, #208]	; (8004264 <HAL_RCC_OscConfig+0x244>)
 8004192:	2201      	movs	r2, #1
 8004194:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004196:	f7fe f9cb 	bl	8002530 <HAL_GetTick>
 800419a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800419c:	e008      	b.n	80041b0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800419e:	f7fe f9c7 	bl	8002530 <HAL_GetTick>
 80041a2:	4602      	mov	r2, r0
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	d901      	bls.n	80041b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e1a8      	b.n	8004502 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041b0:	4b2b      	ldr	r3, [pc, #172]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0302 	and.w	r3, r3, #2
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d0f0      	beq.n	800419e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041bc:	4b28      	ldr	r3, [pc, #160]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	691b      	ldr	r3, [r3, #16]
 80041c8:	00db      	lsls	r3, r3, #3
 80041ca:	4925      	ldr	r1, [pc, #148]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 80041cc:	4313      	orrs	r3, r2
 80041ce:	600b      	str	r3, [r1, #0]
 80041d0:	e015      	b.n	80041fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041d2:	4b24      	ldr	r3, [pc, #144]	; (8004264 <HAL_RCC_OscConfig+0x244>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d8:	f7fe f9aa 	bl	8002530 <HAL_GetTick>
 80041dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041de:	e008      	b.n	80041f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041e0:	f7fe f9a6 	bl	8002530 <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	d901      	bls.n	80041f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e187      	b.n	8004502 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041f2:	4b1b      	ldr	r3, [pc, #108]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0302 	and.w	r3, r3, #2
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1f0      	bne.n	80041e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 0308 	and.w	r3, r3, #8
 8004206:	2b00      	cmp	r3, #0
 8004208:	d036      	beq.n	8004278 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d016      	beq.n	8004240 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004212:	4b15      	ldr	r3, [pc, #84]	; (8004268 <HAL_RCC_OscConfig+0x248>)
 8004214:	2201      	movs	r2, #1
 8004216:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004218:	f7fe f98a 	bl	8002530 <HAL_GetTick>
 800421c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800421e:	e008      	b.n	8004232 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004220:	f7fe f986 	bl	8002530 <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	2b02      	cmp	r3, #2
 800422c:	d901      	bls.n	8004232 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e167      	b.n	8004502 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004232:	4b0b      	ldr	r3, [pc, #44]	; (8004260 <HAL_RCC_OscConfig+0x240>)
 8004234:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004236:	f003 0302 	and.w	r3, r3, #2
 800423a:	2b00      	cmp	r3, #0
 800423c:	d0f0      	beq.n	8004220 <HAL_RCC_OscConfig+0x200>
 800423e:	e01b      	b.n	8004278 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004240:	4b09      	ldr	r3, [pc, #36]	; (8004268 <HAL_RCC_OscConfig+0x248>)
 8004242:	2200      	movs	r2, #0
 8004244:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004246:	f7fe f973 	bl	8002530 <HAL_GetTick>
 800424a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800424c:	e00e      	b.n	800426c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800424e:	f7fe f96f 	bl	8002530 <HAL_GetTick>
 8004252:	4602      	mov	r2, r0
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	1ad3      	subs	r3, r2, r3
 8004258:	2b02      	cmp	r3, #2
 800425a:	d907      	bls.n	800426c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e150      	b.n	8004502 <HAL_RCC_OscConfig+0x4e2>
 8004260:	40023800 	.word	0x40023800
 8004264:	42470000 	.word	0x42470000
 8004268:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800426c:	4b88      	ldr	r3, [pc, #544]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 800426e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004270:	f003 0302 	and.w	r3, r3, #2
 8004274:	2b00      	cmp	r3, #0
 8004276:	d1ea      	bne.n	800424e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0304 	and.w	r3, r3, #4
 8004280:	2b00      	cmp	r3, #0
 8004282:	f000 8097 	beq.w	80043b4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004286:	2300      	movs	r3, #0
 8004288:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800428a:	4b81      	ldr	r3, [pc, #516]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 800428c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800428e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004292:	2b00      	cmp	r3, #0
 8004294:	d10f      	bne.n	80042b6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004296:	2300      	movs	r3, #0
 8004298:	60bb      	str	r3, [r7, #8]
 800429a:	4b7d      	ldr	r3, [pc, #500]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 800429c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800429e:	4a7c      	ldr	r2, [pc, #496]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 80042a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042a4:	6413      	str	r3, [r2, #64]	; 0x40
 80042a6:	4b7a      	ldr	r3, [pc, #488]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 80042a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042ae:	60bb      	str	r3, [r7, #8]
 80042b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042b2:	2301      	movs	r3, #1
 80042b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042b6:	4b77      	ldr	r3, [pc, #476]	; (8004494 <HAL_RCC_OscConfig+0x474>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d118      	bne.n	80042f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042c2:	4b74      	ldr	r3, [pc, #464]	; (8004494 <HAL_RCC_OscConfig+0x474>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a73      	ldr	r2, [pc, #460]	; (8004494 <HAL_RCC_OscConfig+0x474>)
 80042c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042ce:	f7fe f92f 	bl	8002530 <HAL_GetTick>
 80042d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042d4:	e008      	b.n	80042e8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042d6:	f7fe f92b 	bl	8002530 <HAL_GetTick>
 80042da:	4602      	mov	r2, r0
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	1ad3      	subs	r3, r2, r3
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d901      	bls.n	80042e8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80042e4:	2303      	movs	r3, #3
 80042e6:	e10c      	b.n	8004502 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042e8:	4b6a      	ldr	r3, [pc, #424]	; (8004494 <HAL_RCC_OscConfig+0x474>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d0f0      	beq.n	80042d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d106      	bne.n	800430a <HAL_RCC_OscConfig+0x2ea>
 80042fc:	4b64      	ldr	r3, [pc, #400]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 80042fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004300:	4a63      	ldr	r2, [pc, #396]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 8004302:	f043 0301 	orr.w	r3, r3, #1
 8004306:	6713      	str	r3, [r2, #112]	; 0x70
 8004308:	e01c      	b.n	8004344 <HAL_RCC_OscConfig+0x324>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	2b05      	cmp	r3, #5
 8004310:	d10c      	bne.n	800432c <HAL_RCC_OscConfig+0x30c>
 8004312:	4b5f      	ldr	r3, [pc, #380]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 8004314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004316:	4a5e      	ldr	r2, [pc, #376]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 8004318:	f043 0304 	orr.w	r3, r3, #4
 800431c:	6713      	str	r3, [r2, #112]	; 0x70
 800431e:	4b5c      	ldr	r3, [pc, #368]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 8004320:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004322:	4a5b      	ldr	r2, [pc, #364]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 8004324:	f043 0301 	orr.w	r3, r3, #1
 8004328:	6713      	str	r3, [r2, #112]	; 0x70
 800432a:	e00b      	b.n	8004344 <HAL_RCC_OscConfig+0x324>
 800432c:	4b58      	ldr	r3, [pc, #352]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 800432e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004330:	4a57      	ldr	r2, [pc, #348]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 8004332:	f023 0301 	bic.w	r3, r3, #1
 8004336:	6713      	str	r3, [r2, #112]	; 0x70
 8004338:	4b55      	ldr	r3, [pc, #340]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 800433a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800433c:	4a54      	ldr	r2, [pc, #336]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 800433e:	f023 0304 	bic.w	r3, r3, #4
 8004342:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d015      	beq.n	8004378 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800434c:	f7fe f8f0 	bl	8002530 <HAL_GetTick>
 8004350:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004352:	e00a      	b.n	800436a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004354:	f7fe f8ec 	bl	8002530 <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004362:	4293      	cmp	r3, r2
 8004364:	d901      	bls.n	800436a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004366:	2303      	movs	r3, #3
 8004368:	e0cb      	b.n	8004502 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800436a:	4b49      	ldr	r3, [pc, #292]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 800436c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800436e:	f003 0302 	and.w	r3, r3, #2
 8004372:	2b00      	cmp	r3, #0
 8004374:	d0ee      	beq.n	8004354 <HAL_RCC_OscConfig+0x334>
 8004376:	e014      	b.n	80043a2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004378:	f7fe f8da 	bl	8002530 <HAL_GetTick>
 800437c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800437e:	e00a      	b.n	8004396 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004380:	f7fe f8d6 	bl	8002530 <HAL_GetTick>
 8004384:	4602      	mov	r2, r0
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	f241 3288 	movw	r2, #5000	; 0x1388
 800438e:	4293      	cmp	r3, r2
 8004390:	d901      	bls.n	8004396 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e0b5      	b.n	8004502 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004396:	4b3e      	ldr	r3, [pc, #248]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 8004398:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d1ee      	bne.n	8004380 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043a2:	7dfb      	ldrb	r3, [r7, #23]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d105      	bne.n	80043b4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043a8:	4b39      	ldr	r3, [pc, #228]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 80043aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ac:	4a38      	ldr	r2, [pc, #224]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 80043ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043b2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	699b      	ldr	r3, [r3, #24]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	f000 80a1 	beq.w	8004500 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043be:	4b34      	ldr	r3, [pc, #208]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f003 030c 	and.w	r3, r3, #12
 80043c6:	2b08      	cmp	r3, #8
 80043c8:	d05c      	beq.n	8004484 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	699b      	ldr	r3, [r3, #24]
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d141      	bne.n	8004456 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043d2:	4b31      	ldr	r3, [pc, #196]	; (8004498 <HAL_RCC_OscConfig+0x478>)
 80043d4:	2200      	movs	r2, #0
 80043d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d8:	f7fe f8aa 	bl	8002530 <HAL_GetTick>
 80043dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043de:	e008      	b.n	80043f2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043e0:	f7fe f8a6 	bl	8002530 <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	2b02      	cmp	r3, #2
 80043ec:	d901      	bls.n	80043f2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e087      	b.n	8004502 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043f2:	4b27      	ldr	r3, [pc, #156]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d1f0      	bne.n	80043e0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	69da      	ldr	r2, [r3, #28]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a1b      	ldr	r3, [r3, #32]
 8004406:	431a      	orrs	r2, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800440c:	019b      	lsls	r3, r3, #6
 800440e:	431a      	orrs	r2, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004414:	085b      	lsrs	r3, r3, #1
 8004416:	3b01      	subs	r3, #1
 8004418:	041b      	lsls	r3, r3, #16
 800441a:	431a      	orrs	r2, r3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004420:	061b      	lsls	r3, r3, #24
 8004422:	491b      	ldr	r1, [pc, #108]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 8004424:	4313      	orrs	r3, r2
 8004426:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004428:	4b1b      	ldr	r3, [pc, #108]	; (8004498 <HAL_RCC_OscConfig+0x478>)
 800442a:	2201      	movs	r2, #1
 800442c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800442e:	f7fe f87f 	bl	8002530 <HAL_GetTick>
 8004432:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004434:	e008      	b.n	8004448 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004436:	f7fe f87b 	bl	8002530 <HAL_GetTick>
 800443a:	4602      	mov	r2, r0
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	1ad3      	subs	r3, r2, r3
 8004440:	2b02      	cmp	r3, #2
 8004442:	d901      	bls.n	8004448 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004444:	2303      	movs	r3, #3
 8004446:	e05c      	b.n	8004502 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004448:	4b11      	ldr	r3, [pc, #68]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004450:	2b00      	cmp	r3, #0
 8004452:	d0f0      	beq.n	8004436 <HAL_RCC_OscConfig+0x416>
 8004454:	e054      	b.n	8004500 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004456:	4b10      	ldr	r3, [pc, #64]	; (8004498 <HAL_RCC_OscConfig+0x478>)
 8004458:	2200      	movs	r2, #0
 800445a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800445c:	f7fe f868 	bl	8002530 <HAL_GetTick>
 8004460:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004462:	e008      	b.n	8004476 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004464:	f7fe f864 	bl	8002530 <HAL_GetTick>
 8004468:	4602      	mov	r2, r0
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	2b02      	cmp	r3, #2
 8004470:	d901      	bls.n	8004476 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004472:	2303      	movs	r3, #3
 8004474:	e045      	b.n	8004502 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004476:	4b06      	ldr	r3, [pc, #24]	; (8004490 <HAL_RCC_OscConfig+0x470>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d1f0      	bne.n	8004464 <HAL_RCC_OscConfig+0x444>
 8004482:	e03d      	b.n	8004500 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	699b      	ldr	r3, [r3, #24]
 8004488:	2b01      	cmp	r3, #1
 800448a:	d107      	bne.n	800449c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e038      	b.n	8004502 <HAL_RCC_OscConfig+0x4e2>
 8004490:	40023800 	.word	0x40023800
 8004494:	40007000 	.word	0x40007000
 8004498:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800449c:	4b1b      	ldr	r3, [pc, #108]	; (800450c <HAL_RCC_OscConfig+0x4ec>)
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d028      	beq.n	80044fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d121      	bne.n	80044fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d11a      	bne.n	80044fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044c6:	68fa      	ldr	r2, [r7, #12]
 80044c8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80044cc:	4013      	ands	r3, r2
 80044ce:	687a      	ldr	r2, [r7, #4]
 80044d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80044d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d111      	bne.n	80044fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044e2:	085b      	lsrs	r3, r3, #1
 80044e4:	3b01      	subs	r3, #1
 80044e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d107      	bne.n	80044fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d001      	beq.n	8004500 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e000      	b.n	8004502 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004500:	2300      	movs	r3, #0
}
 8004502:	4618      	mov	r0, r3
 8004504:	3718      	adds	r7, #24
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}
 800450a:	bf00      	nop
 800450c:	40023800 	.word	0x40023800

08004510 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b084      	sub	sp, #16
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d101      	bne.n	8004524 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e0cc      	b.n	80046be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004524:	4b68      	ldr	r3, [pc, #416]	; (80046c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 030f 	and.w	r3, r3, #15
 800452c:	683a      	ldr	r2, [r7, #0]
 800452e:	429a      	cmp	r2, r3
 8004530:	d90c      	bls.n	800454c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004532:	4b65      	ldr	r3, [pc, #404]	; (80046c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004534:	683a      	ldr	r2, [r7, #0]
 8004536:	b2d2      	uxtb	r2, r2
 8004538:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800453a:	4b63      	ldr	r3, [pc, #396]	; (80046c8 <HAL_RCC_ClockConfig+0x1b8>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 030f 	and.w	r3, r3, #15
 8004542:	683a      	ldr	r2, [r7, #0]
 8004544:	429a      	cmp	r2, r3
 8004546:	d001      	beq.n	800454c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e0b8      	b.n	80046be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0302 	and.w	r3, r3, #2
 8004554:	2b00      	cmp	r3, #0
 8004556:	d020      	beq.n	800459a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 0304 	and.w	r3, r3, #4
 8004560:	2b00      	cmp	r3, #0
 8004562:	d005      	beq.n	8004570 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004564:	4b59      	ldr	r3, [pc, #356]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	4a58      	ldr	r2, [pc, #352]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 800456a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800456e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0308 	and.w	r3, r3, #8
 8004578:	2b00      	cmp	r3, #0
 800457a:	d005      	beq.n	8004588 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800457c:	4b53      	ldr	r3, [pc, #332]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	4a52      	ldr	r2, [pc, #328]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 8004582:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004586:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004588:	4b50      	ldr	r3, [pc, #320]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	494d      	ldr	r1, [pc, #308]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 8004596:	4313      	orrs	r3, r2
 8004598:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0301 	and.w	r3, r3, #1
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d044      	beq.n	8004630 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d107      	bne.n	80045be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ae:	4b47      	ldr	r3, [pc, #284]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d119      	bne.n	80045ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e07f      	b.n	80046be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d003      	beq.n	80045ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045ca:	2b03      	cmp	r3, #3
 80045cc:	d107      	bne.n	80045de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045ce:	4b3f      	ldr	r3, [pc, #252]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d109      	bne.n	80045ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e06f      	b.n	80046be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045de:	4b3b      	ldr	r3, [pc, #236]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 0302 	and.w	r3, r3, #2
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d101      	bne.n	80045ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e067      	b.n	80046be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045ee:	4b37      	ldr	r3, [pc, #220]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f023 0203 	bic.w	r2, r3, #3
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	4934      	ldr	r1, [pc, #208]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 80045fc:	4313      	orrs	r3, r2
 80045fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004600:	f7fd ff96 	bl	8002530 <HAL_GetTick>
 8004604:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004606:	e00a      	b.n	800461e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004608:	f7fd ff92 	bl	8002530 <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	f241 3288 	movw	r2, #5000	; 0x1388
 8004616:	4293      	cmp	r3, r2
 8004618:	d901      	bls.n	800461e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e04f      	b.n	80046be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800461e:	4b2b      	ldr	r3, [pc, #172]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	f003 020c 	and.w	r2, r3, #12
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	429a      	cmp	r2, r3
 800462e:	d1eb      	bne.n	8004608 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004630:	4b25      	ldr	r3, [pc, #148]	; (80046c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 030f 	and.w	r3, r3, #15
 8004638:	683a      	ldr	r2, [r7, #0]
 800463a:	429a      	cmp	r2, r3
 800463c:	d20c      	bcs.n	8004658 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800463e:	4b22      	ldr	r3, [pc, #136]	; (80046c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004640:	683a      	ldr	r2, [r7, #0]
 8004642:	b2d2      	uxtb	r2, r2
 8004644:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004646:	4b20      	ldr	r3, [pc, #128]	; (80046c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 030f 	and.w	r3, r3, #15
 800464e:	683a      	ldr	r2, [r7, #0]
 8004650:	429a      	cmp	r2, r3
 8004652:	d001      	beq.n	8004658 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e032      	b.n	80046be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 0304 	and.w	r3, r3, #4
 8004660:	2b00      	cmp	r3, #0
 8004662:	d008      	beq.n	8004676 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004664:	4b19      	ldr	r3, [pc, #100]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	4916      	ldr	r1, [pc, #88]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 8004672:	4313      	orrs	r3, r2
 8004674:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0308 	and.w	r3, r3, #8
 800467e:	2b00      	cmp	r3, #0
 8004680:	d009      	beq.n	8004696 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004682:	4b12      	ldr	r3, [pc, #72]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	691b      	ldr	r3, [r3, #16]
 800468e:	00db      	lsls	r3, r3, #3
 8004690:	490e      	ldr	r1, [pc, #56]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 8004692:	4313      	orrs	r3, r2
 8004694:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004696:	f000 f821 	bl	80046dc <HAL_RCC_GetSysClockFreq>
 800469a:	4602      	mov	r2, r0
 800469c:	4b0b      	ldr	r3, [pc, #44]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	091b      	lsrs	r3, r3, #4
 80046a2:	f003 030f 	and.w	r3, r3, #15
 80046a6:	490a      	ldr	r1, [pc, #40]	; (80046d0 <HAL_RCC_ClockConfig+0x1c0>)
 80046a8:	5ccb      	ldrb	r3, [r1, r3]
 80046aa:	fa22 f303 	lsr.w	r3, r2, r3
 80046ae:	4a09      	ldr	r2, [pc, #36]	; (80046d4 <HAL_RCC_ClockConfig+0x1c4>)
 80046b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80046b2:	4b09      	ldr	r3, [pc, #36]	; (80046d8 <HAL_RCC_ClockConfig+0x1c8>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4618      	mov	r0, r3
 80046b8:	f7fd fef6 	bl	80024a8 <HAL_InitTick>

  return HAL_OK;
 80046bc:	2300      	movs	r3, #0
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3710      	adds	r7, #16
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop
 80046c8:	40023c00 	.word	0x40023c00
 80046cc:	40023800 	.word	0x40023800
 80046d0:	08008158 	.word	0x08008158
 80046d4:	20000008 	.word	0x20000008
 80046d8:	2000000c 	.word	0x2000000c

080046dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046e0:	b090      	sub	sp, #64	; 0x40
 80046e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80046e4:	2300      	movs	r3, #0
 80046e6:	637b      	str	r3, [r7, #52]	; 0x34
 80046e8:	2300      	movs	r3, #0
 80046ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80046ec:	2300      	movs	r3, #0
 80046ee:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80046f0:	2300      	movs	r3, #0
 80046f2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046f4:	4b59      	ldr	r3, [pc, #356]	; (800485c <HAL_RCC_GetSysClockFreq+0x180>)
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	f003 030c 	and.w	r3, r3, #12
 80046fc:	2b08      	cmp	r3, #8
 80046fe:	d00d      	beq.n	800471c <HAL_RCC_GetSysClockFreq+0x40>
 8004700:	2b08      	cmp	r3, #8
 8004702:	f200 80a1 	bhi.w	8004848 <HAL_RCC_GetSysClockFreq+0x16c>
 8004706:	2b00      	cmp	r3, #0
 8004708:	d002      	beq.n	8004710 <HAL_RCC_GetSysClockFreq+0x34>
 800470a:	2b04      	cmp	r3, #4
 800470c:	d003      	beq.n	8004716 <HAL_RCC_GetSysClockFreq+0x3a>
 800470e:	e09b      	b.n	8004848 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004710:	4b53      	ldr	r3, [pc, #332]	; (8004860 <HAL_RCC_GetSysClockFreq+0x184>)
 8004712:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004714:	e09b      	b.n	800484e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004716:	4b53      	ldr	r3, [pc, #332]	; (8004864 <HAL_RCC_GetSysClockFreq+0x188>)
 8004718:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800471a:	e098      	b.n	800484e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800471c:	4b4f      	ldr	r3, [pc, #316]	; (800485c <HAL_RCC_GetSysClockFreq+0x180>)
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004724:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004726:	4b4d      	ldr	r3, [pc, #308]	; (800485c <HAL_RCC_GetSysClockFreq+0x180>)
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d028      	beq.n	8004784 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004732:	4b4a      	ldr	r3, [pc, #296]	; (800485c <HAL_RCC_GetSysClockFreq+0x180>)
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	099b      	lsrs	r3, r3, #6
 8004738:	2200      	movs	r2, #0
 800473a:	623b      	str	r3, [r7, #32]
 800473c:	627a      	str	r2, [r7, #36]	; 0x24
 800473e:	6a3b      	ldr	r3, [r7, #32]
 8004740:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004744:	2100      	movs	r1, #0
 8004746:	4b47      	ldr	r3, [pc, #284]	; (8004864 <HAL_RCC_GetSysClockFreq+0x188>)
 8004748:	fb03 f201 	mul.w	r2, r3, r1
 800474c:	2300      	movs	r3, #0
 800474e:	fb00 f303 	mul.w	r3, r0, r3
 8004752:	4413      	add	r3, r2
 8004754:	4a43      	ldr	r2, [pc, #268]	; (8004864 <HAL_RCC_GetSysClockFreq+0x188>)
 8004756:	fba0 1202 	umull	r1, r2, r0, r2
 800475a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800475c:	460a      	mov	r2, r1
 800475e:	62ba      	str	r2, [r7, #40]	; 0x28
 8004760:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004762:	4413      	add	r3, r2
 8004764:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004766:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004768:	2200      	movs	r2, #0
 800476a:	61bb      	str	r3, [r7, #24]
 800476c:	61fa      	str	r2, [r7, #28]
 800476e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004772:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004776:	f7fb fda3 	bl	80002c0 <__aeabi_uldivmod>
 800477a:	4602      	mov	r2, r0
 800477c:	460b      	mov	r3, r1
 800477e:	4613      	mov	r3, r2
 8004780:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004782:	e053      	b.n	800482c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004784:	4b35      	ldr	r3, [pc, #212]	; (800485c <HAL_RCC_GetSysClockFreq+0x180>)
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	099b      	lsrs	r3, r3, #6
 800478a:	2200      	movs	r2, #0
 800478c:	613b      	str	r3, [r7, #16]
 800478e:	617a      	str	r2, [r7, #20]
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004796:	f04f 0b00 	mov.w	fp, #0
 800479a:	4652      	mov	r2, sl
 800479c:	465b      	mov	r3, fp
 800479e:	f04f 0000 	mov.w	r0, #0
 80047a2:	f04f 0100 	mov.w	r1, #0
 80047a6:	0159      	lsls	r1, r3, #5
 80047a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047ac:	0150      	lsls	r0, r2, #5
 80047ae:	4602      	mov	r2, r0
 80047b0:	460b      	mov	r3, r1
 80047b2:	ebb2 080a 	subs.w	r8, r2, sl
 80047b6:	eb63 090b 	sbc.w	r9, r3, fp
 80047ba:	f04f 0200 	mov.w	r2, #0
 80047be:	f04f 0300 	mov.w	r3, #0
 80047c2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80047c6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80047ca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80047ce:	ebb2 0408 	subs.w	r4, r2, r8
 80047d2:	eb63 0509 	sbc.w	r5, r3, r9
 80047d6:	f04f 0200 	mov.w	r2, #0
 80047da:	f04f 0300 	mov.w	r3, #0
 80047de:	00eb      	lsls	r3, r5, #3
 80047e0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047e4:	00e2      	lsls	r2, r4, #3
 80047e6:	4614      	mov	r4, r2
 80047e8:	461d      	mov	r5, r3
 80047ea:	eb14 030a 	adds.w	r3, r4, sl
 80047ee:	603b      	str	r3, [r7, #0]
 80047f0:	eb45 030b 	adc.w	r3, r5, fp
 80047f4:	607b      	str	r3, [r7, #4]
 80047f6:	f04f 0200 	mov.w	r2, #0
 80047fa:	f04f 0300 	mov.w	r3, #0
 80047fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004802:	4629      	mov	r1, r5
 8004804:	028b      	lsls	r3, r1, #10
 8004806:	4621      	mov	r1, r4
 8004808:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800480c:	4621      	mov	r1, r4
 800480e:	028a      	lsls	r2, r1, #10
 8004810:	4610      	mov	r0, r2
 8004812:	4619      	mov	r1, r3
 8004814:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004816:	2200      	movs	r2, #0
 8004818:	60bb      	str	r3, [r7, #8]
 800481a:	60fa      	str	r2, [r7, #12]
 800481c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004820:	f7fb fd4e 	bl	80002c0 <__aeabi_uldivmod>
 8004824:	4602      	mov	r2, r0
 8004826:	460b      	mov	r3, r1
 8004828:	4613      	mov	r3, r2
 800482a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800482c:	4b0b      	ldr	r3, [pc, #44]	; (800485c <HAL_RCC_GetSysClockFreq+0x180>)
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	0c1b      	lsrs	r3, r3, #16
 8004832:	f003 0303 	and.w	r3, r3, #3
 8004836:	3301      	adds	r3, #1
 8004838:	005b      	lsls	r3, r3, #1
 800483a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800483c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800483e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004840:	fbb2 f3f3 	udiv	r3, r2, r3
 8004844:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004846:	e002      	b.n	800484e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004848:	4b05      	ldr	r3, [pc, #20]	; (8004860 <HAL_RCC_GetSysClockFreq+0x184>)
 800484a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800484c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800484e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004850:	4618      	mov	r0, r3
 8004852:	3740      	adds	r7, #64	; 0x40
 8004854:	46bd      	mov	sp, r7
 8004856:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800485a:	bf00      	nop
 800485c:	40023800 	.word	0x40023800
 8004860:	00f42400 	.word	0x00f42400
 8004864:	017d7840 	.word	0x017d7840

08004868 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004868:	b480      	push	{r7}
 800486a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800486c:	4b03      	ldr	r3, [pc, #12]	; (800487c <HAL_RCC_GetHCLKFreq+0x14>)
 800486e:	681b      	ldr	r3, [r3, #0]
}
 8004870:	4618      	mov	r0, r3
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr
 800487a:	bf00      	nop
 800487c:	20000008 	.word	0x20000008

08004880 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004884:	f7ff fff0 	bl	8004868 <HAL_RCC_GetHCLKFreq>
 8004888:	4602      	mov	r2, r0
 800488a:	4b05      	ldr	r3, [pc, #20]	; (80048a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	0a9b      	lsrs	r3, r3, #10
 8004890:	f003 0307 	and.w	r3, r3, #7
 8004894:	4903      	ldr	r1, [pc, #12]	; (80048a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004896:	5ccb      	ldrb	r3, [r1, r3]
 8004898:	fa22 f303 	lsr.w	r3, r2, r3
}
 800489c:	4618      	mov	r0, r3
 800489e:	bd80      	pop	{r7, pc}
 80048a0:	40023800 	.word	0x40023800
 80048a4:	08008168 	.word	0x08008168

080048a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80048ac:	f7ff ffdc 	bl	8004868 <HAL_RCC_GetHCLKFreq>
 80048b0:	4602      	mov	r2, r0
 80048b2:	4b05      	ldr	r3, [pc, #20]	; (80048c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	0b5b      	lsrs	r3, r3, #13
 80048b8:	f003 0307 	and.w	r3, r3, #7
 80048bc:	4903      	ldr	r1, [pc, #12]	; (80048cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80048be:	5ccb      	ldrb	r3, [r1, r3]
 80048c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	40023800 	.word	0x40023800
 80048cc:	08008168 	.word	0x08008168

080048d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b086      	sub	sp, #24
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80048d8:	2300      	movs	r3, #0
 80048da:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80048dc:	2300      	movs	r3, #0
 80048de:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f003 0301 	and.w	r3, r3, #1
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d10b      	bne.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d105      	bne.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004900:	2b00      	cmp	r3, #0
 8004902:	d075      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004904:	4b91      	ldr	r3, [pc, #580]	; (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004906:	2200      	movs	r2, #0
 8004908:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800490a:	f7fd fe11 	bl	8002530 <HAL_GetTick>
 800490e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004910:	e008      	b.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004912:	f7fd fe0d 	bl	8002530 <HAL_GetTick>
 8004916:	4602      	mov	r2, r0
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	2b02      	cmp	r3, #2
 800491e:	d901      	bls.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004920:	2303      	movs	r3, #3
 8004922:	e189      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004924:	4b8a      	ldr	r3, [pc, #552]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800492c:	2b00      	cmp	r3, #0
 800492e:	d1f0      	bne.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 0301 	and.w	r3, r3, #1
 8004938:	2b00      	cmp	r3, #0
 800493a:	d009      	beq.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	019a      	lsls	r2, r3, #6
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	071b      	lsls	r3, r3, #28
 8004948:	4981      	ldr	r1, [pc, #516]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800494a:	4313      	orrs	r3, r2
 800494c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 0302 	and.w	r3, r3, #2
 8004958:	2b00      	cmp	r3, #0
 800495a:	d01f      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800495c:	4b7c      	ldr	r3, [pc, #496]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800495e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004962:	0f1b      	lsrs	r3, r3, #28
 8004964:	f003 0307 	and.w	r3, r3, #7
 8004968:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	019a      	lsls	r2, r3, #6
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	061b      	lsls	r3, r3, #24
 8004976:	431a      	orrs	r2, r3
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	071b      	lsls	r3, r3, #28
 800497c:	4974      	ldr	r1, [pc, #464]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800497e:	4313      	orrs	r3, r2
 8004980:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004984:	4b72      	ldr	r3, [pc, #456]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004986:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800498a:	f023 021f 	bic.w	r2, r3, #31
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	69db      	ldr	r3, [r3, #28]
 8004992:	3b01      	subs	r3, #1
 8004994:	496e      	ldr	r1, [pc, #440]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004996:	4313      	orrs	r3, r2
 8004998:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d00d      	beq.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	019a      	lsls	r2, r3, #6
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	061b      	lsls	r3, r3, #24
 80049b4:	431a      	orrs	r2, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	071b      	lsls	r3, r3, #28
 80049bc:	4964      	ldr	r1, [pc, #400]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80049be:	4313      	orrs	r3, r2
 80049c0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80049c4:	4b61      	ldr	r3, [pc, #388]	; (8004b4c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80049c6:	2201      	movs	r2, #1
 80049c8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80049ca:	f7fd fdb1 	bl	8002530 <HAL_GetTick>
 80049ce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80049d0:	e008      	b.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80049d2:	f7fd fdad 	bl	8002530 <HAL_GetTick>
 80049d6:	4602      	mov	r2, r0
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	1ad3      	subs	r3, r2, r3
 80049dc:	2b02      	cmp	r3, #2
 80049de:	d901      	bls.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80049e0:	2303      	movs	r3, #3
 80049e2:	e129      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80049e4:	4b5a      	ldr	r3, [pc, #360]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d0f0      	beq.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0304 	and.w	r3, r3, #4
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d105      	bne.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d079      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004a08:	4b52      	ldr	r3, [pc, #328]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a0e:	f7fd fd8f 	bl	8002530 <HAL_GetTick>
 8004a12:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004a14:	e008      	b.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004a16:	f7fd fd8b 	bl	8002530 <HAL_GetTick>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	1ad3      	subs	r3, r2, r3
 8004a20:	2b02      	cmp	r3, #2
 8004a22:	d901      	bls.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a24:	2303      	movs	r3, #3
 8004a26:	e107      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004a28:	4b49      	ldr	r3, [pc, #292]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004a30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a34:	d0ef      	beq.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0304 	and.w	r3, r3, #4
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d020      	beq.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004a42:	4b43      	ldr	r3, [pc, #268]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a48:	0f1b      	lsrs	r3, r3, #28
 8004a4a:	f003 0307 	and.w	r3, r3, #7
 8004a4e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	691b      	ldr	r3, [r3, #16]
 8004a54:	019a      	lsls	r2, r3, #6
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	695b      	ldr	r3, [r3, #20]
 8004a5a:	061b      	lsls	r3, r3, #24
 8004a5c:	431a      	orrs	r2, r3
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	071b      	lsls	r3, r3, #28
 8004a62:	493b      	ldr	r1, [pc, #236]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004a64:	4313      	orrs	r3, r2
 8004a66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004a6a:	4b39      	ldr	r3, [pc, #228]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004a6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a70:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6a1b      	ldr	r3, [r3, #32]
 8004a78:	3b01      	subs	r3, #1
 8004a7a:	021b      	lsls	r3, r3, #8
 8004a7c:	4934      	ldr	r1, [pc, #208]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f003 0308 	and.w	r3, r3, #8
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d01e      	beq.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004a90:	4b2f      	ldr	r3, [pc, #188]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a96:	0e1b      	lsrs	r3, r3, #24
 8004a98:	f003 030f 	and.w	r3, r3, #15
 8004a9c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	019a      	lsls	r2, r3, #6
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	061b      	lsls	r3, r3, #24
 8004aa8:	431a      	orrs	r2, r3
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	699b      	ldr	r3, [r3, #24]
 8004aae:	071b      	lsls	r3, r3, #28
 8004ab0:	4927      	ldr	r1, [pc, #156]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004ab8:	4b25      	ldr	r3, [pc, #148]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004aba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004abe:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac6:	4922      	ldr	r1, [pc, #136]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004ace:	4b21      	ldr	r3, [pc, #132]	; (8004b54 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ad4:	f7fd fd2c 	bl	8002530 <HAL_GetTick>
 8004ad8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004ada:	e008      	b.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004adc:	f7fd fd28 	bl	8002530 <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d901      	bls.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	e0a4      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004aee:	4b18      	ldr	r3, [pc, #96]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004af6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004afa:	d1ef      	bne.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0320 	and.w	r3, r3, #32
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	f000 808b 	beq.w	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	60fb      	str	r3, [r7, #12]
 8004b0e:	4b10      	ldr	r3, [pc, #64]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b12:	4a0f      	ldr	r2, [pc, #60]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b18:	6413      	str	r3, [r2, #64]	; 0x40
 8004b1a:	4b0d      	ldr	r3, [pc, #52]	; (8004b50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b22:	60fb      	str	r3, [r7, #12]
 8004b24:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004b26:	4b0c      	ldr	r3, [pc, #48]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a0b      	ldr	r2, [pc, #44]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004b2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b30:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004b32:	f7fd fcfd 	bl	8002530 <HAL_GetTick>
 8004b36:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004b38:	e010      	b.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004b3a:	f7fd fcf9 	bl	8002530 <HAL_GetTick>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	1ad3      	subs	r3, r2, r3
 8004b44:	2b02      	cmp	r3, #2
 8004b46:	d909      	bls.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004b48:	2303      	movs	r3, #3
 8004b4a:	e075      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004b4c:	42470068 	.word	0x42470068
 8004b50:	40023800 	.word	0x40023800
 8004b54:	42470070 	.word	0x42470070
 8004b58:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004b5c:	4b38      	ldr	r3, [pc, #224]	; (8004c40 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d0e8      	beq.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004b68:	4b36      	ldr	r3, [pc, #216]	; (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004b6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b70:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d02f      	beq.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b7c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b80:	693a      	ldr	r2, [r7, #16]
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d028      	beq.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b86:	4b2f      	ldr	r3, [pc, #188]	; (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004b88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b8e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b90:	4b2d      	ldr	r3, [pc, #180]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004b92:	2201      	movs	r2, #1
 8004b94:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004b96:	4b2c      	ldr	r3, [pc, #176]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004b98:	2200      	movs	r2, #0
 8004b9a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004b9c:	4a29      	ldr	r2, [pc, #164]	; (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004ba2:	4b28      	ldr	r3, [pc, #160]	; (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ba6:	f003 0301 	and.w	r3, r3, #1
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d114      	bne.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004bae:	f7fd fcbf 	bl	8002530 <HAL_GetTick>
 8004bb2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bb4:	e00a      	b.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bb6:	f7fd fcbb 	bl	8002530 <HAL_GetTick>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	1ad3      	subs	r3, r2, r3
 8004bc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d901      	bls.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004bc8:	2303      	movs	r3, #3
 8004bca:	e035      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bcc:	4b1d      	ldr	r3, [pc, #116]	; (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004bce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bd0:	f003 0302 	and.w	r3, r3, #2
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d0ee      	beq.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bdc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004be0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004be4:	d10d      	bne.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8004be6:	4b17      	ldr	r3, [pc, #92]	; (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bf2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004bf6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bfa:	4912      	ldr	r1, [pc, #72]	; (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	608b      	str	r3, [r1, #8]
 8004c00:	e005      	b.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8004c02:	4b10      	ldr	r3, [pc, #64]	; (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	4a0f      	ldr	r2, [pc, #60]	; (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004c08:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004c0c:	6093      	str	r3, [r2, #8]
 8004c0e:	4b0d      	ldr	r3, [pc, #52]	; (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004c10:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c1a:	490a      	ldr	r1, [pc, #40]	; (8004c44 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f003 0310 	and.w	r3, r3, #16
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d004      	beq.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8004c32:	4b06      	ldr	r3, [pc, #24]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8004c34:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004c36:	2300      	movs	r3, #0
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3718      	adds	r7, #24
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}
 8004c40:	40007000 	.word	0x40007000
 8004c44:	40023800 	.word	0x40023800
 8004c48:	42470e40 	.word	0x42470e40
 8004c4c:	424711e0 	.word	0x424711e0

08004c50 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b084      	sub	sp, #16
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d101      	bne.n	8004c66 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e066      	b.n	8004d34 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	7f5b      	ldrb	r3, [r3, #29]
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d105      	bne.n	8004c7c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f7fd f99a 	bl	8001fb0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2202      	movs	r2, #2
 8004c80:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	22ca      	movs	r2, #202	; 0xca
 8004c88:	625a      	str	r2, [r3, #36]	; 0x24
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2253      	movs	r2, #83	; 0x53
 8004c90:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f000 fa45 	bl	8005122 <RTC_EnterInitMode>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004c9c:	7bfb      	ldrb	r3, [r7, #15]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d12c      	bne.n	8004cfc <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	6812      	ldr	r2, [r2, #0]
 8004cac:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004cb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cb4:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	6899      	ldr	r1, [r3, #8]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	685a      	ldr	r2, [r3, #4]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	691b      	ldr	r3, [r3, #16]
 8004cc4:	431a      	orrs	r2, r3
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	431a      	orrs	r2, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	430a      	orrs	r2, r1
 8004cd2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	687a      	ldr	r2, [r7, #4]
 8004cda:	68d2      	ldr	r2, [r2, #12]
 8004cdc:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	6919      	ldr	r1, [r3, #16]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	041a      	lsls	r2, r3, #16
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	430a      	orrs	r2, r1
 8004cf0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f000 fa4c 	bl	8005190 <RTC_ExitInitMode>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004cfc:	7bfb      	ldrb	r3, [r7, #15]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d113      	bne.n	8004d2a <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004d10:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	699a      	ldr	r2, [r3, #24]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	430a      	orrs	r2, r1
 8004d22:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	22ff      	movs	r2, #255	; 0xff
 8004d30:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8004d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3710      	adds	r7, #16
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004d3c:	b590      	push	{r4, r7, lr}
 8004d3e:	b087      	sub	sp, #28
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	60b9      	str	r1, [r7, #8]
 8004d46:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	7f1b      	ldrb	r3, [r3, #28]
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d101      	bne.n	8004d58 <HAL_RTC_SetTime+0x1c>
 8004d54:	2302      	movs	r3, #2
 8004d56:	e087      	b.n	8004e68 <HAL_RTC_SetTime+0x12c>
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2202      	movs	r2, #2
 8004d62:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d126      	bne.n	8004db8 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d102      	bne.n	8004d7e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	781b      	ldrb	r3, [r3, #0]
 8004d82:	4618      	mov	r0, r3
 8004d84:	f000 fa29 	bl	80051da <RTC_ByteToBcd2>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	785b      	ldrb	r3, [r3, #1]
 8004d90:	4618      	mov	r0, r3
 8004d92:	f000 fa22 	bl	80051da <RTC_ByteToBcd2>
 8004d96:	4603      	mov	r3, r0
 8004d98:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004d9a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	789b      	ldrb	r3, [r3, #2]
 8004da0:	4618      	mov	r0, r3
 8004da2:	f000 fa1a 	bl	80051da <RTC_ByteToBcd2>
 8004da6:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004da8:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	78db      	ldrb	r3, [r3, #3]
 8004db0:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004db2:	4313      	orrs	r3, r2
 8004db4:	617b      	str	r3, [r7, #20]
 8004db6:	e018      	b.n	8004dea <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d102      	bne.n	8004dcc <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	781b      	ldrb	r3, [r3, #0]
 8004dd0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	785b      	ldrb	r3, [r3, #1]
 8004dd6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004dd8:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004dda:	68ba      	ldr	r2, [r7, #8]
 8004ddc:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004dde:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	78db      	ldrb	r3, [r3, #3]
 8004de4:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004de6:	4313      	orrs	r3, r2
 8004de8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	22ca      	movs	r2, #202	; 0xca
 8004df0:	625a      	str	r2, [r3, #36]	; 0x24
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	2253      	movs	r2, #83	; 0x53
 8004df8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004dfa:	68f8      	ldr	r0, [r7, #12]
 8004dfc:	f000 f991 	bl	8005122 <RTC_EnterInitMode>
 8004e00:	4603      	mov	r3, r0
 8004e02:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004e04:	7cfb      	ldrb	r3, [r7, #19]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d120      	bne.n	8004e4c <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004e14:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004e18:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	689a      	ldr	r2, [r3, #8]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e28:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	6899      	ldr	r1, [r3, #8]
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	68da      	ldr	r2, [r3, #12]
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	691b      	ldr	r3, [r3, #16]
 8004e38:	431a      	orrs	r2, r3
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	430a      	orrs	r2, r1
 8004e40:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004e42:	68f8      	ldr	r0, [r7, #12]
 8004e44:	f000 f9a4 	bl	8005190 <RTC_ExitInitMode>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004e4c:	7cfb      	ldrb	r3, [r7, #19]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d102      	bne.n	8004e58 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2201      	movs	r2, #1
 8004e56:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	22ff      	movs	r2, #255	; 0xff
 8004e5e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2200      	movs	r2, #0
 8004e64:	771a      	strb	r2, [r3, #28]

  return status;
 8004e66:	7cfb      	ldrb	r3, [r7, #19]
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	371c      	adds	r7, #28
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd90      	pop	{r4, r7, pc}

08004e70 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b086      	sub	sp, #24
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	60f8      	str	r0, [r7, #12]
 8004e78:	60b9      	str	r1, [r7, #8]
 8004e7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	691b      	ldr	r3, [r3, #16]
 8004e90:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004ea2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004ea6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	0c1b      	lsrs	r3, r3, #16
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004eb2:	b2da      	uxtb	r2, r3
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	0a1b      	lsrs	r3, r3, #8
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ec2:	b2da      	uxtb	r2, r3
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	b2db      	uxtb	r3, r3
 8004ecc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ed0:	b2da      	uxtb	r2, r3
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	0d9b      	lsrs	r3, r3, #22
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	f003 0301 	and.w	r3, r3, #1
 8004ee0:	b2da      	uxtb	r2, r3
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d11a      	bne.n	8004f22 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f000 f98f 	bl	8005214 <RTC_Bcd2ToByte>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	461a      	mov	r2, r3
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	785b      	ldrb	r3, [r3, #1]
 8004f02:	4618      	mov	r0, r3
 8004f04:	f000 f986 	bl	8005214 <RTC_Bcd2ToByte>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	789b      	ldrb	r3, [r3, #2]
 8004f14:	4618      	mov	r0, r3
 8004f16:	f000 f97d 	bl	8005214 <RTC_Bcd2ToByte>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004f22:	2300      	movs	r3, #0
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3718      	adds	r7, #24
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004f2c:	b590      	push	{r4, r7, lr}
 8004f2e:	b087      	sub	sp, #28
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	60f8      	str	r0, [r7, #12]
 8004f34:	60b9      	str	r1, [r7, #8]
 8004f36:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	7f1b      	ldrb	r3, [r3, #28]
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d101      	bne.n	8004f48 <HAL_RTC_SetDate+0x1c>
 8004f44:	2302      	movs	r3, #2
 8004f46:	e071      	b.n	800502c <HAL_RTC_SetDate+0x100>
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2202      	movs	r2, #2
 8004f52:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d10e      	bne.n	8004f78 <HAL_RTC_SetDate+0x4c>
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	785b      	ldrb	r3, [r3, #1]
 8004f5e:	f003 0310 	and.w	r3, r3, #16
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d008      	beq.n	8004f78 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	785b      	ldrb	r3, [r3, #1]
 8004f6a:	f023 0310 	bic.w	r3, r3, #16
 8004f6e:	b2db      	uxtb	r3, r3
 8004f70:	330a      	adds	r3, #10
 8004f72:	b2da      	uxtb	r2, r3
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d11c      	bne.n	8004fb8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	78db      	ldrb	r3, [r3, #3]
 8004f82:	4618      	mov	r0, r3
 8004f84:	f000 f929 	bl	80051da <RTC_ByteToBcd2>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	785b      	ldrb	r3, [r3, #1]
 8004f90:	4618      	mov	r0, r3
 8004f92:	f000 f922 	bl	80051da <RTC_ByteToBcd2>
 8004f96:	4603      	mov	r3, r0
 8004f98:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004f9a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	789b      	ldrb	r3, [r3, #2]
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f000 f91a 	bl	80051da <RTC_ByteToBcd2>
 8004fa6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004fa8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	781b      	ldrb	r3, [r3, #0]
 8004fb0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	617b      	str	r3, [r7, #20]
 8004fb6:	e00e      	b.n	8004fd6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	78db      	ldrb	r3, [r3, #3]
 8004fbc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	785b      	ldrb	r3, [r3, #1]
 8004fc2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004fc4:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004fc6:	68ba      	ldr	r2, [r7, #8]
 8004fc8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004fca:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	781b      	ldrb	r3, [r3, #0]
 8004fd0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	22ca      	movs	r2, #202	; 0xca
 8004fdc:	625a      	str	r2, [r3, #36]	; 0x24
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2253      	movs	r2, #83	; 0x53
 8004fe4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004fe6:	68f8      	ldr	r0, [r7, #12]
 8004fe8:	f000 f89b 	bl	8005122 <RTC_EnterInitMode>
 8004fec:	4603      	mov	r3, r0
 8004fee:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004ff0:	7cfb      	ldrb	r3, [r7, #19]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d10c      	bne.n	8005010 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005000:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005004:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005006:	68f8      	ldr	r0, [r7, #12]
 8005008:	f000 f8c2 	bl	8005190 <RTC_ExitInitMode>
 800500c:	4603      	mov	r3, r0
 800500e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005010:	7cfb      	ldrb	r3, [r7, #19]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d102      	bne.n	800501c <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2201      	movs	r2, #1
 800501a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	22ff      	movs	r2, #255	; 0xff
 8005022:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2200      	movs	r2, #0
 8005028:	771a      	strb	r2, [r3, #28]

  return status;
 800502a:	7cfb      	ldrb	r3, [r7, #19]
}
 800502c:	4618      	mov	r0, r3
 800502e:	371c      	adds	r7, #28
 8005030:	46bd      	mov	sp, r7
 8005032:	bd90      	pop	{r4, r7, pc}

08005034 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b086      	sub	sp, #24
 8005038:	af00      	add	r7, sp, #0
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005040:	2300      	movs	r3, #0
 8005042:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800504e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005052:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	0c1b      	lsrs	r3, r3, #16
 8005058:	b2da      	uxtb	r2, r3
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	0a1b      	lsrs	r3, r3, #8
 8005062:	b2db      	uxtb	r3, r3
 8005064:	f003 031f 	and.w	r3, r3, #31
 8005068:	b2da      	uxtb	r2, r3
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	b2db      	uxtb	r3, r3
 8005072:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005076:	b2da      	uxtb	r2, r3
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	0b5b      	lsrs	r3, r3, #13
 8005080:	b2db      	uxtb	r3, r3
 8005082:	f003 0307 	and.w	r3, r3, #7
 8005086:	b2da      	uxtb	r2, r3
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d11a      	bne.n	80050c8 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	78db      	ldrb	r3, [r3, #3]
 8005096:	4618      	mov	r0, r3
 8005098:	f000 f8bc 	bl	8005214 <RTC_Bcd2ToByte>
 800509c:	4603      	mov	r3, r0
 800509e:	461a      	mov	r2, r3
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	785b      	ldrb	r3, [r3, #1]
 80050a8:	4618      	mov	r0, r3
 80050aa:	f000 f8b3 	bl	8005214 <RTC_Bcd2ToByte>
 80050ae:	4603      	mov	r3, r0
 80050b0:	461a      	mov	r2, r3
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	789b      	ldrb	r3, [r3, #2]
 80050ba:	4618      	mov	r0, r3
 80050bc:	f000 f8aa 	bl	8005214 <RTC_Bcd2ToByte>
 80050c0:	4603      	mov	r3, r0
 80050c2:	461a      	mov	r2, r3
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80050c8:	2300      	movs	r3, #0
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3718      	adds	r7, #24
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}

080050d2 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80050d2:	b580      	push	{r7, lr}
 80050d4:	b084      	sub	sp, #16
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80050da:	2300      	movs	r3, #0
 80050dc:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	68da      	ldr	r2, [r3, #12]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80050ec:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80050ee:	f7fd fa1f 	bl	8002530 <HAL_GetTick>
 80050f2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80050f4:	e009      	b.n	800510a <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80050f6:	f7fd fa1b 	bl	8002530 <HAL_GetTick>
 80050fa:	4602      	mov	r2, r0
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005104:	d901      	bls.n	800510a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005106:	2303      	movs	r3, #3
 8005108:	e007      	b.n	800511a <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	f003 0320 	and.w	r3, r3, #32
 8005114:	2b00      	cmp	r3, #0
 8005116:	d0ee      	beq.n	80050f6 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3710      	adds	r7, #16
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}

08005122 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005122:	b580      	push	{r7, lr}
 8005124:	b084      	sub	sp, #16
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800512a:	2300      	movs	r3, #0
 800512c:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800512e:	2300      	movs	r3, #0
 8005130:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800513c:	2b00      	cmp	r3, #0
 800513e:	d122      	bne.n	8005186 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	68da      	ldr	r2, [r3, #12]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800514e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005150:	f7fd f9ee 	bl	8002530 <HAL_GetTick>
 8005154:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005156:	e00c      	b.n	8005172 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005158:	f7fd f9ea 	bl	8002530 <HAL_GetTick>
 800515c:	4602      	mov	r2, r0
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005166:	d904      	bls.n	8005172 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2204      	movs	r2, #4
 800516c:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800517c:	2b00      	cmp	r3, #0
 800517e:	d102      	bne.n	8005186 <RTC_EnterInitMode+0x64>
 8005180:	7bfb      	ldrb	r3, [r7, #15]
 8005182:	2b01      	cmp	r3, #1
 8005184:	d1e8      	bne.n	8005158 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005186:	7bfb      	ldrb	r3, [r7, #15]
}
 8005188:	4618      	mov	r0, r3
 800518a:	3710      	adds	r7, #16
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}

08005190 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b084      	sub	sp, #16
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005198:	2300      	movs	r3, #0
 800519a:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	68da      	ldr	r2, [r3, #12]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80051aa:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	f003 0320 	and.w	r3, r3, #32
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d10a      	bne.n	80051d0 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f7ff ff89 	bl	80050d2 <HAL_RTC_WaitForSynchro>
 80051c0:	4603      	mov	r3, r0
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d004      	beq.n	80051d0 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2204      	movs	r2, #4
 80051ca:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80051d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	3710      	adds	r7, #16
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}

080051da <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80051da:	b480      	push	{r7}
 80051dc:	b085      	sub	sp, #20
 80051de:	af00      	add	r7, sp, #0
 80051e0:	4603      	mov	r3, r0
 80051e2:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 80051e4:	2300      	movs	r3, #0
 80051e6:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 80051e8:	e005      	b.n	80051f6 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80051ea:	7bfb      	ldrb	r3, [r7, #15]
 80051ec:	3301      	adds	r3, #1
 80051ee:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 80051f0:	79fb      	ldrb	r3, [r7, #7]
 80051f2:	3b0a      	subs	r3, #10
 80051f4:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80051f6:	79fb      	ldrb	r3, [r7, #7]
 80051f8:	2b09      	cmp	r3, #9
 80051fa:	d8f6      	bhi.n	80051ea <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80051fc:	7bfb      	ldrb	r3, [r7, #15]
 80051fe:	011b      	lsls	r3, r3, #4
 8005200:	b2da      	uxtb	r2, r3
 8005202:	79fb      	ldrb	r3, [r7, #7]
 8005204:	4313      	orrs	r3, r2
 8005206:	b2db      	uxtb	r3, r3
}
 8005208:	4618      	mov	r0, r3
 800520a:	3714      	adds	r7, #20
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr

08005214 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005214:	b480      	push	{r7}
 8005216:	b085      	sub	sp, #20
 8005218:	af00      	add	r7, sp, #0
 800521a:	4603      	mov	r3, r0
 800521c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 800521e:	2300      	movs	r3, #0
 8005220:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8005222:	79fb      	ldrb	r3, [r7, #7]
 8005224:	091b      	lsrs	r3, r3, #4
 8005226:	b2db      	uxtb	r3, r3
 8005228:	461a      	mov	r2, r3
 800522a:	0092      	lsls	r2, r2, #2
 800522c:	4413      	add	r3, r2
 800522e:	005b      	lsls	r3, r3, #1
 8005230:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8005232:	79fb      	ldrb	r3, [r7, #7]
 8005234:	f003 030f 	and.w	r3, r3, #15
 8005238:	b2da      	uxtb	r2, r3
 800523a:	7bfb      	ldrb	r3, [r7, #15]
 800523c:	4413      	add	r3, r2
 800523e:	b2db      	uxtb	r3, r3
}
 8005240:	4618      	mov	r0, r3
 8005242:	3714      	adds	r7, #20
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d101      	bne.n	800525e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800525a:	2301      	movs	r3, #1
 800525c:	e041      	b.n	80052e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005264:	b2db      	uxtb	r3, r3
 8005266:	2b00      	cmp	r3, #0
 8005268:	d106      	bne.n	8005278 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005272:	6878      	ldr	r0, [r7, #4]
 8005274:	f7fd f838 	bl	80022e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2202      	movs	r2, #2
 800527c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	3304      	adds	r3, #4
 8005288:	4619      	mov	r1, r3
 800528a:	4610      	mov	r0, r2
 800528c:	f000 fa96 	bl	80057bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052e0:	2300      	movs	r3, #0
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3708      	adds	r7, #8
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
	...

080052ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b085      	sub	sp, #20
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052fa:	b2db      	uxtb	r3, r3
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d001      	beq.n	8005304 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e04e      	b.n	80053a2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2202      	movs	r2, #2
 8005308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	68da      	ldr	r2, [r3, #12]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f042 0201 	orr.w	r2, r2, #1
 800531a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a23      	ldr	r2, [pc, #140]	; (80053b0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d022      	beq.n	800536c <HAL_TIM_Base_Start_IT+0x80>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800532e:	d01d      	beq.n	800536c <HAL_TIM_Base_Start_IT+0x80>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a1f      	ldr	r2, [pc, #124]	; (80053b4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d018      	beq.n	800536c <HAL_TIM_Base_Start_IT+0x80>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a1e      	ldr	r2, [pc, #120]	; (80053b8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d013      	beq.n	800536c <HAL_TIM_Base_Start_IT+0x80>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a1c      	ldr	r2, [pc, #112]	; (80053bc <HAL_TIM_Base_Start_IT+0xd0>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d00e      	beq.n	800536c <HAL_TIM_Base_Start_IT+0x80>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a1b      	ldr	r2, [pc, #108]	; (80053c0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d009      	beq.n	800536c <HAL_TIM_Base_Start_IT+0x80>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a19      	ldr	r2, [pc, #100]	; (80053c4 <HAL_TIM_Base_Start_IT+0xd8>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d004      	beq.n	800536c <HAL_TIM_Base_Start_IT+0x80>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a18      	ldr	r2, [pc, #96]	; (80053c8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d111      	bne.n	8005390 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	f003 0307 	and.w	r3, r3, #7
 8005376:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2b06      	cmp	r3, #6
 800537c:	d010      	beq.n	80053a0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f042 0201 	orr.w	r2, r2, #1
 800538c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800538e:	e007      	b.n	80053a0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f042 0201 	orr.w	r2, r2, #1
 800539e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053a0:	2300      	movs	r3, #0
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3714      	adds	r7, #20
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr
 80053ae:	bf00      	nop
 80053b0:	40010000 	.word	0x40010000
 80053b4:	40000400 	.word	0x40000400
 80053b8:	40000800 	.word	0x40000800
 80053bc:	40000c00 	.word	0x40000c00
 80053c0:	40010400 	.word	0x40010400
 80053c4:	40014000 	.word	0x40014000
 80053c8:	40001800 	.word	0x40001800

080053cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b082      	sub	sp, #8
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	f003 0302 	and.w	r3, r3, #2
 80053de:	2b02      	cmp	r3, #2
 80053e0:	d122      	bne.n	8005428 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	68db      	ldr	r3, [r3, #12]
 80053e8:	f003 0302 	and.w	r3, r3, #2
 80053ec:	2b02      	cmp	r3, #2
 80053ee:	d11b      	bne.n	8005428 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f06f 0202 	mvn.w	r2, #2
 80053f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2201      	movs	r2, #1
 80053fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	699b      	ldr	r3, [r3, #24]
 8005406:	f003 0303 	and.w	r3, r3, #3
 800540a:	2b00      	cmp	r3, #0
 800540c:	d003      	beq.n	8005416 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 f9b5 	bl	800577e <HAL_TIM_IC_CaptureCallback>
 8005414:	e005      	b.n	8005422 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f000 f9a7 	bl	800576a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f000 f9b8 	bl	8005792 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	691b      	ldr	r3, [r3, #16]
 800542e:	f003 0304 	and.w	r3, r3, #4
 8005432:	2b04      	cmp	r3, #4
 8005434:	d122      	bne.n	800547c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	f003 0304 	and.w	r3, r3, #4
 8005440:	2b04      	cmp	r3, #4
 8005442:	d11b      	bne.n	800547c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f06f 0204 	mvn.w	r2, #4
 800544c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2202      	movs	r2, #2
 8005452:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	699b      	ldr	r3, [r3, #24]
 800545a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800545e:	2b00      	cmp	r3, #0
 8005460:	d003      	beq.n	800546a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 f98b 	bl	800577e <HAL_TIM_IC_CaptureCallback>
 8005468:	e005      	b.n	8005476 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f000 f97d 	bl	800576a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005470:	6878      	ldr	r0, [r7, #4]
 8005472:	f000 f98e 	bl	8005792 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	691b      	ldr	r3, [r3, #16]
 8005482:	f003 0308 	and.w	r3, r3, #8
 8005486:	2b08      	cmp	r3, #8
 8005488:	d122      	bne.n	80054d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	68db      	ldr	r3, [r3, #12]
 8005490:	f003 0308 	and.w	r3, r3, #8
 8005494:	2b08      	cmp	r3, #8
 8005496:	d11b      	bne.n	80054d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f06f 0208 	mvn.w	r2, #8
 80054a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2204      	movs	r2, #4
 80054a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	69db      	ldr	r3, [r3, #28]
 80054ae:	f003 0303 	and.w	r3, r3, #3
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d003      	beq.n	80054be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f000 f961 	bl	800577e <HAL_TIM_IC_CaptureCallback>
 80054bc:	e005      	b.n	80054ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f000 f953 	bl	800576a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054c4:	6878      	ldr	r0, [r7, #4]
 80054c6:	f000 f964 	bl	8005792 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2200      	movs	r2, #0
 80054ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	691b      	ldr	r3, [r3, #16]
 80054d6:	f003 0310 	and.w	r3, r3, #16
 80054da:	2b10      	cmp	r3, #16
 80054dc:	d122      	bne.n	8005524 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	68db      	ldr	r3, [r3, #12]
 80054e4:	f003 0310 	and.w	r3, r3, #16
 80054e8:	2b10      	cmp	r3, #16
 80054ea:	d11b      	bne.n	8005524 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f06f 0210 	mvn.w	r2, #16
 80054f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2208      	movs	r2, #8
 80054fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	69db      	ldr	r3, [r3, #28]
 8005502:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005506:	2b00      	cmp	r3, #0
 8005508:	d003      	beq.n	8005512 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 f937 	bl	800577e <HAL_TIM_IC_CaptureCallback>
 8005510:	e005      	b.n	800551e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f000 f929 	bl	800576a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f000 f93a 	bl	8005792 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	691b      	ldr	r3, [r3, #16]
 800552a:	f003 0301 	and.w	r3, r3, #1
 800552e:	2b01      	cmp	r3, #1
 8005530:	d10e      	bne.n	8005550 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	68db      	ldr	r3, [r3, #12]
 8005538:	f003 0301 	and.w	r3, r3, #1
 800553c:	2b01      	cmp	r3, #1
 800553e:	d107      	bne.n	8005550 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f06f 0201 	mvn.w	r2, #1
 8005548:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f7fc fc30 	bl	8001db0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800555a:	2b80      	cmp	r3, #128	; 0x80
 800555c:	d10e      	bne.n	800557c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	68db      	ldr	r3, [r3, #12]
 8005564:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005568:	2b80      	cmp	r3, #128	; 0x80
 800556a:	d107      	bne.n	800557c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005574:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f000 fae0 	bl	8005b3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	691b      	ldr	r3, [r3, #16]
 8005582:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005586:	2b40      	cmp	r3, #64	; 0x40
 8005588:	d10e      	bne.n	80055a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005594:	2b40      	cmp	r3, #64	; 0x40
 8005596:	d107      	bne.n	80055a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80055a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f000 f8ff 	bl	80057a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	f003 0320 	and.w	r3, r3, #32
 80055b2:	2b20      	cmp	r3, #32
 80055b4:	d10e      	bne.n	80055d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	f003 0320 	and.w	r3, r3, #32
 80055c0:	2b20      	cmp	r3, #32
 80055c2:	d107      	bne.n	80055d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f06f 0220 	mvn.w	r2, #32
 80055cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 faaa 	bl	8005b28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80055d4:	bf00      	nop
 80055d6:	3708      	adds	r7, #8
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055e6:	2300      	movs	r3, #0
 80055e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d101      	bne.n	80055f8 <HAL_TIM_ConfigClockSource+0x1c>
 80055f4:	2302      	movs	r3, #2
 80055f6:	e0b4      	b.n	8005762 <HAL_TIM_ConfigClockSource+0x186>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2202      	movs	r2, #2
 8005604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005616:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800561e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	68ba      	ldr	r2, [r7, #8]
 8005626:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005630:	d03e      	beq.n	80056b0 <HAL_TIM_ConfigClockSource+0xd4>
 8005632:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005636:	f200 8087 	bhi.w	8005748 <HAL_TIM_ConfigClockSource+0x16c>
 800563a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800563e:	f000 8086 	beq.w	800574e <HAL_TIM_ConfigClockSource+0x172>
 8005642:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005646:	d87f      	bhi.n	8005748 <HAL_TIM_ConfigClockSource+0x16c>
 8005648:	2b70      	cmp	r3, #112	; 0x70
 800564a:	d01a      	beq.n	8005682 <HAL_TIM_ConfigClockSource+0xa6>
 800564c:	2b70      	cmp	r3, #112	; 0x70
 800564e:	d87b      	bhi.n	8005748 <HAL_TIM_ConfigClockSource+0x16c>
 8005650:	2b60      	cmp	r3, #96	; 0x60
 8005652:	d050      	beq.n	80056f6 <HAL_TIM_ConfigClockSource+0x11a>
 8005654:	2b60      	cmp	r3, #96	; 0x60
 8005656:	d877      	bhi.n	8005748 <HAL_TIM_ConfigClockSource+0x16c>
 8005658:	2b50      	cmp	r3, #80	; 0x50
 800565a:	d03c      	beq.n	80056d6 <HAL_TIM_ConfigClockSource+0xfa>
 800565c:	2b50      	cmp	r3, #80	; 0x50
 800565e:	d873      	bhi.n	8005748 <HAL_TIM_ConfigClockSource+0x16c>
 8005660:	2b40      	cmp	r3, #64	; 0x40
 8005662:	d058      	beq.n	8005716 <HAL_TIM_ConfigClockSource+0x13a>
 8005664:	2b40      	cmp	r3, #64	; 0x40
 8005666:	d86f      	bhi.n	8005748 <HAL_TIM_ConfigClockSource+0x16c>
 8005668:	2b30      	cmp	r3, #48	; 0x30
 800566a:	d064      	beq.n	8005736 <HAL_TIM_ConfigClockSource+0x15a>
 800566c:	2b30      	cmp	r3, #48	; 0x30
 800566e:	d86b      	bhi.n	8005748 <HAL_TIM_ConfigClockSource+0x16c>
 8005670:	2b20      	cmp	r3, #32
 8005672:	d060      	beq.n	8005736 <HAL_TIM_ConfigClockSource+0x15a>
 8005674:	2b20      	cmp	r3, #32
 8005676:	d867      	bhi.n	8005748 <HAL_TIM_ConfigClockSource+0x16c>
 8005678:	2b00      	cmp	r3, #0
 800567a:	d05c      	beq.n	8005736 <HAL_TIM_ConfigClockSource+0x15a>
 800567c:	2b10      	cmp	r3, #16
 800567e:	d05a      	beq.n	8005736 <HAL_TIM_ConfigClockSource+0x15a>
 8005680:	e062      	b.n	8005748 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6818      	ldr	r0, [r3, #0]
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	6899      	ldr	r1, [r3, #8]
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	685a      	ldr	r2, [r3, #4]
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	f000 f9ad 	bl	80059f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80056a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	68ba      	ldr	r2, [r7, #8]
 80056ac:	609a      	str	r2, [r3, #8]
      break;
 80056ae:	e04f      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6818      	ldr	r0, [r3, #0]
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	6899      	ldr	r1, [r3, #8]
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	685a      	ldr	r2, [r3, #4]
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	68db      	ldr	r3, [r3, #12]
 80056c0:	f000 f996 	bl	80059f0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	689a      	ldr	r2, [r3, #8]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80056d2:	609a      	str	r2, [r3, #8]
      break;
 80056d4:	e03c      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6818      	ldr	r0, [r3, #0]
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	6859      	ldr	r1, [r3, #4]
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	461a      	mov	r2, r3
 80056e4:	f000 f90a 	bl	80058fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2150      	movs	r1, #80	; 0x50
 80056ee:	4618      	mov	r0, r3
 80056f0:	f000 f963 	bl	80059ba <TIM_ITRx_SetConfig>
      break;
 80056f4:	e02c      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6818      	ldr	r0, [r3, #0]
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	6859      	ldr	r1, [r3, #4]
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	68db      	ldr	r3, [r3, #12]
 8005702:	461a      	mov	r2, r3
 8005704:	f000 f929 	bl	800595a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2160      	movs	r1, #96	; 0x60
 800570e:	4618      	mov	r0, r3
 8005710:	f000 f953 	bl	80059ba <TIM_ITRx_SetConfig>
      break;
 8005714:	e01c      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6818      	ldr	r0, [r3, #0]
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	6859      	ldr	r1, [r3, #4]
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	461a      	mov	r2, r3
 8005724:	f000 f8ea 	bl	80058fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	2140      	movs	r1, #64	; 0x40
 800572e:	4618      	mov	r0, r3
 8005730:	f000 f943 	bl	80059ba <TIM_ITRx_SetConfig>
      break;
 8005734:	e00c      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4619      	mov	r1, r3
 8005740:	4610      	mov	r0, r2
 8005742:	f000 f93a 	bl	80059ba <TIM_ITRx_SetConfig>
      break;
 8005746:	e003      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	73fb      	strb	r3, [r7, #15]
      break;
 800574c:	e000      	b.n	8005750 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800574e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005760:	7bfb      	ldrb	r3, [r7, #15]
}
 8005762:	4618      	mov	r0, r3
 8005764:	3710      	adds	r7, #16
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}

0800576a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800576a:	b480      	push	{r7}
 800576c:	b083      	sub	sp, #12
 800576e:	af00      	add	r7, sp, #0
 8005770:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005772:	bf00      	nop
 8005774:	370c      	adds	r7, #12
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr

0800577e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800577e:	b480      	push	{r7}
 8005780:	b083      	sub	sp, #12
 8005782:	af00      	add	r7, sp, #0
 8005784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005786:	bf00      	nop
 8005788:	370c      	adds	r7, #12
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr

08005792 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005792:	b480      	push	{r7}
 8005794:	b083      	sub	sp, #12
 8005796:	af00      	add	r7, sp, #0
 8005798:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800579a:	bf00      	nop
 800579c:	370c      	adds	r7, #12
 800579e:	46bd      	mov	sp, r7
 80057a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a4:	4770      	bx	lr

080057a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80057a6:	b480      	push	{r7}
 80057a8:	b083      	sub	sp, #12
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80057ae:	bf00      	nop
 80057b0:	370c      	adds	r7, #12
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr
	...

080057bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80057bc:	b480      	push	{r7}
 80057be:	b085      	sub	sp, #20
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
 80057c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a40      	ldr	r2, [pc, #256]	; (80058d0 <TIM_Base_SetConfig+0x114>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d013      	beq.n	80057fc <TIM_Base_SetConfig+0x40>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057da:	d00f      	beq.n	80057fc <TIM_Base_SetConfig+0x40>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a3d      	ldr	r2, [pc, #244]	; (80058d4 <TIM_Base_SetConfig+0x118>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d00b      	beq.n	80057fc <TIM_Base_SetConfig+0x40>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4a3c      	ldr	r2, [pc, #240]	; (80058d8 <TIM_Base_SetConfig+0x11c>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d007      	beq.n	80057fc <TIM_Base_SetConfig+0x40>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a3b      	ldr	r2, [pc, #236]	; (80058dc <TIM_Base_SetConfig+0x120>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d003      	beq.n	80057fc <TIM_Base_SetConfig+0x40>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4a3a      	ldr	r2, [pc, #232]	; (80058e0 <TIM_Base_SetConfig+0x124>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d108      	bne.n	800580e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005802:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	68fa      	ldr	r2, [r7, #12]
 800580a:	4313      	orrs	r3, r2
 800580c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4a2f      	ldr	r2, [pc, #188]	; (80058d0 <TIM_Base_SetConfig+0x114>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d02b      	beq.n	800586e <TIM_Base_SetConfig+0xb2>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800581c:	d027      	beq.n	800586e <TIM_Base_SetConfig+0xb2>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a2c      	ldr	r2, [pc, #176]	; (80058d4 <TIM_Base_SetConfig+0x118>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d023      	beq.n	800586e <TIM_Base_SetConfig+0xb2>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4a2b      	ldr	r2, [pc, #172]	; (80058d8 <TIM_Base_SetConfig+0x11c>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d01f      	beq.n	800586e <TIM_Base_SetConfig+0xb2>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a2a      	ldr	r2, [pc, #168]	; (80058dc <TIM_Base_SetConfig+0x120>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d01b      	beq.n	800586e <TIM_Base_SetConfig+0xb2>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a29      	ldr	r2, [pc, #164]	; (80058e0 <TIM_Base_SetConfig+0x124>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d017      	beq.n	800586e <TIM_Base_SetConfig+0xb2>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4a28      	ldr	r2, [pc, #160]	; (80058e4 <TIM_Base_SetConfig+0x128>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d013      	beq.n	800586e <TIM_Base_SetConfig+0xb2>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a27      	ldr	r2, [pc, #156]	; (80058e8 <TIM_Base_SetConfig+0x12c>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d00f      	beq.n	800586e <TIM_Base_SetConfig+0xb2>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	4a26      	ldr	r2, [pc, #152]	; (80058ec <TIM_Base_SetConfig+0x130>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d00b      	beq.n	800586e <TIM_Base_SetConfig+0xb2>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	4a25      	ldr	r2, [pc, #148]	; (80058f0 <TIM_Base_SetConfig+0x134>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d007      	beq.n	800586e <TIM_Base_SetConfig+0xb2>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a24      	ldr	r2, [pc, #144]	; (80058f4 <TIM_Base_SetConfig+0x138>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d003      	beq.n	800586e <TIM_Base_SetConfig+0xb2>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	4a23      	ldr	r2, [pc, #140]	; (80058f8 <TIM_Base_SetConfig+0x13c>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d108      	bne.n	8005880 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005874:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	68fa      	ldr	r2, [r7, #12]
 800587c:	4313      	orrs	r3, r2
 800587e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	695b      	ldr	r3, [r3, #20]
 800588a:	4313      	orrs	r3, r2
 800588c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	68fa      	ldr	r2, [r7, #12]
 8005892:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	689a      	ldr	r2, [r3, #8]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	4a0a      	ldr	r2, [pc, #40]	; (80058d0 <TIM_Base_SetConfig+0x114>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d003      	beq.n	80058b4 <TIM_Base_SetConfig+0xf8>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	4a0c      	ldr	r2, [pc, #48]	; (80058e0 <TIM_Base_SetConfig+0x124>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d103      	bne.n	80058bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	691a      	ldr	r2, [r3, #16]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	615a      	str	r2, [r3, #20]
}
 80058c2:	bf00      	nop
 80058c4:	3714      	adds	r7, #20
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr
 80058ce:	bf00      	nop
 80058d0:	40010000 	.word	0x40010000
 80058d4:	40000400 	.word	0x40000400
 80058d8:	40000800 	.word	0x40000800
 80058dc:	40000c00 	.word	0x40000c00
 80058e0:	40010400 	.word	0x40010400
 80058e4:	40014000 	.word	0x40014000
 80058e8:	40014400 	.word	0x40014400
 80058ec:	40014800 	.word	0x40014800
 80058f0:	40001800 	.word	0x40001800
 80058f4:	40001c00 	.word	0x40001c00
 80058f8:	40002000 	.word	0x40002000

080058fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b087      	sub	sp, #28
 8005900:	af00      	add	r7, sp, #0
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6a1b      	ldr	r3, [r3, #32]
 800590c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	6a1b      	ldr	r3, [r3, #32]
 8005912:	f023 0201 	bic.w	r2, r3, #1
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	699b      	ldr	r3, [r3, #24]
 800591e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005926:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	011b      	lsls	r3, r3, #4
 800592c:	693a      	ldr	r2, [r7, #16]
 800592e:	4313      	orrs	r3, r2
 8005930:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	f023 030a 	bic.w	r3, r3, #10
 8005938:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800593a:	697a      	ldr	r2, [r7, #20]
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	4313      	orrs	r3, r2
 8005940:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	693a      	ldr	r2, [r7, #16]
 8005946:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	697a      	ldr	r2, [r7, #20]
 800594c:	621a      	str	r2, [r3, #32]
}
 800594e:	bf00      	nop
 8005950:	371c      	adds	r7, #28
 8005952:	46bd      	mov	sp, r7
 8005954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005958:	4770      	bx	lr

0800595a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800595a:	b480      	push	{r7}
 800595c:	b087      	sub	sp, #28
 800595e:	af00      	add	r7, sp, #0
 8005960:	60f8      	str	r0, [r7, #12]
 8005962:	60b9      	str	r1, [r7, #8]
 8005964:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6a1b      	ldr	r3, [r3, #32]
 800596a:	f023 0210 	bic.w	r2, r3, #16
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	699b      	ldr	r3, [r3, #24]
 8005976:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6a1b      	ldr	r3, [r3, #32]
 800597c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005984:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	031b      	lsls	r3, r3, #12
 800598a:	697a      	ldr	r2, [r7, #20]
 800598c:	4313      	orrs	r3, r2
 800598e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005996:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	011b      	lsls	r3, r3, #4
 800599c:	693a      	ldr	r2, [r7, #16]
 800599e:	4313      	orrs	r3, r2
 80059a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	697a      	ldr	r2, [r7, #20]
 80059a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	693a      	ldr	r2, [r7, #16]
 80059ac:	621a      	str	r2, [r3, #32]
}
 80059ae:	bf00      	nop
 80059b0:	371c      	adds	r7, #28
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr

080059ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80059ba:	b480      	push	{r7}
 80059bc:	b085      	sub	sp, #20
 80059be:	af00      	add	r7, sp, #0
 80059c0:	6078      	str	r0, [r7, #4]
 80059c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80059d2:	683a      	ldr	r2, [r7, #0]
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	f043 0307 	orr.w	r3, r3, #7
 80059dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	68fa      	ldr	r2, [r7, #12]
 80059e2:	609a      	str	r2, [r3, #8]
}
 80059e4:	bf00      	nop
 80059e6:	3714      	adds	r7, #20
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b087      	sub	sp, #28
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	60f8      	str	r0, [r7, #12]
 80059f8:	60b9      	str	r1, [r7, #8]
 80059fa:	607a      	str	r2, [r7, #4]
 80059fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	021a      	lsls	r2, r3, #8
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	431a      	orrs	r2, r3
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	697a      	ldr	r2, [r7, #20]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	697a      	ldr	r2, [r7, #20]
 8005a22:	609a      	str	r2, [r3, #8]
}
 8005a24:	bf00      	nop
 8005a26:	371c      	adds	r7, #28
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b085      	sub	sp, #20
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d101      	bne.n	8005a48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a44:	2302      	movs	r3, #2
 8005a46:	e05a      	b.n	8005afe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2202      	movs	r2, #2
 8005a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	68fa      	ldr	r2, [r7, #12]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	68fa      	ldr	r2, [r7, #12]
 8005a80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a21      	ldr	r2, [pc, #132]	; (8005b0c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d022      	beq.n	8005ad2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a94:	d01d      	beq.n	8005ad2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a1d      	ldr	r2, [pc, #116]	; (8005b10 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d018      	beq.n	8005ad2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a1b      	ldr	r2, [pc, #108]	; (8005b14 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d013      	beq.n	8005ad2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a1a      	ldr	r2, [pc, #104]	; (8005b18 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d00e      	beq.n	8005ad2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a18      	ldr	r2, [pc, #96]	; (8005b1c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d009      	beq.n	8005ad2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a17      	ldr	r2, [pc, #92]	; (8005b20 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d004      	beq.n	8005ad2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a15      	ldr	r2, [pc, #84]	; (8005b24 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d10c      	bne.n	8005aec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ad8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	68ba      	ldr	r2, [r7, #8]
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68ba      	ldr	r2, [r7, #8]
 8005aea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2200      	movs	r2, #0
 8005af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3714      	adds	r7, #20
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr
 8005b0a:	bf00      	nop
 8005b0c:	40010000 	.word	0x40010000
 8005b10:	40000400 	.word	0x40000400
 8005b14:	40000800 	.word	0x40000800
 8005b18:	40000c00 	.word	0x40000c00
 8005b1c:	40010400 	.word	0x40010400
 8005b20:	40014000 	.word	0x40014000
 8005b24:	40001800 	.word	0x40001800

08005b28 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b083      	sub	sp, #12
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b30:	bf00      	nop
 8005b32:	370c      	adds	r7, #12
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr

08005b3c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b44:	bf00      	nop
 8005b46:	370c      	adds	r7, #12
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr

08005b50 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b082      	sub	sp, #8
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d101      	bne.n	8005b62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	e03f      	b.n	8005be2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b68:	b2db      	uxtb	r3, r3
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d106      	bne.n	8005b7c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2200      	movs	r2, #0
 8005b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f7fc fc02 	bl	8002380 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2224      	movs	r2, #36	; 0x24
 8005b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	68da      	ldr	r2, [r3, #12]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b92:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f000 fd7b 	bl	8006690 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	691a      	ldr	r2, [r3, #16]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005ba8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	695a      	ldr	r2, [r3, #20]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005bb8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	68da      	ldr	r2, [r3, #12]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005bc8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2220      	movs	r2, #32
 8005bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2220      	movs	r2, #32
 8005bdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005be0:	2300      	movs	r3, #0
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3708      	adds	r7, #8
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}

08005bea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bea:	b580      	push	{r7, lr}
 8005bec:	b08a      	sub	sp, #40	; 0x28
 8005bee:	af02      	add	r7, sp, #8
 8005bf0:	60f8      	str	r0, [r7, #12]
 8005bf2:	60b9      	str	r1, [r7, #8]
 8005bf4:	603b      	str	r3, [r7, #0]
 8005bf6:	4613      	mov	r3, r2
 8005bf8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	2b20      	cmp	r3, #32
 8005c08:	d17c      	bne.n	8005d04 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d002      	beq.n	8005c16 <HAL_UART_Transmit+0x2c>
 8005c10:	88fb      	ldrh	r3, [r7, #6]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d101      	bne.n	8005c1a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	e075      	b.n	8005d06 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d101      	bne.n	8005c28 <HAL_UART_Transmit+0x3e>
 8005c24:	2302      	movs	r3, #2
 8005c26:	e06e      	b.n	8005d06 <HAL_UART_Transmit+0x11c>
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2200      	movs	r2, #0
 8005c34:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2221      	movs	r2, #33	; 0x21
 8005c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c3e:	f7fc fc77 	bl	8002530 <HAL_GetTick>
 8005c42:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	88fa      	ldrh	r2, [r7, #6]
 8005c48:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	88fa      	ldrh	r2, [r7, #6]
 8005c4e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c58:	d108      	bne.n	8005c6c <HAL_UART_Transmit+0x82>
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	691b      	ldr	r3, [r3, #16]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d104      	bne.n	8005c6c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005c62:	2300      	movs	r3, #0
 8005c64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	61bb      	str	r3, [r7, #24]
 8005c6a:	e003      	b.n	8005c74 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c70:	2300      	movs	r3, #0
 8005c72:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2200      	movs	r2, #0
 8005c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005c7c:	e02a      	b.n	8005cd4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	9300      	str	r3, [sp, #0]
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	2200      	movs	r2, #0
 8005c86:	2180      	movs	r1, #128	; 0x80
 8005c88:	68f8      	ldr	r0, [r7, #12]
 8005c8a:	f000 faf9 	bl	8006280 <UART_WaitOnFlagUntilTimeout>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d001      	beq.n	8005c98 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005c94:	2303      	movs	r3, #3
 8005c96:	e036      	b.n	8005d06 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005c98:	69fb      	ldr	r3, [r7, #28]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d10b      	bne.n	8005cb6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c9e:	69bb      	ldr	r3, [r7, #24]
 8005ca0:	881b      	ldrh	r3, [r3, #0]
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005cae:	69bb      	ldr	r3, [r7, #24]
 8005cb0:	3302      	adds	r3, #2
 8005cb2:	61bb      	str	r3, [r7, #24]
 8005cb4:	e007      	b.n	8005cc6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	781a      	ldrb	r2, [r3, #0]
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005cc0:	69fb      	ldr	r3, [r7, #28]
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	3b01      	subs	r3, #1
 8005cce:	b29a      	uxth	r2, r3
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005cd8:	b29b      	uxth	r3, r3
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d1cf      	bne.n	8005c7e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	9300      	str	r3, [sp, #0]
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	2140      	movs	r1, #64	; 0x40
 8005ce8:	68f8      	ldr	r0, [r7, #12]
 8005cea:	f000 fac9 	bl	8006280 <UART_WaitOnFlagUntilTimeout>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d001      	beq.n	8005cf8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005cf4:	2303      	movs	r3, #3
 8005cf6:	e006      	b.n	8005d06 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2220      	movs	r2, #32
 8005cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005d00:	2300      	movs	r3, #0
 8005d02:	e000      	b.n	8005d06 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005d04:	2302      	movs	r3, #2
  }
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3720      	adds	r7, #32
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}
	...

08005d10 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b0ba      	sub	sp, #232	; 0xe8
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	68db      	ldr	r3, [r3, #12]
 8005d28:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	695b      	ldr	r3, [r3, #20]
 8005d32:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005d36:	2300      	movs	r3, #0
 8005d38:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005d42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d46:	f003 030f 	and.w	r3, r3, #15
 8005d4a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005d4e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d10f      	bne.n	8005d76 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d5a:	f003 0320 	and.w	r3, r3, #32
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d009      	beq.n	8005d76 <HAL_UART_IRQHandler+0x66>
 8005d62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d66:	f003 0320 	and.w	r3, r3, #32
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d003      	beq.n	8005d76 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f000 fbd3 	bl	800651a <UART_Receive_IT>
      return;
 8005d74:	e256      	b.n	8006224 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005d76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	f000 80de 	beq.w	8005f3c <HAL_UART_IRQHandler+0x22c>
 8005d80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d84:	f003 0301 	and.w	r3, r3, #1
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d106      	bne.n	8005d9a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005d8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d90:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	f000 80d1 	beq.w	8005f3c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005d9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d9e:	f003 0301 	and.w	r3, r3, #1
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d00b      	beq.n	8005dbe <HAL_UART_IRQHandler+0xae>
 8005da6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005daa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d005      	beq.n	8005dbe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005db6:	f043 0201 	orr.w	r2, r3, #1
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005dbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dc2:	f003 0304 	and.w	r3, r3, #4
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d00b      	beq.n	8005de2 <HAL_UART_IRQHandler+0xd2>
 8005dca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005dce:	f003 0301 	and.w	r3, r3, #1
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d005      	beq.n	8005de2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dda:	f043 0202 	orr.w	r2, r3, #2
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005de2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005de6:	f003 0302 	and.w	r3, r3, #2
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d00b      	beq.n	8005e06 <HAL_UART_IRQHandler+0xf6>
 8005dee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005df2:	f003 0301 	and.w	r3, r3, #1
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d005      	beq.n	8005e06 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dfe:	f043 0204 	orr.w	r2, r3, #4
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005e06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e0a:	f003 0308 	and.w	r3, r3, #8
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d011      	beq.n	8005e36 <HAL_UART_IRQHandler+0x126>
 8005e12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e16:	f003 0320 	and.w	r3, r3, #32
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d105      	bne.n	8005e2a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005e1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e22:	f003 0301 	and.w	r3, r3, #1
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d005      	beq.n	8005e36 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e2e:	f043 0208 	orr.w	r2, r3, #8
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	f000 81ed 	beq.w	800621a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e44:	f003 0320 	and.w	r3, r3, #32
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d008      	beq.n	8005e5e <HAL_UART_IRQHandler+0x14e>
 8005e4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e50:	f003 0320 	and.w	r3, r3, #32
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d002      	beq.n	8005e5e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f000 fb5e 	bl	800651a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	695b      	ldr	r3, [r3, #20]
 8005e64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e68:	2b40      	cmp	r3, #64	; 0x40
 8005e6a:	bf0c      	ite	eq
 8005e6c:	2301      	moveq	r3, #1
 8005e6e:	2300      	movne	r3, #0
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e7a:	f003 0308 	and.w	r3, r3, #8
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d103      	bne.n	8005e8a <HAL_UART_IRQHandler+0x17a>
 8005e82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d04f      	beq.n	8005f2a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f000 fa66 	bl	800635c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	695b      	ldr	r3, [r3, #20]
 8005e96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e9a:	2b40      	cmp	r3, #64	; 0x40
 8005e9c:	d141      	bne.n	8005f22 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	3314      	adds	r3, #20
 8005ea4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005eac:	e853 3f00 	ldrex	r3, [r3]
 8005eb0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005eb4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005eb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ebc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	3314      	adds	r3, #20
 8005ec6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005eca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005ece:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005ed6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005eda:	e841 2300 	strex	r3, r2, [r1]
 8005ede:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005ee2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d1d9      	bne.n	8005e9e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d013      	beq.n	8005f1a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ef6:	4a7d      	ldr	r2, [pc, #500]	; (80060ec <HAL_UART_IRQHandler+0x3dc>)
 8005ef8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005efe:	4618      	mov	r0, r3
 8005f00:	f7fd f84b 	bl	8002f9a <HAL_DMA_Abort_IT>
 8005f04:	4603      	mov	r3, r0
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d016      	beq.n	8005f38 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005f14:	4610      	mov	r0, r2
 8005f16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f18:	e00e      	b.n	8005f38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f000 f99a 	bl	8006254 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f20:	e00a      	b.n	8005f38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f000 f996 	bl	8006254 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f28:	e006      	b.n	8005f38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f000 f992 	bl	8006254 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2200      	movs	r2, #0
 8005f34:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005f36:	e170      	b.n	800621a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f38:	bf00      	nop
    return;
 8005f3a:	e16e      	b.n	800621a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	f040 814a 	bne.w	80061da <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005f46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f4a:	f003 0310 	and.w	r3, r3, #16
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	f000 8143 	beq.w	80061da <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005f54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f58:	f003 0310 	and.w	r3, r3, #16
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	f000 813c 	beq.w	80061da <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f62:	2300      	movs	r3, #0
 8005f64:	60bb      	str	r3, [r7, #8]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	60bb      	str	r3, [r7, #8]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	60bb      	str	r3, [r7, #8]
 8005f76:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	695b      	ldr	r3, [r3, #20]
 8005f7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f82:	2b40      	cmp	r3, #64	; 0x40
 8005f84:	f040 80b4 	bne.w	80060f0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005f94:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	f000 8140 	beq.w	800621e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005fa2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	f080 8139 	bcs.w	800621e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005fb2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fb8:	69db      	ldr	r3, [r3, #28]
 8005fba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fbe:	f000 8088 	beq.w	80060d2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	330c      	adds	r3, #12
 8005fc8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fcc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005fd0:	e853 3f00 	ldrex	r3, [r3]
 8005fd4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005fd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005fdc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fe0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	330c      	adds	r3, #12
 8005fea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005fee:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005ff2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005ffa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005ffe:	e841 2300 	strex	r3, r2, [r1]
 8006002:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006006:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800600a:	2b00      	cmp	r3, #0
 800600c:	d1d9      	bne.n	8005fc2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	3314      	adds	r3, #20
 8006014:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006016:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006018:	e853 3f00 	ldrex	r3, [r3]
 800601c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800601e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006020:	f023 0301 	bic.w	r3, r3, #1
 8006024:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	3314      	adds	r3, #20
 800602e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006032:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006036:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006038:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800603a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800603e:	e841 2300 	strex	r3, r2, [r1]
 8006042:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006044:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006046:	2b00      	cmp	r3, #0
 8006048:	d1e1      	bne.n	800600e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	3314      	adds	r3, #20
 8006050:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006052:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006054:	e853 3f00 	ldrex	r3, [r3]
 8006058:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800605a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800605c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006060:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	3314      	adds	r3, #20
 800606a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800606e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006070:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006072:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006074:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006076:	e841 2300 	strex	r3, r2, [r1]
 800607a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800607c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800607e:	2b00      	cmp	r3, #0
 8006080:	d1e3      	bne.n	800604a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2220      	movs	r2, #32
 8006086:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	330c      	adds	r3, #12
 8006096:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006098:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800609a:	e853 3f00 	ldrex	r3, [r3]
 800609e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80060a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060a2:	f023 0310 	bic.w	r3, r3, #16
 80060a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	330c      	adds	r3, #12
 80060b0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80060b4:	65ba      	str	r2, [r7, #88]	; 0x58
 80060b6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80060ba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80060bc:	e841 2300 	strex	r3, r2, [r1]
 80060c0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80060c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d1e3      	bne.n	8006090 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060cc:	4618      	mov	r0, r3
 80060ce:	f7fc fef4 	bl	8002eba <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80060da:	b29b      	uxth	r3, r3
 80060dc:	1ad3      	subs	r3, r2, r3
 80060de:	b29b      	uxth	r3, r3
 80060e0:	4619      	mov	r1, r3
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f000 f8c0 	bl	8006268 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80060e8:	e099      	b.n	800621e <HAL_UART_IRQHandler+0x50e>
 80060ea:	bf00      	nop
 80060ec:	08006423 	.word	0x08006423
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80060f8:	b29b      	uxth	r3, r3
 80060fa:	1ad3      	subs	r3, r2, r3
 80060fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006104:	b29b      	uxth	r3, r3
 8006106:	2b00      	cmp	r3, #0
 8006108:	f000 808b 	beq.w	8006222 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800610c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006110:	2b00      	cmp	r3, #0
 8006112:	f000 8086 	beq.w	8006222 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	330c      	adds	r3, #12
 800611c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800611e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006120:	e853 3f00 	ldrex	r3, [r3]
 8006124:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006126:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006128:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800612c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	330c      	adds	r3, #12
 8006136:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800613a:	647a      	str	r2, [r7, #68]	; 0x44
 800613c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800613e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006140:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006142:	e841 2300 	strex	r3, r2, [r1]
 8006146:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006148:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800614a:	2b00      	cmp	r3, #0
 800614c:	d1e3      	bne.n	8006116 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	3314      	adds	r3, #20
 8006154:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006158:	e853 3f00 	ldrex	r3, [r3]
 800615c:	623b      	str	r3, [r7, #32]
   return(result);
 800615e:	6a3b      	ldr	r3, [r7, #32]
 8006160:	f023 0301 	bic.w	r3, r3, #1
 8006164:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	3314      	adds	r3, #20
 800616e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006172:	633a      	str	r2, [r7, #48]	; 0x30
 8006174:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006176:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006178:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800617a:	e841 2300 	strex	r3, r2, [r1]
 800617e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006182:	2b00      	cmp	r3, #0
 8006184:	d1e3      	bne.n	800614e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2220      	movs	r2, #32
 800618a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2200      	movs	r2, #0
 8006192:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	330c      	adds	r3, #12
 800619a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	e853 3f00 	ldrex	r3, [r3]
 80061a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f023 0310 	bic.w	r3, r3, #16
 80061aa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	330c      	adds	r3, #12
 80061b4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80061b8:	61fa      	str	r2, [r7, #28]
 80061ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061bc:	69b9      	ldr	r1, [r7, #24]
 80061be:	69fa      	ldr	r2, [r7, #28]
 80061c0:	e841 2300 	strex	r3, r2, [r1]
 80061c4:	617b      	str	r3, [r7, #20]
   return(result);
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d1e3      	bne.n	8006194 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80061cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80061d0:	4619      	mov	r1, r3
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f000 f848 	bl	8006268 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80061d8:	e023      	b.n	8006222 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80061da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d009      	beq.n	80061fa <HAL_UART_IRQHandler+0x4ea>
 80061e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d003      	beq.n	80061fa <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 f929 	bl	800644a <UART_Transmit_IT>
    return;
 80061f8:	e014      	b.n	8006224 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80061fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006202:	2b00      	cmp	r3, #0
 8006204:	d00e      	beq.n	8006224 <HAL_UART_IRQHandler+0x514>
 8006206:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800620a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800620e:	2b00      	cmp	r3, #0
 8006210:	d008      	beq.n	8006224 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006212:	6878      	ldr	r0, [r7, #4]
 8006214:	f000 f969 	bl	80064ea <UART_EndTransmit_IT>
    return;
 8006218:	e004      	b.n	8006224 <HAL_UART_IRQHandler+0x514>
    return;
 800621a:	bf00      	nop
 800621c:	e002      	b.n	8006224 <HAL_UART_IRQHandler+0x514>
      return;
 800621e:	bf00      	nop
 8006220:	e000      	b.n	8006224 <HAL_UART_IRQHandler+0x514>
      return;
 8006222:	bf00      	nop
  }
}
 8006224:	37e8      	adds	r7, #232	; 0xe8
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}
 800622a:	bf00      	nop

0800622c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006234:	bf00      	nop
 8006236:	370c      	adds	r7, #12
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr

08006240 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006248:	bf00      	nop
 800624a:	370c      	adds	r7, #12
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr

08006254 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006254:	b480      	push	{r7}
 8006256:	b083      	sub	sp, #12
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800625c:	bf00      	nop
 800625e:	370c      	adds	r7, #12
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr

08006268 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006268:	b480      	push	{r7}
 800626a:	b083      	sub	sp, #12
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
 8006270:	460b      	mov	r3, r1
 8006272:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006274:	bf00      	nop
 8006276:	370c      	adds	r7, #12
 8006278:	46bd      	mov	sp, r7
 800627a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627e:	4770      	bx	lr

08006280 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b090      	sub	sp, #64	; 0x40
 8006284:	af00      	add	r7, sp, #0
 8006286:	60f8      	str	r0, [r7, #12]
 8006288:	60b9      	str	r1, [r7, #8]
 800628a:	603b      	str	r3, [r7, #0]
 800628c:	4613      	mov	r3, r2
 800628e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006290:	e050      	b.n	8006334 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006292:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006298:	d04c      	beq.n	8006334 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800629a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800629c:	2b00      	cmp	r3, #0
 800629e:	d007      	beq.n	80062b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80062a0:	f7fc f946 	bl	8002530 <HAL_GetTick>
 80062a4:	4602      	mov	r2, r0
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	1ad3      	subs	r3, r2, r3
 80062aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d241      	bcs.n	8006334 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	330c      	adds	r3, #12
 80062b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ba:	e853 3f00 	ldrex	r3, [r3]
 80062be:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80062c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80062c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	330c      	adds	r3, #12
 80062ce:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80062d0:	637a      	str	r2, [r7, #52]	; 0x34
 80062d2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80062d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80062d8:	e841 2300 	strex	r3, r2, [r1]
 80062dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80062de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d1e5      	bne.n	80062b0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	3314      	adds	r3, #20
 80062ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	e853 3f00 	ldrex	r3, [r3]
 80062f2:	613b      	str	r3, [r7, #16]
   return(result);
 80062f4:	693b      	ldr	r3, [r7, #16]
 80062f6:	f023 0301 	bic.w	r3, r3, #1
 80062fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	3314      	adds	r3, #20
 8006302:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006304:	623a      	str	r2, [r7, #32]
 8006306:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006308:	69f9      	ldr	r1, [r7, #28]
 800630a:	6a3a      	ldr	r2, [r7, #32]
 800630c:	e841 2300 	strex	r3, r2, [r1]
 8006310:	61bb      	str	r3, [r7, #24]
   return(result);
 8006312:	69bb      	ldr	r3, [r7, #24]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d1e5      	bne.n	80062e4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2220      	movs	r2, #32
 800631c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2220      	movs	r2, #32
 8006324:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2200      	movs	r2, #0
 800632c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006330:	2303      	movs	r3, #3
 8006332:	e00f      	b.n	8006354 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	4013      	ands	r3, r2
 800633e:	68ba      	ldr	r2, [r7, #8]
 8006340:	429a      	cmp	r2, r3
 8006342:	bf0c      	ite	eq
 8006344:	2301      	moveq	r3, #1
 8006346:	2300      	movne	r3, #0
 8006348:	b2db      	uxtb	r3, r3
 800634a:	461a      	mov	r2, r3
 800634c:	79fb      	ldrb	r3, [r7, #7]
 800634e:	429a      	cmp	r2, r3
 8006350:	d09f      	beq.n	8006292 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006352:	2300      	movs	r3, #0
}
 8006354:	4618      	mov	r0, r3
 8006356:	3740      	adds	r7, #64	; 0x40
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}

0800635c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800635c:	b480      	push	{r7}
 800635e:	b095      	sub	sp, #84	; 0x54
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	330c      	adds	r3, #12
 800636a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800636c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800636e:	e853 3f00 	ldrex	r3, [r3]
 8006372:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006376:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800637a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	330c      	adds	r3, #12
 8006382:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006384:	643a      	str	r2, [r7, #64]	; 0x40
 8006386:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006388:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800638a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800638c:	e841 2300 	strex	r3, r2, [r1]
 8006390:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006394:	2b00      	cmp	r3, #0
 8006396:	d1e5      	bne.n	8006364 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	3314      	adds	r3, #20
 800639e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a0:	6a3b      	ldr	r3, [r7, #32]
 80063a2:	e853 3f00 	ldrex	r3, [r3]
 80063a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	f023 0301 	bic.w	r3, r3, #1
 80063ae:	64bb      	str	r3, [r7, #72]	; 0x48
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	3314      	adds	r3, #20
 80063b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80063b8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80063ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80063be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80063c0:	e841 2300 	strex	r3, r2, [r1]
 80063c4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80063c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d1e5      	bne.n	8006398 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d119      	bne.n	8006408 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	330c      	adds	r3, #12
 80063da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	e853 3f00 	ldrex	r3, [r3]
 80063e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	f023 0310 	bic.w	r3, r3, #16
 80063ea:	647b      	str	r3, [r7, #68]	; 0x44
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	330c      	adds	r3, #12
 80063f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80063f4:	61ba      	str	r2, [r7, #24]
 80063f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f8:	6979      	ldr	r1, [r7, #20]
 80063fa:	69ba      	ldr	r2, [r7, #24]
 80063fc:	e841 2300 	strex	r3, r2, [r1]
 8006400:	613b      	str	r3, [r7, #16]
   return(result);
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d1e5      	bne.n	80063d4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2220      	movs	r2, #32
 800640c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006416:	bf00      	nop
 8006418:	3754      	adds	r7, #84	; 0x54
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr

08006422 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006422:	b580      	push	{r7, lr}
 8006424:	b084      	sub	sp, #16
 8006426:	af00      	add	r7, sp, #0
 8006428:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800642e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2200      	movs	r2, #0
 8006434:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2200      	movs	r2, #0
 800643a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800643c:	68f8      	ldr	r0, [r7, #12]
 800643e:	f7ff ff09 	bl	8006254 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006442:	bf00      	nop
 8006444:	3710      	adds	r7, #16
 8006446:	46bd      	mov	sp, r7
 8006448:	bd80      	pop	{r7, pc}

0800644a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800644a:	b480      	push	{r7}
 800644c:	b085      	sub	sp, #20
 800644e:	af00      	add	r7, sp, #0
 8006450:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006458:	b2db      	uxtb	r3, r3
 800645a:	2b21      	cmp	r3, #33	; 0x21
 800645c:	d13e      	bne.n	80064dc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006466:	d114      	bne.n	8006492 <UART_Transmit_IT+0x48>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	691b      	ldr	r3, [r3, #16]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d110      	bne.n	8006492 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6a1b      	ldr	r3, [r3, #32]
 8006474:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	881b      	ldrh	r3, [r3, #0]
 800647a:	461a      	mov	r2, r3
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006484:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6a1b      	ldr	r3, [r3, #32]
 800648a:	1c9a      	adds	r2, r3, #2
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	621a      	str	r2, [r3, #32]
 8006490:	e008      	b.n	80064a4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6a1b      	ldr	r3, [r3, #32]
 8006496:	1c59      	adds	r1, r3, #1
 8006498:	687a      	ldr	r2, [r7, #4]
 800649a:	6211      	str	r1, [r2, #32]
 800649c:	781a      	ldrb	r2, [r3, #0]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	3b01      	subs	r3, #1
 80064ac:	b29b      	uxth	r3, r3
 80064ae:	687a      	ldr	r2, [r7, #4]
 80064b0:	4619      	mov	r1, r3
 80064b2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d10f      	bne.n	80064d8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	68da      	ldr	r2, [r3, #12]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80064c6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	68da      	ldr	r2, [r3, #12]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80064d6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80064d8:	2300      	movs	r3, #0
 80064da:	e000      	b.n	80064de <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80064dc:	2302      	movs	r3, #2
  }
}
 80064de:	4618      	mov	r0, r3
 80064e0:	3714      	adds	r7, #20
 80064e2:	46bd      	mov	sp, r7
 80064e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e8:	4770      	bx	lr

080064ea <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80064ea:	b580      	push	{r7, lr}
 80064ec:	b082      	sub	sp, #8
 80064ee:	af00      	add	r7, sp, #0
 80064f0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	68da      	ldr	r2, [r3, #12]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006500:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2220      	movs	r2, #32
 8006506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f7ff fe8e 	bl	800622c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3708      	adds	r7, #8
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}

0800651a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800651a:	b580      	push	{r7, lr}
 800651c:	b08c      	sub	sp, #48	; 0x30
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006528:	b2db      	uxtb	r3, r3
 800652a:	2b22      	cmp	r3, #34	; 0x22
 800652c:	f040 80ab 	bne.w	8006686 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006538:	d117      	bne.n	800656a <UART_Receive_IT+0x50>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	691b      	ldr	r3, [r3, #16]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d113      	bne.n	800656a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006542:	2300      	movs	r3, #0
 8006544:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800654a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	b29b      	uxth	r3, r3
 8006554:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006558:	b29a      	uxth	r2, r3
 800655a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800655c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006562:	1c9a      	adds	r2, r3, #2
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	629a      	str	r2, [r3, #40]	; 0x28
 8006568:	e026      	b.n	80065b8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800656e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006570:	2300      	movs	r3, #0
 8006572:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800657c:	d007      	beq.n	800658e <UART_Receive_IT+0x74>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d10a      	bne.n	800659c <UART_Receive_IT+0x82>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	691b      	ldr	r3, [r3, #16]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d106      	bne.n	800659c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	b2da      	uxtb	r2, r3
 8006596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006598:	701a      	strb	r2, [r3, #0]
 800659a:	e008      	b.n	80065ae <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	b2db      	uxtb	r3, r3
 80065a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80065a8:	b2da      	uxtb	r2, r3
 80065aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065ac:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065b2:	1c5a      	adds	r2, r3, #1
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80065bc:	b29b      	uxth	r3, r3
 80065be:	3b01      	subs	r3, #1
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	4619      	mov	r1, r3
 80065c6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d15a      	bne.n	8006682 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	68da      	ldr	r2, [r3, #12]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f022 0220 	bic.w	r2, r2, #32
 80065da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68da      	ldr	r2, [r3, #12]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80065ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	695a      	ldr	r2, [r3, #20]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f022 0201 	bic.w	r2, r2, #1
 80065fa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2220      	movs	r2, #32
 8006600:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006608:	2b01      	cmp	r3, #1
 800660a:	d135      	bne.n	8006678 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2200      	movs	r2, #0
 8006610:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	330c      	adds	r3, #12
 8006618:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	e853 3f00 	ldrex	r3, [r3]
 8006620:	613b      	str	r3, [r7, #16]
   return(result);
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	f023 0310 	bic.w	r3, r3, #16
 8006628:	627b      	str	r3, [r7, #36]	; 0x24
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	330c      	adds	r3, #12
 8006630:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006632:	623a      	str	r2, [r7, #32]
 8006634:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006636:	69f9      	ldr	r1, [r7, #28]
 8006638:	6a3a      	ldr	r2, [r7, #32]
 800663a:	e841 2300 	strex	r3, r2, [r1]
 800663e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006640:	69bb      	ldr	r3, [r7, #24]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d1e5      	bne.n	8006612 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f003 0310 	and.w	r3, r3, #16
 8006650:	2b10      	cmp	r3, #16
 8006652:	d10a      	bne.n	800666a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006654:	2300      	movs	r3, #0
 8006656:	60fb      	str	r3, [r7, #12]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	60fb      	str	r3, [r7, #12]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	60fb      	str	r3, [r7, #12]
 8006668:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800666e:	4619      	mov	r1, r3
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f7ff fdf9 	bl	8006268 <HAL_UARTEx_RxEventCallback>
 8006676:	e002      	b.n	800667e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f7ff fde1 	bl	8006240 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800667e:	2300      	movs	r3, #0
 8006680:	e002      	b.n	8006688 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006682:	2300      	movs	r3, #0
 8006684:	e000      	b.n	8006688 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006686:	2302      	movs	r3, #2
  }
}
 8006688:	4618      	mov	r0, r3
 800668a:	3730      	adds	r7, #48	; 0x30
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}

08006690 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006690:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006694:	b0c0      	sub	sp, #256	; 0x100
 8006696:	af00      	add	r7, sp, #0
 8006698:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800669c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	691b      	ldr	r3, [r3, #16]
 80066a4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80066a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066ac:	68d9      	ldr	r1, [r3, #12]
 80066ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	ea40 0301 	orr.w	r3, r0, r1
 80066b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80066ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066be:	689a      	ldr	r2, [r3, #8]
 80066c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066c4:	691b      	ldr	r3, [r3, #16]
 80066c6:	431a      	orrs	r2, r3
 80066c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066cc:	695b      	ldr	r3, [r3, #20]
 80066ce:	431a      	orrs	r2, r3
 80066d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066d4:	69db      	ldr	r3, [r3, #28]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80066dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	68db      	ldr	r3, [r3, #12]
 80066e4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80066e8:	f021 010c 	bic.w	r1, r1, #12
 80066ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80066f6:	430b      	orrs	r3, r1
 80066f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80066fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	695b      	ldr	r3, [r3, #20]
 8006702:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006706:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800670a:	6999      	ldr	r1, [r3, #24]
 800670c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	ea40 0301 	orr.w	r3, r0, r1
 8006716:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800671c:	681a      	ldr	r2, [r3, #0]
 800671e:	4b8f      	ldr	r3, [pc, #572]	; (800695c <UART_SetConfig+0x2cc>)
 8006720:	429a      	cmp	r2, r3
 8006722:	d005      	beq.n	8006730 <UART_SetConfig+0xa0>
 8006724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	4b8d      	ldr	r3, [pc, #564]	; (8006960 <UART_SetConfig+0x2d0>)
 800672c:	429a      	cmp	r2, r3
 800672e:	d104      	bne.n	800673a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006730:	f7fe f8ba 	bl	80048a8 <HAL_RCC_GetPCLK2Freq>
 8006734:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006738:	e003      	b.n	8006742 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800673a:	f7fe f8a1 	bl	8004880 <HAL_RCC_GetPCLK1Freq>
 800673e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006746:	69db      	ldr	r3, [r3, #28]
 8006748:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800674c:	f040 810c 	bne.w	8006968 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006750:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006754:	2200      	movs	r2, #0
 8006756:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800675a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800675e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006762:	4622      	mov	r2, r4
 8006764:	462b      	mov	r3, r5
 8006766:	1891      	adds	r1, r2, r2
 8006768:	65b9      	str	r1, [r7, #88]	; 0x58
 800676a:	415b      	adcs	r3, r3
 800676c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800676e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006772:	4621      	mov	r1, r4
 8006774:	eb12 0801 	adds.w	r8, r2, r1
 8006778:	4629      	mov	r1, r5
 800677a:	eb43 0901 	adc.w	r9, r3, r1
 800677e:	f04f 0200 	mov.w	r2, #0
 8006782:	f04f 0300 	mov.w	r3, #0
 8006786:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800678a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800678e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006792:	4690      	mov	r8, r2
 8006794:	4699      	mov	r9, r3
 8006796:	4623      	mov	r3, r4
 8006798:	eb18 0303 	adds.w	r3, r8, r3
 800679c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80067a0:	462b      	mov	r3, r5
 80067a2:	eb49 0303 	adc.w	r3, r9, r3
 80067a6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80067aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067ae:	685b      	ldr	r3, [r3, #4]
 80067b0:	2200      	movs	r2, #0
 80067b2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80067b6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80067ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80067be:	460b      	mov	r3, r1
 80067c0:	18db      	adds	r3, r3, r3
 80067c2:	653b      	str	r3, [r7, #80]	; 0x50
 80067c4:	4613      	mov	r3, r2
 80067c6:	eb42 0303 	adc.w	r3, r2, r3
 80067ca:	657b      	str	r3, [r7, #84]	; 0x54
 80067cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80067d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80067d4:	f7f9 fd74 	bl	80002c0 <__aeabi_uldivmod>
 80067d8:	4602      	mov	r2, r0
 80067da:	460b      	mov	r3, r1
 80067dc:	4b61      	ldr	r3, [pc, #388]	; (8006964 <UART_SetConfig+0x2d4>)
 80067de:	fba3 2302 	umull	r2, r3, r3, r2
 80067e2:	095b      	lsrs	r3, r3, #5
 80067e4:	011c      	lsls	r4, r3, #4
 80067e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80067ea:	2200      	movs	r2, #0
 80067ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80067f0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80067f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80067f8:	4642      	mov	r2, r8
 80067fa:	464b      	mov	r3, r9
 80067fc:	1891      	adds	r1, r2, r2
 80067fe:	64b9      	str	r1, [r7, #72]	; 0x48
 8006800:	415b      	adcs	r3, r3
 8006802:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006804:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006808:	4641      	mov	r1, r8
 800680a:	eb12 0a01 	adds.w	sl, r2, r1
 800680e:	4649      	mov	r1, r9
 8006810:	eb43 0b01 	adc.w	fp, r3, r1
 8006814:	f04f 0200 	mov.w	r2, #0
 8006818:	f04f 0300 	mov.w	r3, #0
 800681c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006820:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006824:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006828:	4692      	mov	sl, r2
 800682a:	469b      	mov	fp, r3
 800682c:	4643      	mov	r3, r8
 800682e:	eb1a 0303 	adds.w	r3, sl, r3
 8006832:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006836:	464b      	mov	r3, r9
 8006838:	eb4b 0303 	adc.w	r3, fp, r3
 800683c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	2200      	movs	r2, #0
 8006848:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800684c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006850:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006854:	460b      	mov	r3, r1
 8006856:	18db      	adds	r3, r3, r3
 8006858:	643b      	str	r3, [r7, #64]	; 0x40
 800685a:	4613      	mov	r3, r2
 800685c:	eb42 0303 	adc.w	r3, r2, r3
 8006860:	647b      	str	r3, [r7, #68]	; 0x44
 8006862:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006866:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800686a:	f7f9 fd29 	bl	80002c0 <__aeabi_uldivmod>
 800686e:	4602      	mov	r2, r0
 8006870:	460b      	mov	r3, r1
 8006872:	4611      	mov	r1, r2
 8006874:	4b3b      	ldr	r3, [pc, #236]	; (8006964 <UART_SetConfig+0x2d4>)
 8006876:	fba3 2301 	umull	r2, r3, r3, r1
 800687a:	095b      	lsrs	r3, r3, #5
 800687c:	2264      	movs	r2, #100	; 0x64
 800687e:	fb02 f303 	mul.w	r3, r2, r3
 8006882:	1acb      	subs	r3, r1, r3
 8006884:	00db      	lsls	r3, r3, #3
 8006886:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800688a:	4b36      	ldr	r3, [pc, #216]	; (8006964 <UART_SetConfig+0x2d4>)
 800688c:	fba3 2302 	umull	r2, r3, r3, r2
 8006890:	095b      	lsrs	r3, r3, #5
 8006892:	005b      	lsls	r3, r3, #1
 8006894:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006898:	441c      	add	r4, r3
 800689a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800689e:	2200      	movs	r2, #0
 80068a0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80068a4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80068a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80068ac:	4642      	mov	r2, r8
 80068ae:	464b      	mov	r3, r9
 80068b0:	1891      	adds	r1, r2, r2
 80068b2:	63b9      	str	r1, [r7, #56]	; 0x38
 80068b4:	415b      	adcs	r3, r3
 80068b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80068b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80068bc:	4641      	mov	r1, r8
 80068be:	1851      	adds	r1, r2, r1
 80068c0:	6339      	str	r1, [r7, #48]	; 0x30
 80068c2:	4649      	mov	r1, r9
 80068c4:	414b      	adcs	r3, r1
 80068c6:	637b      	str	r3, [r7, #52]	; 0x34
 80068c8:	f04f 0200 	mov.w	r2, #0
 80068cc:	f04f 0300 	mov.w	r3, #0
 80068d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80068d4:	4659      	mov	r1, fp
 80068d6:	00cb      	lsls	r3, r1, #3
 80068d8:	4651      	mov	r1, sl
 80068da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80068de:	4651      	mov	r1, sl
 80068e0:	00ca      	lsls	r2, r1, #3
 80068e2:	4610      	mov	r0, r2
 80068e4:	4619      	mov	r1, r3
 80068e6:	4603      	mov	r3, r0
 80068e8:	4642      	mov	r2, r8
 80068ea:	189b      	adds	r3, r3, r2
 80068ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80068f0:	464b      	mov	r3, r9
 80068f2:	460a      	mov	r2, r1
 80068f4:	eb42 0303 	adc.w	r3, r2, r3
 80068f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80068fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	2200      	movs	r2, #0
 8006904:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006908:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800690c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006910:	460b      	mov	r3, r1
 8006912:	18db      	adds	r3, r3, r3
 8006914:	62bb      	str	r3, [r7, #40]	; 0x28
 8006916:	4613      	mov	r3, r2
 8006918:	eb42 0303 	adc.w	r3, r2, r3
 800691c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800691e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006922:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006926:	f7f9 fccb 	bl	80002c0 <__aeabi_uldivmod>
 800692a:	4602      	mov	r2, r0
 800692c:	460b      	mov	r3, r1
 800692e:	4b0d      	ldr	r3, [pc, #52]	; (8006964 <UART_SetConfig+0x2d4>)
 8006930:	fba3 1302 	umull	r1, r3, r3, r2
 8006934:	095b      	lsrs	r3, r3, #5
 8006936:	2164      	movs	r1, #100	; 0x64
 8006938:	fb01 f303 	mul.w	r3, r1, r3
 800693c:	1ad3      	subs	r3, r2, r3
 800693e:	00db      	lsls	r3, r3, #3
 8006940:	3332      	adds	r3, #50	; 0x32
 8006942:	4a08      	ldr	r2, [pc, #32]	; (8006964 <UART_SetConfig+0x2d4>)
 8006944:	fba2 2303 	umull	r2, r3, r2, r3
 8006948:	095b      	lsrs	r3, r3, #5
 800694a:	f003 0207 	and.w	r2, r3, #7
 800694e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4422      	add	r2, r4
 8006956:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006958:	e105      	b.n	8006b66 <UART_SetConfig+0x4d6>
 800695a:	bf00      	nop
 800695c:	40011000 	.word	0x40011000
 8006960:	40011400 	.word	0x40011400
 8006964:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006968:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800696c:	2200      	movs	r2, #0
 800696e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006972:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006976:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800697a:	4642      	mov	r2, r8
 800697c:	464b      	mov	r3, r9
 800697e:	1891      	adds	r1, r2, r2
 8006980:	6239      	str	r1, [r7, #32]
 8006982:	415b      	adcs	r3, r3
 8006984:	627b      	str	r3, [r7, #36]	; 0x24
 8006986:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800698a:	4641      	mov	r1, r8
 800698c:	1854      	adds	r4, r2, r1
 800698e:	4649      	mov	r1, r9
 8006990:	eb43 0501 	adc.w	r5, r3, r1
 8006994:	f04f 0200 	mov.w	r2, #0
 8006998:	f04f 0300 	mov.w	r3, #0
 800699c:	00eb      	lsls	r3, r5, #3
 800699e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80069a2:	00e2      	lsls	r2, r4, #3
 80069a4:	4614      	mov	r4, r2
 80069a6:	461d      	mov	r5, r3
 80069a8:	4643      	mov	r3, r8
 80069aa:	18e3      	adds	r3, r4, r3
 80069ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80069b0:	464b      	mov	r3, r9
 80069b2:	eb45 0303 	adc.w	r3, r5, r3
 80069b6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80069ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	2200      	movs	r2, #0
 80069c2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80069c6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80069ca:	f04f 0200 	mov.w	r2, #0
 80069ce:	f04f 0300 	mov.w	r3, #0
 80069d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80069d6:	4629      	mov	r1, r5
 80069d8:	008b      	lsls	r3, r1, #2
 80069da:	4621      	mov	r1, r4
 80069dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80069e0:	4621      	mov	r1, r4
 80069e2:	008a      	lsls	r2, r1, #2
 80069e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80069e8:	f7f9 fc6a 	bl	80002c0 <__aeabi_uldivmod>
 80069ec:	4602      	mov	r2, r0
 80069ee:	460b      	mov	r3, r1
 80069f0:	4b60      	ldr	r3, [pc, #384]	; (8006b74 <UART_SetConfig+0x4e4>)
 80069f2:	fba3 2302 	umull	r2, r3, r3, r2
 80069f6:	095b      	lsrs	r3, r3, #5
 80069f8:	011c      	lsls	r4, r3, #4
 80069fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069fe:	2200      	movs	r2, #0
 8006a00:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006a04:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006a08:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006a0c:	4642      	mov	r2, r8
 8006a0e:	464b      	mov	r3, r9
 8006a10:	1891      	adds	r1, r2, r2
 8006a12:	61b9      	str	r1, [r7, #24]
 8006a14:	415b      	adcs	r3, r3
 8006a16:	61fb      	str	r3, [r7, #28]
 8006a18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a1c:	4641      	mov	r1, r8
 8006a1e:	1851      	adds	r1, r2, r1
 8006a20:	6139      	str	r1, [r7, #16]
 8006a22:	4649      	mov	r1, r9
 8006a24:	414b      	adcs	r3, r1
 8006a26:	617b      	str	r3, [r7, #20]
 8006a28:	f04f 0200 	mov.w	r2, #0
 8006a2c:	f04f 0300 	mov.w	r3, #0
 8006a30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006a34:	4659      	mov	r1, fp
 8006a36:	00cb      	lsls	r3, r1, #3
 8006a38:	4651      	mov	r1, sl
 8006a3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a3e:	4651      	mov	r1, sl
 8006a40:	00ca      	lsls	r2, r1, #3
 8006a42:	4610      	mov	r0, r2
 8006a44:	4619      	mov	r1, r3
 8006a46:	4603      	mov	r3, r0
 8006a48:	4642      	mov	r2, r8
 8006a4a:	189b      	adds	r3, r3, r2
 8006a4c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006a50:	464b      	mov	r3, r9
 8006a52:	460a      	mov	r2, r1
 8006a54:	eb42 0303 	adc.w	r3, r2, r3
 8006a58:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	2200      	movs	r2, #0
 8006a64:	67bb      	str	r3, [r7, #120]	; 0x78
 8006a66:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006a68:	f04f 0200 	mov.w	r2, #0
 8006a6c:	f04f 0300 	mov.w	r3, #0
 8006a70:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006a74:	4649      	mov	r1, r9
 8006a76:	008b      	lsls	r3, r1, #2
 8006a78:	4641      	mov	r1, r8
 8006a7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a7e:	4641      	mov	r1, r8
 8006a80:	008a      	lsls	r2, r1, #2
 8006a82:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006a86:	f7f9 fc1b 	bl	80002c0 <__aeabi_uldivmod>
 8006a8a:	4602      	mov	r2, r0
 8006a8c:	460b      	mov	r3, r1
 8006a8e:	4b39      	ldr	r3, [pc, #228]	; (8006b74 <UART_SetConfig+0x4e4>)
 8006a90:	fba3 1302 	umull	r1, r3, r3, r2
 8006a94:	095b      	lsrs	r3, r3, #5
 8006a96:	2164      	movs	r1, #100	; 0x64
 8006a98:	fb01 f303 	mul.w	r3, r1, r3
 8006a9c:	1ad3      	subs	r3, r2, r3
 8006a9e:	011b      	lsls	r3, r3, #4
 8006aa0:	3332      	adds	r3, #50	; 0x32
 8006aa2:	4a34      	ldr	r2, [pc, #208]	; (8006b74 <UART_SetConfig+0x4e4>)
 8006aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8006aa8:	095b      	lsrs	r3, r3, #5
 8006aaa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006aae:	441c      	add	r4, r3
 8006ab0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	673b      	str	r3, [r7, #112]	; 0x70
 8006ab8:	677a      	str	r2, [r7, #116]	; 0x74
 8006aba:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006abe:	4642      	mov	r2, r8
 8006ac0:	464b      	mov	r3, r9
 8006ac2:	1891      	adds	r1, r2, r2
 8006ac4:	60b9      	str	r1, [r7, #8]
 8006ac6:	415b      	adcs	r3, r3
 8006ac8:	60fb      	str	r3, [r7, #12]
 8006aca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ace:	4641      	mov	r1, r8
 8006ad0:	1851      	adds	r1, r2, r1
 8006ad2:	6039      	str	r1, [r7, #0]
 8006ad4:	4649      	mov	r1, r9
 8006ad6:	414b      	adcs	r3, r1
 8006ad8:	607b      	str	r3, [r7, #4]
 8006ada:	f04f 0200 	mov.w	r2, #0
 8006ade:	f04f 0300 	mov.w	r3, #0
 8006ae2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006ae6:	4659      	mov	r1, fp
 8006ae8:	00cb      	lsls	r3, r1, #3
 8006aea:	4651      	mov	r1, sl
 8006aec:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006af0:	4651      	mov	r1, sl
 8006af2:	00ca      	lsls	r2, r1, #3
 8006af4:	4610      	mov	r0, r2
 8006af6:	4619      	mov	r1, r3
 8006af8:	4603      	mov	r3, r0
 8006afa:	4642      	mov	r2, r8
 8006afc:	189b      	adds	r3, r3, r2
 8006afe:	66bb      	str	r3, [r7, #104]	; 0x68
 8006b00:	464b      	mov	r3, r9
 8006b02:	460a      	mov	r2, r1
 8006b04:	eb42 0303 	adc.w	r3, r2, r3
 8006b08:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006b0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	2200      	movs	r2, #0
 8006b12:	663b      	str	r3, [r7, #96]	; 0x60
 8006b14:	667a      	str	r2, [r7, #100]	; 0x64
 8006b16:	f04f 0200 	mov.w	r2, #0
 8006b1a:	f04f 0300 	mov.w	r3, #0
 8006b1e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006b22:	4649      	mov	r1, r9
 8006b24:	008b      	lsls	r3, r1, #2
 8006b26:	4641      	mov	r1, r8
 8006b28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b2c:	4641      	mov	r1, r8
 8006b2e:	008a      	lsls	r2, r1, #2
 8006b30:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006b34:	f7f9 fbc4 	bl	80002c0 <__aeabi_uldivmod>
 8006b38:	4602      	mov	r2, r0
 8006b3a:	460b      	mov	r3, r1
 8006b3c:	4b0d      	ldr	r3, [pc, #52]	; (8006b74 <UART_SetConfig+0x4e4>)
 8006b3e:	fba3 1302 	umull	r1, r3, r3, r2
 8006b42:	095b      	lsrs	r3, r3, #5
 8006b44:	2164      	movs	r1, #100	; 0x64
 8006b46:	fb01 f303 	mul.w	r3, r1, r3
 8006b4a:	1ad3      	subs	r3, r2, r3
 8006b4c:	011b      	lsls	r3, r3, #4
 8006b4e:	3332      	adds	r3, #50	; 0x32
 8006b50:	4a08      	ldr	r2, [pc, #32]	; (8006b74 <UART_SetConfig+0x4e4>)
 8006b52:	fba2 2303 	umull	r2, r3, r2, r3
 8006b56:	095b      	lsrs	r3, r3, #5
 8006b58:	f003 020f 	and.w	r2, r3, #15
 8006b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4422      	add	r2, r4
 8006b64:	609a      	str	r2, [r3, #8]
}
 8006b66:	bf00      	nop
 8006b68:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b72:	bf00      	nop
 8006b74:	51eb851f 	.word	0x51eb851f

08006b78 <__errno>:
 8006b78:	4b01      	ldr	r3, [pc, #4]	; (8006b80 <__errno+0x8>)
 8006b7a:	6818      	ldr	r0, [r3, #0]
 8006b7c:	4770      	bx	lr
 8006b7e:	bf00      	nop
 8006b80:	20000014 	.word	0x20000014

08006b84 <__libc_init_array>:
 8006b84:	b570      	push	{r4, r5, r6, lr}
 8006b86:	4d0d      	ldr	r5, [pc, #52]	; (8006bbc <__libc_init_array+0x38>)
 8006b88:	4c0d      	ldr	r4, [pc, #52]	; (8006bc0 <__libc_init_array+0x3c>)
 8006b8a:	1b64      	subs	r4, r4, r5
 8006b8c:	10a4      	asrs	r4, r4, #2
 8006b8e:	2600      	movs	r6, #0
 8006b90:	42a6      	cmp	r6, r4
 8006b92:	d109      	bne.n	8006ba8 <__libc_init_array+0x24>
 8006b94:	4d0b      	ldr	r5, [pc, #44]	; (8006bc4 <__libc_init_array+0x40>)
 8006b96:	4c0c      	ldr	r4, [pc, #48]	; (8006bc8 <__libc_init_array+0x44>)
 8006b98:	f001 fa00 	bl	8007f9c <_init>
 8006b9c:	1b64      	subs	r4, r4, r5
 8006b9e:	10a4      	asrs	r4, r4, #2
 8006ba0:	2600      	movs	r6, #0
 8006ba2:	42a6      	cmp	r6, r4
 8006ba4:	d105      	bne.n	8006bb2 <__libc_init_array+0x2e>
 8006ba6:	bd70      	pop	{r4, r5, r6, pc}
 8006ba8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bac:	4798      	blx	r3
 8006bae:	3601      	adds	r6, #1
 8006bb0:	e7ee      	b.n	8006b90 <__libc_init_array+0xc>
 8006bb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bb6:	4798      	blx	r3
 8006bb8:	3601      	adds	r6, #1
 8006bba:	e7f2      	b.n	8006ba2 <__libc_init_array+0x1e>
 8006bbc:	08008210 	.word	0x08008210
 8006bc0:	08008210 	.word	0x08008210
 8006bc4:	08008210 	.word	0x08008210
 8006bc8:	08008214 	.word	0x08008214

08006bcc <memset>:
 8006bcc:	4402      	add	r2, r0
 8006bce:	4603      	mov	r3, r0
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d100      	bne.n	8006bd6 <memset+0xa>
 8006bd4:	4770      	bx	lr
 8006bd6:	f803 1b01 	strb.w	r1, [r3], #1
 8006bda:	e7f9      	b.n	8006bd0 <memset+0x4>

08006bdc <iprintf>:
 8006bdc:	b40f      	push	{r0, r1, r2, r3}
 8006bde:	4b0a      	ldr	r3, [pc, #40]	; (8006c08 <iprintf+0x2c>)
 8006be0:	b513      	push	{r0, r1, r4, lr}
 8006be2:	681c      	ldr	r4, [r3, #0]
 8006be4:	b124      	cbz	r4, 8006bf0 <iprintf+0x14>
 8006be6:	69a3      	ldr	r3, [r4, #24]
 8006be8:	b913      	cbnz	r3, 8006bf0 <iprintf+0x14>
 8006bea:	4620      	mov	r0, r4
 8006bec:	f000 fa7e 	bl	80070ec <__sinit>
 8006bf0:	ab05      	add	r3, sp, #20
 8006bf2:	9a04      	ldr	r2, [sp, #16]
 8006bf4:	68a1      	ldr	r1, [r4, #8]
 8006bf6:	9301      	str	r3, [sp, #4]
 8006bf8:	4620      	mov	r0, r4
 8006bfa:	f000 fde3 	bl	80077c4 <_vfiprintf_r>
 8006bfe:	b002      	add	sp, #8
 8006c00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c04:	b004      	add	sp, #16
 8006c06:	4770      	bx	lr
 8006c08:	20000014 	.word	0x20000014

08006c0c <_puts_r>:
 8006c0c:	b570      	push	{r4, r5, r6, lr}
 8006c0e:	460e      	mov	r6, r1
 8006c10:	4605      	mov	r5, r0
 8006c12:	b118      	cbz	r0, 8006c1c <_puts_r+0x10>
 8006c14:	6983      	ldr	r3, [r0, #24]
 8006c16:	b90b      	cbnz	r3, 8006c1c <_puts_r+0x10>
 8006c18:	f000 fa68 	bl	80070ec <__sinit>
 8006c1c:	69ab      	ldr	r3, [r5, #24]
 8006c1e:	68ac      	ldr	r4, [r5, #8]
 8006c20:	b913      	cbnz	r3, 8006c28 <_puts_r+0x1c>
 8006c22:	4628      	mov	r0, r5
 8006c24:	f000 fa62 	bl	80070ec <__sinit>
 8006c28:	4b2c      	ldr	r3, [pc, #176]	; (8006cdc <_puts_r+0xd0>)
 8006c2a:	429c      	cmp	r4, r3
 8006c2c:	d120      	bne.n	8006c70 <_puts_r+0x64>
 8006c2e:	686c      	ldr	r4, [r5, #4]
 8006c30:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006c32:	07db      	lsls	r3, r3, #31
 8006c34:	d405      	bmi.n	8006c42 <_puts_r+0x36>
 8006c36:	89a3      	ldrh	r3, [r4, #12]
 8006c38:	0598      	lsls	r0, r3, #22
 8006c3a:	d402      	bmi.n	8006c42 <_puts_r+0x36>
 8006c3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c3e:	f000 faf3 	bl	8007228 <__retarget_lock_acquire_recursive>
 8006c42:	89a3      	ldrh	r3, [r4, #12]
 8006c44:	0719      	lsls	r1, r3, #28
 8006c46:	d51d      	bpl.n	8006c84 <_puts_r+0x78>
 8006c48:	6923      	ldr	r3, [r4, #16]
 8006c4a:	b1db      	cbz	r3, 8006c84 <_puts_r+0x78>
 8006c4c:	3e01      	subs	r6, #1
 8006c4e:	68a3      	ldr	r3, [r4, #8]
 8006c50:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006c54:	3b01      	subs	r3, #1
 8006c56:	60a3      	str	r3, [r4, #8]
 8006c58:	bb39      	cbnz	r1, 8006caa <_puts_r+0x9e>
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	da38      	bge.n	8006cd0 <_puts_r+0xc4>
 8006c5e:	4622      	mov	r2, r4
 8006c60:	210a      	movs	r1, #10
 8006c62:	4628      	mov	r0, r5
 8006c64:	f000 f868 	bl	8006d38 <__swbuf_r>
 8006c68:	3001      	adds	r0, #1
 8006c6a:	d011      	beq.n	8006c90 <_puts_r+0x84>
 8006c6c:	250a      	movs	r5, #10
 8006c6e:	e011      	b.n	8006c94 <_puts_r+0x88>
 8006c70:	4b1b      	ldr	r3, [pc, #108]	; (8006ce0 <_puts_r+0xd4>)
 8006c72:	429c      	cmp	r4, r3
 8006c74:	d101      	bne.n	8006c7a <_puts_r+0x6e>
 8006c76:	68ac      	ldr	r4, [r5, #8]
 8006c78:	e7da      	b.n	8006c30 <_puts_r+0x24>
 8006c7a:	4b1a      	ldr	r3, [pc, #104]	; (8006ce4 <_puts_r+0xd8>)
 8006c7c:	429c      	cmp	r4, r3
 8006c7e:	bf08      	it	eq
 8006c80:	68ec      	ldreq	r4, [r5, #12]
 8006c82:	e7d5      	b.n	8006c30 <_puts_r+0x24>
 8006c84:	4621      	mov	r1, r4
 8006c86:	4628      	mov	r0, r5
 8006c88:	f000 f8a8 	bl	8006ddc <__swsetup_r>
 8006c8c:	2800      	cmp	r0, #0
 8006c8e:	d0dd      	beq.n	8006c4c <_puts_r+0x40>
 8006c90:	f04f 35ff 	mov.w	r5, #4294967295
 8006c94:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006c96:	07da      	lsls	r2, r3, #31
 8006c98:	d405      	bmi.n	8006ca6 <_puts_r+0x9a>
 8006c9a:	89a3      	ldrh	r3, [r4, #12]
 8006c9c:	059b      	lsls	r3, r3, #22
 8006c9e:	d402      	bmi.n	8006ca6 <_puts_r+0x9a>
 8006ca0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ca2:	f000 fac2 	bl	800722a <__retarget_lock_release_recursive>
 8006ca6:	4628      	mov	r0, r5
 8006ca8:	bd70      	pop	{r4, r5, r6, pc}
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	da04      	bge.n	8006cb8 <_puts_r+0xac>
 8006cae:	69a2      	ldr	r2, [r4, #24]
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	dc06      	bgt.n	8006cc2 <_puts_r+0xb6>
 8006cb4:	290a      	cmp	r1, #10
 8006cb6:	d004      	beq.n	8006cc2 <_puts_r+0xb6>
 8006cb8:	6823      	ldr	r3, [r4, #0]
 8006cba:	1c5a      	adds	r2, r3, #1
 8006cbc:	6022      	str	r2, [r4, #0]
 8006cbe:	7019      	strb	r1, [r3, #0]
 8006cc0:	e7c5      	b.n	8006c4e <_puts_r+0x42>
 8006cc2:	4622      	mov	r2, r4
 8006cc4:	4628      	mov	r0, r5
 8006cc6:	f000 f837 	bl	8006d38 <__swbuf_r>
 8006cca:	3001      	adds	r0, #1
 8006ccc:	d1bf      	bne.n	8006c4e <_puts_r+0x42>
 8006cce:	e7df      	b.n	8006c90 <_puts_r+0x84>
 8006cd0:	6823      	ldr	r3, [r4, #0]
 8006cd2:	250a      	movs	r5, #10
 8006cd4:	1c5a      	adds	r2, r3, #1
 8006cd6:	6022      	str	r2, [r4, #0]
 8006cd8:	701d      	strb	r5, [r3, #0]
 8006cda:	e7db      	b.n	8006c94 <_puts_r+0x88>
 8006cdc:	08008194 	.word	0x08008194
 8006ce0:	080081b4 	.word	0x080081b4
 8006ce4:	08008174 	.word	0x08008174

08006ce8 <puts>:
 8006ce8:	4b02      	ldr	r3, [pc, #8]	; (8006cf4 <puts+0xc>)
 8006cea:	4601      	mov	r1, r0
 8006cec:	6818      	ldr	r0, [r3, #0]
 8006cee:	f7ff bf8d 	b.w	8006c0c <_puts_r>
 8006cf2:	bf00      	nop
 8006cf4:	20000014 	.word	0x20000014

08006cf8 <siprintf>:
 8006cf8:	b40e      	push	{r1, r2, r3}
 8006cfa:	b500      	push	{lr}
 8006cfc:	b09c      	sub	sp, #112	; 0x70
 8006cfe:	ab1d      	add	r3, sp, #116	; 0x74
 8006d00:	9002      	str	r0, [sp, #8]
 8006d02:	9006      	str	r0, [sp, #24]
 8006d04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006d08:	4809      	ldr	r0, [pc, #36]	; (8006d30 <siprintf+0x38>)
 8006d0a:	9107      	str	r1, [sp, #28]
 8006d0c:	9104      	str	r1, [sp, #16]
 8006d0e:	4909      	ldr	r1, [pc, #36]	; (8006d34 <siprintf+0x3c>)
 8006d10:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d14:	9105      	str	r1, [sp, #20]
 8006d16:	6800      	ldr	r0, [r0, #0]
 8006d18:	9301      	str	r3, [sp, #4]
 8006d1a:	a902      	add	r1, sp, #8
 8006d1c:	f000 fc28 	bl	8007570 <_svfiprintf_r>
 8006d20:	9b02      	ldr	r3, [sp, #8]
 8006d22:	2200      	movs	r2, #0
 8006d24:	701a      	strb	r2, [r3, #0]
 8006d26:	b01c      	add	sp, #112	; 0x70
 8006d28:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d2c:	b003      	add	sp, #12
 8006d2e:	4770      	bx	lr
 8006d30:	20000014 	.word	0x20000014
 8006d34:	ffff0208 	.word	0xffff0208

08006d38 <__swbuf_r>:
 8006d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d3a:	460e      	mov	r6, r1
 8006d3c:	4614      	mov	r4, r2
 8006d3e:	4605      	mov	r5, r0
 8006d40:	b118      	cbz	r0, 8006d4a <__swbuf_r+0x12>
 8006d42:	6983      	ldr	r3, [r0, #24]
 8006d44:	b90b      	cbnz	r3, 8006d4a <__swbuf_r+0x12>
 8006d46:	f000 f9d1 	bl	80070ec <__sinit>
 8006d4a:	4b21      	ldr	r3, [pc, #132]	; (8006dd0 <__swbuf_r+0x98>)
 8006d4c:	429c      	cmp	r4, r3
 8006d4e:	d12b      	bne.n	8006da8 <__swbuf_r+0x70>
 8006d50:	686c      	ldr	r4, [r5, #4]
 8006d52:	69a3      	ldr	r3, [r4, #24]
 8006d54:	60a3      	str	r3, [r4, #8]
 8006d56:	89a3      	ldrh	r3, [r4, #12]
 8006d58:	071a      	lsls	r2, r3, #28
 8006d5a:	d52f      	bpl.n	8006dbc <__swbuf_r+0x84>
 8006d5c:	6923      	ldr	r3, [r4, #16]
 8006d5e:	b36b      	cbz	r3, 8006dbc <__swbuf_r+0x84>
 8006d60:	6923      	ldr	r3, [r4, #16]
 8006d62:	6820      	ldr	r0, [r4, #0]
 8006d64:	1ac0      	subs	r0, r0, r3
 8006d66:	6963      	ldr	r3, [r4, #20]
 8006d68:	b2f6      	uxtb	r6, r6
 8006d6a:	4283      	cmp	r3, r0
 8006d6c:	4637      	mov	r7, r6
 8006d6e:	dc04      	bgt.n	8006d7a <__swbuf_r+0x42>
 8006d70:	4621      	mov	r1, r4
 8006d72:	4628      	mov	r0, r5
 8006d74:	f000 f926 	bl	8006fc4 <_fflush_r>
 8006d78:	bb30      	cbnz	r0, 8006dc8 <__swbuf_r+0x90>
 8006d7a:	68a3      	ldr	r3, [r4, #8]
 8006d7c:	3b01      	subs	r3, #1
 8006d7e:	60a3      	str	r3, [r4, #8]
 8006d80:	6823      	ldr	r3, [r4, #0]
 8006d82:	1c5a      	adds	r2, r3, #1
 8006d84:	6022      	str	r2, [r4, #0]
 8006d86:	701e      	strb	r6, [r3, #0]
 8006d88:	6963      	ldr	r3, [r4, #20]
 8006d8a:	3001      	adds	r0, #1
 8006d8c:	4283      	cmp	r3, r0
 8006d8e:	d004      	beq.n	8006d9a <__swbuf_r+0x62>
 8006d90:	89a3      	ldrh	r3, [r4, #12]
 8006d92:	07db      	lsls	r3, r3, #31
 8006d94:	d506      	bpl.n	8006da4 <__swbuf_r+0x6c>
 8006d96:	2e0a      	cmp	r6, #10
 8006d98:	d104      	bne.n	8006da4 <__swbuf_r+0x6c>
 8006d9a:	4621      	mov	r1, r4
 8006d9c:	4628      	mov	r0, r5
 8006d9e:	f000 f911 	bl	8006fc4 <_fflush_r>
 8006da2:	b988      	cbnz	r0, 8006dc8 <__swbuf_r+0x90>
 8006da4:	4638      	mov	r0, r7
 8006da6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006da8:	4b0a      	ldr	r3, [pc, #40]	; (8006dd4 <__swbuf_r+0x9c>)
 8006daa:	429c      	cmp	r4, r3
 8006dac:	d101      	bne.n	8006db2 <__swbuf_r+0x7a>
 8006dae:	68ac      	ldr	r4, [r5, #8]
 8006db0:	e7cf      	b.n	8006d52 <__swbuf_r+0x1a>
 8006db2:	4b09      	ldr	r3, [pc, #36]	; (8006dd8 <__swbuf_r+0xa0>)
 8006db4:	429c      	cmp	r4, r3
 8006db6:	bf08      	it	eq
 8006db8:	68ec      	ldreq	r4, [r5, #12]
 8006dba:	e7ca      	b.n	8006d52 <__swbuf_r+0x1a>
 8006dbc:	4621      	mov	r1, r4
 8006dbe:	4628      	mov	r0, r5
 8006dc0:	f000 f80c 	bl	8006ddc <__swsetup_r>
 8006dc4:	2800      	cmp	r0, #0
 8006dc6:	d0cb      	beq.n	8006d60 <__swbuf_r+0x28>
 8006dc8:	f04f 37ff 	mov.w	r7, #4294967295
 8006dcc:	e7ea      	b.n	8006da4 <__swbuf_r+0x6c>
 8006dce:	bf00      	nop
 8006dd0:	08008194 	.word	0x08008194
 8006dd4:	080081b4 	.word	0x080081b4
 8006dd8:	08008174 	.word	0x08008174

08006ddc <__swsetup_r>:
 8006ddc:	4b32      	ldr	r3, [pc, #200]	; (8006ea8 <__swsetup_r+0xcc>)
 8006dde:	b570      	push	{r4, r5, r6, lr}
 8006de0:	681d      	ldr	r5, [r3, #0]
 8006de2:	4606      	mov	r6, r0
 8006de4:	460c      	mov	r4, r1
 8006de6:	b125      	cbz	r5, 8006df2 <__swsetup_r+0x16>
 8006de8:	69ab      	ldr	r3, [r5, #24]
 8006dea:	b913      	cbnz	r3, 8006df2 <__swsetup_r+0x16>
 8006dec:	4628      	mov	r0, r5
 8006dee:	f000 f97d 	bl	80070ec <__sinit>
 8006df2:	4b2e      	ldr	r3, [pc, #184]	; (8006eac <__swsetup_r+0xd0>)
 8006df4:	429c      	cmp	r4, r3
 8006df6:	d10f      	bne.n	8006e18 <__swsetup_r+0x3c>
 8006df8:	686c      	ldr	r4, [r5, #4]
 8006dfa:	89a3      	ldrh	r3, [r4, #12]
 8006dfc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e00:	0719      	lsls	r1, r3, #28
 8006e02:	d42c      	bmi.n	8006e5e <__swsetup_r+0x82>
 8006e04:	06dd      	lsls	r5, r3, #27
 8006e06:	d411      	bmi.n	8006e2c <__swsetup_r+0x50>
 8006e08:	2309      	movs	r3, #9
 8006e0a:	6033      	str	r3, [r6, #0]
 8006e0c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006e10:	81a3      	strh	r3, [r4, #12]
 8006e12:	f04f 30ff 	mov.w	r0, #4294967295
 8006e16:	e03e      	b.n	8006e96 <__swsetup_r+0xba>
 8006e18:	4b25      	ldr	r3, [pc, #148]	; (8006eb0 <__swsetup_r+0xd4>)
 8006e1a:	429c      	cmp	r4, r3
 8006e1c:	d101      	bne.n	8006e22 <__swsetup_r+0x46>
 8006e1e:	68ac      	ldr	r4, [r5, #8]
 8006e20:	e7eb      	b.n	8006dfa <__swsetup_r+0x1e>
 8006e22:	4b24      	ldr	r3, [pc, #144]	; (8006eb4 <__swsetup_r+0xd8>)
 8006e24:	429c      	cmp	r4, r3
 8006e26:	bf08      	it	eq
 8006e28:	68ec      	ldreq	r4, [r5, #12]
 8006e2a:	e7e6      	b.n	8006dfa <__swsetup_r+0x1e>
 8006e2c:	0758      	lsls	r0, r3, #29
 8006e2e:	d512      	bpl.n	8006e56 <__swsetup_r+0x7a>
 8006e30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e32:	b141      	cbz	r1, 8006e46 <__swsetup_r+0x6a>
 8006e34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e38:	4299      	cmp	r1, r3
 8006e3a:	d002      	beq.n	8006e42 <__swsetup_r+0x66>
 8006e3c:	4630      	mov	r0, r6
 8006e3e:	f000 fa5b 	bl	80072f8 <_free_r>
 8006e42:	2300      	movs	r3, #0
 8006e44:	6363      	str	r3, [r4, #52]	; 0x34
 8006e46:	89a3      	ldrh	r3, [r4, #12]
 8006e48:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006e4c:	81a3      	strh	r3, [r4, #12]
 8006e4e:	2300      	movs	r3, #0
 8006e50:	6063      	str	r3, [r4, #4]
 8006e52:	6923      	ldr	r3, [r4, #16]
 8006e54:	6023      	str	r3, [r4, #0]
 8006e56:	89a3      	ldrh	r3, [r4, #12]
 8006e58:	f043 0308 	orr.w	r3, r3, #8
 8006e5c:	81a3      	strh	r3, [r4, #12]
 8006e5e:	6923      	ldr	r3, [r4, #16]
 8006e60:	b94b      	cbnz	r3, 8006e76 <__swsetup_r+0x9a>
 8006e62:	89a3      	ldrh	r3, [r4, #12]
 8006e64:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e6c:	d003      	beq.n	8006e76 <__swsetup_r+0x9a>
 8006e6e:	4621      	mov	r1, r4
 8006e70:	4630      	mov	r0, r6
 8006e72:	f000 fa01 	bl	8007278 <__smakebuf_r>
 8006e76:	89a0      	ldrh	r0, [r4, #12]
 8006e78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e7c:	f010 0301 	ands.w	r3, r0, #1
 8006e80:	d00a      	beq.n	8006e98 <__swsetup_r+0xbc>
 8006e82:	2300      	movs	r3, #0
 8006e84:	60a3      	str	r3, [r4, #8]
 8006e86:	6963      	ldr	r3, [r4, #20]
 8006e88:	425b      	negs	r3, r3
 8006e8a:	61a3      	str	r3, [r4, #24]
 8006e8c:	6923      	ldr	r3, [r4, #16]
 8006e8e:	b943      	cbnz	r3, 8006ea2 <__swsetup_r+0xc6>
 8006e90:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006e94:	d1ba      	bne.n	8006e0c <__swsetup_r+0x30>
 8006e96:	bd70      	pop	{r4, r5, r6, pc}
 8006e98:	0781      	lsls	r1, r0, #30
 8006e9a:	bf58      	it	pl
 8006e9c:	6963      	ldrpl	r3, [r4, #20]
 8006e9e:	60a3      	str	r3, [r4, #8]
 8006ea0:	e7f4      	b.n	8006e8c <__swsetup_r+0xb0>
 8006ea2:	2000      	movs	r0, #0
 8006ea4:	e7f7      	b.n	8006e96 <__swsetup_r+0xba>
 8006ea6:	bf00      	nop
 8006ea8:	20000014 	.word	0x20000014
 8006eac:	08008194 	.word	0x08008194
 8006eb0:	080081b4 	.word	0x080081b4
 8006eb4:	08008174 	.word	0x08008174

08006eb8 <__sflush_r>:
 8006eb8:	898a      	ldrh	r2, [r1, #12]
 8006eba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ebe:	4605      	mov	r5, r0
 8006ec0:	0710      	lsls	r0, r2, #28
 8006ec2:	460c      	mov	r4, r1
 8006ec4:	d458      	bmi.n	8006f78 <__sflush_r+0xc0>
 8006ec6:	684b      	ldr	r3, [r1, #4]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	dc05      	bgt.n	8006ed8 <__sflush_r+0x20>
 8006ecc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	dc02      	bgt.n	8006ed8 <__sflush_r+0x20>
 8006ed2:	2000      	movs	r0, #0
 8006ed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ed8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006eda:	2e00      	cmp	r6, #0
 8006edc:	d0f9      	beq.n	8006ed2 <__sflush_r+0x1a>
 8006ede:	2300      	movs	r3, #0
 8006ee0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006ee4:	682f      	ldr	r7, [r5, #0]
 8006ee6:	602b      	str	r3, [r5, #0]
 8006ee8:	d032      	beq.n	8006f50 <__sflush_r+0x98>
 8006eea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006eec:	89a3      	ldrh	r3, [r4, #12]
 8006eee:	075a      	lsls	r2, r3, #29
 8006ef0:	d505      	bpl.n	8006efe <__sflush_r+0x46>
 8006ef2:	6863      	ldr	r3, [r4, #4]
 8006ef4:	1ac0      	subs	r0, r0, r3
 8006ef6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006ef8:	b10b      	cbz	r3, 8006efe <__sflush_r+0x46>
 8006efa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006efc:	1ac0      	subs	r0, r0, r3
 8006efe:	2300      	movs	r3, #0
 8006f00:	4602      	mov	r2, r0
 8006f02:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006f04:	6a21      	ldr	r1, [r4, #32]
 8006f06:	4628      	mov	r0, r5
 8006f08:	47b0      	blx	r6
 8006f0a:	1c43      	adds	r3, r0, #1
 8006f0c:	89a3      	ldrh	r3, [r4, #12]
 8006f0e:	d106      	bne.n	8006f1e <__sflush_r+0x66>
 8006f10:	6829      	ldr	r1, [r5, #0]
 8006f12:	291d      	cmp	r1, #29
 8006f14:	d82c      	bhi.n	8006f70 <__sflush_r+0xb8>
 8006f16:	4a2a      	ldr	r2, [pc, #168]	; (8006fc0 <__sflush_r+0x108>)
 8006f18:	40ca      	lsrs	r2, r1
 8006f1a:	07d6      	lsls	r6, r2, #31
 8006f1c:	d528      	bpl.n	8006f70 <__sflush_r+0xb8>
 8006f1e:	2200      	movs	r2, #0
 8006f20:	6062      	str	r2, [r4, #4]
 8006f22:	04d9      	lsls	r1, r3, #19
 8006f24:	6922      	ldr	r2, [r4, #16]
 8006f26:	6022      	str	r2, [r4, #0]
 8006f28:	d504      	bpl.n	8006f34 <__sflush_r+0x7c>
 8006f2a:	1c42      	adds	r2, r0, #1
 8006f2c:	d101      	bne.n	8006f32 <__sflush_r+0x7a>
 8006f2e:	682b      	ldr	r3, [r5, #0]
 8006f30:	b903      	cbnz	r3, 8006f34 <__sflush_r+0x7c>
 8006f32:	6560      	str	r0, [r4, #84]	; 0x54
 8006f34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f36:	602f      	str	r7, [r5, #0]
 8006f38:	2900      	cmp	r1, #0
 8006f3a:	d0ca      	beq.n	8006ed2 <__sflush_r+0x1a>
 8006f3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f40:	4299      	cmp	r1, r3
 8006f42:	d002      	beq.n	8006f4a <__sflush_r+0x92>
 8006f44:	4628      	mov	r0, r5
 8006f46:	f000 f9d7 	bl	80072f8 <_free_r>
 8006f4a:	2000      	movs	r0, #0
 8006f4c:	6360      	str	r0, [r4, #52]	; 0x34
 8006f4e:	e7c1      	b.n	8006ed4 <__sflush_r+0x1c>
 8006f50:	6a21      	ldr	r1, [r4, #32]
 8006f52:	2301      	movs	r3, #1
 8006f54:	4628      	mov	r0, r5
 8006f56:	47b0      	blx	r6
 8006f58:	1c41      	adds	r1, r0, #1
 8006f5a:	d1c7      	bne.n	8006eec <__sflush_r+0x34>
 8006f5c:	682b      	ldr	r3, [r5, #0]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d0c4      	beq.n	8006eec <__sflush_r+0x34>
 8006f62:	2b1d      	cmp	r3, #29
 8006f64:	d001      	beq.n	8006f6a <__sflush_r+0xb2>
 8006f66:	2b16      	cmp	r3, #22
 8006f68:	d101      	bne.n	8006f6e <__sflush_r+0xb6>
 8006f6a:	602f      	str	r7, [r5, #0]
 8006f6c:	e7b1      	b.n	8006ed2 <__sflush_r+0x1a>
 8006f6e:	89a3      	ldrh	r3, [r4, #12]
 8006f70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f74:	81a3      	strh	r3, [r4, #12]
 8006f76:	e7ad      	b.n	8006ed4 <__sflush_r+0x1c>
 8006f78:	690f      	ldr	r7, [r1, #16]
 8006f7a:	2f00      	cmp	r7, #0
 8006f7c:	d0a9      	beq.n	8006ed2 <__sflush_r+0x1a>
 8006f7e:	0793      	lsls	r3, r2, #30
 8006f80:	680e      	ldr	r6, [r1, #0]
 8006f82:	bf08      	it	eq
 8006f84:	694b      	ldreq	r3, [r1, #20]
 8006f86:	600f      	str	r7, [r1, #0]
 8006f88:	bf18      	it	ne
 8006f8a:	2300      	movne	r3, #0
 8006f8c:	eba6 0807 	sub.w	r8, r6, r7
 8006f90:	608b      	str	r3, [r1, #8]
 8006f92:	f1b8 0f00 	cmp.w	r8, #0
 8006f96:	dd9c      	ble.n	8006ed2 <__sflush_r+0x1a>
 8006f98:	6a21      	ldr	r1, [r4, #32]
 8006f9a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006f9c:	4643      	mov	r3, r8
 8006f9e:	463a      	mov	r2, r7
 8006fa0:	4628      	mov	r0, r5
 8006fa2:	47b0      	blx	r6
 8006fa4:	2800      	cmp	r0, #0
 8006fa6:	dc06      	bgt.n	8006fb6 <__sflush_r+0xfe>
 8006fa8:	89a3      	ldrh	r3, [r4, #12]
 8006faa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006fae:	81a3      	strh	r3, [r4, #12]
 8006fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8006fb4:	e78e      	b.n	8006ed4 <__sflush_r+0x1c>
 8006fb6:	4407      	add	r7, r0
 8006fb8:	eba8 0800 	sub.w	r8, r8, r0
 8006fbc:	e7e9      	b.n	8006f92 <__sflush_r+0xda>
 8006fbe:	bf00      	nop
 8006fc0:	20400001 	.word	0x20400001

08006fc4 <_fflush_r>:
 8006fc4:	b538      	push	{r3, r4, r5, lr}
 8006fc6:	690b      	ldr	r3, [r1, #16]
 8006fc8:	4605      	mov	r5, r0
 8006fca:	460c      	mov	r4, r1
 8006fcc:	b913      	cbnz	r3, 8006fd4 <_fflush_r+0x10>
 8006fce:	2500      	movs	r5, #0
 8006fd0:	4628      	mov	r0, r5
 8006fd2:	bd38      	pop	{r3, r4, r5, pc}
 8006fd4:	b118      	cbz	r0, 8006fde <_fflush_r+0x1a>
 8006fd6:	6983      	ldr	r3, [r0, #24]
 8006fd8:	b90b      	cbnz	r3, 8006fde <_fflush_r+0x1a>
 8006fda:	f000 f887 	bl	80070ec <__sinit>
 8006fde:	4b14      	ldr	r3, [pc, #80]	; (8007030 <_fflush_r+0x6c>)
 8006fe0:	429c      	cmp	r4, r3
 8006fe2:	d11b      	bne.n	800701c <_fflush_r+0x58>
 8006fe4:	686c      	ldr	r4, [r5, #4]
 8006fe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d0ef      	beq.n	8006fce <_fflush_r+0xa>
 8006fee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006ff0:	07d0      	lsls	r0, r2, #31
 8006ff2:	d404      	bmi.n	8006ffe <_fflush_r+0x3a>
 8006ff4:	0599      	lsls	r1, r3, #22
 8006ff6:	d402      	bmi.n	8006ffe <_fflush_r+0x3a>
 8006ff8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ffa:	f000 f915 	bl	8007228 <__retarget_lock_acquire_recursive>
 8006ffe:	4628      	mov	r0, r5
 8007000:	4621      	mov	r1, r4
 8007002:	f7ff ff59 	bl	8006eb8 <__sflush_r>
 8007006:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007008:	07da      	lsls	r2, r3, #31
 800700a:	4605      	mov	r5, r0
 800700c:	d4e0      	bmi.n	8006fd0 <_fflush_r+0xc>
 800700e:	89a3      	ldrh	r3, [r4, #12]
 8007010:	059b      	lsls	r3, r3, #22
 8007012:	d4dd      	bmi.n	8006fd0 <_fflush_r+0xc>
 8007014:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007016:	f000 f908 	bl	800722a <__retarget_lock_release_recursive>
 800701a:	e7d9      	b.n	8006fd0 <_fflush_r+0xc>
 800701c:	4b05      	ldr	r3, [pc, #20]	; (8007034 <_fflush_r+0x70>)
 800701e:	429c      	cmp	r4, r3
 8007020:	d101      	bne.n	8007026 <_fflush_r+0x62>
 8007022:	68ac      	ldr	r4, [r5, #8]
 8007024:	e7df      	b.n	8006fe6 <_fflush_r+0x22>
 8007026:	4b04      	ldr	r3, [pc, #16]	; (8007038 <_fflush_r+0x74>)
 8007028:	429c      	cmp	r4, r3
 800702a:	bf08      	it	eq
 800702c:	68ec      	ldreq	r4, [r5, #12]
 800702e:	e7da      	b.n	8006fe6 <_fflush_r+0x22>
 8007030:	08008194 	.word	0x08008194
 8007034:	080081b4 	.word	0x080081b4
 8007038:	08008174 	.word	0x08008174

0800703c <std>:
 800703c:	2300      	movs	r3, #0
 800703e:	b510      	push	{r4, lr}
 8007040:	4604      	mov	r4, r0
 8007042:	e9c0 3300 	strd	r3, r3, [r0]
 8007046:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800704a:	6083      	str	r3, [r0, #8]
 800704c:	8181      	strh	r1, [r0, #12]
 800704e:	6643      	str	r3, [r0, #100]	; 0x64
 8007050:	81c2      	strh	r2, [r0, #14]
 8007052:	6183      	str	r3, [r0, #24]
 8007054:	4619      	mov	r1, r3
 8007056:	2208      	movs	r2, #8
 8007058:	305c      	adds	r0, #92	; 0x5c
 800705a:	f7ff fdb7 	bl	8006bcc <memset>
 800705e:	4b05      	ldr	r3, [pc, #20]	; (8007074 <std+0x38>)
 8007060:	6263      	str	r3, [r4, #36]	; 0x24
 8007062:	4b05      	ldr	r3, [pc, #20]	; (8007078 <std+0x3c>)
 8007064:	62a3      	str	r3, [r4, #40]	; 0x28
 8007066:	4b05      	ldr	r3, [pc, #20]	; (800707c <std+0x40>)
 8007068:	62e3      	str	r3, [r4, #44]	; 0x2c
 800706a:	4b05      	ldr	r3, [pc, #20]	; (8007080 <std+0x44>)
 800706c:	6224      	str	r4, [r4, #32]
 800706e:	6323      	str	r3, [r4, #48]	; 0x30
 8007070:	bd10      	pop	{r4, pc}
 8007072:	bf00      	nop
 8007074:	08007d6d 	.word	0x08007d6d
 8007078:	08007d8f 	.word	0x08007d8f
 800707c:	08007dc7 	.word	0x08007dc7
 8007080:	08007deb 	.word	0x08007deb

08007084 <_cleanup_r>:
 8007084:	4901      	ldr	r1, [pc, #4]	; (800708c <_cleanup_r+0x8>)
 8007086:	f000 b8af 	b.w	80071e8 <_fwalk_reent>
 800708a:	bf00      	nop
 800708c:	08006fc5 	.word	0x08006fc5

08007090 <__sfmoreglue>:
 8007090:	b570      	push	{r4, r5, r6, lr}
 8007092:	2268      	movs	r2, #104	; 0x68
 8007094:	1e4d      	subs	r5, r1, #1
 8007096:	4355      	muls	r5, r2
 8007098:	460e      	mov	r6, r1
 800709a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800709e:	f000 f997 	bl	80073d0 <_malloc_r>
 80070a2:	4604      	mov	r4, r0
 80070a4:	b140      	cbz	r0, 80070b8 <__sfmoreglue+0x28>
 80070a6:	2100      	movs	r1, #0
 80070a8:	e9c0 1600 	strd	r1, r6, [r0]
 80070ac:	300c      	adds	r0, #12
 80070ae:	60a0      	str	r0, [r4, #8]
 80070b0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80070b4:	f7ff fd8a 	bl	8006bcc <memset>
 80070b8:	4620      	mov	r0, r4
 80070ba:	bd70      	pop	{r4, r5, r6, pc}

080070bc <__sfp_lock_acquire>:
 80070bc:	4801      	ldr	r0, [pc, #4]	; (80070c4 <__sfp_lock_acquire+0x8>)
 80070be:	f000 b8b3 	b.w	8007228 <__retarget_lock_acquire_recursive>
 80070c2:	bf00      	nop
 80070c4:	200002e5 	.word	0x200002e5

080070c8 <__sfp_lock_release>:
 80070c8:	4801      	ldr	r0, [pc, #4]	; (80070d0 <__sfp_lock_release+0x8>)
 80070ca:	f000 b8ae 	b.w	800722a <__retarget_lock_release_recursive>
 80070ce:	bf00      	nop
 80070d0:	200002e5 	.word	0x200002e5

080070d4 <__sinit_lock_acquire>:
 80070d4:	4801      	ldr	r0, [pc, #4]	; (80070dc <__sinit_lock_acquire+0x8>)
 80070d6:	f000 b8a7 	b.w	8007228 <__retarget_lock_acquire_recursive>
 80070da:	bf00      	nop
 80070dc:	200002e6 	.word	0x200002e6

080070e0 <__sinit_lock_release>:
 80070e0:	4801      	ldr	r0, [pc, #4]	; (80070e8 <__sinit_lock_release+0x8>)
 80070e2:	f000 b8a2 	b.w	800722a <__retarget_lock_release_recursive>
 80070e6:	bf00      	nop
 80070e8:	200002e6 	.word	0x200002e6

080070ec <__sinit>:
 80070ec:	b510      	push	{r4, lr}
 80070ee:	4604      	mov	r4, r0
 80070f0:	f7ff fff0 	bl	80070d4 <__sinit_lock_acquire>
 80070f4:	69a3      	ldr	r3, [r4, #24]
 80070f6:	b11b      	cbz	r3, 8007100 <__sinit+0x14>
 80070f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070fc:	f7ff bff0 	b.w	80070e0 <__sinit_lock_release>
 8007100:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007104:	6523      	str	r3, [r4, #80]	; 0x50
 8007106:	4b13      	ldr	r3, [pc, #76]	; (8007154 <__sinit+0x68>)
 8007108:	4a13      	ldr	r2, [pc, #76]	; (8007158 <__sinit+0x6c>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	62a2      	str	r2, [r4, #40]	; 0x28
 800710e:	42a3      	cmp	r3, r4
 8007110:	bf04      	itt	eq
 8007112:	2301      	moveq	r3, #1
 8007114:	61a3      	streq	r3, [r4, #24]
 8007116:	4620      	mov	r0, r4
 8007118:	f000 f820 	bl	800715c <__sfp>
 800711c:	6060      	str	r0, [r4, #4]
 800711e:	4620      	mov	r0, r4
 8007120:	f000 f81c 	bl	800715c <__sfp>
 8007124:	60a0      	str	r0, [r4, #8]
 8007126:	4620      	mov	r0, r4
 8007128:	f000 f818 	bl	800715c <__sfp>
 800712c:	2200      	movs	r2, #0
 800712e:	60e0      	str	r0, [r4, #12]
 8007130:	2104      	movs	r1, #4
 8007132:	6860      	ldr	r0, [r4, #4]
 8007134:	f7ff ff82 	bl	800703c <std>
 8007138:	68a0      	ldr	r0, [r4, #8]
 800713a:	2201      	movs	r2, #1
 800713c:	2109      	movs	r1, #9
 800713e:	f7ff ff7d 	bl	800703c <std>
 8007142:	68e0      	ldr	r0, [r4, #12]
 8007144:	2202      	movs	r2, #2
 8007146:	2112      	movs	r1, #18
 8007148:	f7ff ff78 	bl	800703c <std>
 800714c:	2301      	movs	r3, #1
 800714e:	61a3      	str	r3, [r4, #24]
 8007150:	e7d2      	b.n	80070f8 <__sinit+0xc>
 8007152:	bf00      	nop
 8007154:	08008170 	.word	0x08008170
 8007158:	08007085 	.word	0x08007085

0800715c <__sfp>:
 800715c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800715e:	4607      	mov	r7, r0
 8007160:	f7ff ffac 	bl	80070bc <__sfp_lock_acquire>
 8007164:	4b1e      	ldr	r3, [pc, #120]	; (80071e0 <__sfp+0x84>)
 8007166:	681e      	ldr	r6, [r3, #0]
 8007168:	69b3      	ldr	r3, [r6, #24]
 800716a:	b913      	cbnz	r3, 8007172 <__sfp+0x16>
 800716c:	4630      	mov	r0, r6
 800716e:	f7ff ffbd 	bl	80070ec <__sinit>
 8007172:	3648      	adds	r6, #72	; 0x48
 8007174:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007178:	3b01      	subs	r3, #1
 800717a:	d503      	bpl.n	8007184 <__sfp+0x28>
 800717c:	6833      	ldr	r3, [r6, #0]
 800717e:	b30b      	cbz	r3, 80071c4 <__sfp+0x68>
 8007180:	6836      	ldr	r6, [r6, #0]
 8007182:	e7f7      	b.n	8007174 <__sfp+0x18>
 8007184:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007188:	b9d5      	cbnz	r5, 80071c0 <__sfp+0x64>
 800718a:	4b16      	ldr	r3, [pc, #88]	; (80071e4 <__sfp+0x88>)
 800718c:	60e3      	str	r3, [r4, #12]
 800718e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007192:	6665      	str	r5, [r4, #100]	; 0x64
 8007194:	f000 f847 	bl	8007226 <__retarget_lock_init_recursive>
 8007198:	f7ff ff96 	bl	80070c8 <__sfp_lock_release>
 800719c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80071a0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80071a4:	6025      	str	r5, [r4, #0]
 80071a6:	61a5      	str	r5, [r4, #24]
 80071a8:	2208      	movs	r2, #8
 80071aa:	4629      	mov	r1, r5
 80071ac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80071b0:	f7ff fd0c 	bl	8006bcc <memset>
 80071b4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80071b8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80071bc:	4620      	mov	r0, r4
 80071be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071c0:	3468      	adds	r4, #104	; 0x68
 80071c2:	e7d9      	b.n	8007178 <__sfp+0x1c>
 80071c4:	2104      	movs	r1, #4
 80071c6:	4638      	mov	r0, r7
 80071c8:	f7ff ff62 	bl	8007090 <__sfmoreglue>
 80071cc:	4604      	mov	r4, r0
 80071ce:	6030      	str	r0, [r6, #0]
 80071d0:	2800      	cmp	r0, #0
 80071d2:	d1d5      	bne.n	8007180 <__sfp+0x24>
 80071d4:	f7ff ff78 	bl	80070c8 <__sfp_lock_release>
 80071d8:	230c      	movs	r3, #12
 80071da:	603b      	str	r3, [r7, #0]
 80071dc:	e7ee      	b.n	80071bc <__sfp+0x60>
 80071de:	bf00      	nop
 80071e0:	08008170 	.word	0x08008170
 80071e4:	ffff0001 	.word	0xffff0001

080071e8 <_fwalk_reent>:
 80071e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071ec:	4606      	mov	r6, r0
 80071ee:	4688      	mov	r8, r1
 80071f0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80071f4:	2700      	movs	r7, #0
 80071f6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80071fa:	f1b9 0901 	subs.w	r9, r9, #1
 80071fe:	d505      	bpl.n	800720c <_fwalk_reent+0x24>
 8007200:	6824      	ldr	r4, [r4, #0]
 8007202:	2c00      	cmp	r4, #0
 8007204:	d1f7      	bne.n	80071f6 <_fwalk_reent+0xe>
 8007206:	4638      	mov	r0, r7
 8007208:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800720c:	89ab      	ldrh	r3, [r5, #12]
 800720e:	2b01      	cmp	r3, #1
 8007210:	d907      	bls.n	8007222 <_fwalk_reent+0x3a>
 8007212:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007216:	3301      	adds	r3, #1
 8007218:	d003      	beq.n	8007222 <_fwalk_reent+0x3a>
 800721a:	4629      	mov	r1, r5
 800721c:	4630      	mov	r0, r6
 800721e:	47c0      	blx	r8
 8007220:	4307      	orrs	r7, r0
 8007222:	3568      	adds	r5, #104	; 0x68
 8007224:	e7e9      	b.n	80071fa <_fwalk_reent+0x12>

08007226 <__retarget_lock_init_recursive>:
 8007226:	4770      	bx	lr

08007228 <__retarget_lock_acquire_recursive>:
 8007228:	4770      	bx	lr

0800722a <__retarget_lock_release_recursive>:
 800722a:	4770      	bx	lr

0800722c <__swhatbuf_r>:
 800722c:	b570      	push	{r4, r5, r6, lr}
 800722e:	460e      	mov	r6, r1
 8007230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007234:	2900      	cmp	r1, #0
 8007236:	b096      	sub	sp, #88	; 0x58
 8007238:	4614      	mov	r4, r2
 800723a:	461d      	mov	r5, r3
 800723c:	da08      	bge.n	8007250 <__swhatbuf_r+0x24>
 800723e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007242:	2200      	movs	r2, #0
 8007244:	602a      	str	r2, [r5, #0]
 8007246:	061a      	lsls	r2, r3, #24
 8007248:	d410      	bmi.n	800726c <__swhatbuf_r+0x40>
 800724a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800724e:	e00e      	b.n	800726e <__swhatbuf_r+0x42>
 8007250:	466a      	mov	r2, sp
 8007252:	f000 fdf1 	bl	8007e38 <_fstat_r>
 8007256:	2800      	cmp	r0, #0
 8007258:	dbf1      	blt.n	800723e <__swhatbuf_r+0x12>
 800725a:	9a01      	ldr	r2, [sp, #4]
 800725c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007260:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007264:	425a      	negs	r2, r3
 8007266:	415a      	adcs	r2, r3
 8007268:	602a      	str	r2, [r5, #0]
 800726a:	e7ee      	b.n	800724a <__swhatbuf_r+0x1e>
 800726c:	2340      	movs	r3, #64	; 0x40
 800726e:	2000      	movs	r0, #0
 8007270:	6023      	str	r3, [r4, #0]
 8007272:	b016      	add	sp, #88	; 0x58
 8007274:	bd70      	pop	{r4, r5, r6, pc}
	...

08007278 <__smakebuf_r>:
 8007278:	898b      	ldrh	r3, [r1, #12]
 800727a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800727c:	079d      	lsls	r5, r3, #30
 800727e:	4606      	mov	r6, r0
 8007280:	460c      	mov	r4, r1
 8007282:	d507      	bpl.n	8007294 <__smakebuf_r+0x1c>
 8007284:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007288:	6023      	str	r3, [r4, #0]
 800728a:	6123      	str	r3, [r4, #16]
 800728c:	2301      	movs	r3, #1
 800728e:	6163      	str	r3, [r4, #20]
 8007290:	b002      	add	sp, #8
 8007292:	bd70      	pop	{r4, r5, r6, pc}
 8007294:	ab01      	add	r3, sp, #4
 8007296:	466a      	mov	r2, sp
 8007298:	f7ff ffc8 	bl	800722c <__swhatbuf_r>
 800729c:	9900      	ldr	r1, [sp, #0]
 800729e:	4605      	mov	r5, r0
 80072a0:	4630      	mov	r0, r6
 80072a2:	f000 f895 	bl	80073d0 <_malloc_r>
 80072a6:	b948      	cbnz	r0, 80072bc <__smakebuf_r+0x44>
 80072a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072ac:	059a      	lsls	r2, r3, #22
 80072ae:	d4ef      	bmi.n	8007290 <__smakebuf_r+0x18>
 80072b0:	f023 0303 	bic.w	r3, r3, #3
 80072b4:	f043 0302 	orr.w	r3, r3, #2
 80072b8:	81a3      	strh	r3, [r4, #12]
 80072ba:	e7e3      	b.n	8007284 <__smakebuf_r+0xc>
 80072bc:	4b0d      	ldr	r3, [pc, #52]	; (80072f4 <__smakebuf_r+0x7c>)
 80072be:	62b3      	str	r3, [r6, #40]	; 0x28
 80072c0:	89a3      	ldrh	r3, [r4, #12]
 80072c2:	6020      	str	r0, [r4, #0]
 80072c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072c8:	81a3      	strh	r3, [r4, #12]
 80072ca:	9b00      	ldr	r3, [sp, #0]
 80072cc:	6163      	str	r3, [r4, #20]
 80072ce:	9b01      	ldr	r3, [sp, #4]
 80072d0:	6120      	str	r0, [r4, #16]
 80072d2:	b15b      	cbz	r3, 80072ec <__smakebuf_r+0x74>
 80072d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072d8:	4630      	mov	r0, r6
 80072da:	f000 fdbf 	bl	8007e5c <_isatty_r>
 80072de:	b128      	cbz	r0, 80072ec <__smakebuf_r+0x74>
 80072e0:	89a3      	ldrh	r3, [r4, #12]
 80072e2:	f023 0303 	bic.w	r3, r3, #3
 80072e6:	f043 0301 	orr.w	r3, r3, #1
 80072ea:	81a3      	strh	r3, [r4, #12]
 80072ec:	89a0      	ldrh	r0, [r4, #12]
 80072ee:	4305      	orrs	r5, r0
 80072f0:	81a5      	strh	r5, [r4, #12]
 80072f2:	e7cd      	b.n	8007290 <__smakebuf_r+0x18>
 80072f4:	08007085 	.word	0x08007085

080072f8 <_free_r>:
 80072f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80072fa:	2900      	cmp	r1, #0
 80072fc:	d044      	beq.n	8007388 <_free_r+0x90>
 80072fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007302:	9001      	str	r0, [sp, #4]
 8007304:	2b00      	cmp	r3, #0
 8007306:	f1a1 0404 	sub.w	r4, r1, #4
 800730a:	bfb8      	it	lt
 800730c:	18e4      	addlt	r4, r4, r3
 800730e:	f000 fdef 	bl	8007ef0 <__malloc_lock>
 8007312:	4a1e      	ldr	r2, [pc, #120]	; (800738c <_free_r+0x94>)
 8007314:	9801      	ldr	r0, [sp, #4]
 8007316:	6813      	ldr	r3, [r2, #0]
 8007318:	b933      	cbnz	r3, 8007328 <_free_r+0x30>
 800731a:	6063      	str	r3, [r4, #4]
 800731c:	6014      	str	r4, [r2, #0]
 800731e:	b003      	add	sp, #12
 8007320:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007324:	f000 bdea 	b.w	8007efc <__malloc_unlock>
 8007328:	42a3      	cmp	r3, r4
 800732a:	d908      	bls.n	800733e <_free_r+0x46>
 800732c:	6825      	ldr	r5, [r4, #0]
 800732e:	1961      	adds	r1, r4, r5
 8007330:	428b      	cmp	r3, r1
 8007332:	bf01      	itttt	eq
 8007334:	6819      	ldreq	r1, [r3, #0]
 8007336:	685b      	ldreq	r3, [r3, #4]
 8007338:	1949      	addeq	r1, r1, r5
 800733a:	6021      	streq	r1, [r4, #0]
 800733c:	e7ed      	b.n	800731a <_free_r+0x22>
 800733e:	461a      	mov	r2, r3
 8007340:	685b      	ldr	r3, [r3, #4]
 8007342:	b10b      	cbz	r3, 8007348 <_free_r+0x50>
 8007344:	42a3      	cmp	r3, r4
 8007346:	d9fa      	bls.n	800733e <_free_r+0x46>
 8007348:	6811      	ldr	r1, [r2, #0]
 800734a:	1855      	adds	r5, r2, r1
 800734c:	42a5      	cmp	r5, r4
 800734e:	d10b      	bne.n	8007368 <_free_r+0x70>
 8007350:	6824      	ldr	r4, [r4, #0]
 8007352:	4421      	add	r1, r4
 8007354:	1854      	adds	r4, r2, r1
 8007356:	42a3      	cmp	r3, r4
 8007358:	6011      	str	r1, [r2, #0]
 800735a:	d1e0      	bne.n	800731e <_free_r+0x26>
 800735c:	681c      	ldr	r4, [r3, #0]
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	6053      	str	r3, [r2, #4]
 8007362:	4421      	add	r1, r4
 8007364:	6011      	str	r1, [r2, #0]
 8007366:	e7da      	b.n	800731e <_free_r+0x26>
 8007368:	d902      	bls.n	8007370 <_free_r+0x78>
 800736a:	230c      	movs	r3, #12
 800736c:	6003      	str	r3, [r0, #0]
 800736e:	e7d6      	b.n	800731e <_free_r+0x26>
 8007370:	6825      	ldr	r5, [r4, #0]
 8007372:	1961      	adds	r1, r4, r5
 8007374:	428b      	cmp	r3, r1
 8007376:	bf04      	itt	eq
 8007378:	6819      	ldreq	r1, [r3, #0]
 800737a:	685b      	ldreq	r3, [r3, #4]
 800737c:	6063      	str	r3, [r4, #4]
 800737e:	bf04      	itt	eq
 8007380:	1949      	addeq	r1, r1, r5
 8007382:	6021      	streq	r1, [r4, #0]
 8007384:	6054      	str	r4, [r2, #4]
 8007386:	e7ca      	b.n	800731e <_free_r+0x26>
 8007388:	b003      	add	sp, #12
 800738a:	bd30      	pop	{r4, r5, pc}
 800738c:	200002e8 	.word	0x200002e8

08007390 <sbrk_aligned>:
 8007390:	b570      	push	{r4, r5, r6, lr}
 8007392:	4e0e      	ldr	r6, [pc, #56]	; (80073cc <sbrk_aligned+0x3c>)
 8007394:	460c      	mov	r4, r1
 8007396:	6831      	ldr	r1, [r6, #0]
 8007398:	4605      	mov	r5, r0
 800739a:	b911      	cbnz	r1, 80073a2 <sbrk_aligned+0x12>
 800739c:	f000 fcd6 	bl	8007d4c <_sbrk_r>
 80073a0:	6030      	str	r0, [r6, #0]
 80073a2:	4621      	mov	r1, r4
 80073a4:	4628      	mov	r0, r5
 80073a6:	f000 fcd1 	bl	8007d4c <_sbrk_r>
 80073aa:	1c43      	adds	r3, r0, #1
 80073ac:	d00a      	beq.n	80073c4 <sbrk_aligned+0x34>
 80073ae:	1cc4      	adds	r4, r0, #3
 80073b0:	f024 0403 	bic.w	r4, r4, #3
 80073b4:	42a0      	cmp	r0, r4
 80073b6:	d007      	beq.n	80073c8 <sbrk_aligned+0x38>
 80073b8:	1a21      	subs	r1, r4, r0
 80073ba:	4628      	mov	r0, r5
 80073bc:	f000 fcc6 	bl	8007d4c <_sbrk_r>
 80073c0:	3001      	adds	r0, #1
 80073c2:	d101      	bne.n	80073c8 <sbrk_aligned+0x38>
 80073c4:	f04f 34ff 	mov.w	r4, #4294967295
 80073c8:	4620      	mov	r0, r4
 80073ca:	bd70      	pop	{r4, r5, r6, pc}
 80073cc:	200002ec 	.word	0x200002ec

080073d0 <_malloc_r>:
 80073d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073d4:	1ccd      	adds	r5, r1, #3
 80073d6:	f025 0503 	bic.w	r5, r5, #3
 80073da:	3508      	adds	r5, #8
 80073dc:	2d0c      	cmp	r5, #12
 80073de:	bf38      	it	cc
 80073e0:	250c      	movcc	r5, #12
 80073e2:	2d00      	cmp	r5, #0
 80073e4:	4607      	mov	r7, r0
 80073e6:	db01      	blt.n	80073ec <_malloc_r+0x1c>
 80073e8:	42a9      	cmp	r1, r5
 80073ea:	d905      	bls.n	80073f8 <_malloc_r+0x28>
 80073ec:	230c      	movs	r3, #12
 80073ee:	603b      	str	r3, [r7, #0]
 80073f0:	2600      	movs	r6, #0
 80073f2:	4630      	mov	r0, r6
 80073f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073f8:	4e2e      	ldr	r6, [pc, #184]	; (80074b4 <_malloc_r+0xe4>)
 80073fa:	f000 fd79 	bl	8007ef0 <__malloc_lock>
 80073fe:	6833      	ldr	r3, [r6, #0]
 8007400:	461c      	mov	r4, r3
 8007402:	bb34      	cbnz	r4, 8007452 <_malloc_r+0x82>
 8007404:	4629      	mov	r1, r5
 8007406:	4638      	mov	r0, r7
 8007408:	f7ff ffc2 	bl	8007390 <sbrk_aligned>
 800740c:	1c43      	adds	r3, r0, #1
 800740e:	4604      	mov	r4, r0
 8007410:	d14d      	bne.n	80074ae <_malloc_r+0xde>
 8007412:	6834      	ldr	r4, [r6, #0]
 8007414:	4626      	mov	r6, r4
 8007416:	2e00      	cmp	r6, #0
 8007418:	d140      	bne.n	800749c <_malloc_r+0xcc>
 800741a:	6823      	ldr	r3, [r4, #0]
 800741c:	4631      	mov	r1, r6
 800741e:	4638      	mov	r0, r7
 8007420:	eb04 0803 	add.w	r8, r4, r3
 8007424:	f000 fc92 	bl	8007d4c <_sbrk_r>
 8007428:	4580      	cmp	r8, r0
 800742a:	d13a      	bne.n	80074a2 <_malloc_r+0xd2>
 800742c:	6821      	ldr	r1, [r4, #0]
 800742e:	3503      	adds	r5, #3
 8007430:	1a6d      	subs	r5, r5, r1
 8007432:	f025 0503 	bic.w	r5, r5, #3
 8007436:	3508      	adds	r5, #8
 8007438:	2d0c      	cmp	r5, #12
 800743a:	bf38      	it	cc
 800743c:	250c      	movcc	r5, #12
 800743e:	4629      	mov	r1, r5
 8007440:	4638      	mov	r0, r7
 8007442:	f7ff ffa5 	bl	8007390 <sbrk_aligned>
 8007446:	3001      	adds	r0, #1
 8007448:	d02b      	beq.n	80074a2 <_malloc_r+0xd2>
 800744a:	6823      	ldr	r3, [r4, #0]
 800744c:	442b      	add	r3, r5
 800744e:	6023      	str	r3, [r4, #0]
 8007450:	e00e      	b.n	8007470 <_malloc_r+0xa0>
 8007452:	6822      	ldr	r2, [r4, #0]
 8007454:	1b52      	subs	r2, r2, r5
 8007456:	d41e      	bmi.n	8007496 <_malloc_r+0xc6>
 8007458:	2a0b      	cmp	r2, #11
 800745a:	d916      	bls.n	800748a <_malloc_r+0xba>
 800745c:	1961      	adds	r1, r4, r5
 800745e:	42a3      	cmp	r3, r4
 8007460:	6025      	str	r5, [r4, #0]
 8007462:	bf18      	it	ne
 8007464:	6059      	strne	r1, [r3, #4]
 8007466:	6863      	ldr	r3, [r4, #4]
 8007468:	bf08      	it	eq
 800746a:	6031      	streq	r1, [r6, #0]
 800746c:	5162      	str	r2, [r4, r5]
 800746e:	604b      	str	r3, [r1, #4]
 8007470:	4638      	mov	r0, r7
 8007472:	f104 060b 	add.w	r6, r4, #11
 8007476:	f000 fd41 	bl	8007efc <__malloc_unlock>
 800747a:	f026 0607 	bic.w	r6, r6, #7
 800747e:	1d23      	adds	r3, r4, #4
 8007480:	1af2      	subs	r2, r6, r3
 8007482:	d0b6      	beq.n	80073f2 <_malloc_r+0x22>
 8007484:	1b9b      	subs	r3, r3, r6
 8007486:	50a3      	str	r3, [r4, r2]
 8007488:	e7b3      	b.n	80073f2 <_malloc_r+0x22>
 800748a:	6862      	ldr	r2, [r4, #4]
 800748c:	42a3      	cmp	r3, r4
 800748e:	bf0c      	ite	eq
 8007490:	6032      	streq	r2, [r6, #0]
 8007492:	605a      	strne	r2, [r3, #4]
 8007494:	e7ec      	b.n	8007470 <_malloc_r+0xa0>
 8007496:	4623      	mov	r3, r4
 8007498:	6864      	ldr	r4, [r4, #4]
 800749a:	e7b2      	b.n	8007402 <_malloc_r+0x32>
 800749c:	4634      	mov	r4, r6
 800749e:	6876      	ldr	r6, [r6, #4]
 80074a0:	e7b9      	b.n	8007416 <_malloc_r+0x46>
 80074a2:	230c      	movs	r3, #12
 80074a4:	603b      	str	r3, [r7, #0]
 80074a6:	4638      	mov	r0, r7
 80074a8:	f000 fd28 	bl	8007efc <__malloc_unlock>
 80074ac:	e7a1      	b.n	80073f2 <_malloc_r+0x22>
 80074ae:	6025      	str	r5, [r4, #0]
 80074b0:	e7de      	b.n	8007470 <_malloc_r+0xa0>
 80074b2:	bf00      	nop
 80074b4:	200002e8 	.word	0x200002e8

080074b8 <__ssputs_r>:
 80074b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074bc:	688e      	ldr	r6, [r1, #8]
 80074be:	429e      	cmp	r6, r3
 80074c0:	4682      	mov	sl, r0
 80074c2:	460c      	mov	r4, r1
 80074c4:	4690      	mov	r8, r2
 80074c6:	461f      	mov	r7, r3
 80074c8:	d838      	bhi.n	800753c <__ssputs_r+0x84>
 80074ca:	898a      	ldrh	r2, [r1, #12]
 80074cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80074d0:	d032      	beq.n	8007538 <__ssputs_r+0x80>
 80074d2:	6825      	ldr	r5, [r4, #0]
 80074d4:	6909      	ldr	r1, [r1, #16]
 80074d6:	eba5 0901 	sub.w	r9, r5, r1
 80074da:	6965      	ldr	r5, [r4, #20]
 80074dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80074e0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80074e4:	3301      	adds	r3, #1
 80074e6:	444b      	add	r3, r9
 80074e8:	106d      	asrs	r5, r5, #1
 80074ea:	429d      	cmp	r5, r3
 80074ec:	bf38      	it	cc
 80074ee:	461d      	movcc	r5, r3
 80074f0:	0553      	lsls	r3, r2, #21
 80074f2:	d531      	bpl.n	8007558 <__ssputs_r+0xa0>
 80074f4:	4629      	mov	r1, r5
 80074f6:	f7ff ff6b 	bl	80073d0 <_malloc_r>
 80074fa:	4606      	mov	r6, r0
 80074fc:	b950      	cbnz	r0, 8007514 <__ssputs_r+0x5c>
 80074fe:	230c      	movs	r3, #12
 8007500:	f8ca 3000 	str.w	r3, [sl]
 8007504:	89a3      	ldrh	r3, [r4, #12]
 8007506:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800750a:	81a3      	strh	r3, [r4, #12]
 800750c:	f04f 30ff 	mov.w	r0, #4294967295
 8007510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007514:	6921      	ldr	r1, [r4, #16]
 8007516:	464a      	mov	r2, r9
 8007518:	f000 fcc2 	bl	8007ea0 <memcpy>
 800751c:	89a3      	ldrh	r3, [r4, #12]
 800751e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007522:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007526:	81a3      	strh	r3, [r4, #12]
 8007528:	6126      	str	r6, [r4, #16]
 800752a:	6165      	str	r5, [r4, #20]
 800752c:	444e      	add	r6, r9
 800752e:	eba5 0509 	sub.w	r5, r5, r9
 8007532:	6026      	str	r6, [r4, #0]
 8007534:	60a5      	str	r5, [r4, #8]
 8007536:	463e      	mov	r6, r7
 8007538:	42be      	cmp	r6, r7
 800753a:	d900      	bls.n	800753e <__ssputs_r+0x86>
 800753c:	463e      	mov	r6, r7
 800753e:	6820      	ldr	r0, [r4, #0]
 8007540:	4632      	mov	r2, r6
 8007542:	4641      	mov	r1, r8
 8007544:	f000 fcba 	bl	8007ebc <memmove>
 8007548:	68a3      	ldr	r3, [r4, #8]
 800754a:	1b9b      	subs	r3, r3, r6
 800754c:	60a3      	str	r3, [r4, #8]
 800754e:	6823      	ldr	r3, [r4, #0]
 8007550:	4433      	add	r3, r6
 8007552:	6023      	str	r3, [r4, #0]
 8007554:	2000      	movs	r0, #0
 8007556:	e7db      	b.n	8007510 <__ssputs_r+0x58>
 8007558:	462a      	mov	r2, r5
 800755a:	f000 fcd5 	bl	8007f08 <_realloc_r>
 800755e:	4606      	mov	r6, r0
 8007560:	2800      	cmp	r0, #0
 8007562:	d1e1      	bne.n	8007528 <__ssputs_r+0x70>
 8007564:	6921      	ldr	r1, [r4, #16]
 8007566:	4650      	mov	r0, sl
 8007568:	f7ff fec6 	bl	80072f8 <_free_r>
 800756c:	e7c7      	b.n	80074fe <__ssputs_r+0x46>
	...

08007570 <_svfiprintf_r>:
 8007570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007574:	4698      	mov	r8, r3
 8007576:	898b      	ldrh	r3, [r1, #12]
 8007578:	061b      	lsls	r3, r3, #24
 800757a:	b09d      	sub	sp, #116	; 0x74
 800757c:	4607      	mov	r7, r0
 800757e:	460d      	mov	r5, r1
 8007580:	4614      	mov	r4, r2
 8007582:	d50e      	bpl.n	80075a2 <_svfiprintf_r+0x32>
 8007584:	690b      	ldr	r3, [r1, #16]
 8007586:	b963      	cbnz	r3, 80075a2 <_svfiprintf_r+0x32>
 8007588:	2140      	movs	r1, #64	; 0x40
 800758a:	f7ff ff21 	bl	80073d0 <_malloc_r>
 800758e:	6028      	str	r0, [r5, #0]
 8007590:	6128      	str	r0, [r5, #16]
 8007592:	b920      	cbnz	r0, 800759e <_svfiprintf_r+0x2e>
 8007594:	230c      	movs	r3, #12
 8007596:	603b      	str	r3, [r7, #0]
 8007598:	f04f 30ff 	mov.w	r0, #4294967295
 800759c:	e0d1      	b.n	8007742 <_svfiprintf_r+0x1d2>
 800759e:	2340      	movs	r3, #64	; 0x40
 80075a0:	616b      	str	r3, [r5, #20]
 80075a2:	2300      	movs	r3, #0
 80075a4:	9309      	str	r3, [sp, #36]	; 0x24
 80075a6:	2320      	movs	r3, #32
 80075a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80075ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80075b0:	2330      	movs	r3, #48	; 0x30
 80075b2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800775c <_svfiprintf_r+0x1ec>
 80075b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80075ba:	f04f 0901 	mov.w	r9, #1
 80075be:	4623      	mov	r3, r4
 80075c0:	469a      	mov	sl, r3
 80075c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075c6:	b10a      	cbz	r2, 80075cc <_svfiprintf_r+0x5c>
 80075c8:	2a25      	cmp	r2, #37	; 0x25
 80075ca:	d1f9      	bne.n	80075c0 <_svfiprintf_r+0x50>
 80075cc:	ebba 0b04 	subs.w	fp, sl, r4
 80075d0:	d00b      	beq.n	80075ea <_svfiprintf_r+0x7a>
 80075d2:	465b      	mov	r3, fp
 80075d4:	4622      	mov	r2, r4
 80075d6:	4629      	mov	r1, r5
 80075d8:	4638      	mov	r0, r7
 80075da:	f7ff ff6d 	bl	80074b8 <__ssputs_r>
 80075de:	3001      	adds	r0, #1
 80075e0:	f000 80aa 	beq.w	8007738 <_svfiprintf_r+0x1c8>
 80075e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075e6:	445a      	add	r2, fp
 80075e8:	9209      	str	r2, [sp, #36]	; 0x24
 80075ea:	f89a 3000 	ldrb.w	r3, [sl]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	f000 80a2 	beq.w	8007738 <_svfiprintf_r+0x1c8>
 80075f4:	2300      	movs	r3, #0
 80075f6:	f04f 32ff 	mov.w	r2, #4294967295
 80075fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075fe:	f10a 0a01 	add.w	sl, sl, #1
 8007602:	9304      	str	r3, [sp, #16]
 8007604:	9307      	str	r3, [sp, #28]
 8007606:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800760a:	931a      	str	r3, [sp, #104]	; 0x68
 800760c:	4654      	mov	r4, sl
 800760e:	2205      	movs	r2, #5
 8007610:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007614:	4851      	ldr	r0, [pc, #324]	; (800775c <_svfiprintf_r+0x1ec>)
 8007616:	f7f8 fe03 	bl	8000220 <memchr>
 800761a:	9a04      	ldr	r2, [sp, #16]
 800761c:	b9d8      	cbnz	r0, 8007656 <_svfiprintf_r+0xe6>
 800761e:	06d0      	lsls	r0, r2, #27
 8007620:	bf44      	itt	mi
 8007622:	2320      	movmi	r3, #32
 8007624:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007628:	0711      	lsls	r1, r2, #28
 800762a:	bf44      	itt	mi
 800762c:	232b      	movmi	r3, #43	; 0x2b
 800762e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007632:	f89a 3000 	ldrb.w	r3, [sl]
 8007636:	2b2a      	cmp	r3, #42	; 0x2a
 8007638:	d015      	beq.n	8007666 <_svfiprintf_r+0xf6>
 800763a:	9a07      	ldr	r2, [sp, #28]
 800763c:	4654      	mov	r4, sl
 800763e:	2000      	movs	r0, #0
 8007640:	f04f 0c0a 	mov.w	ip, #10
 8007644:	4621      	mov	r1, r4
 8007646:	f811 3b01 	ldrb.w	r3, [r1], #1
 800764a:	3b30      	subs	r3, #48	; 0x30
 800764c:	2b09      	cmp	r3, #9
 800764e:	d94e      	bls.n	80076ee <_svfiprintf_r+0x17e>
 8007650:	b1b0      	cbz	r0, 8007680 <_svfiprintf_r+0x110>
 8007652:	9207      	str	r2, [sp, #28]
 8007654:	e014      	b.n	8007680 <_svfiprintf_r+0x110>
 8007656:	eba0 0308 	sub.w	r3, r0, r8
 800765a:	fa09 f303 	lsl.w	r3, r9, r3
 800765e:	4313      	orrs	r3, r2
 8007660:	9304      	str	r3, [sp, #16]
 8007662:	46a2      	mov	sl, r4
 8007664:	e7d2      	b.n	800760c <_svfiprintf_r+0x9c>
 8007666:	9b03      	ldr	r3, [sp, #12]
 8007668:	1d19      	adds	r1, r3, #4
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	9103      	str	r1, [sp, #12]
 800766e:	2b00      	cmp	r3, #0
 8007670:	bfbb      	ittet	lt
 8007672:	425b      	neglt	r3, r3
 8007674:	f042 0202 	orrlt.w	r2, r2, #2
 8007678:	9307      	strge	r3, [sp, #28]
 800767a:	9307      	strlt	r3, [sp, #28]
 800767c:	bfb8      	it	lt
 800767e:	9204      	strlt	r2, [sp, #16]
 8007680:	7823      	ldrb	r3, [r4, #0]
 8007682:	2b2e      	cmp	r3, #46	; 0x2e
 8007684:	d10c      	bne.n	80076a0 <_svfiprintf_r+0x130>
 8007686:	7863      	ldrb	r3, [r4, #1]
 8007688:	2b2a      	cmp	r3, #42	; 0x2a
 800768a:	d135      	bne.n	80076f8 <_svfiprintf_r+0x188>
 800768c:	9b03      	ldr	r3, [sp, #12]
 800768e:	1d1a      	adds	r2, r3, #4
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	9203      	str	r2, [sp, #12]
 8007694:	2b00      	cmp	r3, #0
 8007696:	bfb8      	it	lt
 8007698:	f04f 33ff 	movlt.w	r3, #4294967295
 800769c:	3402      	adds	r4, #2
 800769e:	9305      	str	r3, [sp, #20]
 80076a0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800776c <_svfiprintf_r+0x1fc>
 80076a4:	7821      	ldrb	r1, [r4, #0]
 80076a6:	2203      	movs	r2, #3
 80076a8:	4650      	mov	r0, sl
 80076aa:	f7f8 fdb9 	bl	8000220 <memchr>
 80076ae:	b140      	cbz	r0, 80076c2 <_svfiprintf_r+0x152>
 80076b0:	2340      	movs	r3, #64	; 0x40
 80076b2:	eba0 000a 	sub.w	r0, r0, sl
 80076b6:	fa03 f000 	lsl.w	r0, r3, r0
 80076ba:	9b04      	ldr	r3, [sp, #16]
 80076bc:	4303      	orrs	r3, r0
 80076be:	3401      	adds	r4, #1
 80076c0:	9304      	str	r3, [sp, #16]
 80076c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076c6:	4826      	ldr	r0, [pc, #152]	; (8007760 <_svfiprintf_r+0x1f0>)
 80076c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80076cc:	2206      	movs	r2, #6
 80076ce:	f7f8 fda7 	bl	8000220 <memchr>
 80076d2:	2800      	cmp	r0, #0
 80076d4:	d038      	beq.n	8007748 <_svfiprintf_r+0x1d8>
 80076d6:	4b23      	ldr	r3, [pc, #140]	; (8007764 <_svfiprintf_r+0x1f4>)
 80076d8:	bb1b      	cbnz	r3, 8007722 <_svfiprintf_r+0x1b2>
 80076da:	9b03      	ldr	r3, [sp, #12]
 80076dc:	3307      	adds	r3, #7
 80076de:	f023 0307 	bic.w	r3, r3, #7
 80076e2:	3308      	adds	r3, #8
 80076e4:	9303      	str	r3, [sp, #12]
 80076e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076e8:	4433      	add	r3, r6
 80076ea:	9309      	str	r3, [sp, #36]	; 0x24
 80076ec:	e767      	b.n	80075be <_svfiprintf_r+0x4e>
 80076ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80076f2:	460c      	mov	r4, r1
 80076f4:	2001      	movs	r0, #1
 80076f6:	e7a5      	b.n	8007644 <_svfiprintf_r+0xd4>
 80076f8:	2300      	movs	r3, #0
 80076fa:	3401      	adds	r4, #1
 80076fc:	9305      	str	r3, [sp, #20]
 80076fe:	4619      	mov	r1, r3
 8007700:	f04f 0c0a 	mov.w	ip, #10
 8007704:	4620      	mov	r0, r4
 8007706:	f810 2b01 	ldrb.w	r2, [r0], #1
 800770a:	3a30      	subs	r2, #48	; 0x30
 800770c:	2a09      	cmp	r2, #9
 800770e:	d903      	bls.n	8007718 <_svfiprintf_r+0x1a8>
 8007710:	2b00      	cmp	r3, #0
 8007712:	d0c5      	beq.n	80076a0 <_svfiprintf_r+0x130>
 8007714:	9105      	str	r1, [sp, #20]
 8007716:	e7c3      	b.n	80076a0 <_svfiprintf_r+0x130>
 8007718:	fb0c 2101 	mla	r1, ip, r1, r2
 800771c:	4604      	mov	r4, r0
 800771e:	2301      	movs	r3, #1
 8007720:	e7f0      	b.n	8007704 <_svfiprintf_r+0x194>
 8007722:	ab03      	add	r3, sp, #12
 8007724:	9300      	str	r3, [sp, #0]
 8007726:	462a      	mov	r2, r5
 8007728:	4b0f      	ldr	r3, [pc, #60]	; (8007768 <_svfiprintf_r+0x1f8>)
 800772a:	a904      	add	r1, sp, #16
 800772c:	4638      	mov	r0, r7
 800772e:	f3af 8000 	nop.w
 8007732:	1c42      	adds	r2, r0, #1
 8007734:	4606      	mov	r6, r0
 8007736:	d1d6      	bne.n	80076e6 <_svfiprintf_r+0x176>
 8007738:	89ab      	ldrh	r3, [r5, #12]
 800773a:	065b      	lsls	r3, r3, #25
 800773c:	f53f af2c 	bmi.w	8007598 <_svfiprintf_r+0x28>
 8007740:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007742:	b01d      	add	sp, #116	; 0x74
 8007744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007748:	ab03      	add	r3, sp, #12
 800774a:	9300      	str	r3, [sp, #0]
 800774c:	462a      	mov	r2, r5
 800774e:	4b06      	ldr	r3, [pc, #24]	; (8007768 <_svfiprintf_r+0x1f8>)
 8007750:	a904      	add	r1, sp, #16
 8007752:	4638      	mov	r0, r7
 8007754:	f000 f9d4 	bl	8007b00 <_printf_i>
 8007758:	e7eb      	b.n	8007732 <_svfiprintf_r+0x1c2>
 800775a:	bf00      	nop
 800775c:	080081d4 	.word	0x080081d4
 8007760:	080081de 	.word	0x080081de
 8007764:	00000000 	.word	0x00000000
 8007768:	080074b9 	.word	0x080074b9
 800776c:	080081da 	.word	0x080081da

08007770 <__sfputc_r>:
 8007770:	6893      	ldr	r3, [r2, #8]
 8007772:	3b01      	subs	r3, #1
 8007774:	2b00      	cmp	r3, #0
 8007776:	b410      	push	{r4}
 8007778:	6093      	str	r3, [r2, #8]
 800777a:	da08      	bge.n	800778e <__sfputc_r+0x1e>
 800777c:	6994      	ldr	r4, [r2, #24]
 800777e:	42a3      	cmp	r3, r4
 8007780:	db01      	blt.n	8007786 <__sfputc_r+0x16>
 8007782:	290a      	cmp	r1, #10
 8007784:	d103      	bne.n	800778e <__sfputc_r+0x1e>
 8007786:	f85d 4b04 	ldr.w	r4, [sp], #4
 800778a:	f7ff bad5 	b.w	8006d38 <__swbuf_r>
 800778e:	6813      	ldr	r3, [r2, #0]
 8007790:	1c58      	adds	r0, r3, #1
 8007792:	6010      	str	r0, [r2, #0]
 8007794:	7019      	strb	r1, [r3, #0]
 8007796:	4608      	mov	r0, r1
 8007798:	f85d 4b04 	ldr.w	r4, [sp], #4
 800779c:	4770      	bx	lr

0800779e <__sfputs_r>:
 800779e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077a0:	4606      	mov	r6, r0
 80077a2:	460f      	mov	r7, r1
 80077a4:	4614      	mov	r4, r2
 80077a6:	18d5      	adds	r5, r2, r3
 80077a8:	42ac      	cmp	r4, r5
 80077aa:	d101      	bne.n	80077b0 <__sfputs_r+0x12>
 80077ac:	2000      	movs	r0, #0
 80077ae:	e007      	b.n	80077c0 <__sfputs_r+0x22>
 80077b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077b4:	463a      	mov	r2, r7
 80077b6:	4630      	mov	r0, r6
 80077b8:	f7ff ffda 	bl	8007770 <__sfputc_r>
 80077bc:	1c43      	adds	r3, r0, #1
 80077be:	d1f3      	bne.n	80077a8 <__sfputs_r+0xa>
 80077c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080077c4 <_vfiprintf_r>:
 80077c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077c8:	460d      	mov	r5, r1
 80077ca:	b09d      	sub	sp, #116	; 0x74
 80077cc:	4614      	mov	r4, r2
 80077ce:	4698      	mov	r8, r3
 80077d0:	4606      	mov	r6, r0
 80077d2:	b118      	cbz	r0, 80077dc <_vfiprintf_r+0x18>
 80077d4:	6983      	ldr	r3, [r0, #24]
 80077d6:	b90b      	cbnz	r3, 80077dc <_vfiprintf_r+0x18>
 80077d8:	f7ff fc88 	bl	80070ec <__sinit>
 80077dc:	4b89      	ldr	r3, [pc, #548]	; (8007a04 <_vfiprintf_r+0x240>)
 80077de:	429d      	cmp	r5, r3
 80077e0:	d11b      	bne.n	800781a <_vfiprintf_r+0x56>
 80077e2:	6875      	ldr	r5, [r6, #4]
 80077e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80077e6:	07d9      	lsls	r1, r3, #31
 80077e8:	d405      	bmi.n	80077f6 <_vfiprintf_r+0x32>
 80077ea:	89ab      	ldrh	r3, [r5, #12]
 80077ec:	059a      	lsls	r2, r3, #22
 80077ee:	d402      	bmi.n	80077f6 <_vfiprintf_r+0x32>
 80077f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80077f2:	f7ff fd19 	bl	8007228 <__retarget_lock_acquire_recursive>
 80077f6:	89ab      	ldrh	r3, [r5, #12]
 80077f8:	071b      	lsls	r3, r3, #28
 80077fa:	d501      	bpl.n	8007800 <_vfiprintf_r+0x3c>
 80077fc:	692b      	ldr	r3, [r5, #16]
 80077fe:	b9eb      	cbnz	r3, 800783c <_vfiprintf_r+0x78>
 8007800:	4629      	mov	r1, r5
 8007802:	4630      	mov	r0, r6
 8007804:	f7ff faea 	bl	8006ddc <__swsetup_r>
 8007808:	b1c0      	cbz	r0, 800783c <_vfiprintf_r+0x78>
 800780a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800780c:	07dc      	lsls	r4, r3, #31
 800780e:	d50e      	bpl.n	800782e <_vfiprintf_r+0x6a>
 8007810:	f04f 30ff 	mov.w	r0, #4294967295
 8007814:	b01d      	add	sp, #116	; 0x74
 8007816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800781a:	4b7b      	ldr	r3, [pc, #492]	; (8007a08 <_vfiprintf_r+0x244>)
 800781c:	429d      	cmp	r5, r3
 800781e:	d101      	bne.n	8007824 <_vfiprintf_r+0x60>
 8007820:	68b5      	ldr	r5, [r6, #8]
 8007822:	e7df      	b.n	80077e4 <_vfiprintf_r+0x20>
 8007824:	4b79      	ldr	r3, [pc, #484]	; (8007a0c <_vfiprintf_r+0x248>)
 8007826:	429d      	cmp	r5, r3
 8007828:	bf08      	it	eq
 800782a:	68f5      	ldreq	r5, [r6, #12]
 800782c:	e7da      	b.n	80077e4 <_vfiprintf_r+0x20>
 800782e:	89ab      	ldrh	r3, [r5, #12]
 8007830:	0598      	lsls	r0, r3, #22
 8007832:	d4ed      	bmi.n	8007810 <_vfiprintf_r+0x4c>
 8007834:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007836:	f7ff fcf8 	bl	800722a <__retarget_lock_release_recursive>
 800783a:	e7e9      	b.n	8007810 <_vfiprintf_r+0x4c>
 800783c:	2300      	movs	r3, #0
 800783e:	9309      	str	r3, [sp, #36]	; 0x24
 8007840:	2320      	movs	r3, #32
 8007842:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007846:	f8cd 800c 	str.w	r8, [sp, #12]
 800784a:	2330      	movs	r3, #48	; 0x30
 800784c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007a10 <_vfiprintf_r+0x24c>
 8007850:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007854:	f04f 0901 	mov.w	r9, #1
 8007858:	4623      	mov	r3, r4
 800785a:	469a      	mov	sl, r3
 800785c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007860:	b10a      	cbz	r2, 8007866 <_vfiprintf_r+0xa2>
 8007862:	2a25      	cmp	r2, #37	; 0x25
 8007864:	d1f9      	bne.n	800785a <_vfiprintf_r+0x96>
 8007866:	ebba 0b04 	subs.w	fp, sl, r4
 800786a:	d00b      	beq.n	8007884 <_vfiprintf_r+0xc0>
 800786c:	465b      	mov	r3, fp
 800786e:	4622      	mov	r2, r4
 8007870:	4629      	mov	r1, r5
 8007872:	4630      	mov	r0, r6
 8007874:	f7ff ff93 	bl	800779e <__sfputs_r>
 8007878:	3001      	adds	r0, #1
 800787a:	f000 80aa 	beq.w	80079d2 <_vfiprintf_r+0x20e>
 800787e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007880:	445a      	add	r2, fp
 8007882:	9209      	str	r2, [sp, #36]	; 0x24
 8007884:	f89a 3000 	ldrb.w	r3, [sl]
 8007888:	2b00      	cmp	r3, #0
 800788a:	f000 80a2 	beq.w	80079d2 <_vfiprintf_r+0x20e>
 800788e:	2300      	movs	r3, #0
 8007890:	f04f 32ff 	mov.w	r2, #4294967295
 8007894:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007898:	f10a 0a01 	add.w	sl, sl, #1
 800789c:	9304      	str	r3, [sp, #16]
 800789e:	9307      	str	r3, [sp, #28]
 80078a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80078a4:	931a      	str	r3, [sp, #104]	; 0x68
 80078a6:	4654      	mov	r4, sl
 80078a8:	2205      	movs	r2, #5
 80078aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078ae:	4858      	ldr	r0, [pc, #352]	; (8007a10 <_vfiprintf_r+0x24c>)
 80078b0:	f7f8 fcb6 	bl	8000220 <memchr>
 80078b4:	9a04      	ldr	r2, [sp, #16]
 80078b6:	b9d8      	cbnz	r0, 80078f0 <_vfiprintf_r+0x12c>
 80078b8:	06d1      	lsls	r1, r2, #27
 80078ba:	bf44      	itt	mi
 80078bc:	2320      	movmi	r3, #32
 80078be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80078c2:	0713      	lsls	r3, r2, #28
 80078c4:	bf44      	itt	mi
 80078c6:	232b      	movmi	r3, #43	; 0x2b
 80078c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80078cc:	f89a 3000 	ldrb.w	r3, [sl]
 80078d0:	2b2a      	cmp	r3, #42	; 0x2a
 80078d2:	d015      	beq.n	8007900 <_vfiprintf_r+0x13c>
 80078d4:	9a07      	ldr	r2, [sp, #28]
 80078d6:	4654      	mov	r4, sl
 80078d8:	2000      	movs	r0, #0
 80078da:	f04f 0c0a 	mov.w	ip, #10
 80078de:	4621      	mov	r1, r4
 80078e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078e4:	3b30      	subs	r3, #48	; 0x30
 80078e6:	2b09      	cmp	r3, #9
 80078e8:	d94e      	bls.n	8007988 <_vfiprintf_r+0x1c4>
 80078ea:	b1b0      	cbz	r0, 800791a <_vfiprintf_r+0x156>
 80078ec:	9207      	str	r2, [sp, #28]
 80078ee:	e014      	b.n	800791a <_vfiprintf_r+0x156>
 80078f0:	eba0 0308 	sub.w	r3, r0, r8
 80078f4:	fa09 f303 	lsl.w	r3, r9, r3
 80078f8:	4313      	orrs	r3, r2
 80078fa:	9304      	str	r3, [sp, #16]
 80078fc:	46a2      	mov	sl, r4
 80078fe:	e7d2      	b.n	80078a6 <_vfiprintf_r+0xe2>
 8007900:	9b03      	ldr	r3, [sp, #12]
 8007902:	1d19      	adds	r1, r3, #4
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	9103      	str	r1, [sp, #12]
 8007908:	2b00      	cmp	r3, #0
 800790a:	bfbb      	ittet	lt
 800790c:	425b      	neglt	r3, r3
 800790e:	f042 0202 	orrlt.w	r2, r2, #2
 8007912:	9307      	strge	r3, [sp, #28]
 8007914:	9307      	strlt	r3, [sp, #28]
 8007916:	bfb8      	it	lt
 8007918:	9204      	strlt	r2, [sp, #16]
 800791a:	7823      	ldrb	r3, [r4, #0]
 800791c:	2b2e      	cmp	r3, #46	; 0x2e
 800791e:	d10c      	bne.n	800793a <_vfiprintf_r+0x176>
 8007920:	7863      	ldrb	r3, [r4, #1]
 8007922:	2b2a      	cmp	r3, #42	; 0x2a
 8007924:	d135      	bne.n	8007992 <_vfiprintf_r+0x1ce>
 8007926:	9b03      	ldr	r3, [sp, #12]
 8007928:	1d1a      	adds	r2, r3, #4
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	9203      	str	r2, [sp, #12]
 800792e:	2b00      	cmp	r3, #0
 8007930:	bfb8      	it	lt
 8007932:	f04f 33ff 	movlt.w	r3, #4294967295
 8007936:	3402      	adds	r4, #2
 8007938:	9305      	str	r3, [sp, #20]
 800793a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007a20 <_vfiprintf_r+0x25c>
 800793e:	7821      	ldrb	r1, [r4, #0]
 8007940:	2203      	movs	r2, #3
 8007942:	4650      	mov	r0, sl
 8007944:	f7f8 fc6c 	bl	8000220 <memchr>
 8007948:	b140      	cbz	r0, 800795c <_vfiprintf_r+0x198>
 800794a:	2340      	movs	r3, #64	; 0x40
 800794c:	eba0 000a 	sub.w	r0, r0, sl
 8007950:	fa03 f000 	lsl.w	r0, r3, r0
 8007954:	9b04      	ldr	r3, [sp, #16]
 8007956:	4303      	orrs	r3, r0
 8007958:	3401      	adds	r4, #1
 800795a:	9304      	str	r3, [sp, #16]
 800795c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007960:	482c      	ldr	r0, [pc, #176]	; (8007a14 <_vfiprintf_r+0x250>)
 8007962:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007966:	2206      	movs	r2, #6
 8007968:	f7f8 fc5a 	bl	8000220 <memchr>
 800796c:	2800      	cmp	r0, #0
 800796e:	d03f      	beq.n	80079f0 <_vfiprintf_r+0x22c>
 8007970:	4b29      	ldr	r3, [pc, #164]	; (8007a18 <_vfiprintf_r+0x254>)
 8007972:	bb1b      	cbnz	r3, 80079bc <_vfiprintf_r+0x1f8>
 8007974:	9b03      	ldr	r3, [sp, #12]
 8007976:	3307      	adds	r3, #7
 8007978:	f023 0307 	bic.w	r3, r3, #7
 800797c:	3308      	adds	r3, #8
 800797e:	9303      	str	r3, [sp, #12]
 8007980:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007982:	443b      	add	r3, r7
 8007984:	9309      	str	r3, [sp, #36]	; 0x24
 8007986:	e767      	b.n	8007858 <_vfiprintf_r+0x94>
 8007988:	fb0c 3202 	mla	r2, ip, r2, r3
 800798c:	460c      	mov	r4, r1
 800798e:	2001      	movs	r0, #1
 8007990:	e7a5      	b.n	80078de <_vfiprintf_r+0x11a>
 8007992:	2300      	movs	r3, #0
 8007994:	3401      	adds	r4, #1
 8007996:	9305      	str	r3, [sp, #20]
 8007998:	4619      	mov	r1, r3
 800799a:	f04f 0c0a 	mov.w	ip, #10
 800799e:	4620      	mov	r0, r4
 80079a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079a4:	3a30      	subs	r2, #48	; 0x30
 80079a6:	2a09      	cmp	r2, #9
 80079a8:	d903      	bls.n	80079b2 <_vfiprintf_r+0x1ee>
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d0c5      	beq.n	800793a <_vfiprintf_r+0x176>
 80079ae:	9105      	str	r1, [sp, #20]
 80079b0:	e7c3      	b.n	800793a <_vfiprintf_r+0x176>
 80079b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80079b6:	4604      	mov	r4, r0
 80079b8:	2301      	movs	r3, #1
 80079ba:	e7f0      	b.n	800799e <_vfiprintf_r+0x1da>
 80079bc:	ab03      	add	r3, sp, #12
 80079be:	9300      	str	r3, [sp, #0]
 80079c0:	462a      	mov	r2, r5
 80079c2:	4b16      	ldr	r3, [pc, #88]	; (8007a1c <_vfiprintf_r+0x258>)
 80079c4:	a904      	add	r1, sp, #16
 80079c6:	4630      	mov	r0, r6
 80079c8:	f3af 8000 	nop.w
 80079cc:	4607      	mov	r7, r0
 80079ce:	1c78      	adds	r0, r7, #1
 80079d0:	d1d6      	bne.n	8007980 <_vfiprintf_r+0x1bc>
 80079d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80079d4:	07d9      	lsls	r1, r3, #31
 80079d6:	d405      	bmi.n	80079e4 <_vfiprintf_r+0x220>
 80079d8:	89ab      	ldrh	r3, [r5, #12]
 80079da:	059a      	lsls	r2, r3, #22
 80079dc:	d402      	bmi.n	80079e4 <_vfiprintf_r+0x220>
 80079de:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80079e0:	f7ff fc23 	bl	800722a <__retarget_lock_release_recursive>
 80079e4:	89ab      	ldrh	r3, [r5, #12]
 80079e6:	065b      	lsls	r3, r3, #25
 80079e8:	f53f af12 	bmi.w	8007810 <_vfiprintf_r+0x4c>
 80079ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80079ee:	e711      	b.n	8007814 <_vfiprintf_r+0x50>
 80079f0:	ab03      	add	r3, sp, #12
 80079f2:	9300      	str	r3, [sp, #0]
 80079f4:	462a      	mov	r2, r5
 80079f6:	4b09      	ldr	r3, [pc, #36]	; (8007a1c <_vfiprintf_r+0x258>)
 80079f8:	a904      	add	r1, sp, #16
 80079fa:	4630      	mov	r0, r6
 80079fc:	f000 f880 	bl	8007b00 <_printf_i>
 8007a00:	e7e4      	b.n	80079cc <_vfiprintf_r+0x208>
 8007a02:	bf00      	nop
 8007a04:	08008194 	.word	0x08008194
 8007a08:	080081b4 	.word	0x080081b4
 8007a0c:	08008174 	.word	0x08008174
 8007a10:	080081d4 	.word	0x080081d4
 8007a14:	080081de 	.word	0x080081de
 8007a18:	00000000 	.word	0x00000000
 8007a1c:	0800779f 	.word	0x0800779f
 8007a20:	080081da 	.word	0x080081da

08007a24 <_printf_common>:
 8007a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a28:	4616      	mov	r6, r2
 8007a2a:	4699      	mov	r9, r3
 8007a2c:	688a      	ldr	r2, [r1, #8]
 8007a2e:	690b      	ldr	r3, [r1, #16]
 8007a30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007a34:	4293      	cmp	r3, r2
 8007a36:	bfb8      	it	lt
 8007a38:	4613      	movlt	r3, r2
 8007a3a:	6033      	str	r3, [r6, #0]
 8007a3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007a40:	4607      	mov	r7, r0
 8007a42:	460c      	mov	r4, r1
 8007a44:	b10a      	cbz	r2, 8007a4a <_printf_common+0x26>
 8007a46:	3301      	adds	r3, #1
 8007a48:	6033      	str	r3, [r6, #0]
 8007a4a:	6823      	ldr	r3, [r4, #0]
 8007a4c:	0699      	lsls	r1, r3, #26
 8007a4e:	bf42      	ittt	mi
 8007a50:	6833      	ldrmi	r3, [r6, #0]
 8007a52:	3302      	addmi	r3, #2
 8007a54:	6033      	strmi	r3, [r6, #0]
 8007a56:	6825      	ldr	r5, [r4, #0]
 8007a58:	f015 0506 	ands.w	r5, r5, #6
 8007a5c:	d106      	bne.n	8007a6c <_printf_common+0x48>
 8007a5e:	f104 0a19 	add.w	sl, r4, #25
 8007a62:	68e3      	ldr	r3, [r4, #12]
 8007a64:	6832      	ldr	r2, [r6, #0]
 8007a66:	1a9b      	subs	r3, r3, r2
 8007a68:	42ab      	cmp	r3, r5
 8007a6a:	dc26      	bgt.n	8007aba <_printf_common+0x96>
 8007a6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007a70:	1e13      	subs	r3, r2, #0
 8007a72:	6822      	ldr	r2, [r4, #0]
 8007a74:	bf18      	it	ne
 8007a76:	2301      	movne	r3, #1
 8007a78:	0692      	lsls	r2, r2, #26
 8007a7a:	d42b      	bmi.n	8007ad4 <_printf_common+0xb0>
 8007a7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007a80:	4649      	mov	r1, r9
 8007a82:	4638      	mov	r0, r7
 8007a84:	47c0      	blx	r8
 8007a86:	3001      	adds	r0, #1
 8007a88:	d01e      	beq.n	8007ac8 <_printf_common+0xa4>
 8007a8a:	6823      	ldr	r3, [r4, #0]
 8007a8c:	68e5      	ldr	r5, [r4, #12]
 8007a8e:	6832      	ldr	r2, [r6, #0]
 8007a90:	f003 0306 	and.w	r3, r3, #6
 8007a94:	2b04      	cmp	r3, #4
 8007a96:	bf08      	it	eq
 8007a98:	1aad      	subeq	r5, r5, r2
 8007a9a:	68a3      	ldr	r3, [r4, #8]
 8007a9c:	6922      	ldr	r2, [r4, #16]
 8007a9e:	bf0c      	ite	eq
 8007aa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007aa4:	2500      	movne	r5, #0
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	bfc4      	itt	gt
 8007aaa:	1a9b      	subgt	r3, r3, r2
 8007aac:	18ed      	addgt	r5, r5, r3
 8007aae:	2600      	movs	r6, #0
 8007ab0:	341a      	adds	r4, #26
 8007ab2:	42b5      	cmp	r5, r6
 8007ab4:	d11a      	bne.n	8007aec <_printf_common+0xc8>
 8007ab6:	2000      	movs	r0, #0
 8007ab8:	e008      	b.n	8007acc <_printf_common+0xa8>
 8007aba:	2301      	movs	r3, #1
 8007abc:	4652      	mov	r2, sl
 8007abe:	4649      	mov	r1, r9
 8007ac0:	4638      	mov	r0, r7
 8007ac2:	47c0      	blx	r8
 8007ac4:	3001      	adds	r0, #1
 8007ac6:	d103      	bne.n	8007ad0 <_printf_common+0xac>
 8007ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8007acc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ad0:	3501      	adds	r5, #1
 8007ad2:	e7c6      	b.n	8007a62 <_printf_common+0x3e>
 8007ad4:	18e1      	adds	r1, r4, r3
 8007ad6:	1c5a      	adds	r2, r3, #1
 8007ad8:	2030      	movs	r0, #48	; 0x30
 8007ada:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007ade:	4422      	add	r2, r4
 8007ae0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007ae4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007ae8:	3302      	adds	r3, #2
 8007aea:	e7c7      	b.n	8007a7c <_printf_common+0x58>
 8007aec:	2301      	movs	r3, #1
 8007aee:	4622      	mov	r2, r4
 8007af0:	4649      	mov	r1, r9
 8007af2:	4638      	mov	r0, r7
 8007af4:	47c0      	blx	r8
 8007af6:	3001      	adds	r0, #1
 8007af8:	d0e6      	beq.n	8007ac8 <_printf_common+0xa4>
 8007afa:	3601      	adds	r6, #1
 8007afc:	e7d9      	b.n	8007ab2 <_printf_common+0x8e>
	...

08007b00 <_printf_i>:
 8007b00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b04:	7e0f      	ldrb	r7, [r1, #24]
 8007b06:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007b08:	2f78      	cmp	r7, #120	; 0x78
 8007b0a:	4691      	mov	r9, r2
 8007b0c:	4680      	mov	r8, r0
 8007b0e:	460c      	mov	r4, r1
 8007b10:	469a      	mov	sl, r3
 8007b12:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007b16:	d807      	bhi.n	8007b28 <_printf_i+0x28>
 8007b18:	2f62      	cmp	r7, #98	; 0x62
 8007b1a:	d80a      	bhi.n	8007b32 <_printf_i+0x32>
 8007b1c:	2f00      	cmp	r7, #0
 8007b1e:	f000 80d8 	beq.w	8007cd2 <_printf_i+0x1d2>
 8007b22:	2f58      	cmp	r7, #88	; 0x58
 8007b24:	f000 80a3 	beq.w	8007c6e <_printf_i+0x16e>
 8007b28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007b30:	e03a      	b.n	8007ba8 <_printf_i+0xa8>
 8007b32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007b36:	2b15      	cmp	r3, #21
 8007b38:	d8f6      	bhi.n	8007b28 <_printf_i+0x28>
 8007b3a:	a101      	add	r1, pc, #4	; (adr r1, 8007b40 <_printf_i+0x40>)
 8007b3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b40:	08007b99 	.word	0x08007b99
 8007b44:	08007bad 	.word	0x08007bad
 8007b48:	08007b29 	.word	0x08007b29
 8007b4c:	08007b29 	.word	0x08007b29
 8007b50:	08007b29 	.word	0x08007b29
 8007b54:	08007b29 	.word	0x08007b29
 8007b58:	08007bad 	.word	0x08007bad
 8007b5c:	08007b29 	.word	0x08007b29
 8007b60:	08007b29 	.word	0x08007b29
 8007b64:	08007b29 	.word	0x08007b29
 8007b68:	08007b29 	.word	0x08007b29
 8007b6c:	08007cb9 	.word	0x08007cb9
 8007b70:	08007bdd 	.word	0x08007bdd
 8007b74:	08007c9b 	.word	0x08007c9b
 8007b78:	08007b29 	.word	0x08007b29
 8007b7c:	08007b29 	.word	0x08007b29
 8007b80:	08007cdb 	.word	0x08007cdb
 8007b84:	08007b29 	.word	0x08007b29
 8007b88:	08007bdd 	.word	0x08007bdd
 8007b8c:	08007b29 	.word	0x08007b29
 8007b90:	08007b29 	.word	0x08007b29
 8007b94:	08007ca3 	.word	0x08007ca3
 8007b98:	682b      	ldr	r3, [r5, #0]
 8007b9a:	1d1a      	adds	r2, r3, #4
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	602a      	str	r2, [r5, #0]
 8007ba0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ba4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ba8:	2301      	movs	r3, #1
 8007baa:	e0a3      	b.n	8007cf4 <_printf_i+0x1f4>
 8007bac:	6820      	ldr	r0, [r4, #0]
 8007bae:	6829      	ldr	r1, [r5, #0]
 8007bb0:	0606      	lsls	r6, r0, #24
 8007bb2:	f101 0304 	add.w	r3, r1, #4
 8007bb6:	d50a      	bpl.n	8007bce <_printf_i+0xce>
 8007bb8:	680e      	ldr	r6, [r1, #0]
 8007bba:	602b      	str	r3, [r5, #0]
 8007bbc:	2e00      	cmp	r6, #0
 8007bbe:	da03      	bge.n	8007bc8 <_printf_i+0xc8>
 8007bc0:	232d      	movs	r3, #45	; 0x2d
 8007bc2:	4276      	negs	r6, r6
 8007bc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007bc8:	485e      	ldr	r0, [pc, #376]	; (8007d44 <_printf_i+0x244>)
 8007bca:	230a      	movs	r3, #10
 8007bcc:	e019      	b.n	8007c02 <_printf_i+0x102>
 8007bce:	680e      	ldr	r6, [r1, #0]
 8007bd0:	602b      	str	r3, [r5, #0]
 8007bd2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007bd6:	bf18      	it	ne
 8007bd8:	b236      	sxthne	r6, r6
 8007bda:	e7ef      	b.n	8007bbc <_printf_i+0xbc>
 8007bdc:	682b      	ldr	r3, [r5, #0]
 8007bde:	6820      	ldr	r0, [r4, #0]
 8007be0:	1d19      	adds	r1, r3, #4
 8007be2:	6029      	str	r1, [r5, #0]
 8007be4:	0601      	lsls	r1, r0, #24
 8007be6:	d501      	bpl.n	8007bec <_printf_i+0xec>
 8007be8:	681e      	ldr	r6, [r3, #0]
 8007bea:	e002      	b.n	8007bf2 <_printf_i+0xf2>
 8007bec:	0646      	lsls	r6, r0, #25
 8007bee:	d5fb      	bpl.n	8007be8 <_printf_i+0xe8>
 8007bf0:	881e      	ldrh	r6, [r3, #0]
 8007bf2:	4854      	ldr	r0, [pc, #336]	; (8007d44 <_printf_i+0x244>)
 8007bf4:	2f6f      	cmp	r7, #111	; 0x6f
 8007bf6:	bf0c      	ite	eq
 8007bf8:	2308      	moveq	r3, #8
 8007bfa:	230a      	movne	r3, #10
 8007bfc:	2100      	movs	r1, #0
 8007bfe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007c02:	6865      	ldr	r5, [r4, #4]
 8007c04:	60a5      	str	r5, [r4, #8]
 8007c06:	2d00      	cmp	r5, #0
 8007c08:	bfa2      	ittt	ge
 8007c0a:	6821      	ldrge	r1, [r4, #0]
 8007c0c:	f021 0104 	bicge.w	r1, r1, #4
 8007c10:	6021      	strge	r1, [r4, #0]
 8007c12:	b90e      	cbnz	r6, 8007c18 <_printf_i+0x118>
 8007c14:	2d00      	cmp	r5, #0
 8007c16:	d04d      	beq.n	8007cb4 <_printf_i+0x1b4>
 8007c18:	4615      	mov	r5, r2
 8007c1a:	fbb6 f1f3 	udiv	r1, r6, r3
 8007c1e:	fb03 6711 	mls	r7, r3, r1, r6
 8007c22:	5dc7      	ldrb	r7, [r0, r7]
 8007c24:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007c28:	4637      	mov	r7, r6
 8007c2a:	42bb      	cmp	r3, r7
 8007c2c:	460e      	mov	r6, r1
 8007c2e:	d9f4      	bls.n	8007c1a <_printf_i+0x11a>
 8007c30:	2b08      	cmp	r3, #8
 8007c32:	d10b      	bne.n	8007c4c <_printf_i+0x14c>
 8007c34:	6823      	ldr	r3, [r4, #0]
 8007c36:	07de      	lsls	r6, r3, #31
 8007c38:	d508      	bpl.n	8007c4c <_printf_i+0x14c>
 8007c3a:	6923      	ldr	r3, [r4, #16]
 8007c3c:	6861      	ldr	r1, [r4, #4]
 8007c3e:	4299      	cmp	r1, r3
 8007c40:	bfde      	ittt	le
 8007c42:	2330      	movle	r3, #48	; 0x30
 8007c44:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007c48:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007c4c:	1b52      	subs	r2, r2, r5
 8007c4e:	6122      	str	r2, [r4, #16]
 8007c50:	f8cd a000 	str.w	sl, [sp]
 8007c54:	464b      	mov	r3, r9
 8007c56:	aa03      	add	r2, sp, #12
 8007c58:	4621      	mov	r1, r4
 8007c5a:	4640      	mov	r0, r8
 8007c5c:	f7ff fee2 	bl	8007a24 <_printf_common>
 8007c60:	3001      	adds	r0, #1
 8007c62:	d14c      	bne.n	8007cfe <_printf_i+0x1fe>
 8007c64:	f04f 30ff 	mov.w	r0, #4294967295
 8007c68:	b004      	add	sp, #16
 8007c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c6e:	4835      	ldr	r0, [pc, #212]	; (8007d44 <_printf_i+0x244>)
 8007c70:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007c74:	6829      	ldr	r1, [r5, #0]
 8007c76:	6823      	ldr	r3, [r4, #0]
 8007c78:	f851 6b04 	ldr.w	r6, [r1], #4
 8007c7c:	6029      	str	r1, [r5, #0]
 8007c7e:	061d      	lsls	r5, r3, #24
 8007c80:	d514      	bpl.n	8007cac <_printf_i+0x1ac>
 8007c82:	07df      	lsls	r7, r3, #31
 8007c84:	bf44      	itt	mi
 8007c86:	f043 0320 	orrmi.w	r3, r3, #32
 8007c8a:	6023      	strmi	r3, [r4, #0]
 8007c8c:	b91e      	cbnz	r6, 8007c96 <_printf_i+0x196>
 8007c8e:	6823      	ldr	r3, [r4, #0]
 8007c90:	f023 0320 	bic.w	r3, r3, #32
 8007c94:	6023      	str	r3, [r4, #0]
 8007c96:	2310      	movs	r3, #16
 8007c98:	e7b0      	b.n	8007bfc <_printf_i+0xfc>
 8007c9a:	6823      	ldr	r3, [r4, #0]
 8007c9c:	f043 0320 	orr.w	r3, r3, #32
 8007ca0:	6023      	str	r3, [r4, #0]
 8007ca2:	2378      	movs	r3, #120	; 0x78
 8007ca4:	4828      	ldr	r0, [pc, #160]	; (8007d48 <_printf_i+0x248>)
 8007ca6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007caa:	e7e3      	b.n	8007c74 <_printf_i+0x174>
 8007cac:	0659      	lsls	r1, r3, #25
 8007cae:	bf48      	it	mi
 8007cb0:	b2b6      	uxthmi	r6, r6
 8007cb2:	e7e6      	b.n	8007c82 <_printf_i+0x182>
 8007cb4:	4615      	mov	r5, r2
 8007cb6:	e7bb      	b.n	8007c30 <_printf_i+0x130>
 8007cb8:	682b      	ldr	r3, [r5, #0]
 8007cba:	6826      	ldr	r6, [r4, #0]
 8007cbc:	6961      	ldr	r1, [r4, #20]
 8007cbe:	1d18      	adds	r0, r3, #4
 8007cc0:	6028      	str	r0, [r5, #0]
 8007cc2:	0635      	lsls	r5, r6, #24
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	d501      	bpl.n	8007ccc <_printf_i+0x1cc>
 8007cc8:	6019      	str	r1, [r3, #0]
 8007cca:	e002      	b.n	8007cd2 <_printf_i+0x1d2>
 8007ccc:	0670      	lsls	r0, r6, #25
 8007cce:	d5fb      	bpl.n	8007cc8 <_printf_i+0x1c8>
 8007cd0:	8019      	strh	r1, [r3, #0]
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	6123      	str	r3, [r4, #16]
 8007cd6:	4615      	mov	r5, r2
 8007cd8:	e7ba      	b.n	8007c50 <_printf_i+0x150>
 8007cda:	682b      	ldr	r3, [r5, #0]
 8007cdc:	1d1a      	adds	r2, r3, #4
 8007cde:	602a      	str	r2, [r5, #0]
 8007ce0:	681d      	ldr	r5, [r3, #0]
 8007ce2:	6862      	ldr	r2, [r4, #4]
 8007ce4:	2100      	movs	r1, #0
 8007ce6:	4628      	mov	r0, r5
 8007ce8:	f7f8 fa9a 	bl	8000220 <memchr>
 8007cec:	b108      	cbz	r0, 8007cf2 <_printf_i+0x1f2>
 8007cee:	1b40      	subs	r0, r0, r5
 8007cf0:	6060      	str	r0, [r4, #4]
 8007cf2:	6863      	ldr	r3, [r4, #4]
 8007cf4:	6123      	str	r3, [r4, #16]
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007cfc:	e7a8      	b.n	8007c50 <_printf_i+0x150>
 8007cfe:	6923      	ldr	r3, [r4, #16]
 8007d00:	462a      	mov	r2, r5
 8007d02:	4649      	mov	r1, r9
 8007d04:	4640      	mov	r0, r8
 8007d06:	47d0      	blx	sl
 8007d08:	3001      	adds	r0, #1
 8007d0a:	d0ab      	beq.n	8007c64 <_printf_i+0x164>
 8007d0c:	6823      	ldr	r3, [r4, #0]
 8007d0e:	079b      	lsls	r3, r3, #30
 8007d10:	d413      	bmi.n	8007d3a <_printf_i+0x23a>
 8007d12:	68e0      	ldr	r0, [r4, #12]
 8007d14:	9b03      	ldr	r3, [sp, #12]
 8007d16:	4298      	cmp	r0, r3
 8007d18:	bfb8      	it	lt
 8007d1a:	4618      	movlt	r0, r3
 8007d1c:	e7a4      	b.n	8007c68 <_printf_i+0x168>
 8007d1e:	2301      	movs	r3, #1
 8007d20:	4632      	mov	r2, r6
 8007d22:	4649      	mov	r1, r9
 8007d24:	4640      	mov	r0, r8
 8007d26:	47d0      	blx	sl
 8007d28:	3001      	adds	r0, #1
 8007d2a:	d09b      	beq.n	8007c64 <_printf_i+0x164>
 8007d2c:	3501      	adds	r5, #1
 8007d2e:	68e3      	ldr	r3, [r4, #12]
 8007d30:	9903      	ldr	r1, [sp, #12]
 8007d32:	1a5b      	subs	r3, r3, r1
 8007d34:	42ab      	cmp	r3, r5
 8007d36:	dcf2      	bgt.n	8007d1e <_printf_i+0x21e>
 8007d38:	e7eb      	b.n	8007d12 <_printf_i+0x212>
 8007d3a:	2500      	movs	r5, #0
 8007d3c:	f104 0619 	add.w	r6, r4, #25
 8007d40:	e7f5      	b.n	8007d2e <_printf_i+0x22e>
 8007d42:	bf00      	nop
 8007d44:	080081e5 	.word	0x080081e5
 8007d48:	080081f6 	.word	0x080081f6

08007d4c <_sbrk_r>:
 8007d4c:	b538      	push	{r3, r4, r5, lr}
 8007d4e:	4d06      	ldr	r5, [pc, #24]	; (8007d68 <_sbrk_r+0x1c>)
 8007d50:	2300      	movs	r3, #0
 8007d52:	4604      	mov	r4, r0
 8007d54:	4608      	mov	r0, r1
 8007d56:	602b      	str	r3, [r5, #0]
 8007d58:	f7fa fa30 	bl	80021bc <_sbrk>
 8007d5c:	1c43      	adds	r3, r0, #1
 8007d5e:	d102      	bne.n	8007d66 <_sbrk_r+0x1a>
 8007d60:	682b      	ldr	r3, [r5, #0]
 8007d62:	b103      	cbz	r3, 8007d66 <_sbrk_r+0x1a>
 8007d64:	6023      	str	r3, [r4, #0]
 8007d66:	bd38      	pop	{r3, r4, r5, pc}
 8007d68:	200002f0 	.word	0x200002f0

08007d6c <__sread>:
 8007d6c:	b510      	push	{r4, lr}
 8007d6e:	460c      	mov	r4, r1
 8007d70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d74:	f000 f8f8 	bl	8007f68 <_read_r>
 8007d78:	2800      	cmp	r0, #0
 8007d7a:	bfab      	itete	ge
 8007d7c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007d7e:	89a3      	ldrhlt	r3, [r4, #12]
 8007d80:	181b      	addge	r3, r3, r0
 8007d82:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007d86:	bfac      	ite	ge
 8007d88:	6563      	strge	r3, [r4, #84]	; 0x54
 8007d8a:	81a3      	strhlt	r3, [r4, #12]
 8007d8c:	bd10      	pop	{r4, pc}

08007d8e <__swrite>:
 8007d8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d92:	461f      	mov	r7, r3
 8007d94:	898b      	ldrh	r3, [r1, #12]
 8007d96:	05db      	lsls	r3, r3, #23
 8007d98:	4605      	mov	r5, r0
 8007d9a:	460c      	mov	r4, r1
 8007d9c:	4616      	mov	r6, r2
 8007d9e:	d505      	bpl.n	8007dac <__swrite+0x1e>
 8007da0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007da4:	2302      	movs	r3, #2
 8007da6:	2200      	movs	r2, #0
 8007da8:	f000 f868 	bl	8007e7c <_lseek_r>
 8007dac:	89a3      	ldrh	r3, [r4, #12]
 8007dae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007db2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007db6:	81a3      	strh	r3, [r4, #12]
 8007db8:	4632      	mov	r2, r6
 8007dba:	463b      	mov	r3, r7
 8007dbc:	4628      	mov	r0, r5
 8007dbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007dc2:	f000 b817 	b.w	8007df4 <_write_r>

08007dc6 <__sseek>:
 8007dc6:	b510      	push	{r4, lr}
 8007dc8:	460c      	mov	r4, r1
 8007dca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dce:	f000 f855 	bl	8007e7c <_lseek_r>
 8007dd2:	1c43      	adds	r3, r0, #1
 8007dd4:	89a3      	ldrh	r3, [r4, #12]
 8007dd6:	bf15      	itete	ne
 8007dd8:	6560      	strne	r0, [r4, #84]	; 0x54
 8007dda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007dde:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007de2:	81a3      	strheq	r3, [r4, #12]
 8007de4:	bf18      	it	ne
 8007de6:	81a3      	strhne	r3, [r4, #12]
 8007de8:	bd10      	pop	{r4, pc}

08007dea <__sclose>:
 8007dea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dee:	f000 b813 	b.w	8007e18 <_close_r>
	...

08007df4 <_write_r>:
 8007df4:	b538      	push	{r3, r4, r5, lr}
 8007df6:	4d07      	ldr	r5, [pc, #28]	; (8007e14 <_write_r+0x20>)
 8007df8:	4604      	mov	r4, r0
 8007dfa:	4608      	mov	r0, r1
 8007dfc:	4611      	mov	r1, r2
 8007dfe:	2200      	movs	r2, #0
 8007e00:	602a      	str	r2, [r5, #0]
 8007e02:	461a      	mov	r2, r3
 8007e04:	f7fa f989 	bl	800211a <_write>
 8007e08:	1c43      	adds	r3, r0, #1
 8007e0a:	d102      	bne.n	8007e12 <_write_r+0x1e>
 8007e0c:	682b      	ldr	r3, [r5, #0]
 8007e0e:	b103      	cbz	r3, 8007e12 <_write_r+0x1e>
 8007e10:	6023      	str	r3, [r4, #0]
 8007e12:	bd38      	pop	{r3, r4, r5, pc}
 8007e14:	200002f0 	.word	0x200002f0

08007e18 <_close_r>:
 8007e18:	b538      	push	{r3, r4, r5, lr}
 8007e1a:	4d06      	ldr	r5, [pc, #24]	; (8007e34 <_close_r+0x1c>)
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	4604      	mov	r4, r0
 8007e20:	4608      	mov	r0, r1
 8007e22:	602b      	str	r3, [r5, #0]
 8007e24:	f7fa f995 	bl	8002152 <_close>
 8007e28:	1c43      	adds	r3, r0, #1
 8007e2a:	d102      	bne.n	8007e32 <_close_r+0x1a>
 8007e2c:	682b      	ldr	r3, [r5, #0]
 8007e2e:	b103      	cbz	r3, 8007e32 <_close_r+0x1a>
 8007e30:	6023      	str	r3, [r4, #0]
 8007e32:	bd38      	pop	{r3, r4, r5, pc}
 8007e34:	200002f0 	.word	0x200002f0

08007e38 <_fstat_r>:
 8007e38:	b538      	push	{r3, r4, r5, lr}
 8007e3a:	4d07      	ldr	r5, [pc, #28]	; (8007e58 <_fstat_r+0x20>)
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	4604      	mov	r4, r0
 8007e40:	4608      	mov	r0, r1
 8007e42:	4611      	mov	r1, r2
 8007e44:	602b      	str	r3, [r5, #0]
 8007e46:	f7fa f990 	bl	800216a <_fstat>
 8007e4a:	1c43      	adds	r3, r0, #1
 8007e4c:	d102      	bne.n	8007e54 <_fstat_r+0x1c>
 8007e4e:	682b      	ldr	r3, [r5, #0]
 8007e50:	b103      	cbz	r3, 8007e54 <_fstat_r+0x1c>
 8007e52:	6023      	str	r3, [r4, #0]
 8007e54:	bd38      	pop	{r3, r4, r5, pc}
 8007e56:	bf00      	nop
 8007e58:	200002f0 	.word	0x200002f0

08007e5c <_isatty_r>:
 8007e5c:	b538      	push	{r3, r4, r5, lr}
 8007e5e:	4d06      	ldr	r5, [pc, #24]	; (8007e78 <_isatty_r+0x1c>)
 8007e60:	2300      	movs	r3, #0
 8007e62:	4604      	mov	r4, r0
 8007e64:	4608      	mov	r0, r1
 8007e66:	602b      	str	r3, [r5, #0]
 8007e68:	f7fa f98f 	bl	800218a <_isatty>
 8007e6c:	1c43      	adds	r3, r0, #1
 8007e6e:	d102      	bne.n	8007e76 <_isatty_r+0x1a>
 8007e70:	682b      	ldr	r3, [r5, #0]
 8007e72:	b103      	cbz	r3, 8007e76 <_isatty_r+0x1a>
 8007e74:	6023      	str	r3, [r4, #0]
 8007e76:	bd38      	pop	{r3, r4, r5, pc}
 8007e78:	200002f0 	.word	0x200002f0

08007e7c <_lseek_r>:
 8007e7c:	b538      	push	{r3, r4, r5, lr}
 8007e7e:	4d07      	ldr	r5, [pc, #28]	; (8007e9c <_lseek_r+0x20>)
 8007e80:	4604      	mov	r4, r0
 8007e82:	4608      	mov	r0, r1
 8007e84:	4611      	mov	r1, r2
 8007e86:	2200      	movs	r2, #0
 8007e88:	602a      	str	r2, [r5, #0]
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	f7fa f988 	bl	80021a0 <_lseek>
 8007e90:	1c43      	adds	r3, r0, #1
 8007e92:	d102      	bne.n	8007e9a <_lseek_r+0x1e>
 8007e94:	682b      	ldr	r3, [r5, #0]
 8007e96:	b103      	cbz	r3, 8007e9a <_lseek_r+0x1e>
 8007e98:	6023      	str	r3, [r4, #0]
 8007e9a:	bd38      	pop	{r3, r4, r5, pc}
 8007e9c:	200002f0 	.word	0x200002f0

08007ea0 <memcpy>:
 8007ea0:	440a      	add	r2, r1
 8007ea2:	4291      	cmp	r1, r2
 8007ea4:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ea8:	d100      	bne.n	8007eac <memcpy+0xc>
 8007eaa:	4770      	bx	lr
 8007eac:	b510      	push	{r4, lr}
 8007eae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007eb2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007eb6:	4291      	cmp	r1, r2
 8007eb8:	d1f9      	bne.n	8007eae <memcpy+0xe>
 8007eba:	bd10      	pop	{r4, pc}

08007ebc <memmove>:
 8007ebc:	4288      	cmp	r0, r1
 8007ebe:	b510      	push	{r4, lr}
 8007ec0:	eb01 0402 	add.w	r4, r1, r2
 8007ec4:	d902      	bls.n	8007ecc <memmove+0x10>
 8007ec6:	4284      	cmp	r4, r0
 8007ec8:	4623      	mov	r3, r4
 8007eca:	d807      	bhi.n	8007edc <memmove+0x20>
 8007ecc:	1e43      	subs	r3, r0, #1
 8007ece:	42a1      	cmp	r1, r4
 8007ed0:	d008      	beq.n	8007ee4 <memmove+0x28>
 8007ed2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ed6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007eda:	e7f8      	b.n	8007ece <memmove+0x12>
 8007edc:	4402      	add	r2, r0
 8007ede:	4601      	mov	r1, r0
 8007ee0:	428a      	cmp	r2, r1
 8007ee2:	d100      	bne.n	8007ee6 <memmove+0x2a>
 8007ee4:	bd10      	pop	{r4, pc}
 8007ee6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007eea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007eee:	e7f7      	b.n	8007ee0 <memmove+0x24>

08007ef0 <__malloc_lock>:
 8007ef0:	4801      	ldr	r0, [pc, #4]	; (8007ef8 <__malloc_lock+0x8>)
 8007ef2:	f7ff b999 	b.w	8007228 <__retarget_lock_acquire_recursive>
 8007ef6:	bf00      	nop
 8007ef8:	200002e4 	.word	0x200002e4

08007efc <__malloc_unlock>:
 8007efc:	4801      	ldr	r0, [pc, #4]	; (8007f04 <__malloc_unlock+0x8>)
 8007efe:	f7ff b994 	b.w	800722a <__retarget_lock_release_recursive>
 8007f02:	bf00      	nop
 8007f04:	200002e4 	.word	0x200002e4

08007f08 <_realloc_r>:
 8007f08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f0c:	4680      	mov	r8, r0
 8007f0e:	4614      	mov	r4, r2
 8007f10:	460e      	mov	r6, r1
 8007f12:	b921      	cbnz	r1, 8007f1e <_realloc_r+0x16>
 8007f14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f18:	4611      	mov	r1, r2
 8007f1a:	f7ff ba59 	b.w	80073d0 <_malloc_r>
 8007f1e:	b92a      	cbnz	r2, 8007f2c <_realloc_r+0x24>
 8007f20:	f7ff f9ea 	bl	80072f8 <_free_r>
 8007f24:	4625      	mov	r5, r4
 8007f26:	4628      	mov	r0, r5
 8007f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f2c:	f000 f82e 	bl	8007f8c <_malloc_usable_size_r>
 8007f30:	4284      	cmp	r4, r0
 8007f32:	4607      	mov	r7, r0
 8007f34:	d802      	bhi.n	8007f3c <_realloc_r+0x34>
 8007f36:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007f3a:	d812      	bhi.n	8007f62 <_realloc_r+0x5a>
 8007f3c:	4621      	mov	r1, r4
 8007f3e:	4640      	mov	r0, r8
 8007f40:	f7ff fa46 	bl	80073d0 <_malloc_r>
 8007f44:	4605      	mov	r5, r0
 8007f46:	2800      	cmp	r0, #0
 8007f48:	d0ed      	beq.n	8007f26 <_realloc_r+0x1e>
 8007f4a:	42bc      	cmp	r4, r7
 8007f4c:	4622      	mov	r2, r4
 8007f4e:	4631      	mov	r1, r6
 8007f50:	bf28      	it	cs
 8007f52:	463a      	movcs	r2, r7
 8007f54:	f7ff ffa4 	bl	8007ea0 <memcpy>
 8007f58:	4631      	mov	r1, r6
 8007f5a:	4640      	mov	r0, r8
 8007f5c:	f7ff f9cc 	bl	80072f8 <_free_r>
 8007f60:	e7e1      	b.n	8007f26 <_realloc_r+0x1e>
 8007f62:	4635      	mov	r5, r6
 8007f64:	e7df      	b.n	8007f26 <_realloc_r+0x1e>
	...

08007f68 <_read_r>:
 8007f68:	b538      	push	{r3, r4, r5, lr}
 8007f6a:	4d07      	ldr	r5, [pc, #28]	; (8007f88 <_read_r+0x20>)
 8007f6c:	4604      	mov	r4, r0
 8007f6e:	4608      	mov	r0, r1
 8007f70:	4611      	mov	r1, r2
 8007f72:	2200      	movs	r2, #0
 8007f74:	602a      	str	r2, [r5, #0]
 8007f76:	461a      	mov	r2, r3
 8007f78:	f7fa f8b2 	bl	80020e0 <_read>
 8007f7c:	1c43      	adds	r3, r0, #1
 8007f7e:	d102      	bne.n	8007f86 <_read_r+0x1e>
 8007f80:	682b      	ldr	r3, [r5, #0]
 8007f82:	b103      	cbz	r3, 8007f86 <_read_r+0x1e>
 8007f84:	6023      	str	r3, [r4, #0]
 8007f86:	bd38      	pop	{r3, r4, r5, pc}
 8007f88:	200002f0 	.word	0x200002f0

08007f8c <_malloc_usable_size_r>:
 8007f8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f90:	1f18      	subs	r0, r3, #4
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	bfbc      	itt	lt
 8007f96:	580b      	ldrlt	r3, [r1, r0]
 8007f98:	18c0      	addlt	r0, r0, r3
 8007f9a:	4770      	bx	lr

08007f9c <_init>:
 8007f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f9e:	bf00      	nop
 8007fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007fa2:	bc08      	pop	{r3}
 8007fa4:	469e      	mov	lr, r3
 8007fa6:	4770      	bx	lr

08007fa8 <_fini>:
 8007fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007faa:	bf00      	nop
 8007fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007fae:	bc08      	pop	{r3}
 8007fb0:	469e      	mov	lr, r3
 8007fb2:	4770      	bx	lr
