

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_99_11'
================================================================
* Date:           Fri Sep 27 19:03:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.318 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      141|      141|  0.641 us|  0.641 us|  141|  141|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_99_11  |      139|      139|        20|          8|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      267|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|     2881|     2508|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     2099|    -|
|Register             |        -|     -|      949|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|     3830|     4874|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_8ns_10ns_17_1_1_U118  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U119  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U120  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U121  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U122  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U123  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U124  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U125  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U126  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U127  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U128  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U129  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U130  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U131  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_9ns_11ns_18_1_1_U117  |mul_9ns_11ns_18_1_1  |        0|   1|    0|    6|    0|
    |urem_8ns_5ns_4_12_1_U103  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U104  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U105  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U106  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U107  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U108  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U109  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U110  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U111  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U112  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U113  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U114  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U115  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_5ns_4_12_1_U116  |urem_8ns_5ns_4_12_1  |        0|   0|  189|  106|    0|
    |urem_9ns_5ns_4_13_1_U102  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                     |                     |        0|   1| 2881| 2508|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln102_fu_2587_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln99_1_fu_1621_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln99_fu_1827_p2        |         +|   0|  0|  16|           9|           5|
    |ap_block_pp0_stage1_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln102_1_fu_1753_p2    |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln102_2_fu_1770_p2    |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln102_3_fu_1787_p2    |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln102_4_fu_1804_p2    |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln102_5_fu_1821_p2    |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln102_fu_2606_p2      |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln99_fu_1615_p2       |      icmp|   0|  0|  13|           5|           6|
    |grp_fu_1643_p0             |        or|   0|  0|   8|           8|           1|
    |grp_fu_1659_p0             |        or|   0|  0|   8|           8|           2|
    |grp_fu_1670_p0             |        or|   0|  0|   8|           8|           2|
    |grp_fu_1681_p0             |        or|   0|  0|   8|           8|           3|
    |grp_fu_1692_p0             |        or|   0|  0|   8|           8|           3|
    |grp_fu_1703_p0             |        or|   0|  0|   8|           8|           3|
    |grp_fu_1714_p0             |        or|   0|  0|   8|           8|           3|
    |grp_fu_1725_p0             |        or|   0|  0|   8|           8|           4|
    |grp_fu_1736_p0             |        or|   0|  0|   8|           8|           4|
    |or_ln102_10_fu_1742_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln102_11_fu_1759_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln102_12_fu_1776_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln102_13_fu_1793_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln102_14_fu_1810_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln102_9_fu_2582_p2      |        or|   0|  0|   8|           8|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 267|         194|          89|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  49|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar126_load   |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_1              |   9|          2|    9|         18|
    |gmem6_blk_n_R                     |   9|          2|    1|          2|
    |indvar126_fu_210                  |   9|          2|    5|         10|
    |j_fu_206                          |   9|          2|    9|         18|
    |v6_1_address0                     |  49|          9|    5|         45|
    |v6_1_address1                     |  49|          9|    5|         45|
    |v6_1_d0                           |  49|          9|   32|        288|
    |v6_1_d1                           |  49|          9|   32|        288|
    |v6_2_address0                     |  49|          9|    5|         45|
    |v6_2_address1                     |  49|          9|    5|         45|
    |v6_2_d0                           |  49|          9|   32|        288|
    |v6_2_d1                           |  49|          9|   32|        288|
    |v6_3_address0                     |  49|          9|    5|         45|
    |v6_3_address1                     |  49|          9|    5|         45|
    |v6_3_d0                           |  49|          9|   32|        288|
    |v6_3_d1                           |  49|          9|   32|        288|
    |v6_4_address0                     |  49|          9|    5|         45|
    |v6_4_address1                     |  49|          9|    5|         45|
    |v6_4_d0                           |  49|          9|   32|        288|
    |v6_4_d1                           |  49|          9|   32|        288|
    |v6_5_address0                     |  49|          9|    5|         45|
    |v6_5_address1                     |  49|          9|    5|         45|
    |v6_5_d0                           |  49|          9|   32|        288|
    |v6_5_d1                           |  49|          9|   32|        288|
    |v6_6_address0                     |  49|          9|    5|         45|
    |v6_6_address1                     |  49|          9|    5|         45|
    |v6_6_d0                           |  49|          9|   32|        288|
    |v6_6_d1                           |  49|          9|   32|        288|
    |v6_7_address0                     |  49|          9|    5|         45|
    |v6_7_address1                     |  49|          9|    5|         45|
    |v6_7_d0                           |  49|          9|   32|        288|
    |v6_7_d1                           |  49|          9|   32|        288|
    |v6_8_address0                     |  49|          9|    5|         45|
    |v6_8_address1                     |  49|          9|    5|         45|
    |v6_8_d0                           |  49|          9|   32|        288|
    |v6_8_d1                           |  49|          9|   32|        288|
    |v6_9_address0                     |  49|          9|    5|         45|
    |v6_9_address1                     |  49|          9|    5|         45|
    |v6_9_d0                           |  49|          9|   32|        288|
    |v6_9_d1                           |  49|          9|   32|        288|
    |v6_address0                       |  49|          9|    5|         45|
    |v6_address1                       |  49|          9|    5|         45|
    |v6_d0                             |  49|          9|   32|        288|
    |v6_d1                             |  49|          9|   32|        288|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |2099|        389|  775|       6737|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   8|   0|    8|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |bitcast_ln103_11_reg_3072              |  32|   0|   32|          0|
    |bitcast_ln103_12_reg_3090              |  32|   0|   32|          0|
    |bitcast_ln103_13_reg_3108              |  32|   0|   32|          0|
    |bitcast_ln103_14_reg_3126              |  32|   0|   32|          0|
    |bitcast_ln103_15_reg_3144              |  32|   0|   32|          0|
    |icmp_ln102_1_reg_2833                  |   1|   0|    1|          0|
    |icmp_ln102_1_reg_2833_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln102_2_reg_2843                  |   1|   0|    1|          0|
    |icmp_ln102_2_reg_2843_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln102_3_reg_2853                  |   1|   0|    1|          0|
    |icmp_ln102_3_reg_2853_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln102_4_reg_2863                  |   1|   0|    1|          0|
    |icmp_ln102_4_reg_2863_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln102_5_reg_2873                  |   1|   0|    1|          0|
    |icmp_ln102_5_reg_2873_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln99_reg_2751                     |   1|   0|    1|          0|
    |icmp_ln99_reg_2751_pp0_iter1_reg       |   1|   0|    1|          0|
    |indvar126_fu_210                       |   5|   0|    5|          0|
    |j_1_reg_2744                           |   9|   0|    9|          0|
    |j_fu_206                               |   9|   0|    9|          0|
    |or_ln102_10_reg_2827                   |   5|   0|    8|          3|
    |or_ln102_11_reg_2837                   |   6|   0|    8|          2|
    |or_ln102_12_reg_2847                   |   5|   0|    8|          3|
    |or_ln102_13_reg_2857                   |   5|   0|    8|          3|
    |or_ln102_14_reg_2867                   |   4|   0|    8|          4|
    |or_ln102_1_reg_2779                    |   7|   0|    8|          1|
    |or_ln102_2_reg_2785                    |   6|   0|    8|          2|
    |or_ln102_3_reg_2791                    |   7|   0|    8|          1|
    |or_ln102_4_reg_2797                    |   6|   0|    8|          2|
    |or_ln102_5_reg_2803                    |   6|   0|    8|          2|
    |or_ln102_6_reg_2809                    |   5|   0|    8|          3|
    |or_ln102_7_reg_2815                    |   7|   0|    8|          1|
    |or_ln102_8_reg_2821                    |   6|   0|    8|          2|
    |or_ln102_reg_2773                      |   7|   0|    8|          1|
    |tmp_10_reg_3027                        |   5|   0|    5|          0|
    |tmp_11_reg_3032                        |   5|   0|    5|          0|
    |tmp_12_reg_3043                        |   5|   0|    5|          0|
    |tmp_13_reg_3048                        |   5|   0|    5|          0|
    |tmp_14_reg_3059                        |   5|   0|    5|          0|
    |tmp_1_reg_2883                         |   5|   0|    5|          0|
    |tmp_2_reg_2968                         |   5|   0|    5|          0|
    |tmp_3_reg_2973                         |   5|   0|    5|          0|
    |tmp_4_reg_2978                         |   5|   0|    5|          0|
    |tmp_5_reg_2983                         |   5|   0|    5|          0|
    |tmp_6_reg_2991                         |   5|   0|    5|          0|
    |tmp_7_reg_2996                         |   5|   0|    5|          0|
    |tmp_8_reg_3011                         |   5|   0|    5|          0|
    |tmp_9_reg_3016                         |   5|   0|    5|          0|
    |tmp_reg_2877                           |   5|   0|    5|          0|
    |trunc_ln100_10_reg_2943                |  32|   0|   32|          0|
    |trunc_ln100_11_reg_2948                |  32|   0|   32|          0|
    |trunc_ln100_12_reg_2953                |  32|   0|   32|          0|
    |trunc_ln100_13_reg_2958                |  32|   0|   32|          0|
    |trunc_ln100_14_reg_2963                |  32|   0|   32|          0|
    |trunc_ln100_14_reg_2963_pp0_iter2_reg  |  32|   0|   32|          0|
    |trunc_ln100_1_reg_2893                 |  32|   0|   32|          0|
    |trunc_ln100_2_reg_2898                 |  32|   0|   32|          0|
    |trunc_ln100_3_reg_2903                 |  32|   0|   32|          0|
    |trunc_ln100_4_reg_2908                 |  32|   0|   32|          0|
    |trunc_ln100_5_reg_2913                 |  32|   0|   32|          0|
    |trunc_ln100_6_reg_2918                 |  32|   0|   32|          0|
    |trunc_ln100_7_reg_2923                 |  32|   0|   32|          0|
    |trunc_ln100_8_reg_2928                 |  32|   0|   32|          0|
    |trunc_ln100_9_reg_2933                 |  32|   0|   32|          0|
    |trunc_ln100_reg_2888                   |  32|   0|   32|          0|
    |trunc_ln100_s_reg_2938                 |  32|   0|   32|          0|
    |trunc_ln102_1_reg_3086                 |   4|   0|    4|          0|
    |trunc_ln102_2_reg_3104                 |   4|   0|    4|          0|
    |trunc_ln102_3_reg_3122                 |   4|   0|    4|          0|
    |trunc_ln102_4_reg_3140                 |   4|   0|    4|          0|
    |trunc_ln102_reg_3068                   |   4|   0|    4|          0|
    |trunc_ln103_reg_3001                   |   4|   0|    4|          0|
    |trunc_ln99_reg_2755                    |   8|   0|    8|          0|
    |trunc_ln99_reg_2755_pp0_iter1_reg      |   8|   0|    8|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 949|   0|  979|         30|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_99_11|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_99_11|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_99_11|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_99_11|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_99_11|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_99_11|  return value|
|m_axi_gmem6_AWVALID   |  out|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_AWREADY   |   in|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_AWADDR    |  out|   64|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_AWID      |  out|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_AWLEN     |  out|   32|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_AWSIZE    |  out|    3|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_AWBURST   |  out|    2|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_AWLOCK    |  out|    2|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_AWCACHE   |  out|    4|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_AWPROT    |  out|    3|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_AWQOS     |  out|    4|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_AWREGION  |  out|    4|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_AWUSER    |  out|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_WVALID    |  out|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_WREADY    |   in|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_WDATA     |  out|  512|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_WSTRB     |  out|   64|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_WLAST     |  out|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_WID       |  out|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_WUSER     |  out|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_ARVALID   |  out|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_ARREADY   |   in|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_ARADDR    |  out|   64|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_ARID      |  out|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_ARLEN     |  out|   32|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_ARSIZE    |  out|    3|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_ARBURST   |  out|    2|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_ARLOCK    |  out|    2|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_ARCACHE   |  out|    4|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_ARPROT    |  out|    3|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_ARQOS     |  out|    4|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_ARREGION  |  out|    4|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_ARUSER    |  out|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_RVALID    |   in|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_RREADY    |  out|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_RDATA     |   in|  512|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_RLAST     |   in|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_RID       |   in|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_RFIFONUM  |   in|    9|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_RUSER     |   in|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_RRESP     |   in|    2|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_BVALID    |   in|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_BREADY    |  out|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_BRESP     |   in|    2|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_BID       |   in|    1|       m_axi|                                 gmem6|       pointer|
|m_axi_gmem6_BUSER     |   in|    1|       m_axi|                                 gmem6|       pointer|
|v6_address0           |  out|    5|   ap_memory|                                    v6|         array|
|v6_ce0                |  out|    1|   ap_memory|                                    v6|         array|
|v6_we0                |  out|    1|   ap_memory|                                    v6|         array|
|v6_d0                 |  out|   32|   ap_memory|                                    v6|         array|
|v6_address1           |  out|    5|   ap_memory|                                    v6|         array|
|v6_ce1                |  out|    1|   ap_memory|                                    v6|         array|
|v6_we1                |  out|    1|   ap_memory|                                    v6|         array|
|v6_d1                 |  out|   32|   ap_memory|                                    v6|         array|
|v6_1_address0         |  out|    5|   ap_memory|                                  v6_1|         array|
|v6_1_ce0              |  out|    1|   ap_memory|                                  v6_1|         array|
|v6_1_we0              |  out|    1|   ap_memory|                                  v6_1|         array|
|v6_1_d0               |  out|   32|   ap_memory|                                  v6_1|         array|
|v6_1_address1         |  out|    5|   ap_memory|                                  v6_1|         array|
|v6_1_ce1              |  out|    1|   ap_memory|                                  v6_1|         array|
|v6_1_we1              |  out|    1|   ap_memory|                                  v6_1|         array|
|v6_1_d1               |  out|   32|   ap_memory|                                  v6_1|         array|
|v6_2_address0         |  out|    5|   ap_memory|                                  v6_2|         array|
|v6_2_ce0              |  out|    1|   ap_memory|                                  v6_2|         array|
|v6_2_we0              |  out|    1|   ap_memory|                                  v6_2|         array|
|v6_2_d0               |  out|   32|   ap_memory|                                  v6_2|         array|
|v6_2_address1         |  out|    5|   ap_memory|                                  v6_2|         array|
|v6_2_ce1              |  out|    1|   ap_memory|                                  v6_2|         array|
|v6_2_we1              |  out|    1|   ap_memory|                                  v6_2|         array|
|v6_2_d1               |  out|   32|   ap_memory|                                  v6_2|         array|
|v6_3_address0         |  out|    5|   ap_memory|                                  v6_3|         array|
|v6_3_ce0              |  out|    1|   ap_memory|                                  v6_3|         array|
|v6_3_we0              |  out|    1|   ap_memory|                                  v6_3|         array|
|v6_3_d0               |  out|   32|   ap_memory|                                  v6_3|         array|
|v6_3_address1         |  out|    5|   ap_memory|                                  v6_3|         array|
|v6_3_ce1              |  out|    1|   ap_memory|                                  v6_3|         array|
|v6_3_we1              |  out|    1|   ap_memory|                                  v6_3|         array|
|v6_3_d1               |  out|   32|   ap_memory|                                  v6_3|         array|
|v6_4_address0         |  out|    5|   ap_memory|                                  v6_4|         array|
|v6_4_ce0              |  out|    1|   ap_memory|                                  v6_4|         array|
|v6_4_we0              |  out|    1|   ap_memory|                                  v6_4|         array|
|v6_4_d0               |  out|   32|   ap_memory|                                  v6_4|         array|
|v6_4_address1         |  out|    5|   ap_memory|                                  v6_4|         array|
|v6_4_ce1              |  out|    1|   ap_memory|                                  v6_4|         array|
|v6_4_we1              |  out|    1|   ap_memory|                                  v6_4|         array|
|v6_4_d1               |  out|   32|   ap_memory|                                  v6_4|         array|
|v6_5_address0         |  out|    5|   ap_memory|                                  v6_5|         array|
|v6_5_ce0              |  out|    1|   ap_memory|                                  v6_5|         array|
|v6_5_we0              |  out|    1|   ap_memory|                                  v6_5|         array|
|v6_5_d0               |  out|   32|   ap_memory|                                  v6_5|         array|
|v6_5_address1         |  out|    5|   ap_memory|                                  v6_5|         array|
|v6_5_ce1              |  out|    1|   ap_memory|                                  v6_5|         array|
|v6_5_we1              |  out|    1|   ap_memory|                                  v6_5|         array|
|v6_5_d1               |  out|   32|   ap_memory|                                  v6_5|         array|
|v6_6_address0         |  out|    5|   ap_memory|                                  v6_6|         array|
|v6_6_ce0              |  out|    1|   ap_memory|                                  v6_6|         array|
|v6_6_we0              |  out|    1|   ap_memory|                                  v6_6|         array|
|v6_6_d0               |  out|   32|   ap_memory|                                  v6_6|         array|
|v6_6_address1         |  out|    5|   ap_memory|                                  v6_6|         array|
|v6_6_ce1              |  out|    1|   ap_memory|                                  v6_6|         array|
|v6_6_we1              |  out|    1|   ap_memory|                                  v6_6|         array|
|v6_6_d1               |  out|   32|   ap_memory|                                  v6_6|         array|
|v6_7_address0         |  out|    5|   ap_memory|                                  v6_7|         array|
|v6_7_ce0              |  out|    1|   ap_memory|                                  v6_7|         array|
|v6_7_we0              |  out|    1|   ap_memory|                                  v6_7|         array|
|v6_7_d0               |  out|   32|   ap_memory|                                  v6_7|         array|
|v6_7_address1         |  out|    5|   ap_memory|                                  v6_7|         array|
|v6_7_ce1              |  out|    1|   ap_memory|                                  v6_7|         array|
|v6_7_we1              |  out|    1|   ap_memory|                                  v6_7|         array|
|v6_7_d1               |  out|   32|   ap_memory|                                  v6_7|         array|
|v6_8_address0         |  out|    5|   ap_memory|                                  v6_8|         array|
|v6_8_ce0              |  out|    1|   ap_memory|                                  v6_8|         array|
|v6_8_we0              |  out|    1|   ap_memory|                                  v6_8|         array|
|v6_8_d0               |  out|   32|   ap_memory|                                  v6_8|         array|
|v6_8_address1         |  out|    5|   ap_memory|                                  v6_8|         array|
|v6_8_ce1              |  out|    1|   ap_memory|                                  v6_8|         array|
|v6_8_we1              |  out|    1|   ap_memory|                                  v6_8|         array|
|v6_8_d1               |  out|   32|   ap_memory|                                  v6_8|         array|
|v6_9_address0         |  out|    5|   ap_memory|                                  v6_9|         array|
|v6_9_ce0              |  out|    1|   ap_memory|                                  v6_9|         array|
|v6_9_we0              |  out|    1|   ap_memory|                                  v6_9|         array|
|v6_9_d0               |  out|   32|   ap_memory|                                  v6_9|         array|
|v6_9_address1         |  out|    5|   ap_memory|                                  v6_9|         array|
|v6_9_ce1              |  out|    1|   ap_memory|                                  v6_9|         array|
|v6_9_we1              |  out|    1|   ap_memory|                                  v6_9|         array|
|v6_9_d1               |  out|   32|   ap_memory|                                  v6_9|         array|
|sext_ln99             |   in|   58|     ap_none|                             sext_ln99|        scalar|
+----------------------+-----+-----+------------+--------------------------------------+--------------+

