// Seed: 2398276942
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  assign module_1.id_12 = 0;
  inout wire id_2;
  inout tri0 id_1;
  assign id_1 = -1;
  logic id_11;
endmodule
module module_1 #(
    parameter id_12 = 32'd10
) (
    id_1,
    id_2
);
  output logic [7:0] id_2;
  input wire id_1;
  wire id_3, id_4, id_5, id_6, id_7, id_8 = id_5, id_9, id_10, id_11, _id_12, id_13;
  assign id_2[1 : (id_12^!-1)] = id_5;
  wire id_14 = id_14;
  module_0 modCall_1 (
      id_13,
      id_5,
      id_8,
      id_5,
      id_13,
      id_14,
      id_7,
      id_14,
      id_11,
      id_8
  );
endmodule
