$date
2023-11-08T07:09+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module Register $end
 $var wire 1 ! io_out $end
 $var wire 1 " io_in_a $end
 $var wire 1 # reset $end
 $var wire 1 $ clock $end
 $var wire 1 % io_in_en $end
 $var wire 1 & shiftReg $end
$upscope $end
$enddefinitions $end
$dumpvars
0!
0"
0#
0$
0%
0&
$end
#0
1#
#1
1$
#6
1"
0#
0$
1%
#11
1!
1$
1&
#16
0"
0$
#21
0!
1$
0&
#26
1"
0$
#31
1!
1$
1&
#36
0"
0$
#41
0!
1$
0&
#46
1"
0$
#51
1!
1$
1&
#56
0"
0$
#61
0!
1$
0&
#66
1"
0$
#71
1!
1$
1&
#76
0"
0$
#81
0!
1$
0&
#86
1"
0$
#91
1!
1$
1&
#96
0"
0$
#101
0!
1$
0&
#106
0$
0%
