<stg><name>infer_Pipeline_VITIS_LOOP_22_1</name>


<trans_list>

<trans id="130" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i8 0, i8 %i_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i = load i8 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i:2 %icmp_ln22 = icmp_eq  i8 %i, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i:3 %add_ln22 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln22 = br i1 %icmp_ln22, void %for.inc.i.split, void %for.inc76.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i.split:0 %i_2_cast = zext i8 %i

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:3 %vec_tmp_addr = getelementptr i32 %vec_tmp, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="vec_tmp_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i.split:4 %vec_tmp_load = load i7 %vec_tmp_addr

]]></Node>
<StgValue><ssdm name="vec_tmp_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:13 %store_ln22 = store i8 %add_ln22, i8 %i_2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="7">
<![CDATA[
for.inc.i.split:4 %vec_tmp_load = load i7 %vec_tmp_addr

]]></Node>
<StgValue><ssdm name="vec_tmp_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:5 %bitcast_ln23 = bitcast i32 %vec_tmp_load

]]></Node>
<StgValue><ssdm name="bitcast_ln23"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:6 %xor_ln23 = xor i32 %bitcast_ln23, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln23"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:7 %bitcast_ln23_1 = bitcast i32 %xor_ln23

]]></Node>
<StgValue><ssdm name="bitcast_ln23_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:8 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln23_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="46" st_id="4" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:8 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln23_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="47" st_id="5" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:8 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln23_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="48" st_id="6" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:8 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln23_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="49" st_id="7" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:8 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln23_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="50" st_id="8" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:8 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln23_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="51" st_id="9" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:8 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln23_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="52" st_id="10" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:8 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln23_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="53" st_id="11" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:9 %add_i = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="54" st_id="12" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:9 %add_i = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="55" st_id="13" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:9 %add_i = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="56" st_id="14" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:9 %add_i = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="57" st_id="15" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:9 %add_i = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="58" st_id="16" stage="10" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:10 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="59" st_id="17" stage="9" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:10 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="60" st_id="18" stage="8" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:10 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="61" st_id="19" stage="7" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:10 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="62" st_id="20" stage="6" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:10 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="63" st_id="21" stage="5" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:10 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="64" st_id="22" stage="4" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:10 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="65" st_id="23" stage="3" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:10 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="66" st_id="24" stage="2" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:10 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="67" st_id="25" stage="1" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split:10 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="73" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
for.inc76.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="68" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:1 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="69" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:2 %specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="70" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:11 %gate_f_addr = getelementptr i32 %gate_f, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="gate_f_addr"/></StgValue>
</operation>

<operation id="71" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
for.inc.i.split:12 %store_ln23 = store i32 %div_i, i7 %gate_f_addr

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="72" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:14 %br_ln22 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="131" name="vec_tmp" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="vec_tmp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="gate_f" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="gate_f"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="134" from="StgValue_133" to="i_2" fromId="133" toId="29">
</dataflow>
<dataflow id="136" from="StgValue_135" to="store_ln0" fromId="135" toId="30">
</dataflow>
<dataflow id="137" from="i_2" to="store_ln0" fromId="29" toId="30">
</dataflow>
<dataflow id="138" from="i_2" to="i" fromId="29" toId="32">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="139" toId="33">
</dataflow>
<dataflow id="142" from="StgValue_141" to="specpipeline_ln0" fromId="141" toId="33">
</dataflow>
<dataflow id="144" from="StgValue_143" to="specpipeline_ln0" fromId="143" toId="33">
</dataflow>
<dataflow id="145" from="StgValue_133" to="specpipeline_ln0" fromId="133" toId="33">
</dataflow>
<dataflow id="146" from="StgValue_143" to="specpipeline_ln0" fromId="143" toId="33">
</dataflow>
<dataflow id="148" from="p_str" to="specpipeline_ln0" fromId="147" toId="33">
</dataflow>
<dataflow id="149" from="i" to="icmp_ln22" fromId="32" toId="34">
</dataflow>
<dataflow id="151" from="StgValue_150" to="icmp_ln22" fromId="150" toId="34">
</dataflow>
<dataflow id="152" from="i" to="add_ln22" fromId="32" toId="35">
</dataflow>
<dataflow id="154" from="StgValue_153" to="add_ln22" fromId="153" toId="35">
</dataflow>
<dataflow id="155" from="icmp_ln22" to="br_ln22" fromId="34" toId="36">
</dataflow>
<dataflow id="156" from="i" to="i_2_cast" fromId="32" toId="37">
</dataflow>
<dataflow id="157" from="vec_tmp" to="vec_tmp_addr" fromId="131" toId="38">
</dataflow>
<dataflow id="159" from="StgValue_158" to="vec_tmp_addr" fromId="158" toId="38">
</dataflow>
<dataflow id="160" from="i_2_cast" to="vec_tmp_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="161" from="vec_tmp_addr" to="vec_tmp_load" fromId="38" toId="39">
</dataflow>
<dataflow id="162" from="add_ln22" to="store_ln22" fromId="35" toId="40">
</dataflow>
<dataflow id="163" from="i_2" to="store_ln22" fromId="29" toId="40">
</dataflow>
<dataflow id="164" from="vec_tmp_addr" to="vec_tmp_load" fromId="38" toId="41">
</dataflow>
<dataflow id="165" from="vec_tmp_load" to="bitcast_ln23" fromId="41" toId="42">
</dataflow>
<dataflow id="166" from="bitcast_ln23" to="xor_ln23" fromId="42" toId="43">
</dataflow>
<dataflow id="168" from="StgValue_167" to="xor_ln23" fromId="167" toId="43">
</dataflow>
<dataflow id="169" from="xor_ln23" to="bitcast_ln23_1" fromId="43" toId="44">
</dataflow>
<dataflow id="171" from="llvm.exp.f32" to="tmp" fromId="170" toId="45">
</dataflow>
<dataflow id="172" from="bitcast_ln23_1" to="tmp" fromId="44" toId="45">
</dataflow>
<dataflow id="173" from="llvm.exp.f32" to="tmp" fromId="170" toId="46">
</dataflow>
<dataflow id="174" from="bitcast_ln23_1" to="tmp" fromId="44" toId="46">
</dataflow>
<dataflow id="175" from="llvm.exp.f32" to="tmp" fromId="170" toId="47">
</dataflow>
<dataflow id="176" from="bitcast_ln23_1" to="tmp" fromId="44" toId="47">
</dataflow>
<dataflow id="177" from="llvm.exp.f32" to="tmp" fromId="170" toId="48">
</dataflow>
<dataflow id="178" from="bitcast_ln23_1" to="tmp" fromId="44" toId="48">
</dataflow>
<dataflow id="179" from="llvm.exp.f32" to="tmp" fromId="170" toId="49">
</dataflow>
<dataflow id="180" from="bitcast_ln23_1" to="tmp" fromId="44" toId="49">
</dataflow>
<dataflow id="181" from="llvm.exp.f32" to="tmp" fromId="170" toId="50">
</dataflow>
<dataflow id="182" from="bitcast_ln23_1" to="tmp" fromId="44" toId="50">
</dataflow>
<dataflow id="183" from="llvm.exp.f32" to="tmp" fromId="170" toId="51">
</dataflow>
<dataflow id="184" from="bitcast_ln23_1" to="tmp" fromId="44" toId="51">
</dataflow>
<dataflow id="185" from="llvm.exp.f32" to="tmp" fromId="170" toId="52">
</dataflow>
<dataflow id="186" from="bitcast_ln23_1" to="tmp" fromId="44" toId="52">
</dataflow>
<dataflow id="187" from="tmp" to="add_i" fromId="52" toId="53">
</dataflow>
<dataflow id="189" from="StgValue_188" to="add_i" fromId="188" toId="53">
</dataflow>
<dataflow id="190" from="tmp" to="add_i" fromId="52" toId="54">
</dataflow>
<dataflow id="191" from="StgValue_188" to="add_i" fromId="188" toId="54">
</dataflow>
<dataflow id="192" from="tmp" to="add_i" fromId="52" toId="55">
</dataflow>
<dataflow id="193" from="StgValue_188" to="add_i" fromId="188" toId="55">
</dataflow>
<dataflow id="194" from="tmp" to="add_i" fromId="52" toId="56">
</dataflow>
<dataflow id="195" from="StgValue_188" to="add_i" fromId="188" toId="56">
</dataflow>
<dataflow id="196" from="tmp" to="add_i" fromId="52" toId="57">
</dataflow>
<dataflow id="197" from="StgValue_188" to="add_i" fromId="188" toId="57">
</dataflow>
<dataflow id="198" from="StgValue_188" to="div_i" fromId="188" toId="58">
</dataflow>
<dataflow id="199" from="add_i" to="div_i" fromId="57" toId="58">
</dataflow>
<dataflow id="200" from="StgValue_188" to="div_i" fromId="188" toId="59">
</dataflow>
<dataflow id="201" from="add_i" to="div_i" fromId="57" toId="59">
</dataflow>
<dataflow id="202" from="StgValue_188" to="div_i" fromId="188" toId="60">
</dataflow>
<dataflow id="203" from="add_i" to="div_i" fromId="57" toId="60">
</dataflow>
<dataflow id="204" from="StgValue_188" to="div_i" fromId="188" toId="61">
</dataflow>
<dataflow id="205" from="add_i" to="div_i" fromId="57" toId="61">
</dataflow>
<dataflow id="206" from="StgValue_188" to="div_i" fromId="188" toId="62">
</dataflow>
<dataflow id="207" from="add_i" to="div_i" fromId="57" toId="62">
</dataflow>
<dataflow id="208" from="StgValue_188" to="div_i" fromId="188" toId="63">
</dataflow>
<dataflow id="209" from="add_i" to="div_i" fromId="57" toId="63">
</dataflow>
<dataflow id="210" from="StgValue_188" to="div_i" fromId="188" toId="64">
</dataflow>
<dataflow id="211" from="add_i" to="div_i" fromId="57" toId="64">
</dataflow>
<dataflow id="212" from="StgValue_188" to="div_i" fromId="188" toId="65">
</dataflow>
<dataflow id="213" from="add_i" to="div_i" fromId="57" toId="65">
</dataflow>
<dataflow id="214" from="StgValue_188" to="div_i" fromId="188" toId="66">
</dataflow>
<dataflow id="215" from="add_i" to="div_i" fromId="57" toId="66">
</dataflow>
<dataflow id="216" from="StgValue_188" to="div_i" fromId="188" toId="67">
</dataflow>
<dataflow id="217" from="add_i" to="div_i" fromId="57" toId="67">
</dataflow>
<dataflow id="219" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln22" fromId="218" toId="68">
</dataflow>
<dataflow id="221" from="StgValue_220" to="speclooptripcount_ln22" fromId="220" toId="68">
</dataflow>
<dataflow id="222" from="StgValue_220" to="speclooptripcount_ln22" fromId="220" toId="68">
</dataflow>
<dataflow id="223" from="StgValue_220" to="speclooptripcount_ln22" fromId="220" toId="68">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecLoopName" to="specloopname_ln22" fromId="224" toId="69">
</dataflow>
<dataflow id="227" from="empty_0" to="specloopname_ln22" fromId="226" toId="69">
</dataflow>
<dataflow id="228" from="gate_f" to="gate_f_addr" fromId="132" toId="70">
</dataflow>
<dataflow id="229" from="StgValue_158" to="gate_f_addr" fromId="158" toId="70">
</dataflow>
<dataflow id="230" from="i_2_cast" to="gate_f_addr" fromId="37" toId="70">
</dataflow>
<dataflow id="231" from="div_i" to="store_ln23" fromId="67" toId="71">
</dataflow>
<dataflow id="232" from="gate_f_addr" to="store_ln23" fromId="70" toId="71">
</dataflow>
<dataflow id="233" from="icmp_ln22" to="StgValue_2" fromId="34" toId="2">
</dataflow>
<dataflow id="234" from="icmp_ln22" to="StgValue_26" fromId="34" toId="26">
</dataflow>
</dataflows>


</stg>
