read -sv run_verilog_mid/adder_32b_9_93_3c42b41236b9b22aebcecc2a98b0a12c.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_93_3c42b41236b9b22aebcecc2a98b0a12c_yosys.v
