Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Nov 22 12:22:07 2019
| Host         : genlisea running 64-bit CentOS Linux release 7.3.1611 (Core)
| Command      : report_timing_summary -max_paths 10 -file PmodJSTK_Demo_timing_summary_routed.rpt -pb PmodJSTK_Demo_timing_summary_routed.pb -rpx PmodJSTK_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : PmodJSTK_Demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: DispCtrl/DCLK_reg/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: PmodJSTK_Int/SerialClock/CLKOUT_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: genSndRec/CLKOUT_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 318 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.318        0.000                      0                  271        0.173        0.000                      0                  271        4.500        0.000                       0                   158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.318        0.000                      0                  271        0.173        0.000                      0                  271        4.500        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 2.168ns (46.046%)  route 2.540ns (53.954%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.616     5.218    genSndRec/CLK_0
    SLICE_X51Y105        FDCE                                         r  genSndRec/clkCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.456     5.674 f  genSndRec/clkCount_reg[23]/Q
                         net (fo=2, routed)           0.995     6.669    genSndRec/clkCount_reg[23]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.793 f  genSndRec/CLKOUT_i_7/O
                         net (fo=1, routed)           0.869     7.662    genSndRec/CLKOUT_i_7_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.786 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.677     8.463    genSndRec/CLKOUT_i_2_n_0
    SLICE_X51Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.587 r  genSndRec/clkCount[0]_i_5/O
                         net (fo=1, routed)           0.000     8.587    genSndRec/clkCount[0]_i_5_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.137 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  genSndRec/clkCount_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.479    genSndRec/clkCount_reg[12]_i_1__0_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  genSndRec/clkCount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    genSndRec/clkCount_reg[16]_i_1_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.927 r  genSndRec/clkCount_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.927    genSndRec/clkCount_reg[20]_i_1_n_6
    SLICE_X51Y105        FDCE                                         r  genSndRec/clkCount_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.495    14.917    genSndRec/CLK_0
    SLICE_X51Y105        FDCE                                         r  genSndRec/clkCount_reg[21]/C
                         clock pessimism              0.301    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X51Y105        FDCE (Setup_fdce_C_D)        0.062    15.245    genSndRec/clkCount_reg[21]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 2.147ns (45.804%)  route 2.540ns (54.196%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.616     5.218    genSndRec/CLK_0
    SLICE_X51Y105        FDCE                                         r  genSndRec/clkCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.456     5.674 f  genSndRec/clkCount_reg[23]/Q
                         net (fo=2, routed)           0.995     6.669    genSndRec/clkCount_reg[23]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.793 f  genSndRec/CLKOUT_i_7/O
                         net (fo=1, routed)           0.869     7.662    genSndRec/CLKOUT_i_7_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.786 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.677     8.463    genSndRec/CLKOUT_i_2_n_0
    SLICE_X51Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.587 r  genSndRec/clkCount[0]_i_5/O
                         net (fo=1, routed)           0.000     8.587    genSndRec/clkCount[0]_i_5_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.137 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  genSndRec/clkCount_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.479    genSndRec/clkCount_reg[12]_i_1__0_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  genSndRec/clkCount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    genSndRec/clkCount_reg[16]_i_1_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.906 r  genSndRec/clkCount_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.906    genSndRec/clkCount_reg[20]_i_1_n_4
    SLICE_X51Y105        FDCE                                         r  genSndRec/clkCount_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.495    14.917    genSndRec/CLK_0
    SLICE_X51Y105        FDCE                                         r  genSndRec/clkCount_reg[23]/C
                         clock pessimism              0.301    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X51Y105        FDCE (Setup_fdce_C_D)        0.062    15.245    genSndRec/clkCount_reg[23]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 2.054ns (44.707%)  route 2.540ns (55.293%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.616     5.218    genSndRec/CLK_0
    SLICE_X51Y105        FDCE                                         r  genSndRec/clkCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.456     5.674 f  genSndRec/clkCount_reg[23]/Q
                         net (fo=2, routed)           0.995     6.669    genSndRec/clkCount_reg[23]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.793 f  genSndRec/CLKOUT_i_7/O
                         net (fo=1, routed)           0.869     7.662    genSndRec/CLKOUT_i_7_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.786 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.677     8.463    genSndRec/CLKOUT_i_2_n_0
    SLICE_X51Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.587 r  genSndRec/clkCount[0]_i_5/O
                         net (fo=1, routed)           0.000     8.587    genSndRec/clkCount[0]_i_5_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.137 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  genSndRec/clkCount_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.479    genSndRec/clkCount_reg[12]_i_1__0_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.813 r  genSndRec/clkCount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.813    genSndRec/clkCount_reg[16]_i_1_n_6
    SLICE_X51Y104        FDCE                                         r  genSndRec/clkCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.495    14.917    genSndRec/CLK_0
    SLICE_X51Y104        FDCE                                         r  genSndRec/clkCount_reg[17]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X51Y104        FDCE (Setup_fdce_C_D)        0.062    15.220    genSndRec/clkCount_reg[17]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 2.073ns (44.935%)  route 2.540ns (55.065%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.616     5.218    genSndRec/CLK_0
    SLICE_X51Y105        FDCE                                         r  genSndRec/clkCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.456     5.674 f  genSndRec/clkCount_reg[23]/Q
                         net (fo=2, routed)           0.995     6.669    genSndRec/clkCount_reg[23]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.793 f  genSndRec/CLKOUT_i_7/O
                         net (fo=1, routed)           0.869     7.662    genSndRec/CLKOUT_i_7_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.786 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.677     8.463    genSndRec/CLKOUT_i_2_n_0
    SLICE_X51Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.587 r  genSndRec/clkCount[0]_i_5/O
                         net (fo=1, routed)           0.000     8.587    genSndRec/clkCount[0]_i_5_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.137 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  genSndRec/clkCount_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.479    genSndRec/clkCount_reg[12]_i_1__0_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  genSndRec/clkCount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    genSndRec/clkCount_reg[16]_i_1_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.832 r  genSndRec/clkCount_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.832    genSndRec/clkCount_reg[20]_i_1_n_5
    SLICE_X51Y105        FDCE                                         r  genSndRec/clkCount_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.495    14.917    genSndRec/CLK_0
    SLICE_X51Y105        FDCE                                         r  genSndRec/clkCount_reg[22]/C
                         clock pessimism              0.301    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X51Y105        FDCE (Setup_fdce_C_D)        0.062    15.245    genSndRec/clkCount_reg[22]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 2.033ns (44.453%)  route 2.540ns (55.547%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.616     5.218    genSndRec/CLK_0
    SLICE_X51Y105        FDCE                                         r  genSndRec/clkCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.456     5.674 f  genSndRec/clkCount_reg[23]/Q
                         net (fo=2, routed)           0.995     6.669    genSndRec/clkCount_reg[23]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.793 f  genSndRec/CLKOUT_i_7/O
                         net (fo=1, routed)           0.869     7.662    genSndRec/CLKOUT_i_7_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.786 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.677     8.463    genSndRec/CLKOUT_i_2_n_0
    SLICE_X51Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.587 r  genSndRec/clkCount[0]_i_5/O
                         net (fo=1, routed)           0.000     8.587    genSndRec/clkCount[0]_i_5_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.137 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  genSndRec/clkCount_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.479    genSndRec/clkCount_reg[12]_i_1__0_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.792 r  genSndRec/clkCount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.792    genSndRec/clkCount_reg[16]_i_1_n_4
    SLICE_X51Y104        FDCE                                         r  genSndRec/clkCount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.495    14.917    genSndRec/CLK_0
    SLICE_X51Y104        FDCE                                         r  genSndRec/clkCount_reg[19]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X51Y104        FDCE (Setup_fdce_C_D)        0.062    15.220    genSndRec/clkCount_reg[19]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 2.057ns (44.743%)  route 2.540ns (55.257%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.616     5.218    genSndRec/CLK_0
    SLICE_X51Y105        FDCE                                         r  genSndRec/clkCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.456     5.674 f  genSndRec/clkCount_reg[23]/Q
                         net (fo=2, routed)           0.995     6.669    genSndRec/clkCount_reg[23]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.793 f  genSndRec/CLKOUT_i_7/O
                         net (fo=1, routed)           0.869     7.662    genSndRec/CLKOUT_i_7_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.786 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.677     8.463    genSndRec/CLKOUT_i_2_n_0
    SLICE_X51Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.587 r  genSndRec/clkCount[0]_i_5/O
                         net (fo=1, routed)           0.000     8.587    genSndRec/clkCount[0]_i_5_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.137 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  genSndRec/clkCount_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.479    genSndRec/clkCount_reg[12]_i_1__0_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  genSndRec/clkCount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    genSndRec/clkCount_reg[16]_i_1_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.816 r  genSndRec/clkCount_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.816    genSndRec/clkCount_reg[20]_i_1_n_7
    SLICE_X51Y105        FDCE                                         r  genSndRec/clkCount_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.495    14.917    genSndRec/CLK_0
    SLICE_X51Y105        FDCE                                         r  genSndRec/clkCount_reg[20]/C
                         clock pessimism              0.301    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X51Y105        FDCE (Setup_fdce_C_D)        0.062    15.245    genSndRec/clkCount_reg[20]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.959ns (43.540%)  route 2.540ns (56.460%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.616     5.218    genSndRec/CLK_0
    SLICE_X51Y105        FDCE                                         r  genSndRec/clkCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.456     5.674 f  genSndRec/clkCount_reg[23]/Q
                         net (fo=2, routed)           0.995     6.669    genSndRec/clkCount_reg[23]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.793 f  genSndRec/CLKOUT_i_7/O
                         net (fo=1, routed)           0.869     7.662    genSndRec/CLKOUT_i_7_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.786 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.677     8.463    genSndRec/CLKOUT_i_2_n_0
    SLICE_X51Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.587 r  genSndRec/clkCount[0]_i_5/O
                         net (fo=1, routed)           0.000     8.587    genSndRec/clkCount[0]_i_5_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.137 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  genSndRec/clkCount_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.479    genSndRec/clkCount_reg[12]_i_1__0_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.718 r  genSndRec/clkCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.718    genSndRec/clkCount_reg[16]_i_1_n_5
    SLICE_X51Y104        FDCE                                         r  genSndRec/clkCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.495    14.917    genSndRec/CLK_0
    SLICE_X51Y104        FDCE                                         r  genSndRec/clkCount_reg[18]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X51Y104        FDCE (Setup_fdce_C_D)        0.062    15.220    genSndRec/clkCount_reg[18]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.943ns (43.338%)  route 2.540ns (56.662%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.616     5.218    genSndRec/CLK_0
    SLICE_X51Y105        FDCE                                         r  genSndRec/clkCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.456     5.674 f  genSndRec/clkCount_reg[23]/Q
                         net (fo=2, routed)           0.995     6.669    genSndRec/clkCount_reg[23]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.793 f  genSndRec/CLKOUT_i_7/O
                         net (fo=1, routed)           0.869     7.662    genSndRec/CLKOUT_i_7_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.786 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.677     8.463    genSndRec/CLKOUT_i_2_n_0
    SLICE_X51Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.587 r  genSndRec/clkCount[0]_i_5/O
                         net (fo=1, routed)           0.000     8.587    genSndRec/clkCount[0]_i_5_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.137 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  genSndRec/clkCount_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.479    genSndRec/clkCount_reg[12]_i_1__0_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.702 r  genSndRec/clkCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.702    genSndRec/clkCount_reg[16]_i_1_n_7
    SLICE_X51Y104        FDCE                                         r  genSndRec/clkCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.495    14.917    genSndRec/CLK_0
    SLICE_X51Y104        FDCE                                         r  genSndRec/clkCount_reg[16]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X51Y104        FDCE (Setup_fdce_C_D)        0.062    15.220    genSndRec/clkCount_reg[16]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.940ns (43.300%)  route 2.540ns (56.700%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.616     5.218    genSndRec/CLK_0
    SLICE_X51Y105        FDCE                                         r  genSndRec/clkCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.456     5.674 f  genSndRec/clkCount_reg[23]/Q
                         net (fo=2, routed)           0.995     6.669    genSndRec/clkCount_reg[23]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.793 f  genSndRec/CLKOUT_i_7/O
                         net (fo=1, routed)           0.869     7.662    genSndRec/CLKOUT_i_7_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.786 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.677     8.463    genSndRec/CLKOUT_i_2_n_0
    SLICE_X51Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.587 r  genSndRec/clkCount[0]_i_5/O
                         net (fo=1, routed)           0.000     8.587    genSndRec/clkCount[0]_i_5_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.137 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.699 r  genSndRec/clkCount_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.699    genSndRec/clkCount_reg[12]_i_1__0_n_6
    SLICE_X51Y103        FDCE                                         r  genSndRec/clkCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.495    14.917    genSndRec/CLK_0
    SLICE_X51Y103        FDCE                                         r  genSndRec/clkCount_reg[13]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X51Y103        FDCE (Setup_fdce_C_D)        0.062    15.220    genSndRec/clkCount_reg[13]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 genSndRec/clkCount_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genSndRec/clkCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.919ns (43.033%)  route 2.540ns (56.967%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.616     5.218    genSndRec/CLK_0
    SLICE_X51Y105        FDCE                                         r  genSndRec/clkCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.456     5.674 f  genSndRec/clkCount_reg[23]/Q
                         net (fo=2, routed)           0.995     6.669    genSndRec/clkCount_reg[23]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.793 f  genSndRec/CLKOUT_i_7/O
                         net (fo=1, routed)           0.869     7.662    genSndRec/CLKOUT_i_7_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.786 f  genSndRec/CLKOUT_i_2/O
                         net (fo=26, routed)          0.677     8.463    genSndRec/CLKOUT_i_2_n_0
    SLICE_X51Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.587 r  genSndRec/clkCount[0]_i_5/O
                         net (fo=1, routed)           0.000     8.587    genSndRec/clkCount[0]_i_5_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.137 r  genSndRec/clkCount_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.137    genSndRec/clkCount_reg[0]_i_1__0_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.251 r  genSndRec/clkCount_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    genSndRec/clkCount_reg[4]_i_1__0_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  genSndRec/clkCount_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.365    genSndRec/clkCount_reg[8]_i_1__0_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.678 r  genSndRec/clkCount_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.678    genSndRec/clkCount_reg[12]_i_1__0_n_4
    SLICE_X51Y103        FDCE                                         r  genSndRec/clkCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.495    14.917    genSndRec/CLK_0
    SLICE_X51Y103        FDCE                                         r  genSndRec/clkCount_reg[15]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X51Y103        FDCE (Setup_fdce_C_D)        0.062    15.220    genSndRec/clkCount_reg[15]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                  5.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD1/tmpSR_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD1/BCDOUT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.266%)  route 0.140ns (49.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.562     1.481    DispCtrl/BtoBCD1/CLK_0
    SLICE_X43Y103        FDCE                                         r  DispCtrl/BtoBCD1/tmpSR_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  DispCtrl/BtoBCD1/tmpSR_reg[19]/Q
                         net (fo=4, routed)           0.140     1.762    DispCtrl/BtoBCD1/tmpSR_reg_n_0_[19]
    SLICE_X41Y103        FDCE                                         r  DispCtrl/BtoBCD1/BCDOUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.834     1.999    DispCtrl/BtoBCD1/CLK_0
    SLICE_X41Y103        FDCE                                         r  DispCtrl/BtoBCD1/BCDOUT_reg[7]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X41Y103        FDCE (Hold_fdce_C_D)         0.070     1.589    DispCtrl/BtoBCD1/BCDOUT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD1/tmpSR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD1/tmpSR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.138%)  route 0.145ns (43.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.562     1.481    DispCtrl/BtoBCD1/CLK_0
    SLICE_X45Y103        FDCE                                         r  DispCtrl/BtoBCD1/tmpSR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  DispCtrl/BtoBCD1/tmpSR_reg[2]/Q
                         net (fo=1, routed)           0.145     1.768    PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[8]_0[2]
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.045     1.813 r  PmodJSTK_Int/SPI_Ctrl/tmpSR[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.813    DispCtrl/BtoBCD1/D[3]
    SLICE_X46Y104        FDCE                                         r  DispCtrl/BtoBCD1/tmpSR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.831     1.996    DispCtrl/BtoBCD1/CLK_0
    SLICE_X46Y104        FDCE                                         r  DispCtrl/BtoBCD1/tmpSR_reg[3]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X46Y104        FDCE (Hold_fdce_C_D)         0.120     1.636    DispCtrl/BtoBCD1/tmpSR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD2/shiftCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD2/shiftCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.639%)  route 0.097ns (34.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.563     1.482    DispCtrl/BtoBCD2/CLK_0
    SLICE_X36Y107        FDRE                                         r  DispCtrl/BtoBCD2/shiftCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  DispCtrl/BtoBCD2/shiftCount_reg[2]/Q
                         net (fo=5, routed)           0.097     1.721    DispCtrl/BtoBCD2/shiftCount_reg_n_0_[2]
    SLICE_X37Y107        LUT6 (Prop_lut6_I0_O)        0.045     1.766 r  DispCtrl/BtoBCD2/shiftCount[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.766    DispCtrl/BtoBCD2/shiftCount[4]_i_2__0_n_0
    SLICE_X37Y107        FDRE                                         r  DispCtrl/BtoBCD2/shiftCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.834     1.999    DispCtrl/BtoBCD2/CLK_0
    SLICE_X37Y107        FDRE                                         r  DispCtrl/BtoBCD2/shiftCount_reg[4]/C
                         clock pessimism             -0.503     1.495    
    SLICE_X37Y107        FDRE (Hold_fdre_C_D)         0.092     1.587    DispCtrl/BtoBCD2/shiftCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD2/shiftCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD2/shiftCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.408%)  route 0.098ns (34.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.563     1.482    DispCtrl/BtoBCD2/CLK_0
    SLICE_X36Y107        FDRE                                         r  DispCtrl/BtoBCD2/shiftCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  DispCtrl/BtoBCD2/shiftCount_reg[2]/Q
                         net (fo=5, routed)           0.098     1.722    DispCtrl/BtoBCD2/shiftCount_reg_n_0_[2]
    SLICE_X37Y107        LUT5 (Prop_lut5_I2_O)        0.045     1.767 r  DispCtrl/BtoBCD2/shiftCount[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.767    DispCtrl/BtoBCD2/shiftCount[3]_i_1__0_n_0
    SLICE_X37Y107        FDRE                                         r  DispCtrl/BtoBCD2/shiftCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.834     1.999    DispCtrl/BtoBCD2/CLK_0
    SLICE_X37Y107        FDRE                                         r  DispCtrl/BtoBCD2/shiftCount_reg[3]/C
                         clock pessimism             -0.503     1.495    
    SLICE_X37Y107        FDRE (Hold_fdre_C_D)         0.091     1.586    DispCtrl/BtoBCD2/shiftCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD2/tmpSR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD2/tmpSR_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.561     1.480    DispCtrl/BtoBCD2/CLK_0
    SLICE_X46Y100        FDCE                                         r  DispCtrl/BtoBCD2/tmpSR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDCE (Prop_fdce_C_Q)         0.164     1.644 r  DispCtrl/BtoBCD2/tmpSR_reg[6]/Q
                         net (fo=1, routed)           0.112     1.757    PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[8]_1[6]
    SLICE_X46Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  PmodJSTK_Int/SPI_Ctrl/tmpSR[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.802    DispCtrl/BtoBCD2/tmpSR_reg[8]_0[7]
    SLICE_X46Y101        FDCE                                         r  DispCtrl/BtoBCD2/tmpSR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.832     1.997    DispCtrl/BtoBCD2/CLK_0
    SLICE_X46Y101        FDCE                                         r  DispCtrl/BtoBCD2/tmpSR_reg[7]/C
                         clock pessimism             -0.500     1.496    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.120     1.616    DispCtrl/BtoBCD2/tmpSR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD1/tmpSR_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD1/BCDOUT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.558%)  route 0.149ns (51.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.562     1.481    DispCtrl/BtoBCD1/CLK_0
    SLICE_X43Y105        FDCE                                         r  DispCtrl/BtoBCD1/tmpSR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  DispCtrl/BtoBCD1/tmpSR_reg[23]/Q
                         net (fo=4, routed)           0.149     1.772    DispCtrl/BtoBCD1/tmpSR_reg_n_0_[23]
    SLICE_X41Y104        FDCE                                         r  DispCtrl/BtoBCD1/BCDOUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.834     1.999    DispCtrl/BtoBCD1/CLK_0
    SLICE_X41Y104        FDCE                                         r  DispCtrl/BtoBCD1/BCDOUT_reg[11]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X41Y104        FDCE (Hold_fdce_C_D)         0.066     1.585    DispCtrl/BtoBCD1/BCDOUT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 DispCtrl/DCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD2/FSM_sequential_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.357%)  route 0.389ns (67.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.569     1.488    DispCtrl/CLK
    SLICE_X44Y99         FDRE                                         r  DispCtrl/DCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  DispCtrl/DCLK_reg/Q
                         net (fo=20, routed)          0.389     2.018    DispCtrl/BtoBCD2/CLK
    SLICE_X38Y103        LUT4 (Prop_lut4_I0_O)        0.045     2.063 r  DispCtrl/BtoBCD2/FSM_sequential_STATE[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.063    DispCtrl/BtoBCD2/NSTATE[0]
    SLICE_X38Y103        FDCE                                         r  DispCtrl/BtoBCD2/FSM_sequential_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.834     1.999    DispCtrl/BtoBCD2/CLK_0
    SLICE_X38Y103        FDCE                                         r  DispCtrl/BtoBCD2/FSM_sequential_STATE_reg[0]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X38Y103        FDCE (Hold_fdce_C_D)         0.121     1.874    DispCtrl/BtoBCD2/FSM_sequential_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD1/tmpSR_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD1/BCDOUT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.763%)  route 0.154ns (52.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.562     1.481    DispCtrl/BtoBCD1/CLK_0
    SLICE_X44Y103        FDCE                                         r  DispCtrl/BtoBCD1/tmpSR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  DispCtrl/BtoBCD1/tmpSR_reg[15]/Q
                         net (fo=4, routed)           0.154     1.777    DispCtrl/BtoBCD1/L[15]
    SLICE_X41Y103        FDCE                                         r  DispCtrl/BtoBCD1/BCDOUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.834     1.999    DispCtrl/BtoBCD1/CLK_0
    SLICE_X41Y103        FDCE                                         r  DispCtrl/BtoBCD1/BCDOUT_reg[3]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X41Y103        FDCE (Hold_fdce_C_D)         0.066     1.585    DispCtrl/BtoBCD1/BCDOUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD2/tmpSR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD2/tmpSR_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.561     1.480    DispCtrl/BtoBCD2/CLK_0
    SLICE_X47Y100        FDCE                                         r  DispCtrl/BtoBCD2/tmpSR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  DispCtrl/BtoBCD2/tmpSR_reg[3]/Q
                         net (fo=1, routed)           0.140     1.762    PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[8]_1[3]
    SLICE_X46Y100        LUT5 (Prop_lut5_I1_O)        0.045     1.807 r  PmodJSTK_Int/SPI_Ctrl/tmpSR[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.807    DispCtrl/BtoBCD2/tmpSR_reg[8]_0[4]
    SLICE_X46Y100        FDCE                                         r  DispCtrl/BtoBCD2/tmpSR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.832     1.997    DispCtrl/BtoBCD2/CLK_0
    SLICE_X46Y100        FDCE                                         r  DispCtrl/BtoBCD2/tmpSR_reg[4]/C
                         clock pessimism             -0.503     1.493    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.120     1.613    DispCtrl/BtoBCD2/tmpSR_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD1/tmpSR_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD1/BCDOUT_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.704%)  route 0.143ns (50.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.562     1.481    DispCtrl/BtoBCD1/CLK_0
    SLICE_X40Y105        FDCE                                         r  DispCtrl/BtoBCD1/tmpSR_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y105        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  DispCtrl/BtoBCD1/tmpSR_reg[25]/Q
                         net (fo=5, routed)           0.143     1.765    DispCtrl/BtoBCD1/tmpSR_reg_n_0_[25]
    SLICE_X40Y104        FDCE                                         r  DispCtrl/BtoBCD1/BCDOUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.834     1.999    DispCtrl/BtoBCD1/CLK_0
    SLICE_X40Y104        FDCE                                         r  DispCtrl/BtoBCD1/BCDOUT_reg[13]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X40Y104        FDCE (Hold_fdce_C_D)         0.070     1.567    DispCtrl/BtoBCD1/BCDOUT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y103   DispCtrl/BtoBCD1/BCDOUT_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y103   DispCtrl/BtoBCD1/FSM_sequential_STATE_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y104   DispCtrl/BtoBCD1/FSM_sequential_STATE_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y104   DispCtrl/BtoBCD1/FSM_sequential_STATE_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y106   DispCtrl/BtoBCD1/shiftCount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y106   DispCtrl/BtoBCD1/shiftCount_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y106   DispCtrl/BtoBCD1/shiftCount_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y105   DispCtrl/BtoBCD1/shiftCount_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y105   DispCtrl/BtoBCD1/shiftCount_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y103   DispCtrl/BtoBCD1/FSM_sequential_STATE_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y104   DispCtrl/BtoBCD1/FSM_sequential_STATE_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y104   DispCtrl/BtoBCD1/FSM_sequential_STATE_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y105   DispCtrl/BtoBCD1/tmpSR_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y105   DispCtrl/BtoBCD1/tmpSR_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y103   DispCtrl/BtoBCD2/FSM_sequential_STATE_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y104   DispCtrl/BtoBCD2/FSM_sequential_STATE_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y104   DispCtrl/BtoBCD2/FSM_sequential_STATE_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y107   DispCtrl/BtoBCD2/shiftCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y107   DispCtrl/BtoBCD2/shiftCount_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y102   DispCtrl/BtoBCD2/BCDOUT_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y102   DispCtrl/BtoBCD2/BCDOUT_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y102   DispCtrl/BtoBCD2/BCDOUT_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y102   DispCtrl/BtoBCD2/BCDOUT_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y102   DispCtrl/BtoBCD2/BCDOUT_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y102   DispCtrl/BtoBCD2/BCDOUT_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y102   DispCtrl/BtoBCD2/BCDOUT_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y102   DispCtrl/BtoBCD2/BCDOUT_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y102   DispCtrl/BtoBCD2/BCDOUT_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y102   DispCtrl/BtoBCD2/BCDOUT_reg[7]/C



