// Seed: 416171547
module module_0 ();
  id_1 :
  assert property (@(posedge 1 == id_1) id_1)
  else;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input wor id_2,
    input tri0 id_3,
    output wand id_4,
    output wire id_5,
    input wire id_6,
    input tri0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri id_10,
    input tri0 id_11,
    input wor id_12,
    input supply0 id_13,
    input tri0 id_14,
    input tri0 id_15,
    input wand id_16,
    input uwire id_17,
    output tri1 id_18,
    input uwire id_19,
    input tri0 id_20,
    input tri1 id_21,
    input tri id_22
);
  assign id_1 = id_16;
  module_0();
endmodule
