 
****************************************
check_design summary:
Version:     Q-2019.12-SP5-5
Date:        Tue Jun 28 15:58:56 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     13
    Unconnected ports (LINT-28)                                     6
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      4
--------------------------------------------------------------------------------

Warning: In design 'ADDER', port 'a[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ADDER', port 'a[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ADDER', port 'a[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ADDER', port 'b[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ADDER', port 'b[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ADDER', port 'b[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ADDER', output port 'c[4]' is connected directly to output port 'c[1]'. (LINT-31)
Warning: In design 'ADDER', output port 'c[4]' is connected directly to output port 'c[2]'. (LINT-31)
Warning: In design 'ADDER', output port 'c[4]' is connected directly to output port 'c[3]'. (LINT-31)
Warning: In design 'ADDER', output port 'c[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ADDER', output port 'c[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ADDER', output port 'c[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ADDER', output port 'c[1]' is connected directly to 'logic 0'. (LINT-52)
1
