// Seed: 1659817829
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = -1;
  wire [-1 : 1  -  -1] id_3;
  assign id_3 = id_3;
  integer id_4;
  ;
  module_2 modCall_1 ();
  assign id_4 = id_3;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    output wor id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 ();
endmodule
module module_3 #(
    parameter id_11 = 32'd90
) (
    output supply1 id_0,
    input uwire id_1,
    input tri id_2,
    input supply1 id_3,
    output logic id_4,
    input wand id_5[id_11 : 1],
    input wire id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri1 id_9,
    input wor id_10,
    output wire _id_11,
    output wire id_12[-1 : 1]
);
  always id_4 <= -1'h0;
  module_2 modCall_1 ();
endmodule
