Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 22:10:13 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_496_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 Delay1No19_instance/Y_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.911ns (27.218%)  route 2.436ns (72.782%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.492ns = ( 6.492 - 4.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.921ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.836ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=43591, routed)       2.005     2.942    Delay1No19_instance/clk_IBUF_BUFG
    SLICE_X143Y388       FDCE                                         r  Delay1No19_instance/Y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y388       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.021 r  Delay1No19_instance/Y_reg[21]/Q
                         net (fo=4, routed)           0.797     3.818    Delay1No18_instance/Y_reg[33]_0[21]
    SLICE_X150Y350       LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     3.941 r  Delay1No18_instance/geqOp_carry__0_i_14__1/O
                         net (fo=1, routed)           0.021     3.962    Sum10_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[2]
    SLICE_X150Y350       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.123 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.149    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X150Y351       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.201 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.284     4.485    Delay1No19_instance/CO[0]
    SLICE_X151Y350       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.110     4.595 r  Delay1No19_instance/shiftedFracY_d1[12]_i_4__1/O
                         net (fo=3, routed)           0.233     4.828    Delay1No18_instance/Y_reg[23]_0[0]
    SLICE_X150Y351       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     4.953 r  Delay1No18_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.182     5.135    Delay1No18_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X151Y348       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     5.184 r  Delay1No18_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=33, routed)          0.244     5.428    Delay1No19_instance/shiftVal__5[0]
    SLICE_X152Y351       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.481 r  Delay1No19_instance/shiftedFracY_d1[30]_i_2__1/O
                         net (fo=6, routed)           0.247     5.728    Delay1No19_instance/shiftedFracY_d1_reg[38][13]
    SLICE_X154Y349       LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.159     5.887 r  Delay1No19_instance/shiftedFracY_d1[42]_i_1__1/O
                         net (fo=1, routed)           0.402     6.289    Sum10_2_impl_instance/FPAddSubOp_instance/Y_reg[26]_3
    SLICE_X155Y347       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=43591, routed)       1.845     6.492    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X155Y347       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]/C
                         clock pessimism              0.376     6.867    
                         clock uncertainty           -0.035     6.832    
    SLICE_X155Y347       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     6.857    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  0.568    




