// Seed: 4102138234
module module_0;
  tri  id_1 = 1'b0 < id_1;
  wire id_2;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input tri0 id_2,
    input wand id_3,
    input wire id_4,
    output wor id_5,
    input tri0 id_6,
    input supply1 id_7
);
  module_0();
endmodule
module module_2 (
    input  tri1  id_0,
    output wand  id_1,
    output logic id_2,
    input  wand  id_3,
    input  uwire id_4
);
  assign id_2 = id_4 <= id_0;
  always
    if (id_0) $display(1'b0 | 1, 1);
    else id_2 <= 1;
  module_0();
  wire id_6;
endmodule
