
             Lattice Mapping Report File for Design Module 'main'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     exp2_impl1.ngd -o exp2_impl1_map.ncd -pr exp2_impl1.prf -mp exp2_impl1.mrp
     -lpf //Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp2/impl1/exp2_i
     mpl1.lpf -lpf
     //Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp2/exp2.lpf -c 0
     -gui -msgset
     //Mac/Home/Desktop/schoolwork/Lattice/Lattice2019/hw/exp2/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  05/09/19  20:32:53

Design Summary
--------------

   Number of registers:    126 out of  4635 (3%)
      PFU registers:          126 out of  4320 (3%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       129 out of  2160 (6%)
      SLICEs as Logic/ROM:    129 out of  2160 (6%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         82 out of  2160 (4%)
   Number of LUT4s:        254 out of  4320 (6%)
      Number used as logic LUTs:         90
      Number used as distributed RAM:     0
      Number used as ripple logic:      164
      Number used as shift registers:     0
   Number of PIO sites used: 13 + 4(JTAG) out of 105 (16%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net n_n_clock: 59 loads, 59 rising, 0 falling (Driver: A1/out_clock_30 )

                                    Page 1




Design:  main                                          Date:  05/09/19  20:32:53

Design Summary (cont)
---------------------
     Net fclock_c: 17 loads, 17 rising, 0 falling (Driver: PIO fclock )
   Number of Clock Enables:  9
     Net A2/n_n_clock_enable_4: 1 loads, 1 LSLICEs
     Net A2/menu_1: 9 loads, 9 LSLICEs
     Net A2/n_n_clock_enable_5: 1 loads, 1 LSLICEs
     Net A2/n_n_clock_enable_7: 2 loads, 2 LSLICEs
     Net n_n_key_down: 1 loads, 1 LSLICEs
     Net n_n_key_up: 1 loads, 1 LSLICEs
     Net n_n_key_menu: 1 loads, 1 LSLICEs
     Net A1/fclock_c_enable_1: 1 loads, 1 LSLICEs
     Net A1/clock_count_17__N_41: 4 loads, 4 LSLICEs
   Number of LSRs:  8
     Net A2/n1019: 1 loads, 1 LSLICEs
     Net A2/n1060: 9 loads, 9 LSLICEs
     Net A2/n1752: 1 loads, 1 LSLICEs
     Net n1753: 19 loads, 19 LSLICEs
     Net A2/n1017: 1 loads, 1 LSLICEs
     Net A2/n1049: 6 loads, 6 LSLICEs
     Net A1/out_clock_N_47: 2 loads, 2 LSLICEs
     Net A1/clock_count_17__N_41: 10 loads, 10 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net A2/flag_1_N_142_1: 23 loads
     Net A2/n99: 23 loads
     Net A2/n120: 22 loads
     Net A2/key_down_flag_N_269: 21 loads
     Net n1753: 20 loads
     Net A2/n38: 19 loads
     Net A2/n8: 19 loads
     Net n1817: 15 loads
     Net A1/clock_count_17__N_41: 14 loads
     Net A2/menu_1: 14 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| fled8[6]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fled8[5]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  main                                          Date:  05/09/19  20:32:53

IO (PIO) Attributes (cont)
--------------------------
| fled8[7]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fled8[4]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fled8[3]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fled8[2]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fled8[1]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fled8[0]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fclock              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fkey_menu           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fkey_reset          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fkey_up             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fkey_down           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i5 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal n_n_clock_enable_2 was merged into signal n_n_key_menu
Signal n_n_clock_enable_3 was merged into signal n_n_key_up
Signal n_n_clock_enable_1 was merged into signal n_n_key_down
Signal A2/menu_1_N_243_1 was merged into signal A2/menu_1
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal A1/clock_count_232_add_4_19/S1 undriven or does not drive anything -
     clipped.
Signal A1/clock_count_232_add_4_19/CO undriven or does not drive anything -
     clipped.
Signal A1/clock_count_232_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal A1/clock_count_232_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal A2/add_124_15/CO undriven or does not drive anything - clipped.
Signal A2/add_498_1/S0 undriven or does not drive anything - clipped.
Signal A2/add_498_1/CI undriven or does not drive anything - clipped.
Signal A2/add_498_cout/S1 undriven or does not drive anything - clipped.
Signal A2/add_498_cout/CO undriven or does not drive anything - clipped.
Signal A2/add_231_rep_6_1/S1 undriven or does not drive anything - clipped.
Signal A2/add_231_rep_6_1/S0 undriven or does not drive anything - clipped.
Signal A2/add_231_rep_6_1/CI undriven or does not drive anything - clipped.
Signal A2/add_231_rep_6_17/S1 undriven or does not drive anything - clipped.
Signal A2/add_231_rep_6_17/CO undriven or does not drive anything - clipped.
Signal A2/add_231_rep_7_1/S0 undriven or does not drive anything - clipped.
Signal A2/add_231_rep_7_1/CI undriven or does not drive anything - clipped.
Signal A2/add_120_1/S0 undriven or does not drive anything - clipped.
Signal A2/add_120_1/CI undriven or does not drive anything - clipped.

                                    Page 3




Design:  main                                          Date:  05/09/19  20:32:53

Removed logic (cont)
--------------------
Signal A2/add_231_rep_7_15/CO undriven or does not drive anything - clipped.
Signal A2/add_120_21/CO undriven or does not drive anything - clipped.
Signal A2/add_5_1/S0 undriven or does not drive anything - clipped.
Signal A2/add_5_1/CI undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_2/S1 undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_2/S0 undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_2/CI undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_6/S1 undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_6/S0 undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_8/S1 undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_8/S0 undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_10/S1 undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_10/S0 undriven or does not drive anything - clipped.
Signal A2/add_5_17/CO undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_12/S1 undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_12/S0 undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_14/S1 undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_14/S0 undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_16/S1 undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_16/S0 undriven or does not drive anything - clipped.
Signal A2/add_871_2/S1 undriven or does not drive anything - clipped.
Signal A2/add_871_2/S0 undriven or does not drive anything - clipped.
Signal A2/add_871_2/CI undriven or does not drive anything - clipped.
Signal A2/add_871_4/S1 undriven or does not drive anything - clipped.
Signal A2/add_871_4/S0 undriven or does not drive anything - clipped.
Signal A2/add_871_6/S1 undriven or does not drive anything - clipped.
Signal A2/add_871_6/S0 undriven or does not drive anything - clipped.
Signal A2/add_871_8/S1 undriven or does not drive anything - clipped.
Signal A2/add_871_8/S0 undriven or does not drive anything - clipped.
Signal A2/add_871_10/S1 undriven or does not drive anything - clipped.
Signal A2/add_871_10/S0 undriven or does not drive anything - clipped.
Signal A2/add_871_12/S1 undriven or does not drive anything - clipped.
Signal A2/add_871_12/S0 undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_18/S1 undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_18/S0 undriven or does not drive anything - clipped.
Signal A2/add_871_14/S1 undriven or does not drive anything - clipped.
Signal A2/add_871_14/S0 undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_20/S0 undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_20/CO undriven or does not drive anything - clipped.
Signal A2/add_124_1/S0 undriven or does not drive anything - clipped.
Signal A2/add_124_1/CI undriven or does not drive anything - clipped.
Signal A2/add_871_cout/S1 undriven or does not drive anything - clipped.
Signal A2/add_871_cout/CO undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_4/S1 undriven or does not drive anything - clipped.
Signal A2/sub_132_add_2_4/S0 undriven or does not drive anything - clipped.
Block A1/i652_1_lut was optimized away.
Block A1/i653_1_lut was optimized away.
Block A1/i654_1_lut was optimized away.
Block A2/i461_1_lut was optimized away.
Block i1 was optimized away.

Memory Usage
------------


     

                                    Page 4




Design:  main                                          Date:  05/09/19  20:32:53


Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 50 MB
        



















































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
