\doxysection{Pwr\+Mod\+Ctl\+\_\+\+Type Struct Reference}
\hypertarget{struct_pwr_mod_ctl___type}{}\label{struct_pwr_mod_ctl___type}\index{PwrModCtl\_Type@{PwrModCtl\_Type}}


Structure type to access the Power Mode Control Registers (PWRMODCTL).  




{\ttfamily \#include $<$core\+\_\+cm55.\+h$>$}



Collaboration diagram for Pwr\+Mod\+Ctl\+\_\+\+Type\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=163pt]{struct_pwr_mod_ctl___type__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac78e610d52240c82fab16be25c28b60a}{CPDLPSTATE}}
\item 
\mbox{\hyperlink{_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab736d9570b990c71f211a5d74af7fa8f}{DPDLPSTATE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Power Mode Control Registers (PWRMODCTL). 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source_l01537}{1537}} of file \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_core_2_include_2core__cm55_8h}{core\+\_\+cm55.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_core_2_include_2core__cm85_8h}{core\+\_\+cm85.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{_include_2core__cm55_8h}{core\+\_\+cm55.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{_include_2core__cm85_8h}{core\+\_\+cm85.\+h}}\end{DoxyCompactItemize}
