

================================================================
== Vitis HLS Report for 'NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1'
================================================================
* Date:           Sun Nov 13 19:24:41 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        canny
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.451 ns|     6.13 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16391|    16391|  0.164 ms|  0.164 ms|  16391|  16391|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_193_1  |    16389|    16389|         7|          1|          1|  16384|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%adr_x = alloca i32 1"   --->   Operation 10 'alloca' 'adr_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%adr_y = alloca i32 1"   --->   Operation 11 'alloca' 'adr_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 12 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mag_nms_9 = alloca i32 1"   --->   Operation 13 'alloca' 'mag_nms_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tan_y_nms = alloca i32 1"   --->   Operation 14 'alloca' 'tan_y_nms' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tan_x_225_nms = alloca i32 1"   --->   Operation 15 'alloca' 'tan_x_225_nms' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tan_x_675_nms = alloca i32 1"   --->   Operation 16 'alloca' 'tan_x_675_nms' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_55 = alloca i32 1"   --->   Operation 17 'alloca' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%adr = alloca i32 1"   --->   Operation 18 'alloca' 'adr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_56 = alloca i32 1"   --->   Operation 19 'alloca' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mag_nms = alloca i32 1"   --->   Operation 20 'alloca' 'mag_nms' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_57 = alloca i32 1"   --->   Operation 21 'alloca' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %magnitude, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tangent_y, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tangent_x_225, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tangent_x_675, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lowerThresh_scale_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowerThresh_scale"   --->   Operation 27 'read' 'lowerThresh_scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%upperThresh_scale_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %upperThresh_scale"   --->   Operation 28 'read' 'upperThresh_scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 32639, i15 %adr"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %adr_y"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %adr_x"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc157"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%x_3 = load i32 %adr_x" [canny/canny.cpp:261]   --->   Operation 33 'load' 'x_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%y_3 = load i32 %adr_y" [canny/canny.cpp:261]   --->   Operation 34 'load' 'y_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%adr_1 = load i15 %adr" [canny/canny.cpp:264]   --->   Operation 35 'load' 'adr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.31ns)   --->   "%icmp_ln193 = icmp_eq  i15 %adr_1, i15 16255" [canny/canny.cpp:193]   --->   Operation 36 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %icmp_ln193, void %for.inc157.split_ifconv, void %for.end249.exitStub" [canny/canny.cpp:193]   --->   Operation 37 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%idxprom7 = zext i32 %x_3" [canny/canny.cpp:261]   --->   Operation 38 'zext' 'idxprom7' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%LineBuff_mag_addr = getelementptr i90 %LineBuff_mag, i64 0, i64 %idxprom7" [canny/canny.cpp:196]   --->   Operation 39 'getelementptr' 'LineBuff_mag_addr' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%LineBuff_mag_load = load i7 %LineBuff_mag_addr" [canny/canny.cpp:196]   --->   Operation 40 'load' 'LineBuff_mag_load' <Predicate = (!icmp_ln193)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 90> <Depth = 128> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%LineBuff_tan_y_addr = getelementptr i96 %LineBuff_tan_y, i64 0, i64 %idxprom7" [canny/canny.cpp:197]   --->   Operation 41 'getelementptr' 'LineBuff_tan_y_addr' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%LineBuff_tan_y_load = load i7 %LineBuff_tan_y_addr" [canny/canny.cpp:197]   --->   Operation 42 'load' 'LineBuff_tan_y_load' <Predicate = (!icmp_ln193)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 128> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%LineBuff_tan_x_225_addr = getelementptr i96 %LineBuff_tan_x_225, i64 0, i64 %idxprom7" [canny/canny.cpp:198]   --->   Operation 43 'getelementptr' 'LineBuff_tan_x_225_addr' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%LineBuff_tan_x_225_load = load i7 %LineBuff_tan_x_225_addr" [canny/canny.cpp:198]   --->   Operation 44 'load' 'LineBuff_tan_x_225_load' <Predicate = (!icmp_ln193)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 128> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%LineBuff_tan_x_675_addr = getelementptr i96 %LineBuff_tan_x_675, i64 0, i64 %idxprom7" [canny/canny.cpp:199]   --->   Operation 45 'getelementptr' 'LineBuff_tan_x_675_addr' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%LineBuff_tan_x_675_load = load i7 %LineBuff_tan_x_675_addr" [canny/canny.cpp:199]   --->   Operation 46 'load' 'LineBuff_tan_x_675_load' <Predicate = (!icmp_ln193)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 128> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_3, i32 1, i32 31" [canny/canny.cpp:261]   --->   Operation 47 'partselect' 'tmp_12' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.47ns)   --->   "%icmp_ln261 = icmp_sgt  i31 %tmp_12, i31 0" [canny/canny.cpp:261]   --->   Operation 48 'icmp' 'icmp_ln261' <Predicate = (!icmp_ln193)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %y_3, i32 1, i32 31" [canny/canny.cpp:261]   --->   Operation 49 'partselect' 'tmp_13' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.47ns)   --->   "%icmp_ln261_1 = icmp_sgt  i31 %tmp_13, i31 0" [canny/canny.cpp:261]   --->   Operation 50 'icmp' 'icmp_ln261_1' <Predicate = (!icmp_ln193)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%and_ln261 = and i1 %icmp_ln261, i1 %icmp_ln261_1" [canny/canny.cpp:261]   --->   Operation 51 'and' 'and_ln261' <Predicate = (!icmp_ln193)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln261 = br i1 %and_ln261, void %if.end239, void %if.then236" [canny/canny.cpp:261]   --->   Operation 52 'br' 'br_ln261' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.94ns)   --->   "%add_ln264 = add i15 %adr_1, i15 1" [canny/canny.cpp:264]   --->   Operation 53 'add' 'add_ln264' <Predicate = (!icmp_ln193)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln265 = icmp_eq  i32 %x_3, i32 127" [canny/canny.cpp:265]   --->   Operation 54 'icmp' 'icmp_ln265' <Predicate = (!icmp_ln193)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (2.55ns)   --->   "%y = add i32 %y_3, i32 1" [canny/canny.cpp:266]   --->   Operation 55 'add' 'y' <Predicate = (!icmp_ln193)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.55ns)   --->   "%x = add i32 %x_3, i32 1" [canny/canny.cpp:270]   --->   Operation 56 'add' 'x' <Predicate = (!icmp_ln193)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.69ns)   --->   "%x_2 = select i1 %icmp_ln265, i32 0, i32 %x" [canny/canny.cpp:265]   --->   Operation 57 'select' 'x_2' <Predicate = (!icmp_ln193)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.69ns)   --->   "%y_2 = select i1 %icmp_ln265, i32 %y, i32 %y_3" [canny/canny.cpp:265]   --->   Operation 58 'select' 'y_2' <Predicate = (!icmp_ln193)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tan_y_nms_load = load i32 %tan_y_nms" [canny/canny.cpp:238]   --->   Operation 59 'load' 'tan_y_nms_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tan_x_225_nms_load = load i32 %tan_x_225_nms" [canny/canny.cpp:226]   --->   Operation 60 'load' 'tan_x_225_nms_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tan_x_675_nms_load = load i32 %tan_x_675_nms" [canny/canny.cpp:232]   --->   Operation 61 'load' 'tan_x_675_nms_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%LineBuff_mag_load = load i7 %LineBuff_mag_addr" [canny/canny.cpp:196]   --->   Operation 62 'load' 'LineBuff_mag_load' <Predicate = (!icmp_ln193)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 90> <Depth = 128> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i90.i32.i32, i90 %LineBuff_mag_load, i32 32, i32 63" [canny/canny.cpp:196]   --->   Operation 63 'partselect' 'tmp' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (3.25ns)   --->   "%LineBuff_tan_y_load = load i7 %LineBuff_tan_y_addr" [canny/canny.cpp:197]   --->   Operation 64 'load' 'LineBuff_tan_y_load' <Predicate = (!icmp_ln193)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 128> <RAM>
ST_3 : Operation 65 [1/2] (3.25ns)   --->   "%LineBuff_tan_x_225_load = load i7 %LineBuff_tan_x_225_addr" [canny/canny.cpp:198]   --->   Operation 65 'load' 'LineBuff_tan_x_225_load' <Predicate = (!icmp_ln193)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 128> <RAM>
ST_3 : Operation 66 [1/2] (3.25ns)   --->   "%LineBuff_tan_x_675_load = load i7 %LineBuff_tan_x_675_addr" [canny/canny.cpp:199]   --->   Operation 66 'load' 'LineBuff_tan_x_675_load' <Predicate = (!icmp_ln193)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 128> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i26 @_ssdm_op_PartSelect.i26.i90.i32.i32, i90 %LineBuff_mag_load, i32 64, i32 89" [canny/canny.cpp:196]   --->   Operation 67 'partselect' 'tmp_8' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %LineBuff_tan_y_load, i32 64, i32 95" [canny/canny.cpp:197]   --->   Operation 68 'partselect' 'tmp_s' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %LineBuff_tan_x_225_load, i32 64, i32 95" [canny/canny.cpp:198]   --->   Operation 69 'partselect' 'tmp_1' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %LineBuff_tan_x_675_load, i32 64, i32 95" [canny/canny.cpp:199]   --->   Operation 70 'partselect' 'tmp_9' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.93ns)   --->   "%magnitude_read = read i26 @_ssdm_op_Read.ap_fifo.volatile.i26P0A, i26 %magnitude"   --->   Operation 71 'read' 'magnitude_read' <Predicate = (!icmp_ln193)> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 26> <Depth = 16384> <FIFO>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i58 @_ssdm_op_PartSelect.i58.i90.i32.i32, i90 %LineBuff_mag_load, i32 32, i32 89" [canny/canny.cpp:203]   --->   Operation 72 'partselect' 'tmp_11' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.93ns)   --->   "%tangent_y_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %tangent_y"   --->   Operation 73 'read' 'tangent_y_read' <Predicate = (!icmp_ln193)> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16384> <FIFO>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %LineBuff_tan_y_load, i32 32, i32 95" [canny/canny.cpp:204]   --->   Operation 74 'partselect' 'tmp_4' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.93ns)   --->   "%tangent_x_225_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %tangent_x_225"   --->   Operation 75 'read' 'tangent_x_225_read' <Predicate = (!icmp_ln193)> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16384> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %LineBuff_tan_x_225_load, i32 32, i32 95" [canny/canny.cpp:205]   --->   Operation 76 'partselect' 'tmp_6' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.93ns)   --->   "%tangent_x_675_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %tangent_x_675"   --->   Operation 77 'read' 'tangent_x_675_read' <Predicate = (!icmp_ln193)> <Delay = 1.93> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16384> <FIFO>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %LineBuff_tan_x_675_load, i32 32, i32 95" [canny/canny.cpp:206]   --->   Operation 78 'partselect' 'tmp_2' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.47ns)   --->   "%icmp_ln226 = icmp_slt  i32 %tan_x_225_nms_load, i32 %tan_y_nms_load" [canny/canny.cpp:226]   --->   Operation 79 'icmp' 'icmp_ln226' <Predicate = (!icmp_ln193)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (2.55ns)   --->   "%sub_ln226 = sub i32 0, i32 %tan_x_225_nms_load" [canny/canny.cpp:226]   --->   Operation 80 'sub' 'sub_ln226' <Predicate = (!icmp_ln193)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln232 = icmp_sgt  i32 %tan_y_nms_load, i32 %tan_x_225_nms_load" [canny/canny.cpp:232]   --->   Operation 81 'icmp' 'icmp_ln232' <Predicate = (!icmp_ln193)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (2.47ns)   --->   "%icmp_ln232_1 = icmp_slt  i32 %tan_x_675_nms_load, i32 %tan_y_nms_load" [canny/canny.cpp:232]   --->   Operation 82 'icmp' 'icmp_ln232_1' <Predicate = (!icmp_ln193)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln232)   --->   "%xor_ln232_1 = xor i1 %icmp_ln232_1, i1 1" [canny/canny.cpp:232]   --->   Operation 83 'xor' 'xor_ln232_1' <Predicate = (!icmp_ln193)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln232 = and i1 %icmp_ln232, i1 %xor_ln232_1" [canny/canny.cpp:232]   --->   Operation 84 'and' 'and_ln232' <Predicate = (!icmp_ln193)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (2.47ns)   --->   "%icmp_ln238 = icmp_sgt  i32 %tan_y_nms_load, i32 %tan_x_675_nms_load" [canny/canny.cpp:238]   --->   Operation 85 'icmp' 'icmp_ln238' <Predicate = (!icmp_ln193)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (2.55ns)   --->   "%sub_ln238 = sub i32 0, i32 %tan_x_675_nms_load" [canny/canny.cpp:238]   --->   Operation 86 'sub' 'sub_ln238' <Predicate = (!icmp_ln193)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln193 = store i15 %add_ln264, i15 %adr" [canny/canny.cpp:193]   --->   Operation 87 'store' 'store_ln193' <Predicate = (!icmp_ln193)> <Delay = 1.58>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 %tmp_9, i32 %tan_x_675_nms" [canny/canny.cpp:193]   --->   Operation 88 'store' 'store_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 %tmp_1, i32 %tan_x_225_nms" [canny/canny.cpp:193]   --->   Operation 89 'store' 'store_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 %tmp_s, i32 %tan_y_nms" [canny/canny.cpp:193]   --->   Operation 90 'store' 'store_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln193 = store i32 %y_2, i32 %adr_y" [canny/canny.cpp:193]   --->   Operation 91 'store' 'store_ln193' <Predicate = (!icmp_ln193)> <Delay = 1.58>
ST_3 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln193 = store i32 %x_2, i32 %adr_x" [canny/canny.cpp:193]   --->   Operation 92 'store' 'store_ln193' <Predicate = (!icmp_ln193)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.45>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%p_load42 = load i32 %empty_56" [canny/canny.cpp:240]   --->   Operation 93 'load' 'p_load42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%mag_nms_10 = load i26 %mag_nms" [canny/canny.cpp:246]   --->   Operation 94 'load' 'mag_nms_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_load = load i26 %empty_57" [canny/canny.cpp:240]   --->   Operation 95 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 96 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%p_load45 = load i32 %empty" [canny/canny.cpp:234]   --->   Operation 97 'load' 'p_load45' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%mag_nms_9_load = load i26 %mag_nms_9" [canny/canny.cpp:228]   --->   Operation 98 'load' 'mag_nms_9_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%p_load43 = load i26 %empty_55" [canny/canny.cpp:246]   --->   Operation 99 'load' 'p_load43' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln193 = sext i26 %mag_nms_10" [canny/canny.cpp:193]   --->   Operation 100 'sext' 'sext_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i58 %tmp_11" [canny/canny.cpp:203]   --->   Operation 101 'sext' 'sext_ln203' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i90 @_ssdm_op_BitConcatenate.i90.i26.i64, i26 %magnitude_read, i64 %sext_ln203" [canny/canny.cpp:203]   --->   Operation 102 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln203 = store i90 %tmp_3, i7 %LineBuff_mag_addr" [canny/canny.cpp:203]   --->   Operation 103 'store' 'store_ln203' <Predicate = (!icmp_ln193)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 90> <Depth = 128> <RAM>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i64, i32 %tangent_y_read, i64 %tmp_4" [canny/canny.cpp:204]   --->   Operation 104 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln204 = store i96 %tmp_5, i7 %LineBuff_tan_y_addr" [canny/canny.cpp:204]   --->   Operation 105 'store' 'store_ln204' <Predicate = (!icmp_ln193)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 128> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i64, i32 %tangent_x_225_read, i64 %tmp_6" [canny/canny.cpp:205]   --->   Operation 106 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln205 = store i96 %tmp_7, i7 %LineBuff_tan_x_225_addr" [canny/canny.cpp:205]   --->   Operation 107 'store' 'store_ln205' <Predicate = (!icmp_ln193)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 128> <RAM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i64, i32 %tangent_x_675_read, i64 %tmp_2" [canny/canny.cpp:206]   --->   Operation 108 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln206 = store i96 %tmp_10, i7 %LineBuff_tan_x_675_addr" [canny/canny.cpp:206]   --->   Operation 109 'store' 'store_ln206' <Predicate = (!icmp_ln193)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 128> <RAM>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln226)   --->   "%xor_ln226_1 = xor i1 %icmp_ln226, i1 1" [canny/canny.cpp:226]   --->   Operation 110 'xor' 'xor_ln226_1' <Predicate = (!icmp_ln193)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (2.47ns)   --->   "%icmp_ln226_1 = icmp_sgt  i32 %tan_y_nms_load, i32 %sub_ln226" [canny/canny.cpp:226]   --->   Operation 111 'icmp' 'icmp_ln226_1' <Predicate = (!icmp_ln193)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln226 = and i1 %xor_ln226_1, i1 %icmp_ln226_1" [canny/canny.cpp:226]   --->   Operation 112 'and' 'and_ln226' <Predicate = (!icmp_ln193)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (2.45ns)   --->   "%icmp_ln228 = icmp_slt  i26 %mag_nms_9_load, i26 %mag_nms_10" [canny/canny.cpp:228]   --->   Operation 113 'icmp' 'icmp_ln228' <Predicate = (!icmp_ln193)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (2.45ns)   --->   "%icmp_ln228_1 = icmp_slt  i26 %tmp_8, i26 %mag_nms_10" [canny/canny.cpp:228]   --->   Operation 114 'icmp' 'icmp_ln228_1' <Predicate = (!icmp_ln193)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (2.47ns)   --->   "%icmp_ln234 = icmp_slt  i32 %p_load45, i32 %sext_ln193" [canny/canny.cpp:234]   --->   Operation 115 'icmp' 'icmp_ln234' <Predicate = (!icmp_ln193)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (2.45ns)   --->   "%icmp_ln234_1 = icmp_slt  i26 %magnitude_read, i26 %mag_nms_10" [canny/canny.cpp:234]   --->   Operation 116 'icmp' 'icmp_ln234_1' <Predicate = (!icmp_ln193)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (2.47ns)   --->   "%icmp_ln238_1 = icmp_slt  i32 %sub_ln238, i32 %tan_y_nms_load" [canny/canny.cpp:238]   --->   Operation 117 'icmp' 'icmp_ln238_1' <Predicate = (!icmp_ln193)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln238)   --->   "%xor_ln238_1 = xor i1 %icmp_ln238_1, i1 1" [canny/canny.cpp:238]   --->   Operation 118 'xor' 'xor_ln238_1' <Predicate = (!icmp_ln193)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln238 = or i1 %icmp_ln238, i1 %xor_ln238_1" [canny/canny.cpp:238]   --->   Operation 119 'or' 'or_ln238' <Predicate = (!icmp_ln193)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (2.47ns)   --->   "%icmp_ln240 = icmp_slt  i32 %p_load42, i32 %sext_ln193" [canny/canny.cpp:240]   --->   Operation 120 'icmp' 'icmp_ln240' <Predicate = (!icmp_ln193)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (2.45ns)   --->   "%icmp_ln240_1 = icmp_slt  i26 %p_load, i26 %mag_nms_10" [canny/canny.cpp:240]   --->   Operation 121 'icmp' 'icmp_ln240_1' <Predicate = (!icmp_ln193)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (2.45ns)   --->   "%icmp_ln246 = icmp_slt  i26 %p_load43, i26 %mag_nms_10" [canny/canny.cpp:246]   --->   Operation 122 'icmp' 'icmp_ln246' <Predicate = (!icmp_ln193)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_14)   --->   "%xor_ln246 = xor i1 %icmp_ln246, i1 1" [canny/canny.cpp:246]   --->   Operation 123 'xor' 'xor_ln246' <Predicate = (!icmp_ln193)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (2.47ns)   --->   "%icmp_ln246_1 = icmp_slt  i32 %tmp, i32 %sext_ln193" [canny/canny.cpp:246]   --->   Operation 124 'icmp' 'icmp_ln246_1' <Predicate = (!icmp_ln193)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_14)   --->   "%xor_ln246_1 = xor i1 %icmp_ln246_1, i1 1" [canny/canny.cpp:246]   --->   Operation 125 'xor' 'xor_ln246_1' <Predicate = (!icmp_ln193)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_14)   --->   "%or_ln246 = or i1 %xor_ln246, i1 %xor_ln246_1" [canny/canny.cpp:246]   --->   Operation 126 'or' 'or_ln246' <Predicate = (!icmp_ln193)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.97ns) (out node of the LUT)   --->   "%mag_nms_14 = select i1 %or_ln246, i26 0, i26 %mag_nms_10" [canny/canny.cpp:246]   --->   Operation 127 'select' 'mag_nms_14' <Predicate = (!icmp_ln193)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln193 = store i26 %magnitude_read, i26 %empty_57" [canny/canny.cpp:193]   --->   Operation 128 'store' 'store_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln193 = store i26 %tmp_8, i26 %mag_nms" [canny/canny.cpp:193]   --->   Operation 129 'store' 'store_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 %tmp, i32 %empty_56" [canny/canny.cpp:193]   --->   Operation 130 'store' 'store_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln193 = store i26 %p_load, i26 %empty_55" [canny/canny.cpp:193]   --->   Operation 131 'store' 'store_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln193 = store i26 %mag_nms_10, i26 %mag_nms_9" [canny/canny.cpp:193]   --->   Operation 132 'store' 'store_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln193 = store i32 %p_load42, i32 %empty" [canny/canny.cpp:193]   --->   Operation 133 'store' 'store_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln193 = br void %for.inc157" [canny/canny.cpp:193]   --->   Operation 134 'br' 'br_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.93>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_15)   --->   "%xor_ln228 = xor i1 %icmp_ln228, i1 1" [canny/canny.cpp:228]   --->   Operation 135 'xor' 'xor_ln228' <Predicate = (and_ln226)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_15)   --->   "%xor_ln228_1 = xor i1 %icmp_ln228_1, i1 1" [canny/canny.cpp:228]   --->   Operation 136 'xor' 'xor_ln228_1' <Predicate = (and_ln226)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_15)   --->   "%or_ln228 = or i1 %xor_ln228, i1 %xor_ln228_1" [canny/canny.cpp:228]   --->   Operation 137 'or' 'or_ln228' <Predicate = (and_ln226)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_15)   --->   "%mag_nms_11 = select i1 %or_ln228, i26 0, i26 %mag_nms_10" [canny/canny.cpp:228]   --->   Operation 138 'select' 'mag_nms_11' <Predicate = (and_ln226)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_16)   --->   "%xor_ln234 = xor i1 %icmp_ln234, i1 1" [canny/canny.cpp:234]   --->   Operation 139 'xor' 'xor_ln234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_16)   --->   "%xor_ln234_1 = xor i1 %icmp_ln234_1, i1 1" [canny/canny.cpp:234]   --->   Operation 140 'xor' 'xor_ln234_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_16)   --->   "%or_ln234 = or i1 %xor_ln234, i1 %xor_ln234_1" [canny/canny.cpp:234]   --->   Operation 141 'or' 'or_ln234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_16)   --->   "%mag_nms_12 = select i1 %or_ln234, i26 0, i26 %mag_nms_10" [canny/canny.cpp:234]   --->   Operation 142 'select' 'mag_nms_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_17)   --->   "%xor_ln240 = xor i1 %icmp_ln240, i1 1" [canny/canny.cpp:240]   --->   Operation 143 'xor' 'xor_ln240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_17)   --->   "%xor_ln240_1 = xor i1 %icmp_ln240_1, i1 1" [canny/canny.cpp:240]   --->   Operation 144 'xor' 'xor_ln240_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_17)   --->   "%or_ln240 = or i1 %xor_ln240, i1 %xor_ln240_1" [canny/canny.cpp:240]   --->   Operation 145 'or' 'or_ln240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_17)   --->   "%mag_nms_13 = select i1 %or_ln240, i26 0, i26 %mag_nms_10" [canny/canny.cpp:240]   --->   Operation 146 'select' 'mag_nms_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.97ns) (out node of the LUT)   --->   "%mag_nms_15 = select i1 %and_ln226, i26 %mag_nms_11, i26 %mag_nms_14" [canny/canny.cpp:226]   --->   Operation 147 'select' 'mag_nms_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_16)   --->   "%xor_ln226 = xor i1 %and_ln226, i1 1" [canny/canny.cpp:226]   --->   Operation 148 'xor' 'xor_ln226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_16)   --->   "%and_ln232_1 = and i1 %and_ln232, i1 %xor_ln226" [canny/canny.cpp:232]   --->   Operation 149 'and' 'and_ln232_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.97ns) (out node of the LUT)   --->   "%mag_nms_16 = select i1 %and_ln232_1, i26 %mag_nms_12, i26 %mag_nms_15" [canny/canny.cpp:232]   --->   Operation 150 'select' 'mag_nms_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.97ns)   --->   "%or_ln232 = or i1 %and_ln226, i1 %and_ln232" [canny/canny.cpp:232]   --->   Operation 151 'or' 'or_ln232' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_17)   --->   "%xor_ln232 = xor i1 %or_ln232, i1 1" [canny/canny.cpp:232]   --->   Operation 152 'xor' 'xor_ln232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_17)   --->   "%and_ln238 = and i1 %or_ln238, i1 %xor_ln232" [canny/canny.cpp:238]   --->   Operation 153 'and' 'and_ln238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.97ns) (out node of the LUT)   --->   "%mag_nms_17 = select i1 %and_ln238, i26 %mag_nms_13, i26 %mag_nms_16" [canny/canny.cpp:238]   --->   Operation 154 'select' 'mag_nms_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.45>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_18)   --->   "%or_ln238_1 = or i1 %or_ln232, i1 %or_ln238" [canny/canny.cpp:238]   --->   Operation 155 'or' 'or_ln238_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_18)   --->   "%xor_ln238 = xor i1 %or_ln238_1, i1 1" [canny/canny.cpp:238]   --->   Operation 156 'xor' 'xor_ln238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node mag_nms_18)   --->   "%and_ln226_1 = and i1 %icmp_ln226_1, i1 %xor_ln238" [canny/canny.cpp:226]   --->   Operation 157 'and' 'and_ln226_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.97ns) (out node of the LUT)   --->   "%mag_nms_18 = select i1 %and_ln226_1, i26 %mag_nms_10, i26 %mag_nms_17" [canny/canny.cpp:226]   --->   Operation 158 'select' 'mag_nms_18' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln160 = sext i26 %mag_nms_18" [canny/canny.cpp:160]   --->   Operation 159 'sext' 'sext_ln160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (2.47ns)   --->   "%icmp_ln251 = icmp_sgt  i32 %sext_ln160, i32 %upperThresh_scale_read" [canny/canny.cpp:251]   --->   Operation 160 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (2.47ns)   --->   "%icmp_ln254 = icmp_sgt  i32 %sext_ln160, i32 %lowerThresh_scale_read" [canny/canny.cpp:254]   --->   Operation 161 'icmp' 'icmp_ln254' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.24>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node pixel_thr)   --->   "%select_ln251 = select i1 %icmp_ln251, i8 255, i8 127" [canny/canny.cpp:251]   --->   Operation 162 'select' 'select_ln251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node pixel_thr)   --->   "%or_ln251 = or i1 %icmp_ln251, i1 %icmp_ln254" [canny/canny.cpp:251]   --->   Operation 163 'or' 'or_ln251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (1.24ns) (out node of the LUT)   --->   "%pixel_thr = select i1 %or_ln251, i8 %select_ln251, i8 0" [canny/canny.cpp:251]   --->   Operation 164 'select' 'pixel_thr' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 172 'ret' 'ret_ln0' <Predicate = (icmp_ln193)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i15 %adr_1" [canny/canny.cpp:193]   --->   Operation 165 'zext' 'zext_ln193' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln194 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [canny/canny.cpp:194]   --->   Operation 166 'specpipeline' 'specpipeline_ln194' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln190 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [canny/canny.cpp:190]   --->   Operation 167 'specloopname' 'specloopname_ln190' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i8 %pixel_thr" [canny/canny.cpp:160]   --->   Operation 168 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i32 %dst, i64 0, i64 %zext_ln193" [canny/canny.cpp:262]   --->   Operation 169 'getelementptr' 'dst_addr' <Predicate = (and_ln261)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (3.25ns)   --->   "%store_ln262 = store i32 %zext_ln160, i14 %dst_addr" [canny/canny.cpp:262]   --->   Operation 170 'store' 'store_ln262' <Predicate = (and_ln261)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln263 = br void %if.end239" [canny/canny.cpp:263]   --->   Operation 171 'br' 'br_ln263' <Predicate = (and_ln261)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 6.13ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('adr') [20]  (0 ns)
	'store' operation ('store_ln0') of constant 32639 on local variable 'adr' [31]  (1.59 ns)

 <State 2>: 3.45ns
The critical path consists of the following:
	'load' operation ('x', canny/canny.cpp:261) on local variable 'adr_x' [36]  (0 ns)
	'icmp' operation ('icmp_ln261', canny/canny.cpp:261) [145]  (2.47 ns)
	'and' operation ('and_ln261', canny/canny.cpp:261) [148]  (0.978 ns)

 <State 3>: 3.45ns
The critical path consists of the following:
	'load' operation ('tan_y_nms_load', canny/canny.cpp:238) on local variable 'tan_y_nms' [48]  (0 ns)
	'icmp' operation ('icmp_ln232', canny/canny.cpp:232) [98]  (2.47 ns)
	'and' operation ('and_ln232', canny/canny.cpp:232) [101]  (0.978 ns)

 <State 4>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln226_1', canny/canny.cpp:226) [90]  (2.47 ns)
	'and' operation ('and_ln226', canny/canny.cpp:226) [91]  (0.978 ns)

 <State 5>: 2.93ns
The critical path consists of the following:
	'xor' operation ('xor_ln228', canny/canny.cpp:228) [93]  (0 ns)
	'or' operation ('or_ln228', canny/canny.cpp:228) [96]  (0 ns)
	'select' operation ('mag_nms', canny/canny.cpp:228) [97]  (0 ns)
	'select' operation ('mag_nms', canny/canny.cpp:226) [125]  (0.978 ns)
	'select' operation ('mag_nms', canny/canny.cpp:232) [128]  (0.978 ns)
	'select' operation ('mag_nms', canny/canny.cpp:238) [132]  (0.978 ns)

 <State 6>: 3.45ns
The critical path consists of the following:
	'or' operation ('or_ln238_1', canny/canny.cpp:238) [133]  (0 ns)
	'xor' operation ('xor_ln238', canny/canny.cpp:238) [134]  (0 ns)
	'and' operation ('and_ln226_1', canny/canny.cpp:226) [135]  (0 ns)
	'select' operation ('mag_nms', canny/canny.cpp:226) [136]  (0.978 ns)
	'icmp' operation ('icmp_ln251', canny/canny.cpp:251) [138]  (2.47 ns)

 <State 7>: 1.25ns
The critical path consists of the following:
	'select' operation ('select_ln251', canny/canny.cpp:251) [140]  (0 ns)
	'select' operation ('pixel_thr', canny/canny.cpp:251) [142]  (1.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst_addr', canny/canny.cpp:262) [151]  (0 ns)
	'store' operation ('store_ln262', canny/canny.cpp:262) of variable 'zext_ln160', canny/canny.cpp:160 on array 'dst' [152]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
