<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="LedRun_clk_wiz_1_0_synth_1" LaunchDir="D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="LedRun_mdm_1_1_synth_1" LaunchDir="D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_mdm_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="LedRun_microblaze_0_1_synth_1" LaunchDir="D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_microblaze_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="LedRun_lmb_bram_1_synth_1" LaunchDir="D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_lmb_bram_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="LedRun_xbar_0_synth_1" LaunchDir="D:/01_Xilinx_FPGA/LedRun/LedRun.runs/LedRun_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/01_Xilinx_FPGA/LedRun/LedRun.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="LedRun_clk_wiz_1_0_synth_1"/>
		<Parent Id="LedRun_mdm_1_1_synth_1"/>
		<Parent Id="LedRun_microblaze_0_1_synth_1"/>
		<Parent Id="LedRun_lmb_bram_1_synth_1"/>
		<Parent Id="LedRun_xbar_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/01_Xilinx_FPGA/LedRun/LedRun.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="LedRun_clk_wiz_1_0_synth_1"/>
		<Parent Id="LedRun_mdm_1_1_synth_1"/>
		<Parent Id="LedRun_microblaze_0_1_synth_1"/>
		<Parent Id="LedRun_lmb_bram_1_synth_1"/>
		<Parent Id="LedRun_xbar_0_synth_1"/>
	</Run>
</Runs>

