Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 13 19:04:03 2021
| Host         : DESKTOP-8PEBONS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_force_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_force_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_force_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_force_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_force_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_force_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/state_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.927        0.000                      0                  358        0.158        0.000                      0                  358        3.000        0.000                       0                   242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       20.927        0.000                      0                  358        0.158        0.000                      0                  358       19.363        0.000                       0                   238  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.927ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cay_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/day1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.638ns  (logic 9.840ns (52.795%)  route 8.798ns (47.205%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 38.094 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.750    -1.002    graph_inst/ball_inst/clk_out1
    SLICE_X16Y11         FDCE                                         r  graph_inst/ball_inst/cay_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDCE (Prop_fdce_C_Q)         0.518    -0.484 r  graph_inst/ball_inst/cay_reg[9]/Q
                         net (fo=6, routed)           1.289     0.805    graph_inst/ball_inst/cay_reg__0[9]
    SLICE_X23Y15         LUT2 (Prop_lut2_I1_O)        0.124     0.929 r  graph_inst/ball_inst/ba_bb4_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.929    graph_inst/ball_inst/ba_bb4_carry__1_i_1_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.509 r  graph_inst/ball_inst/ba_bb4_carry__1/O[2]
                         net (fo=58, routed)          1.475     2.984    graph_inst/ball_inst/ba_bb4_carry__1_n_5
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     7.198 r  graph_inst/ball_inst/ba_bb3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.200    graph_inst/ball_inst/ba_bb3__0_n_106
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.718 r  graph_inst/ball_inst/ba_bb3__1/P[2]
                         net (fo=2, routed)           1.022     9.740    graph_inst/ball_inst/ba_bb3__1_n_103
    SLICE_X36Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.864 r  graph_inst/ball_inst/ba_bb3_carry_i_1/O
                         net (fo=1, routed)           0.000     9.864    graph_inst/ball_inst/ba_bb3_carry_i_1_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.240 r  graph_inst/ball_inst/ba_bb3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.240    graph_inst/ball_inst/ba_bb3_carry_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.563 r  graph_inst/ball_inst/ba_bb3_carry__0/O[1]
                         net (fo=1, routed)           1.021    11.584    graph_inst/ball_inst/ba_bb3_carry__0_n_6
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.306    11.890 r  graph_inst/ball_inst/ba_bb2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    11.890    graph_inst/ball_inst/ba_bb2_carry__4_i_3_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.423 r  graph_inst/ball_inst/ba_bb2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.423    graph_inst/ball_inst/ba_bb2_carry__4_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.738 f  graph_inst/ball_inst/ba_bb2_carry__5/O[3]
                         net (fo=1, routed)           0.659    13.397    graph_inst/ball_inst/ba_bb2[27]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.307    13.704 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           1.114    14.818    graph_inst/ball_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I4_O)        0.152    14.970 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.436    15.406    graph_inst/ball_inst/red_OBUF[3]_inst_i_9_n_0
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.326    15.732 r  graph_inst/ball_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.780    17.512    graph_inst/ball_inst/collision_reg_1
    SLICE_X19Y11         LUT6 (Prop_lut6_I3_O)        0.124    17.636 r  graph_inst/ball_inst/day1[1]_i_1/O
                         net (fo=1, routed)           0.000    17.636    graph_inst/ball_inst/day1[1]_i_1_n_0
    SLICE_X19Y11         FDCE                                         r  graph_inst/ball_inst/day1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.574    38.094    graph_inst/ball_inst/clk_out1
    SLICE_X19Y11         FDCE                                         r  graph_inst/ball_inst/day1_reg[1]/C
                         clock pessimism              0.605    38.698    
                         clock uncertainty           -0.164    38.535    
    SLICE_X19Y11         FDCE (Setup_fdce_C_D)        0.029    38.564    graph_inst/ball_inst/day1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                         -17.636    
  -------------------------------------------------------------------
                         slack                                 20.927    

Slack (MET) :             21.122ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cay_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dby_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.411ns  (logic 9.840ns (53.446%)  route 8.571ns (46.554%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 38.096 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.750    -1.002    graph_inst/ball_inst/clk_out1
    SLICE_X16Y11         FDCE                                         r  graph_inst/ball_inst/cay_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDCE (Prop_fdce_C_Q)         0.518    -0.484 r  graph_inst/ball_inst/cay_reg[9]/Q
                         net (fo=6, routed)           1.289     0.805    graph_inst/ball_inst/cay_reg__0[9]
    SLICE_X23Y15         LUT2 (Prop_lut2_I1_O)        0.124     0.929 r  graph_inst/ball_inst/ba_bb4_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.929    graph_inst/ball_inst/ba_bb4_carry__1_i_1_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.509 r  graph_inst/ball_inst/ba_bb4_carry__1/O[2]
                         net (fo=58, routed)          1.475     2.984    graph_inst/ball_inst/ba_bb4_carry__1_n_5
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     7.198 r  graph_inst/ball_inst/ba_bb3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.200    graph_inst/ball_inst/ba_bb3__0_n_106
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.718 r  graph_inst/ball_inst/ba_bb3__1/P[2]
                         net (fo=2, routed)           1.022     9.740    graph_inst/ball_inst/ba_bb3__1_n_103
    SLICE_X36Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.864 r  graph_inst/ball_inst/ba_bb3_carry_i_1/O
                         net (fo=1, routed)           0.000     9.864    graph_inst/ball_inst/ba_bb3_carry_i_1_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.240 r  graph_inst/ball_inst/ba_bb3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.240    graph_inst/ball_inst/ba_bb3_carry_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.563 r  graph_inst/ball_inst/ba_bb3_carry__0/O[1]
                         net (fo=1, routed)           1.021    11.584    graph_inst/ball_inst/ba_bb3_carry__0_n_6
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.306    11.890 r  graph_inst/ball_inst/ba_bb2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    11.890    graph_inst/ball_inst/ba_bb2_carry__4_i_3_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.423 r  graph_inst/ball_inst/ba_bb2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.423    graph_inst/ball_inst/ba_bb2_carry__4_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.738 f  graph_inst/ball_inst/ba_bb2_carry__5/O[3]
                         net (fo=1, routed)           0.659    13.397    graph_inst/ball_inst/ba_bb2[27]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.307    13.704 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           1.114    14.818    graph_inst/ball_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I4_O)        0.152    14.970 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.436    15.406    graph_inst/ball_inst/red_OBUF[3]_inst_i_9_n_0
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.326    15.732 r  graph_inst/ball_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.553    17.286    graph_inst/ball_inst/collision_reg_1
    SLICE_X21Y6          LUT5 (Prop_lut5_I3_O)        0.124    17.410 r  graph_inst/ball_inst/dby[1]_i_1/O
                         net (fo=1, routed)           0.000    17.410    graph_inst/ball_inst/dby[1]_i_1_n_0
    SLICE_X21Y6          FDPE                                         r  graph_inst/ball_inst/dby_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.576    38.096    graph_inst/ball_inst/clk_out1
    SLICE_X21Y6          FDPE                                         r  graph_inst/ball_inst/dby_reg[1]/C
                         clock pessimism              0.569    38.664    
                         clock uncertainty           -0.164    38.501    
    SLICE_X21Y6          FDPE (Setup_fdpe_C_D)        0.031    38.532    graph_inst/ball_inst/dby_reg[1]
  -------------------------------------------------------------------
                         required time                         38.532    
                         arrival time                         -17.410    
  -------------------------------------------------------------------
                         slack                                 21.122    

Slack (MET) :             21.125ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cay_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dbx_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.406ns  (logic 9.840ns (53.461%)  route 8.566ns (46.539%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 38.096 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.750    -1.002    graph_inst/ball_inst/clk_out1
    SLICE_X16Y11         FDCE                                         r  graph_inst/ball_inst/cay_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDCE (Prop_fdce_C_Q)         0.518    -0.484 r  graph_inst/ball_inst/cay_reg[9]/Q
                         net (fo=6, routed)           1.289     0.805    graph_inst/ball_inst/cay_reg__0[9]
    SLICE_X23Y15         LUT2 (Prop_lut2_I1_O)        0.124     0.929 r  graph_inst/ball_inst/ba_bb4_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.929    graph_inst/ball_inst/ba_bb4_carry__1_i_1_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.509 r  graph_inst/ball_inst/ba_bb4_carry__1/O[2]
                         net (fo=58, routed)          1.475     2.984    graph_inst/ball_inst/ba_bb4_carry__1_n_5
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     7.198 r  graph_inst/ball_inst/ba_bb3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.200    graph_inst/ball_inst/ba_bb3__0_n_106
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.718 r  graph_inst/ball_inst/ba_bb3__1/P[2]
                         net (fo=2, routed)           1.022     9.740    graph_inst/ball_inst/ba_bb3__1_n_103
    SLICE_X36Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.864 r  graph_inst/ball_inst/ba_bb3_carry_i_1/O
                         net (fo=1, routed)           0.000     9.864    graph_inst/ball_inst/ba_bb3_carry_i_1_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.240 r  graph_inst/ball_inst/ba_bb3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.240    graph_inst/ball_inst/ba_bb3_carry_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.563 r  graph_inst/ball_inst/ba_bb3_carry__0/O[1]
                         net (fo=1, routed)           1.021    11.584    graph_inst/ball_inst/ba_bb3_carry__0_n_6
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.306    11.890 r  graph_inst/ball_inst/ba_bb2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    11.890    graph_inst/ball_inst/ba_bb2_carry__4_i_3_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.423 r  graph_inst/ball_inst/ba_bb2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.423    graph_inst/ball_inst/ba_bb2_carry__4_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.738 f  graph_inst/ball_inst/ba_bb2_carry__5/O[3]
                         net (fo=1, routed)           0.659    13.397    graph_inst/ball_inst/ba_bb2[27]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.307    13.704 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           1.114    14.818    graph_inst/ball_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I4_O)        0.152    14.970 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.436    15.406    graph_inst/ball_inst/red_OBUF[3]_inst_i_9_n_0
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.326    15.732 r  graph_inst/ball_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.548    17.281    graph_inst/ball_inst/collision_reg_1
    SLICE_X21Y6          LUT5 (Prop_lut5_I2_O)        0.124    17.405 r  graph_inst/ball_inst/dbx[1]_i_1/O
                         net (fo=1, routed)           0.000    17.405    graph_inst/ball_inst/dbx[1]_i_1_n_0
    SLICE_X21Y6          FDCE                                         r  graph_inst/ball_inst/dbx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.576    38.096    graph_inst/ball_inst/clk_out1
    SLICE_X21Y6          FDCE                                         r  graph_inst/ball_inst/dbx_reg[1]/C
                         clock pessimism              0.569    38.664    
                         clock uncertainty           -0.164    38.501    
    SLICE_X21Y6          FDCE (Setup_fdce_C_D)        0.029    38.530    graph_inst/ball_inst/dbx_reg[1]
  -------------------------------------------------------------------
                         required time                         38.530    
                         arrival time                         -17.405    
  -------------------------------------------------------------------
                         slack                                 21.125    

Slack (MET) :             21.331ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cay_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/day1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.198ns  (logic 9.840ns (54.072%)  route 8.358ns (45.928%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.092 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.750    -1.002    graph_inst/ball_inst/clk_out1
    SLICE_X16Y11         FDCE                                         r  graph_inst/ball_inst/cay_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDCE (Prop_fdce_C_Q)         0.518    -0.484 r  graph_inst/ball_inst/cay_reg[9]/Q
                         net (fo=6, routed)           1.289     0.805    graph_inst/ball_inst/cay_reg__0[9]
    SLICE_X23Y15         LUT2 (Prop_lut2_I1_O)        0.124     0.929 r  graph_inst/ball_inst/ba_bb4_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.929    graph_inst/ball_inst/ba_bb4_carry__1_i_1_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.509 r  graph_inst/ball_inst/ba_bb4_carry__1/O[2]
                         net (fo=58, routed)          1.475     2.984    graph_inst/ball_inst/ba_bb4_carry__1_n_5
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     7.198 r  graph_inst/ball_inst/ba_bb3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.200    graph_inst/ball_inst/ba_bb3__0_n_106
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.718 r  graph_inst/ball_inst/ba_bb3__1/P[2]
                         net (fo=2, routed)           1.022     9.740    graph_inst/ball_inst/ba_bb3__1_n_103
    SLICE_X36Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.864 r  graph_inst/ball_inst/ba_bb3_carry_i_1/O
                         net (fo=1, routed)           0.000     9.864    graph_inst/ball_inst/ba_bb3_carry_i_1_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.240 r  graph_inst/ball_inst/ba_bb3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.240    graph_inst/ball_inst/ba_bb3_carry_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.563 r  graph_inst/ball_inst/ba_bb3_carry__0/O[1]
                         net (fo=1, routed)           1.021    11.584    graph_inst/ball_inst/ba_bb3_carry__0_n_6
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.306    11.890 r  graph_inst/ball_inst/ba_bb2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    11.890    graph_inst/ball_inst/ba_bb2_carry__4_i_3_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.423 r  graph_inst/ball_inst/ba_bb2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.423    graph_inst/ball_inst/ba_bb2_carry__4_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.738 f  graph_inst/ball_inst/ba_bb2_carry__5/O[3]
                         net (fo=1, routed)           0.659    13.397    graph_inst/ball_inst/ba_bb2[27]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.307    13.704 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           1.114    14.818    graph_inst/ball_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I4_O)        0.152    14.970 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.436    15.406    graph_inst/ball_inst/red_OBUF[3]_inst_i_9_n_0
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.326    15.732 r  graph_inst/ball_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.340    17.072    graph_inst/ball_inst/collision_reg_1
    SLICE_X23Y11         LUT6 (Prop_lut6_I2_O)        0.124    17.196 r  graph_inst/ball_inst/day1[0]_i_1/O
                         net (fo=1, routed)           0.000    17.196    graph_inst/ball_inst/day1[0]_i_1_n_0
    SLICE_X23Y11         FDCE                                         r  graph_inst/ball_inst/day1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.572    38.092    graph_inst/ball_inst/clk_out1
    SLICE_X23Y11         FDCE                                         r  graph_inst/ball_inst/day1_reg[0]/C
                         clock pessimism              0.569    38.660    
                         clock uncertainty           -0.164    38.497    
    SLICE_X23Y11         FDCE (Setup_fdce_C_D)        0.031    38.528    graph_inst/ball_inst/day1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.528    
                         arrival time                         -17.196    
  -------------------------------------------------------------------
                         slack                                 21.331    

Slack (MET) :             21.436ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cay_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/collision_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.087ns  (logic 9.840ns (54.405%)  route 8.247ns (45.595%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.087 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.750    -1.002    graph_inst/ball_inst/clk_out1
    SLICE_X16Y11         FDCE                                         r  graph_inst/ball_inst/cay_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDCE (Prop_fdce_C_Q)         0.518    -0.484 r  graph_inst/ball_inst/cay_reg[9]/Q
                         net (fo=6, routed)           1.289     0.805    graph_inst/ball_inst/cay_reg__0[9]
    SLICE_X23Y15         LUT2 (Prop_lut2_I1_O)        0.124     0.929 r  graph_inst/ball_inst/ba_bb4_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.929    graph_inst/ball_inst/ba_bb4_carry__1_i_1_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.509 r  graph_inst/ball_inst/ba_bb4_carry__1/O[2]
                         net (fo=58, routed)          1.475     2.984    graph_inst/ball_inst/ba_bb4_carry__1_n_5
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     7.198 r  graph_inst/ball_inst/ba_bb3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.200    graph_inst/ball_inst/ba_bb3__0_n_106
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.718 r  graph_inst/ball_inst/ba_bb3__1/P[2]
                         net (fo=2, routed)           1.022     9.740    graph_inst/ball_inst/ba_bb3__1_n_103
    SLICE_X36Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.864 r  graph_inst/ball_inst/ba_bb3_carry_i_1/O
                         net (fo=1, routed)           0.000     9.864    graph_inst/ball_inst/ba_bb3_carry_i_1_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.240 r  graph_inst/ball_inst/ba_bb3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.240    graph_inst/ball_inst/ba_bb3_carry_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.563 r  graph_inst/ball_inst/ba_bb3_carry__0/O[1]
                         net (fo=1, routed)           1.021    11.584    graph_inst/ball_inst/ba_bb3_carry__0_n_6
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.306    11.890 r  graph_inst/ball_inst/ba_bb2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    11.890    graph_inst/ball_inst/ba_bb2_carry__4_i_3_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.423 r  graph_inst/ball_inst/ba_bb2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.423    graph_inst/ball_inst/ba_bb2_carry__4_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.738 f  graph_inst/ball_inst/ba_bb2_carry__5/O[3]
                         net (fo=1, routed)           0.659    13.397    graph_inst/ball_inst/ba_bb2[27]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.307    13.704 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           1.114    14.818    graph_inst/ball_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I4_O)        0.152    14.970 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.436    15.406    graph_inst/ball_inst/red_OBUF[3]_inst_i_9_n_0
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.326    15.732 r  graph_inst/ball_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.229    16.961    graph_inst/ball_inst/collision_reg_1
    SLICE_X24Y10         LUT5 (Prop_lut5_I1_O)        0.124    17.085 r  graph_inst/ball_inst/collision_i_1/O
                         net (fo=1, routed)           0.000    17.085    graph_inst/ball_inst/collision_i_1_n_0
    SLICE_X24Y10         FDCE                                         r  graph_inst/ball_inst/collision_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.567    38.087    graph_inst/ball_inst/clk_out1
    SLICE_X24Y10         FDCE                                         r  graph_inst/ball_inst/collision_reg/C
                         clock pessimism              0.569    38.655    
                         clock uncertainty           -0.164    38.492    
    SLICE_X24Y10         FDCE (Setup_fdce_C_D)        0.029    38.521    graph_inst/ball_inst/collision_reg
  -------------------------------------------------------------------
                         required time                         38.521    
                         arrival time                         -17.085    
  -------------------------------------------------------------------
                         slack                                 21.436    

Slack (MET) :             21.588ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cay_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dax1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.941ns  (logic 9.840ns (54.847%)  route 8.101ns (45.153%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 38.093 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.750    -1.002    graph_inst/ball_inst/clk_out1
    SLICE_X16Y11         FDCE                                         r  graph_inst/ball_inst/cay_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDCE (Prop_fdce_C_Q)         0.518    -0.484 r  graph_inst/ball_inst/cay_reg[9]/Q
                         net (fo=6, routed)           1.289     0.805    graph_inst/ball_inst/cay_reg__0[9]
    SLICE_X23Y15         LUT2 (Prop_lut2_I1_O)        0.124     0.929 r  graph_inst/ball_inst/ba_bb4_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.929    graph_inst/ball_inst/ba_bb4_carry__1_i_1_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.509 r  graph_inst/ball_inst/ba_bb4_carry__1/O[2]
                         net (fo=58, routed)          1.475     2.984    graph_inst/ball_inst/ba_bb4_carry__1_n_5
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     7.198 r  graph_inst/ball_inst/ba_bb3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.200    graph_inst/ball_inst/ba_bb3__0_n_106
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.718 r  graph_inst/ball_inst/ba_bb3__1/P[2]
                         net (fo=2, routed)           1.022     9.740    graph_inst/ball_inst/ba_bb3__1_n_103
    SLICE_X36Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.864 r  graph_inst/ball_inst/ba_bb3_carry_i_1/O
                         net (fo=1, routed)           0.000     9.864    graph_inst/ball_inst/ba_bb3_carry_i_1_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.240 r  graph_inst/ball_inst/ba_bb3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.240    graph_inst/ball_inst/ba_bb3_carry_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.563 r  graph_inst/ball_inst/ba_bb3_carry__0/O[1]
                         net (fo=1, routed)           1.021    11.584    graph_inst/ball_inst/ba_bb3_carry__0_n_6
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.306    11.890 r  graph_inst/ball_inst/ba_bb2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    11.890    graph_inst/ball_inst/ba_bb2_carry__4_i_3_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.423 r  graph_inst/ball_inst/ba_bb2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.423    graph_inst/ball_inst/ba_bb2_carry__4_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.738 f  graph_inst/ball_inst/ba_bb2_carry__5/O[3]
                         net (fo=1, routed)           0.659    13.397    graph_inst/ball_inst/ba_bb2[27]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.307    13.704 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           1.114    14.818    graph_inst/ball_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I4_O)        0.152    14.970 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.436    15.406    graph_inst/ball_inst/red_OBUF[3]_inst_i_9_n_0
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.326    15.732 r  graph_inst/ball_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.083    16.815    graph_inst/ball_inst/collision_reg_1
    SLICE_X23Y10         LUT6 (Prop_lut6_I1_O)        0.124    16.939 r  graph_inst/ball_inst/dax1[1]_i_1/O
                         net (fo=1, routed)           0.000    16.939    graph_inst/ball_inst/dax1[1]_i_1_n_0
    SLICE_X23Y10         FDCE                                         r  graph_inst/ball_inst/dax1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.573    38.093    graph_inst/ball_inst/clk_out1
    SLICE_X23Y10         FDCE                                         r  graph_inst/ball_inst/dax1_reg[1]/C
                         clock pessimism              0.569    38.661    
                         clock uncertainty           -0.164    38.498    
    SLICE_X23Y10         FDCE (Setup_fdce_C_D)        0.029    38.527    graph_inst/ball_inst/dax1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.527    
                         arrival time                         -16.939    
  -------------------------------------------------------------------
                         slack                                 21.588    

Slack (MET) :             21.596ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cay_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dax1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.929ns  (logic 9.840ns (54.884%)  route 8.089ns (45.116%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.087 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.750    -1.002    graph_inst/ball_inst/clk_out1
    SLICE_X16Y11         FDCE                                         r  graph_inst/ball_inst/cay_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDCE (Prop_fdce_C_Q)         0.518    -0.484 r  graph_inst/ball_inst/cay_reg[9]/Q
                         net (fo=6, routed)           1.289     0.805    graph_inst/ball_inst/cay_reg__0[9]
    SLICE_X23Y15         LUT2 (Prop_lut2_I1_O)        0.124     0.929 r  graph_inst/ball_inst/ba_bb4_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.929    graph_inst/ball_inst/ba_bb4_carry__1_i_1_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.509 r  graph_inst/ball_inst/ba_bb4_carry__1/O[2]
                         net (fo=58, routed)          1.475     2.984    graph_inst/ball_inst/ba_bb4_carry__1_n_5
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     7.198 r  graph_inst/ball_inst/ba_bb3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.200    graph_inst/ball_inst/ba_bb3__0_n_106
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.718 r  graph_inst/ball_inst/ba_bb3__1/P[2]
                         net (fo=2, routed)           1.022     9.740    graph_inst/ball_inst/ba_bb3__1_n_103
    SLICE_X36Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.864 r  graph_inst/ball_inst/ba_bb3_carry_i_1/O
                         net (fo=1, routed)           0.000     9.864    graph_inst/ball_inst/ba_bb3_carry_i_1_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.240 r  graph_inst/ball_inst/ba_bb3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.240    graph_inst/ball_inst/ba_bb3_carry_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.563 r  graph_inst/ball_inst/ba_bb3_carry__0/O[1]
                         net (fo=1, routed)           1.021    11.584    graph_inst/ball_inst/ba_bb3_carry__0_n_6
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.306    11.890 r  graph_inst/ball_inst/ba_bb2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    11.890    graph_inst/ball_inst/ba_bb2_carry__4_i_3_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.423 r  graph_inst/ball_inst/ba_bb2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.423    graph_inst/ball_inst/ba_bb2_carry__4_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.738 f  graph_inst/ball_inst/ba_bb2_carry__5/O[3]
                         net (fo=1, routed)           0.659    13.397    graph_inst/ball_inst/ba_bb2[27]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.307    13.704 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           1.114    14.818    graph_inst/ball_inst/red_OBUF[3]_inst_i_26_n_0
    SLICE_X35Y10         LUT5 (Prop_lut5_I4_O)        0.152    14.970 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.436    15.406    graph_inst/ball_inst/red_OBUF[3]_inst_i_9_n_0
    SLICE_X35Y10         LUT4 (Prop_lut4_I1_O)        0.326    15.732 r  graph_inst/ball_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.071    16.803    graph_inst/ball_inst/collision_reg_1
    SLICE_X24Y10         LUT6 (Prop_lut6_I1_O)        0.124    16.927 r  graph_inst/ball_inst/dax1[0]_i_1/O
                         net (fo=1, routed)           0.000    16.927    graph_inst/ball_inst/dax1[0]_i_1_n_0
    SLICE_X24Y10         FDCE                                         r  graph_inst/ball_inst/dax1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.567    38.087    graph_inst/ball_inst/clk_out1
    SLICE_X24Y10         FDCE                                         r  graph_inst/ball_inst/dax1_reg[0]/C
                         clock pessimism              0.569    38.655    
                         clock uncertainty           -0.164    38.492    
    SLICE_X24Y10         FDCE (Setup_fdce_C_D)        0.031    38.523    graph_inst/ball_inst/dax1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                         -16.927    
  -------------------------------------------------------------------
                         slack                                 21.596    

Slack (MET) :             30.154ns  (required time - arrival time)
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 1.629ns (18.297%)  route 7.274ns (81.703%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 38.079 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.749    -1.003    sync_inst/clk_out1
    SLICE_X18Y12         FDRE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y12         FDRE (Prop_fdre_C_Q)         0.478    -0.525 f  sync_inst/c_h_reg[7]/Q
                         net (fo=48, routed)          1.956     1.431    sync_inst/c_h_reg_n_0_[7]
    SLICE_X18Y13         LUT3 (Prop_lut3_I1_O)        0.327     1.758 f  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.613     2.371    sync_inst/red_OBUF[3]_inst_i_2_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.328     2.699 r  sync_inst/cay[9]_i_4/O
                         net (fo=1, routed)           0.162     2.861    sync_inst/cay[9]_i_4_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I4_O)        0.124     2.985 r  sync_inst/cay[9]_i_1/O
                         net (fo=57, routed)          1.346     4.331    sync_inst/refr_tick1
    SLICE_X16Y29         LUT2 (Prop_lut2_I0_O)        0.124     4.455 r  sync_inst/cnt2[6]_i_1/O
                         net (fo=9, routed)           0.827     5.282    debounce_inst/c_h_reg[6][0]
    SLICE_X15Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.406 r  debounce_inst/cnt1[5]_i_2/O
                         net (fo=10, routed)          1.551     6.957    graph_inst/ball_inst/cnt1
    SLICE_X24Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.081 r  graph_inst/ball_inst/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.820     7.900    graph_inst/ball_inst/cnt1[5]_i_1_n_0
    SLICE_X24Y31         FDRE                                         r  graph_inst/ball_inst/cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.559    38.079    graph_inst/ball_inst/clk_out1
    SLICE_X24Y31         FDRE                                         r  graph_inst/ball_inst/cnt1_reg[0]/C
                         clock pessimism              0.569    38.647    
                         clock uncertainty           -0.164    38.484    
    SLICE_X24Y31         FDRE (Setup_fdre_C_R)       -0.429    38.055    graph_inst/ball_inst/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.055    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                 30.154    

Slack (MET) :             30.154ns  (required time - arrival time)
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 1.629ns (18.297%)  route 7.274ns (81.703%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 38.079 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.749    -1.003    sync_inst/clk_out1
    SLICE_X18Y12         FDRE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y12         FDRE (Prop_fdre_C_Q)         0.478    -0.525 f  sync_inst/c_h_reg[7]/Q
                         net (fo=48, routed)          1.956     1.431    sync_inst/c_h_reg_n_0_[7]
    SLICE_X18Y13         LUT3 (Prop_lut3_I1_O)        0.327     1.758 f  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.613     2.371    sync_inst/red_OBUF[3]_inst_i_2_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.328     2.699 r  sync_inst/cay[9]_i_4/O
                         net (fo=1, routed)           0.162     2.861    sync_inst/cay[9]_i_4_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I4_O)        0.124     2.985 r  sync_inst/cay[9]_i_1/O
                         net (fo=57, routed)          1.346     4.331    sync_inst/refr_tick1
    SLICE_X16Y29         LUT2 (Prop_lut2_I0_O)        0.124     4.455 r  sync_inst/cnt2[6]_i_1/O
                         net (fo=9, routed)           0.827     5.282    debounce_inst/c_h_reg[6][0]
    SLICE_X15Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.406 r  debounce_inst/cnt1[5]_i_2/O
                         net (fo=10, routed)          1.551     6.957    graph_inst/ball_inst/cnt1
    SLICE_X24Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.081 r  graph_inst/ball_inst/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.820     7.900    graph_inst/ball_inst/cnt1[5]_i_1_n_0
    SLICE_X24Y31         FDRE                                         r  graph_inst/ball_inst/cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.559    38.079    graph_inst/ball_inst/clk_out1
    SLICE_X24Y31         FDRE                                         r  graph_inst/ball_inst/cnt1_reg[1]/C
                         clock pessimism              0.569    38.647    
                         clock uncertainty           -0.164    38.484    
    SLICE_X24Y31         FDRE (Setup_fdre_C_R)       -0.429    38.055    graph_inst/ball_inst/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.055    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                 30.154    

Slack (MET) :             30.608ns  (required time - arrival time)
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.448ns  (logic 1.629ns (19.282%)  route 6.819ns (80.718%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 38.078 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.749    -1.003    sync_inst/clk_out1
    SLICE_X18Y12         FDRE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y12         FDRE (Prop_fdre_C_Q)         0.478    -0.525 f  sync_inst/c_h_reg[7]/Q
                         net (fo=48, routed)          1.956     1.431    sync_inst/c_h_reg_n_0_[7]
    SLICE_X18Y13         LUT3 (Prop_lut3_I1_O)        0.327     1.758 f  sync_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.613     2.371    sync_inst/red_OBUF[3]_inst_i_2_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.328     2.699 r  sync_inst/cay[9]_i_4/O
                         net (fo=1, routed)           0.162     2.861    sync_inst/cay[9]_i_4_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I4_O)        0.124     2.985 r  sync_inst/cay[9]_i_1/O
                         net (fo=57, routed)          1.346     4.331    sync_inst/refr_tick1
    SLICE_X16Y29         LUT2 (Prop_lut2_I0_O)        0.124     4.455 r  sync_inst/cnt2[6]_i_1/O
                         net (fo=9, routed)           0.827     5.282    debounce_inst/c_h_reg[6][0]
    SLICE_X15Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.406 r  debounce_inst/cnt1[5]_i_2/O
                         net (fo=10, routed)          1.551     6.957    graph_inst/ball_inst/cnt1
    SLICE_X24Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.081 r  graph_inst/ball_inst/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.365     7.446    graph_inst/ball_inst/cnt1[5]_i_1_n_0
    SLICE_X24Y30         FDRE                                         r  graph_inst/ball_inst/cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         1.558    38.078    graph_inst/ball_inst/clk_out1
    SLICE_X24Y30         FDRE                                         r  graph_inst/ball_inst/cnt1_reg[2]/C
                         clock pessimism              0.569    38.646    
                         clock uncertainty           -0.164    38.483    
    SLICE_X24Y30         FDRE (Setup_fdre_C_R)       -0.429    38.054    graph_inst/ball_inst/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.054    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                 30.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/cnt1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.581    -0.429    graph_inst/ball_inst/clk_out1
    SLICE_X24Y30         FDRE                                         r  graph_inst/ball_inst/cnt1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.288 r  graph_inst/ball_inst/cnt1_reg[5]/Q
                         net (fo=3, routed)           0.076    -0.211    graph_inst/ball_inst/cnt1_reg__0[5]
    SLICE_X25Y30         LUT5 (Prop_lut5_I1_O)        0.045    -0.166 r  graph_inst/ball_inst/cnt1[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    graph_inst/ball_inst/cnt1[6]_i_1_n_0
    SLICE_X25Y30         FDRE                                         r  graph_inst/ball_inst/cnt1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.847    -0.529    graph_inst/ball_inst/clk_out1
    SLICE_X25Y30         FDRE                                         r  graph_inst/ball_inst/cnt1_reg[6]/C
                         clock pessimism              0.113    -0.416    
    SLICE_X25Y30         FDRE (Hold_fdre_C_D)         0.091    -0.325    graph_inst/ball_inst/cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vax_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cax_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.256ns (82.024%)  route 0.056ns (17.976%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.418    graph_inst/ball_inst/clk_out1
    SLICE_X23Y7          FDCE                                         r  graph_inst/ball_inst/vax_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.277 r  graph_inst/ball_inst/vax_reg_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.221    graph_inst/ball_inst/vax_reg_reg_n_0_[4]
    SLICE_X22Y7          LUT2 (Prop_lut2_I1_O)        0.045    -0.176 r  graph_inst/ball_inst/cax0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.176    graph_inst/ball_inst/cax0_carry__0_i_4_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.106 r  graph_inst/ball_inst/cax0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.106    graph_inst/ball_inst/cax0[4]
    SLICE_X22Y7          FDPE                                         r  graph_inst/ball_inst/cax_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.860    -0.516    graph_inst/ball_inst/clk_out1
    SLICE_X22Y7          FDPE                                         r  graph_inst/ball_inst/cax_reg[4]/C
                         clock pessimism              0.111    -0.405    
    SLICE_X22Y7          FDPE (Hold_fdpe_C_D)         0.134    -0.271    graph_inst/ball_inst/cax_reg[4]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vay_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cay_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.256ns (82.024%)  route 0.056ns (17.976%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.591    -0.419    graph_inst/ball_inst/clk_out1
    SLICE_X17Y10         FDCE                                         r  graph_inst/ball_inst/vay_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.278 r  graph_inst/ball_inst/vay_reg_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.222    graph_inst/ball_inst/vay_reg_reg_n_0_[4]
    SLICE_X16Y10         LUT2 (Prop_lut2_I1_O)        0.045    -0.177 r  graph_inst/ball_inst/cay0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.177    graph_inst/ball_inst/cay0_carry__0_i_4_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.107 r  graph_inst/ball_inst/cay0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.107    graph_inst/ball_inst/cay0[4]
    SLICE_X16Y10         FDPE                                         r  graph_inst/ball_inst/cay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.861    -0.515    graph_inst/ball_inst/clk_out1
    SLICE_X16Y10         FDPE                                         r  graph_inst/ball_inst/cay_reg[4]/C
                         clock pessimism              0.109    -0.406    
    SLICE_X16Y10         FDPE (Hold_fdpe_C_D)         0.134    -0.272    graph_inst/ball_inst/cay_reg[4]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/dbx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/vbx_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.666%)  route 0.123ns (39.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.593    -0.417    graph_inst/ball_inst/clk_out1
    SLICE_X21Y6          FDCE                                         r  graph_inst/ball_inst/dbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.276 r  graph_inst/ball_inst/dbx_reg[1]/Q
                         net (fo=11, routed)          0.123    -0.153    graph_inst/ball_inst/dbx_reg_n_0_[1]
    SLICE_X20Y6          LUT5 (Prop_lut5_I3_O)        0.048    -0.105 r  graph_inst/ball_inst/vbx_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    graph_inst/ball_inst/vbx_reg0[3]
    SLICE_X20Y6          FDCE                                         r  graph_inst/ball_inst/vbx_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.514    graph_inst/ball_inst/clk_out1
    SLICE_X20Y6          FDCE                                         r  graph_inst/ball_inst/vbx_reg_reg[3]/C
                         clock pessimism              0.110    -0.404    
    SLICE_X20Y6          FDCE (Hold_fdce_C_D)         0.131    -0.273    graph_inst/ball_inst/vbx_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/hit_force_t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/hit_force_t_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.745%)  route 0.093ns (33.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.580    -0.430    graph_inst/ball_inst/clk_out1
    SLICE_X25Y29         FDRE                                         r  graph_inst/ball_inst/hit_force_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.289 r  graph_inst/ball_inst/hit_force_t_reg[0]/Q
                         net (fo=7, routed)           0.093    -0.196    graph_inst/ball_inst/hit_force_t_reg__0[0]
    SLICE_X24Y29         LUT6 (Prop_lut6_I4_O)        0.045    -0.151 r  graph_inst/ball_inst/hit_force_t[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.151    graph_inst/ball_inst/hit_force_t[5]_i_3_n_0
    SLICE_X24Y29         FDRE                                         r  graph_inst/ball_inst/hit_force_t_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.846    -0.530    graph_inst/ball_inst/clk_out1
    SLICE_X24Y29         FDRE                                         r  graph_inst/ball_inst/hit_force_t_reg[5]/C
                         clock pessimism              0.113    -0.417    
    SLICE_X24Y29         FDRE (Hold_fdre_C_D)         0.092    -0.325    graph_inst/ball_inst/hit_force_t_reg[5]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/dbx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/vbx_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.593    -0.417    graph_inst/ball_inst/clk_out1
    SLICE_X21Y6          FDCE                                         r  graph_inst/ball_inst/dbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.276 r  graph_inst/ball_inst/dbx_reg[1]/Q
                         net (fo=11, routed)          0.123    -0.153    graph_inst/ball_inst/dbx_reg_n_0_[1]
    SLICE_X20Y6          LUT4 (Prop_lut4_I2_O)        0.045    -0.108 r  graph_inst/ball_inst/vbx_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    graph_inst/ball_inst/vbx_reg0[2]
    SLICE_X20Y6          FDCE                                         r  graph_inst/ball_inst/vbx_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.514    graph_inst/ball_inst/clk_out1
    SLICE_X20Y6          FDCE                                         r  graph_inst/ball_inst/vbx_reg_reg[2]/C
                         clock pessimism              0.110    -0.404    
    SLICE_X20Y6          FDCE (Hold_fdce_C_D)         0.120    -0.284    graph_inst/ball_inst/vbx_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/dbx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/vbx_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.593    -0.417    graph_inst/ball_inst/clk_out1
    SLICE_X21Y6          FDCE                                         r  graph_inst/ball_inst/dbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.276 r  graph_inst/ball_inst/dbx_reg[1]/Q
                         net (fo=11, routed)          0.127    -0.149    graph_inst/ball_inst/dbx_reg_n_0_[1]
    SLICE_X20Y6          LUT6 (Prop_lut6_I4_O)        0.045    -0.104 r  graph_inst/ball_inst/vbx_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    graph_inst/ball_inst/vbx_reg0[4]
    SLICE_X20Y6          FDCE                                         r  graph_inst/ball_inst/vbx_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.514    graph_inst/ball_inst/clk_out1
    SLICE_X20Y6          FDCE                                         r  graph_inst/ball_inst/vbx_reg_reg[4]/C
                         clock pessimism              0.110    -0.404    
    SLICE_X20Y6          FDCE (Hold_fdce_C_D)         0.121    -0.283    graph_inst/ball_inst/vbx_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/hit_force_t_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/hit_force_t_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.113%)  route 0.121ns (38.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.580    -0.430    graph_inst/ball_inst/clk_out1
    SLICE_X25Y29         FDRE                                         r  graph_inst/ball_inst/hit_force_t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.289 r  graph_inst/ball_inst/hit_force_t_reg[1]/Q
                         net (fo=6, routed)           0.121    -0.168    graph_inst/ball_inst/hit_force_t_reg__0[1]
    SLICE_X24Y29         LUT5 (Prop_lut5_I2_O)        0.049    -0.119 r  graph_inst/ball_inst/hit_force_t[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    graph_inst/ball_inst/hit_force_t[4]_i_1_n_0
    SLICE_X24Y29         FDRE                                         r  graph_inst/ball_inst/hit_force_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.846    -0.530    graph_inst/ball_inst/clk_out1
    SLICE_X24Y29         FDRE                                         r  graph_inst/ball_inst/hit_force_t_reg[4]/C
                         clock pessimism              0.113    -0.417    
    SLICE_X24Y29         FDRE (Hold_fdre_C_D)         0.107    -0.310    graph_inst/ball_inst/hit_force_t_reg[4]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.189ns (51.973%)  route 0.175ns (48.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.590    -0.420    sync_inst/clk_out1
    SLICE_X13Y13         FDRE                                         r  sync_inst/c_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.279 r  sync_inst/c_v_reg[3]/Q
                         net (fo=13, routed)          0.175    -0.104    sync_inst/c_v_reg_n_0_[3]
    SLICE_X16Y13         LUT5 (Prop_lut5_I1_O)        0.048    -0.056 r  sync_inst/c_v[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    sync_inst/c_v[4]_i_1_n_0
    SLICE_X16Y13         FDRE                                         r  sync_inst/c_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.858    -0.518    sync_inst/clk_out1
    SLICE_X16Y13         FDRE                                         r  sync_inst/c_v_reg[4]/C
                         clock pessimism              0.133    -0.385    
    SLICE_X16Y13         FDRE (Hold_fdre_C_D)         0.133    -0.252    sync_inst/c_v_reg[4]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vby_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cby_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.592    -0.418    graph_inst/ball_inst/clk_out1
    SLICE_X19Y7          FDCE                                         r  graph_inst/ball_inst/vby_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.277 r  graph_inst/ball_inst/vby_reg_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.190    graph_inst/ball_inst/vby_reg_reg_n_0_[0]
    SLICE_X18Y7          LUT2 (Prop_lut2_I1_O)        0.045    -0.145 r  graph_inst/ball_inst/cby0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.145    graph_inst/ball_inst/cby0_carry_i_4_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.075 r  graph_inst/ball_inst/cby0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.075    graph_inst/ball_inst/cby0[0]
    SLICE_X18Y7          FDCE                                         r  graph_inst/ball_inst/cby_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=236, routed)         0.862    -0.514    graph_inst/ball_inst/clk_out1
    SLICE_X18Y7          FDCE                                         r  graph_inst/ball_inst/cby_reg[0]/C
                         clock pessimism              0.109    -0.405    
    SLICE_X18Y7          FDCE (Hold_fdce_C_D)         0.134    -0.271    graph_inst/ball_inst/cby_reg[0]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X18Y5      graph_inst/ball_inst/vby_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X7Y27      debounce_inst/btn_in_d_reg[1][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X7Y27      debounce_inst/btn_in_d_reg[1][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y27      debounce_inst/btn_in_d_reg[1][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X7Y26      debounce_inst/btn_in_d_reg[1][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y29      debounce_inst/btn_in_d_reg[1][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y27      debounce_inst/btn_in_d_reg[2][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y27      debounce_inst/btn_in_d_reg[2][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X24Y31     graph_inst/ball_inst/cnt1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X24Y31     graph_inst/ball_inst/cnt1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y16      keypad_inst/sclk_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y16      keypad_inst/sclk_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y16      keypad_inst/sclk_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y16      keypad_inst/sclk_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y16      keypad_inst/sclk_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y16      keypad_inst/sclk_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y16      keypad_inst/sclk_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X25Y29     graph_inst/ball_inst/hit_force_t_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X18Y5      graph_inst/ball_inst/vby_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y27      debounce_inst/btn_in_d_reg[1][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y27      debounce_inst/btn_in_d_reg[1][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y27      debounce_inst/btn_in_d_reg[1][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y26      debounce_inst/btn_in_d_reg[1][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y29      debounce_inst/btn_in_d_reg[1][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y27      debounce_inst/btn_in_d_reg[2][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y27      debounce_inst/btn_in_d_reg[2][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y27      debounce_inst/btn_in_d_reg[2][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y29      debounce_inst/btn_in_d_reg[2][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



