+====================+===================+=================================================================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                                                                                             |
+====================+===================+=================================================================================================================================================================================================================+
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D                                                                                                                                             |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D                                                                                                                                             |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/D                                                                                                                                             |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/D                                                                                                                                             |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/D                                                                                                                                            |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D                                                                                                                                             |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/D                                                                                                                                             |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D                                                                                                                                             |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/D                                                                                                                                             |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/D                                                                                                                                             |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/D                                                                                                                                              |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB   |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB  |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB   |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB   |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB  |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB  |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB  |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB   |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB   |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB   |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB  |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB   |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB  |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB  |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB  |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB  |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB   |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D                                      |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB  |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D                                       |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB  |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB  |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB  |
| byte_clk           | byte_clk          | pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D                                                                                                                                                           |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB   |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB   |
| byte_clk           | byte_clk          | pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB  |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[21]/D                                                                                                                                                              |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[19]/D                                                                                                                                                              |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[17]/D                                                                                                                                                              |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[23]/D                                                                                                                                                              |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[16]/D                                                                                                                                                              |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[18]/D                                                                                                                                                              |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[20]/D                                                                                                                                                              |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[22]/D                                                                                                                                                              |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[9]/D                                                                                                                                                               |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[8]/D                                                                                                                                                               |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[13]/D                                                                                                                                                              |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[11]/D                                                                                                                                                              |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_de_out_reg/D                                                                                                                                                                    |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[10]/D                                                                                                                                                              |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[12]/D                                                                                                                                                              |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[15]/D                                                                                                                                                              |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_vsync_out_reg/D                                                                                                                                                                 |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[14]/D                                                                                                                                                              |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_hsync_out_reg/D                                                                                                                                                                 |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[5]/D                                                                                                                                                               |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[7]/D                                                                                                                                                               |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[3]/D                                                                                                                                                               |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[1]/D                                                                                                                                                               |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[4]/D                                                                                                                                                               |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[6]/D                                                                                                                                                               |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[0]/D                                                                                                                                                               |
| sys_clk_p_i        | sys_clk_p_i       | hdmi_controller/video_mux/video_data_out_reg[2]/D                                                                                                                                                               |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[7]/R                                                                                                                                                                             |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[5]/R                                                                                                                                                                             |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[6]/R                                                                                                                                                                             |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[3]/R                                                                                                                                                                             |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[4]/R                                                                                                                                                                             |
| input port clock   | input port clock  | reister_stage1/signal0_o_reg/R                                                                                                                                                                                  |
| input port clock   | input port clock  | reister_stage1/signal2_o_reg/R                                                                                                                                                                                  |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[23]/R                                                                                                                                                                                 |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[21]/R                                                                                                                                                                                 |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[22]/R                                                                                                                                                                                 |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[20]/R                                                                                                                                                                                 |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[15]/R                                                                                                                                                                            |
| input port clock   | input port clock  | reister_stage1/signal1_o_reg/R                                                                                                                                                                                  |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[16]/R                                                                                                                                                                                 |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[17]/R                                                                                                                                                                                 |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[18]/R                                                                                                                                                                                 |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[19]/R                                                                                                                                                                                 |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[13]/R                                                                                                                                                                                 |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[14]/R                                                                                                                                                                                 |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[12]/R                                                                                                                                                                                 |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[15]/R                                                                                                                                                                                 |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[0]/R                                                                                                                                                                             |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[11]/R                                                                                                                                                                                 |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[10]/R                                                                                                                                                                                 |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[8]/R                                                                                                                                                                                  |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[9]/R                                                                                                                                                                                  |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[22]/R                                                                                                                                                                            |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[2]/R                                                                                                                                                                             |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[1]/R                                                                                                                                                                             |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[0]/R                                                                                                                                                                                  |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[3]/R                                                                                                                                                                                  |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[4]/R                                                                                                                                                                                  |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[1]/R                                                                                                                                                                                  |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[5]/R                                                                                                                                                                                  |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[7]/R                                                                                                                                                                                  |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[6]/R                                                                                                                                                                                  |
| input port clock   | input port clock  | reister_stage1/bus0_o_reg[2]/R                                                                                                                                                                                  |
| input port clock   | input port clock  | pixel_processor/video_timing_ctrl/ext_sync_last_reg/CE                                                                                                                                                          |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[21]/R                                                                                                                                                                            |
| input port clock   | input port clock  | pixel_processor/video_timing_ctrl/ext_sync_curr_reg/CE                                                                                                                                                          |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[14]/R                                                                                                                                                                            |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[23]/R                                                                                                                                                                            |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[19]/R                                                                                                                                                                            |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[20]/R                                                                                                                                                                            |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[18]/R                                                                                                                                                                            |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[17]/R                                                                                                                                                                            |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[16]/R                                                                                                                                                                            |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[13]/R                                                                                                                                                                            |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[12]/R                                                                                                                                                                            |
| input port clock   | input port clock  | hdmi_controller/video_hs_reg/R                                                                                                                                                                                  |
| input port clock   | input port clock  | hdmi_controller/video_vs_reg/R                                                                                                                                                                                  |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[11]/R                                                                                                                                                                            |
| input port clock   | input port clock  | hdmi_controller/video_de_reg/R                                                                                                                                                                                  |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[8]/R                                                                                                                                                                             |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[9]/R                                                                                                                                                                             |
| input port clock   | input port clock  | hdmi_controller/video_data_reg[10]/R                                                                                                                                                                            |
+--------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
