<stg><name>outputpixel2buf</name>


<trans_list>

<trans id="278" from="1" to="11">
<condition id="215">
<or_exp><and_exp><literal name="enable_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="1" to="2">
<condition id="216">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="2" to="3">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="3" to="4">
<condition id="220">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="3" to="11">
<condition id="257">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="4" to="10">
<condition id="258">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="4" to="5">
<condition id="264">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="5" to="6">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="6" to="7">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="7" to="8">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="8" to="9">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="9" to="4">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="10" to="3">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)

]]></Node>
<StgValue><ssdm name="enable_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tm_next_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %tm_next_0_V_read)

]]></Node>
<StgValue><ssdm name="tm_next_0_V_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %OutputOffset2_sum_re = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %OutputOffset2_sum)

]]></Node>
<StgValue><ssdm name="OutputOffset2_sum_re"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:3  %OutputOffset1_sum1_r = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %OutputOffset1_sum1)

]]></Node>
<StgValue><ssdm name="OutputOffset1_sum1_r"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:4  %OutputOffset1_sum_re = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %OutputOffset1_sum)

]]></Node>
<StgValue><ssdm name="OutputOffset1_sum_re"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %outputoffsetarray_1_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputoffsetarray_1)

]]></Node>
<StgValue><ssdm name="outputoffsetarray_1_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %outputoffsetarray_0_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputoffsetarray_0)

]]></Node>
<StgValue><ssdm name="outputoffsetarray_0_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %init_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %init)

]]></Node>
<StgValue><ssdm name="init_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %rLoop_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %rLoop)

]]></Node>
<StgValue><ssdm name="rLoop_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %mLoop_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %mLoop)

]]></Node>
<StgValue><ssdm name="mLoop_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %TC_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TC_MIN)

]]></Node>
<StgValue><ssdm name="TC_MIN_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %TC_MINe26_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %TC_MINe26)

]]></Node>
<StgValue><ssdm name="TC_MINe26_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %LayerType_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LayerType)

]]></Node>
<StgValue><ssdm name="LayerType_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %InterSubOutput_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %InterSubOutput)

]]></Node>
<StgValue><ssdm name="InterSubOutput_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %IsNL_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %IsNL)

]]></Node>
<StgValue><ssdm name="IsNL_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %enable_read, label %codeRepl, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="5">
<![CDATA[
codeRepl:0  %tm_next_V = zext i5 %mLoop_read to i6

]]></Node>
<StgValue><ssdm name="tm_next_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="8">
<![CDATA[
codeRepl:1  %InterSubOutput_4b_V = trunc i8 %InterSubOutput_read to i4

]]></Node>
<StgValue><ssdm name="InterSubOutput_4b_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:2  br i1 %init_read, label %1, label %._crit_edge5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="enable_read" val="1"/>
<literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  store i6 0, i6* @tm_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="enable_read" val="1"/>
<literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5:0  br i1 %TC_MINe26_read, label %2, label %._crit_edge6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="TC_MINe26_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  store i6 %tm_next_V, i6* @tm_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="TC_MINe26_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
._crit_edge6:0  %p_s = phi i5 [ %rLoop_read, %2 ], [ 0, %._crit_edge5 ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
._crit_edge6:1  %p_7 = phi i2 [ 1, %2 ], [ -2, %._crit_edge5 ]

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge6:2  %p_8 = phi i3 [ 1, %2 ], [ -3, %._crit_edge5 ]

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge6:3  %t_V = alloca i8

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge6:4  %t_V_1 = alloca i8

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge6:5  %cnt_V_1 = alloca i2

]]></Node>
<StgValue><ssdm name="cnt_V_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge6:6  %ouput_array1_1 = alloca i16

]]></Node>
<StgValue><ssdm name="ouput_array1_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge6:7  %ouput_array1_1_3 = alloca i16

]]></Node>
<StgValue><ssdm name="ouput_array1_1_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge6:8  %ouput_array_1 = alloca i16

]]></Node>
<StgValue><ssdm name="ouput_array_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge6:9  %ouput_array_1_3 = alloca i16

]]></Node>
<StgValue><ssdm name="ouput_array_1_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="32">
<![CDATA[
._crit_edge6:10  %tmp_47 = trunc i32 %TC_MIN_read to i5

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:11  %tmp_15 = icmp eq i32 %LayerType_read, 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge6:12  %tmp_16 = zext i4 %InterSubOutput_4b_V to i32

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge6:13  %tmp_s = sext i3 %p_8 to i4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="4">
<![CDATA[
._crit_edge6:14  %cast = zext i4 %tmp_s to i9

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="5">
<![CDATA[
._crit_edge6:15  %cast2 = zext i5 %tmp_47 to i9

]]></Node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge6:16  %bound = mul i9 %cast2, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge6:17  store i2 0, i2* %cnt_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge6:18  store i8 0, i8* %t_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge6:19  store i8 0, i8* %t_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6:20  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %p_0228_1 = phi i5 [ %p_s, %._crit_edge6 ], [ 0, %6 ]

]]></Node>
<StgValue><ssdm name="p_0228_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %p_2 = phi i2 [ 0, %._crit_edge6 ], [ %tm_count_V, %6 ]

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %exitcond5 = icmp eq i2 %p_2, %p_7

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %tm_count_V = add i2 %p_2, 1

]]></Node>
<StgValue><ssdm name="tm_count_V"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond5, label %7, label %.preheader.preheader225

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader225:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="29" op_0_bw="14">
<![CDATA[
:0  %OutputOffset2_sum_ca = zext i14 %OutputOffset2_sum_re to i29

]]></Node>
<StgValue><ssdm name="OutputOffset2_sum_ca"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:1  %tmp_17 = add i29 %OutputOffset2_sum_ca, %OutputOffset1_sum_re

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="28" op_0_bw="28" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp = call i28 @_ssdm_op_PartSelect.i28.i29.i32.i32(i29 %tmp_17, i32 1, i32 28)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="28">
<![CDATA[
:3  %outputoffsetarray = zext i28 %tmp to i32

]]></Node>
<StgValue><ssdm name="outputoffsetarray"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:4  %tmp_18 = add i29 %OutputOffset2_sum_ca, %OutputOffset1_sum1_r

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="28" op_0_bw="28" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_10 = call i28 @_ssdm_op_PartSelect.i28.i29.i32.i32(i29 %tmp_18, i32 1, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="28">
<![CDATA[
:6  %outputoffsetarray1 = zext i28 %tmp_10 to i32

]]></Node>
<StgValue><ssdm name="outputoffsetarray1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i9 [ %indvar_flatten_next, %._crit_edge10 ], [ 0, %.preheader.preheader225 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:1  %p_0228_2 = phi i5 [ %tmp_29_mid2_v, %._crit_edge10 ], [ %p_0228_1, %.preheader.preheader225 ]

]]></Node>
<StgValue><ssdm name="p_0228_2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:2  %p_5 = phi i5 [ %tc_V, %._crit_edge10 ], [ 0, %.preheader.preheader225 ]

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:3  %exitcond_flatten = icmp eq i9 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:4  %indvar_flatten_next = add i9 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond_flatten, label %6, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:0  %tr_V = add i5 1, %p_0228_2

]]></Node>
<StgValue><ssdm name="tr_V"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1  %exitcond = icmp eq i5 %p_5, %tmp_47

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:2  %p_5_mid2 = select i1 %exitcond, i5 0, i5 %p_5

]]></Node>
<StgValue><ssdm name="p_5_mid2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:3  %tmp_29_mid2_v = select i1 %exitcond, i5 %tr_V, i5 %p_0228_2

]]></Node>
<StgValue><ssdm name="tmp_29_mid2_v"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge10:1  %tc_V = add i5 %p_5_mid2, 1

]]></Node>
<StgValue><ssdm name="tc_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="5">
<![CDATA[
.preheader.preheader:4  %tmp_29_mid2_cast = zext i5 %tmp_29_mid2_v to i10

]]></Node>
<StgValue><ssdm name="tmp_29_mid2_cast"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:5  %tmp_23 = mul i10 26, %tmp_29_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="5">
<![CDATA[
.preheader.preheader:8  %tmp_20_cast = zext i5 %p_5_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:9  %tmp_30 = add i10 %tmp_23, %tmp_20_cast

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader:10  %tmp_42_cast = zext i10 %tmp_30 to i64

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:11  %output_buffer_0_add = getelementptr [676 x i32]* %output_buffer_0, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_0_add"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %output_buffer_1_add = getelementptr [676 x i32]* %output_buffer_1, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_1_add"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:13  %output_buffer_2_add = getelementptr [676 x i32]* %output_buffer_2, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_2_add"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:14  %output_buffer_3_add = getelementptr [676 x i32]* %output_buffer_3, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_3_add"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:15  %output_buffer_4_add = getelementptr [676 x i32]* %output_buffer_4, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_4_add"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %output_buffer_5_add = getelementptr [676 x i32]* %output_buffer_5, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_5_add"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:17  %output_buffer_6_add = getelementptr [676 x i32]* %output_buffer_6, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_6_add"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:18  %output_buffer_7_add = getelementptr [676 x i32]* %output_buffer_7, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_7_add"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:19  %output_buffer_8_add = getelementptr [676 x i32]* %output_buffer_8, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_8_add"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %output_buffer_9_add = getelementptr [676 x i32]* %output_buffer_9, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_9_add"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:21  %output_buffer_10_ad = getelementptr [676 x i32]* %output_buffer_10, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_10_ad"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:22  %output_buffer_11_ad = getelementptr [676 x i32]* %output_buffer_11, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_11_ad"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:23  %output_buffer_12_ad = getelementptr [676 x i32]* %output_buffer_12, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_12_ad"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:24  %output_buffer_13_ad = getelementptr [676 x i32]* %output_buffer_13, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_13_ad"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:25  %output_buffer_14_ad = getelementptr [676 x i32]* %output_buffer_14, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_14_ad"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:26  %output_buffer_15_ad = getelementptr [676 x i32]* %output_buffer_15, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_15_ad"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:27  %output_buffer_16_ad = getelementptr [676 x i32]* %output_buffer_16, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_16_ad"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:28  %output_buffer_17_ad = getelementptr [676 x i32]* %output_buffer_17, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_17_ad"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:29  %output_buffer_18_ad = getelementptr [676 x i32]* %output_buffer_18, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_18_ad"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:30  %output_buffer_19_ad = getelementptr [676 x i32]* %output_buffer_19, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_19_ad"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:31  %output_buffer_20_ad = getelementptr [676 x i32]* %output_buffer_20, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_20_ad"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:32  %output_buffer_21_ad = getelementptr [676 x i32]* %output_buffer_21, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_21_ad"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:33  %output_buffer_22_ad = getelementptr [676 x i32]* %output_buffer_22, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_22_ad"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:34  %output_buffer_23_ad = getelementptr [676 x i32]* %output_buffer_23, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_23_ad"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:35  %output_buffer_24_ad = getelementptr [676 x i32]* %output_buffer_24, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_24_ad"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:36  %output_buffer_25_ad = getelementptr [676 x i32]* %output_buffer_25, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_25_ad"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:37  %output_buffer_26_ad = getelementptr [676 x i32]* %output_buffer_26, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_26_ad"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:38  %output_buffer_27_ad = getelementptr [676 x i32]* %output_buffer_27, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_27_ad"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:39  %output_buffer_28_ad = getelementptr [676 x i32]* %output_buffer_28, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_28_ad"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:40  %output_buffer_29_ad = getelementptr [676 x i32]* %output_buffer_29, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_29_ad"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:41  %output_buffer_30_ad = getelementptr [676 x i32]* %output_buffer_30, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_30_ad"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:42  %output_buffer_31_ad = getelementptr [676 x i32]* %output_buffer_31, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="output_buffer_31_ad"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:45  %output_buffer_0_loa = load i32* %output_buffer_0_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_0_loa"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:46  %output_buffer_1_loa = load i32* %output_buffer_1_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_1_loa"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:47  %output_buffer_2_loa = load i32* %output_buffer_2_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_2_loa"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:48  %output_buffer_3_loa = load i32* %output_buffer_3_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_3_loa"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:49  %output_buffer_4_loa = load i32* %output_buffer_4_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_4_loa"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:50  %output_buffer_5_loa = load i32* %output_buffer_5_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_5_loa"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:51  %output_buffer_6_loa = load i32* %output_buffer_6_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_6_loa"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:52  %output_buffer_7_loa = load i32* %output_buffer_7_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_7_loa"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:53  %output_buffer_8_loa = load i32* %output_buffer_8_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_8_loa"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:54  %output_buffer_9_loa = load i32* %output_buffer_9_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_9_loa"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:55  %output_buffer_10_lo = load i32* %output_buffer_10_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_10_lo"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:56  %output_buffer_11_lo = load i32* %output_buffer_11_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_11_lo"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:57  %output_buffer_12_lo = load i32* %output_buffer_12_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_12_lo"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:58  %output_buffer_13_lo = load i32* %output_buffer_13_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_13_lo"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:59  %output_buffer_14_lo = load i32* %output_buffer_14_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_14_lo"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:60  %output_buffer_15_lo = load i32* %output_buffer_15_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_15_lo"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:61  %output_buffer_16_lo = load i32* %output_buffer_16_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_16_lo"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:62  %output_buffer_17_lo = load i32* %output_buffer_17_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_17_lo"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:63  %output_buffer_18_lo = load i32* %output_buffer_18_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_18_lo"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:64  %output_buffer_19_lo = load i32* %output_buffer_19_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_19_lo"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:65  %output_buffer_20_lo = load i32* %output_buffer_20_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_20_lo"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:66  %output_buffer_21_lo = load i32* %output_buffer_21_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_21_lo"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:67  %output_buffer_22_lo = load i32* %output_buffer_22_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_22_lo"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:68  %output_buffer_23_lo = load i32* %output_buffer_23_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_23_lo"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:69  %output_buffer_24_lo = load i32* %output_buffer_24_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_24_lo"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:70  %output_buffer_25_lo = load i32* %output_buffer_25_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_25_lo"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:71  %output_buffer_26_lo = load i32* %output_buffer_26_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_26_lo"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:72  %output_buffer_27_lo = load i32* %output_buffer_27_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_27_lo"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:73  %output_buffer_28_lo = load i32* %output_buffer_28_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_28_lo"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:74  %output_buffer_29_lo = load i32* %output_buffer_29_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_29_lo"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:75  %output_buffer_30_lo = load i32* %output_buffer_30_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_30_lo"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:76  %output_buffer_31_lo = load i32* %output_buffer_31_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_31_lo"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:6  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:7  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6">
<![CDATA[
.preheader.preheader:43  %tm_V_load_1 = load i6* @tm_V, align 1

]]></Node>
<StgValue><ssdm name="tm_V_load_1"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="6">
<![CDATA[
.preheader.preheader:44  %tmp_48 = trunc i6 %tm_V_load_1 to i5

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:45  %output_buffer_0_loa = load i32* %output_buffer_0_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_0_loa"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:46  %output_buffer_1_loa = load i32* %output_buffer_1_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_1_loa"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:47  %output_buffer_2_loa = load i32* %output_buffer_2_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_2_loa"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:48  %output_buffer_3_loa = load i32* %output_buffer_3_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_3_loa"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:49  %output_buffer_4_loa = load i32* %output_buffer_4_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_4_loa"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:50  %output_buffer_5_loa = load i32* %output_buffer_5_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_5_loa"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:51  %output_buffer_6_loa = load i32* %output_buffer_6_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_6_loa"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:52  %output_buffer_7_loa = load i32* %output_buffer_7_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_7_loa"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:53  %output_buffer_8_loa = load i32* %output_buffer_8_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_8_loa"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:54  %output_buffer_9_loa = load i32* %output_buffer_9_add, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_9_loa"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:55  %output_buffer_10_lo = load i32* %output_buffer_10_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_10_lo"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:56  %output_buffer_11_lo = load i32* %output_buffer_11_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_11_lo"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:57  %output_buffer_12_lo = load i32* %output_buffer_12_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_12_lo"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:58  %output_buffer_13_lo = load i32* %output_buffer_13_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_13_lo"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:59  %output_buffer_14_lo = load i32* %output_buffer_14_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_14_lo"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:60  %output_buffer_15_lo = load i32* %output_buffer_15_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_15_lo"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:61  %output_buffer_16_lo = load i32* %output_buffer_16_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_16_lo"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:62  %output_buffer_17_lo = load i32* %output_buffer_17_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_17_lo"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:63  %output_buffer_18_lo = load i32* %output_buffer_18_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_18_lo"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:64  %output_buffer_19_lo = load i32* %output_buffer_19_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_19_lo"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:65  %output_buffer_20_lo = load i32* %output_buffer_20_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_20_lo"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:66  %output_buffer_21_lo = load i32* %output_buffer_21_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_21_lo"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:67  %output_buffer_22_lo = load i32* %output_buffer_22_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_22_lo"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:68  %output_buffer_23_lo = load i32* %output_buffer_23_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_23_lo"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:69  %output_buffer_24_lo = load i32* %output_buffer_24_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_24_lo"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:70  %output_buffer_25_lo = load i32* %output_buffer_25_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_25_lo"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:71  %output_buffer_26_lo = load i32* %output_buffer_26_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_26_lo"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:72  %output_buffer_27_lo = load i32* %output_buffer_27_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_27_lo"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:73  %output_buffer_28_lo = load i32* %output_buffer_28_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_28_lo"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:74  %output_buffer_29_lo = load i32* %output_buffer_29_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_29_lo"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:75  %output_buffer_30_lo = load i32* %output_buffer_30_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_30_lo"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:76  %output_buffer_31_lo = load i32* %output_buffer_31_ad, align 4

]]></Node>
<StgValue><ssdm name="output_buffer_31_lo"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
.preheader.preheader:77  %tmp_output_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %output_buffer_0_loa, i32 %output_buffer_1_loa, i32 %output_buffer_2_loa, i32 %output_buffer_3_loa, i32 %output_buffer_4_loa, i32 %output_buffer_5_loa, i32 %output_buffer_6_loa, i32 %output_buffer_7_loa, i32 %output_buffer_8_loa, i32 %output_buffer_9_loa, i32 %output_buffer_10_lo, i32 %output_buffer_11_lo, i32 %output_buffer_12_lo, i32 %output_buffer_13_lo, i32 %output_buffer_14_lo, i32 %output_buffer_15_lo, i32 %output_buffer_16_lo, i32 %output_buffer_17_lo, i32 %output_buffer_18_lo, i32 %output_buffer_19_lo, i32 %output_buffer_20_lo, i32 %output_buffer_21_lo, i32 %output_buffer_22_lo, i32 %output_buffer_23_lo, i32 %output_buffer_24_lo, i32 %output_buffer_25_lo, i32 %output_buffer_26_lo, i32 %output_buffer_27_lo, i32 %output_buffer_28_lo, i32 %output_buffer_29_lo, i32 %output_buffer_30_lo, i32 %output_buffer_31_lo, i5 %tmp_48)

]]></Node>
<StgValue><ssdm name="tmp_output_2"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:78  %r_V = xor i5 %tmp_48, -16

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0">
<![CDATA[
.preheader.preheader:79  switch i5 %r_V, label %branch31 [
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
    i5 -6, label %branch26
    i5 -5, label %branch27
    i5 -4, label %branch28
    i5 -3, label %branch29
    i5 -2, label %branch30
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="r_V" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch30:0  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="r_V" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
branch29:0  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="r_V" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch28:0  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="r_V" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch27:0  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="r_V" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
branch26:0  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="r_V" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch25:0  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="r_V" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch24:0  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="r_V" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
branch23:0  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="r_V" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch22:0  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="r_V" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch21:0  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="r_V" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
branch20:0  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="r_V" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch19:0  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="r_V" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch18:0  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="r_V" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch17:0  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="r_V" val="!16"/>
<literal name="r_V" val="!17"/>
<literal name="r_V" val="!18"/>
<literal name="r_V" val="!19"/>
<literal name="r_V" val="!20"/>
<literal name="r_V" val="!21"/>
<literal name="r_V" val="!22"/>
<literal name="r_V" val="!23"/>
<literal name="r_V" val="!24"/>
<literal name="r_V" val="!25"/>
<literal name="r_V" val="!26"/>
<literal name="r_V" val="!27"/>
<literal name="r_V" val="!28"/>
<literal name="r_V" val="!29"/>
<literal name="r_V" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
branch31:0  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
branch16:0  %tmp_output_1_3 = phi i32 [ %output_buffer_17_lo, %branch17 ], [ %output_buffer_18_lo, %branch18 ], [ %output_buffer_19_lo, %branch19 ], [ %output_buffer_20_lo, %branch20 ], [ %output_buffer_21_lo, %branch21 ], [ %output_buffer_22_lo, %branch22 ], [ %output_buffer_23_lo, %branch23 ], [ %output_buffer_24_lo, %branch24 ], [ %output_buffer_25_lo, %branch25 ], [ %output_buffer_26_lo, %branch26 ], [ %output_buffer_27_lo, %branch27 ], [ %output_buffer_28_lo, %branch28 ], [ %output_buffer_29_lo, %branch29 ], [ %output_buffer_30_lo, %branch30 ], [ %output_buffer_31_lo, %branch31 ], [ %output_buffer_16_lo, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_output_1_3"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch16:1  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_output_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch16:2  %or_cond = and i1 %tmp_50, %IsNL_read

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch16:3  br i1 %or_cond, label %4, label %._crit_edge7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="45" op_0_bw="32">
<![CDATA[
:0  %tmp_37_cast = sext i32 %tmp_output_2 to i45

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
:1  %tmp_22 = mul i45 %tmp_37_cast, 3276

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="30" op_0_bw="30" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_7 = call i30 @_ssdm_op_PartSelect.i30.i45.i32.i32(i45 %tmp_22, i32 15, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="45" op_0_bw="32">
<![CDATA[
._crit_edge7_ifconv:8  %tmp_41_cast = sext i32 %tmp_output_1_3 to i45

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
._crit_edge7_ifconv:9  %tmp_24 = mul i45 3276, %tmp_41_cast

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="30">
<![CDATA[
:3  %tmp_output = sext i30 %tmp_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_output"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge7_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge7_ifconv:6  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_output_1_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge7_ifconv:7  %or_cond1 = and i1 %tmp_51, %IsNL_read

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="30" op_0_bw="30" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge7_ifconv:10  %tmp_11 = call i30 @_ssdm_op_PartSelect.i30.i45.i32.i32(i45 %tmp_24, i32 15, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="30">
<![CDATA[
._crit_edge7_ifconv:11  %tmp_output_1 = sext i30 %tmp_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_output_1"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge7_ifconv:12  %tmp_output_1_2 = select i1 %or_cond1, i32 %tmp_output_1, i32 %tmp_output_1_3

]]></Node>
<StgValue><ssdm name="tmp_output_1_2"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7_ifconv:14  %tmp_26 = ashr i32 %tmp_output_1_2, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge7_ifconv:18  %tmp_55 = trunc i32 %tmp_26 to i16

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge7_ifconv:19  %tmp_56 = trunc i32 %tmp_output_1_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge7_ifconv:20  %tmp_output2_1 = select i1 %tmp_15, i16 %tmp_55, i16 %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_output2_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge7_ifconv:0  %tmp_output1 = phi i32 [ %tmp_output, %4 ], [ %tmp_output_2, %branch16 ]

]]></Node>
<StgValue><ssdm name="tmp_output1"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="2" op_0_bw="2">
<![CDATA[
._crit_edge7_ifconv:1  %cnt_V_1_load = load i2* %cnt_V_1

]]></Node>
<StgValue><ssdm name="cnt_V_1_load"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge7_ifconv:2  %ouput_array1_1_load = load i16* %ouput_array1_1

]]></Node>
<StgValue><ssdm name="ouput_array1_1_load"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge7_ifconv:3  %ouput_array1_1_3_lo = load i16* %ouput_array1_1_3

]]></Node>
<StgValue><ssdm name="ouput_array1_1_3_lo"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge7_ifconv:4  %ouput_array_1_load = load i16* %ouput_array_1

]]></Node>
<StgValue><ssdm name="ouput_array_1_load"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge7_ifconv:5  %ouput_array_1_3_loa = load i16* %ouput_array_1_3

]]></Node>
<StgValue><ssdm name="ouput_array_1_3_loa"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7_ifconv:13  %tmp_25 = ashr i32 %tmp_output1, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge7_ifconv:15  %tmp_52 = trunc i32 %tmp_25 to i16

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge7_ifconv:16  %tmp_53 = trunc i32 %tmp_output1 to i16

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge7_ifconv:17  %tmp_output2 = select i1 %tmp_15, i16 %tmp_52, i16 %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_output2"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="2">
<![CDATA[
._crit_edge7_ifconv:21  %tmp_58 = trunc i2 %cnt_V_1_load to i1

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge7_ifconv:22  %ouput_array_1_1 = select i1 %tmp_58, i16 %tmp_output2, i16 %ouput_array_1_3_loa

]]></Node>
<StgValue><ssdm name="ouput_array_1_1"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge7_ifconv:23  %ouput_array_1_2 = select i1 %tmp_58, i16 %ouput_array_1_load, i16 %tmp_output2

]]></Node>
<StgValue><ssdm name="ouput_array_1_2"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge7_ifconv:24  %ouput_array1_1_1 = select i1 %tmp_58, i16 %ouput_array1_1_3_lo, i16 %tmp_output2_1

]]></Node>
<StgValue><ssdm name="ouput_array1_1_1"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge7_ifconv:25  %ouput_array1_1_2 = select i1 %tmp_58, i16 %tmp_output2_1, i16 %ouput_array1_1_load

]]></Node>
<StgValue><ssdm name="ouput_array1_1_2"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge7_ifconv:26  %cnt_V = add i2 1, %cnt_V_1_load

]]></Node>
<StgValue><ssdm name="cnt_V"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge7_ifconv:27  %tmp_27 = icmp eq i2 %cnt_V, -2

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7_ifconv:28  br i1 %tmp_27, label %5, label %._crit_edge7_ifconv.._crit_edge10_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge7_ifconv.._crit_edge10_crit_edge:0  store i2 %cnt_V, i2* %cnt_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7_ifconv.._crit_edge10_crit_edge:1  br label %._crit_edge10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8">
<![CDATA[
:0  %t_V_load = load i8* %t_V

]]></Node>
<StgValue><ssdm name="t_V_load"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8">
<![CDATA[
:1  %t_V_1_load = load i8* %t_V_1

]]></Node>
<StgValue><ssdm name="t_V_1_load"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %tmp_output3 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %ouput_array_1_1, i16 %ouput_array_1_2)

]]></Node>
<StgValue><ssdm name="tmp_output3"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
:3  %tmp_output3_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %ouput_array1_1_2, i16 %ouput_array1_1_1)

]]></Node>
<StgValue><ssdm name="tmp_output3_1"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="8">
<![CDATA[
:4  %tmp_28 = zext i8 %t_V_1_load to i64

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %output_tmp_addr = getelementptr [169 x i32]* %output_tmp, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="output_tmp_addr"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:6  store i32 %tmp_output3, i32* %output_tmp_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %outputoffset_V = add i8 %t_V_1_load, 1

]]></Node>
<StgValue><ssdm name="outputoffset_V"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="8">
<![CDATA[
:8  %tmp_29 = zext i8 %t_V_load to i64

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_tmp1_addr = getelementptr [169 x i32]* %output_tmp1, i64 0, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="output_tmp1_addr"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:10  store i32 %tmp_output3_1, i32* %output_tmp1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %outputoffset1_V = add i8 %t_V_load, 1

]]></Node>
<StgValue><ssdm name="outputoffset1_V"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:12  store i2 0, i2* %cnt_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  store i8 %outputoffset_V, i8* %t_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  store i8 %outputoffset1_V, i8* %t_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge10:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge10:2  store i16 %ouput_array_1_1, i16* %ouput_array_1_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge10:3  store i16 %ouput_array_1_2, i16* %ouput_array_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge10:4  store i16 %ouput_array1_1_1, i16* %ouput_array1_1_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge10:5  store i16 %ouput_array1_1_2, i16* %ouput_array1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="6">
<![CDATA[
:0  %tm_V_load = load i6* @tm_V, align 1

]]></Node>
<StgValue><ssdm name="tm_V_load"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_19 = add i6 %tm_V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  store i6 %tmp_19, i6* @tm_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0  %outputoffsetarray_0_1 = phi i32 [ %outputoffsetarray, %7 ], [ %outputoffsetarray_0_3, %0 ]

]]></Node>
<StgValue><ssdm name="outputoffsetarray_0_1"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:1  %outputoffsetarray_1_1 = phi i32 [ %outputoffsetarray1, %7 ], [ %outputoffsetarray_1_3, %0 ]

]]></Node>
<StgValue><ssdm name="outputoffsetarray_1_1"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
._crit_edge:2  %tm_next_0_V_write_a = phi i6 [ %tm_next_V, %7 ], [ %tm_next_0_V_read_1, %0 ]

]]></Node>
<StgValue><ssdm name="tm_next_0_V_write_a"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="70" op_0_bw="70" op_1_bw="6">
<![CDATA[
._crit_edge:3  %mrv = insertvalue { i6, i32, i32 } undef, i6 %tm_next_0_V_write_a, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="70" op_0_bw="70" op_1_bw="32">
<![CDATA[
._crit_edge:4  %mrv_1 = insertvalue { i6, i32, i32 } %mrv, i32 %outputoffsetarray_0_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="70" op_0_bw="70" op_1_bw="32">
<![CDATA[
._crit_edge:5  %mrv_2 = insertvalue { i6, i32, i32 } %mrv_1, i32 %outputoffsetarray_1_1, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="70">
<![CDATA[
._crit_edge:6  ret { i6, i32, i32 } %mrv_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
