{"path":"Revision/MadeEasyTS/FULL/media/Pasted image 20231019002555.png","text":"Q. 43 Consider a 5 stage pipeline with Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Write Back (WB) and Memory Access (MA) having latencies (in ns) 3, 8, 5, 6 and 6 respectively. What is average CPI of non-pipeline CPU when speed up achieved by to pipeline is 4? @ 1.33 Q 1.76 O 1.14 Your answer is Correct Solution : (©) Enonpipeline (n) Speedup = — ipeie (p) CPI,, x Number of instruction Xcycle time,, 4= — - % CPL, xNumber of instruction Xcycle time, CPI x(3+8+5+6+6) CPI x32 4= - 1xmax{3,8,5,6,4} 1x8 CPI 32 \" 28 CPI, = 1.14 Q 1.66 VIEW Anwser || COPY || MARK","libVersion":"0.2.3","langs":"eng"}