[%General]
%3Csource%3E=D:/course/singalreceive/VHDLtoVerilog/singalprocess/Mti.vhd
%3Cfilename%3E=D:/course/singalreceive/VHDLtoVerilog/singalprocessverilog/mti.v
%3Cclass%3E=100
%3Cbasename%3E=Mti
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk_40, rst, prf_in, data_i_in, data_q_in, data_i_out, data_q_out, prf_out
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
%3Clabel1%3E\category=113
%3Clabel1%3E\port=0
%3Clabel1%3E\alias=<label1>
%3Clabel2%3E\category=113
%3Clabel2%3E\port=0
%3Clabel2%3E\alias=<label2>
%3Clabel3%3E\category=113
%3Clabel3%3E\port=0
%3Clabel3%3E\alias=<label3>
%3Clabel4%3E\category=113
%3Clabel4%3E\port=0
%3Clabel4%3E\alias=<label4>
add_i_result\category=117
add_i_result\port=0
add_i_result\alias=Add_I_result
add_i_result\type\Subtype\mark1=mti::array_3
add_i_result\type\Subtype\mark2=mti::array_3
add_q_result\category=117
add_q_result\port=0
add_q_result\alias=Add_Q_result
add_q_result\type\Subtype\mark1=mti::array_3
add_q_result\type\Subtype\mark2=mti::array_3
array_2\category=119
array_2\port=0
array_2\alias=Array_2
array_2\type\Type\entry=mti::array_2
array_2\type\Type\tclass=301
array_2\type\Type\name=
array_2\type\Type\subtype\Subtype\mark1=ieee::std_logic_vector
array_2\type\Type\subtype\Subtype\mark2=ieee::std_logic_vector
array_2\type\Type\subtype\Subtype\constraint\0\Range\dir=false
array_2\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\value=35
array_2\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\units=
array_2\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\typeClass=304
array_2\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\value=0
array_2\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\units=
array_2\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\typeClass=304
array_2\type\Type\constraint\0\Range\dir=false
array_2\type\Type\constraint\0\Range\left\Constant\value=1
array_2\type\Type\constraint\0\Range\left\Constant\units=
array_2\type\Type\constraint\0\Range\left\Constant\typeClass=304
array_2\type\Type\constraint\0\Range\right\Constant\value=0
array_2\type\Type\constraint\0\Range\right\Constant\units=
array_2\type\Type\constraint\0\Range\right\Constant\typeClass=304
array_3\category=119
array_3\port=0
array_3\alias=Array_3
array_3\type\Type\entry=mti::array_3
array_3\type\Type\tclass=301
array_3\type\Type\name=
array_3\type\Type\subtype\Subtype\mark1=ieee::std_logic_vector
array_3\type\Type\subtype\Subtype\mark2=ieee::std_logic_vector
array_3\type\Type\subtype\Subtype\constraint\0\Range\dir=false
array_3\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\value=35
array_3\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\units=
array_3\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\typeClass=304
array_3\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\value=0
array_3\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\units=
array_3\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\typeClass=304
array_3\type\Type\constraint\0\Range\dir=false
array_3\type\Type\constraint\0\Range\left\Constant\value=2
array_3\type\Type\constraint\0\Range\left\Constant\units=
array_3\type\Type\constraint\0\Range\left\Constant\typeClass=304
array_3\type\Type\constraint\0\Range\right\Constant\value=0
array_3\type\Type\constraint\0\Range\right\Constant\units=
array_3\type\Type\constraint\0\Range\right\Constant\typeClass=304
clk_40\category=117
clk_40\port=1
clk_40\alias=Clk_40
clk_40\type\Subtype\mark1=ieee::std_logic
clk_40\type\Subtype\mark2=ieee::std_logic
cont\category=117
cont\port=0
cont\alias=Cont
cont\type\Subtype\mark1=ieee::std_logic_vector
cont\type\Subtype\mark2=ieee::std_logic_vector
cont\type\Subtype\constraint\0\Range\dir=false
cont\type\Subtype\constraint\0\Range\left\Constant\value=3
cont\type\Subtype\constraint\0\Range\left\Constant\units=
cont\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
cont\type\Subtype\constraint\0\Range\right\Constant\value=0
cont\type\Subtype\constraint\0\Range\right\Constant\units=
cont\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_i_in\category=117
data_i_in\port=1
data_i_in\alias=Data_I_in
data_i_in\type\Subtype\mark1=ieee::std_logic_vector
data_i_in\type\Subtype\mark2=ieee::std_logic_vector
data_i_in\type\Subtype\constraint\0\Range\dir=false
data_i_in\type\Subtype\constraint\0\Range\left\Constant\value=32
data_i_in\type\Subtype\constraint\0\Range\left\Constant\units=
data_i_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_i_in\type\Subtype\constraint\0\Range\right\Constant\value=0
data_i_in\type\Subtype\constraint\0\Range\right\Constant\units=
data_i_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_i_in_extend\category=117
data_i_in_extend\port=0
data_i_in_extend\alias=Data_I_in_extend
data_i_in_extend\type\Subtype\mark1=ieee::std_logic_vector
data_i_in_extend\type\Subtype\mark2=ieee::std_logic_vector
data_i_in_extend\type\Subtype\constraint\0\Range\dir=false
data_i_in_extend\type\Subtype\constraint\0\Range\left\Constant\value=35
data_i_in_extend\type\Subtype\constraint\0\Range\left\Constant\units=
data_i_in_extend\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_i_in_extend\type\Subtype\constraint\0\Range\right\Constant\value=0
data_i_in_extend\type\Subtype\constraint\0\Range\right\Constant\units=
data_i_in_extend\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_i_out\category=117
data_i_out\port=2
data_i_out\alias=Data_I_out
data_i_out\type\Subtype\mark1=ieee::std_logic_vector
data_i_out\type\Subtype\mark2=ieee::std_logic_vector
data_i_out\type\Subtype\constraint\0\Range\dir=false
data_i_out\type\Subtype\constraint\0\Range\left\Constant\value=35
data_i_out\type\Subtype\constraint\0\Range\left\Constant\units=
data_i_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_i_out\type\Subtype\constraint\0\Range\right\Constant\value=0
data_i_out\type\Subtype\constraint\0\Range\right\Constant\units=
data_i_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_i_shift_buffer\category=117
data_i_shift_buffer\port=0
data_i_shift_buffer\alias=Data_I_shift_buffer
data_i_shift_buffer\type\Subtype\mark1=mti::array_2
data_i_shift_buffer\type\Subtype\mark2=mti::array_2
data_q_in\category=117
data_q_in\port=1
data_q_in\alias=Data_Q_in
data_q_in\type\Subtype\mark1=ieee::std_logic_vector
data_q_in\type\Subtype\mark2=ieee::std_logic_vector
data_q_in\type\Subtype\constraint\0\Range\dir=false
data_q_in\type\Subtype\constraint\0\Range\left\Constant\value=32
data_q_in\type\Subtype\constraint\0\Range\left\Constant\units=
data_q_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_q_in\type\Subtype\constraint\0\Range\right\Constant\value=0
data_q_in\type\Subtype\constraint\0\Range\right\Constant\units=
data_q_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_q_in_extend\category=117
data_q_in_extend\port=0
data_q_in_extend\alias=data_Q_in_extend
data_q_in_extend\type\Subtype\mark1=ieee::std_logic_vector
data_q_in_extend\type\Subtype\mark2=ieee::std_logic_vector
data_q_in_extend\type\Subtype\constraint\0\Range\dir=false
data_q_in_extend\type\Subtype\constraint\0\Range\left\Constant\value=35
data_q_in_extend\type\Subtype\constraint\0\Range\left\Constant\units=
data_q_in_extend\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_q_in_extend\type\Subtype\constraint\0\Range\right\Constant\value=0
data_q_in_extend\type\Subtype\constraint\0\Range\right\Constant\units=
data_q_in_extend\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_q_out\category=117
data_q_out\port=2
data_q_out\alias=Data_Q_out
data_q_out\type\Subtype\mark1=ieee::std_logic_vector
data_q_out\type\Subtype\mark2=ieee::std_logic_vector
data_q_out\type\Subtype\constraint\0\Range\dir=false
data_q_out\type\Subtype\constraint\0\Range\left\Constant\value=35
data_q_out\type\Subtype\constraint\0\Range\left\Constant\units=
data_q_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_q_out\type\Subtype\constraint\0\Range\right\Constant\value=0
data_q_out\type\Subtype\constraint\0\Range\right\Constant\units=
data_q_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_q_shift_buffer\category=117
data_q_shift_buffer\port=0
data_q_shift_buffer\alias=Data_Q_shift_buffer
data_q_shift_buffer\type\Subtype\mark1=mti::array_2
data_q_shift_buffer\type\Subtype\mark2=mti::array_2
mti\category=100
mti\port=0
mti\alias=Mti
mti_arc\category=101
mti_arc\port=0
mti_arc\alias=Mti_arc
prf_in\category=117
prf_in\port=1
prf_in\alias=Prf_in
prf_in\type\Subtype\mark1=ieee::std_logic
prf_in\type\Subtype\mark2=ieee::std_logic
prf_in_flag\category=117
prf_in_flag\port=0
prf_in_flag\alias=Prf_in_flag
prf_in_flag\type\Subtype\mark1=ieee::std_logic
prf_in_flag\type\Subtype\mark2=ieee::std_logic
prf_out\category=117
prf_out\port=2
prf_out\alias=Prf_out
prf_out\type\Subtype\mark1=ieee::std_logic
prf_out\type\Subtype\mark2=ieee::std_logic
rst\category=117
rst\port=1
rst\alias=Rst
rst\type\Subtype\mark1=ieee::std_logic
rst\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
