<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p765" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_765{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_765{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_765{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_765{left:70px;bottom:814px;letter-spacing:0.13px;}
#t5_765{left:156px;bottom:814px;letter-spacing:0.12px;word-spacing:0.03px;}
#t6_765{left:70px;bottom:790px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t7_765{left:70px;bottom:773px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t8_765{left:70px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_765{left:70px;bottom:706px;letter-spacing:-0.09px;}
#ta_765{left:156px;bottom:706px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tb_765{left:70px;bottom:682px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_765{left:70px;bottom:665px;letter-spacing:-0.16px;word-spacing:-0.55px;}
#td_765{left:70px;bottom:648px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#te_765{left:70px;bottom:632px;letter-spacing:-0.13px;}
#tf_765{left:70px;bottom:605px;}
#tg_765{left:96px;bottom:609px;letter-spacing:-0.2px;word-spacing:-0.33px;}
#th_765{left:70px;bottom:582px;}
#ti_765{left:96px;bottom:586px;letter-spacing:-0.17px;word-spacing:-0.37px;}
#tj_765{left:70px;bottom:559px;}
#tk_765{left:96px;bottom:563px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#tl_765{left:211px;bottom:1068px;letter-spacing:0.13px;word-spacing:0.02px;}
#tm_765{left:307px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.04px;}
#tn_765{left:78px;bottom:1045px;letter-spacing:-0.1px;}
#to_765{left:182px;bottom:1045px;letter-spacing:-0.11px;}
#tp_765{left:236px;bottom:1045px;letter-spacing:-0.13px;}
#tq_765{left:78px;bottom:1020px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tr_765{left:78px;bottom:1004px;letter-spacing:-0.13px;}
#ts_765{left:182px;bottom:1020px;letter-spacing:-0.16px;}
#tt_765{left:236px;bottom:1020px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tu_765{left:78px;bottom:979px;letter-spacing:-0.12px;}
#tv_765{left:182px;bottom:979px;letter-spacing:-0.17px;}
#tw_765{left:236px;bottom:979px;}
#tx_765{left:252px;bottom:979px;letter-spacing:-0.14px;word-spacing:0.07px;}
#ty_765{left:303px;bottom:979px;letter-spacing:-0.11px;}
#tz_765{left:252px;bottom:964px;letter-spacing:-0.11px;}
#t10_765{left:252px;bottom:949px;letter-spacing:-0.12px;}
#t11_765{left:252px;bottom:933px;letter-spacing:-0.14px;}
#t12_765{left:252px;bottom:918px;letter-spacing:-0.14px;}
#t13_765{left:236px;bottom:903px;}
#t14_765{left:252px;bottom:903px;letter-spacing:-0.12px;}
#t15_765{left:252px;bottom:888px;letter-spacing:-0.11px;}
#t16_765{left:423px;bottom:888px;letter-spacing:-0.32px;word-spacing:0.37px;}
#t17_765{left:78px;bottom:863px;letter-spacing:-0.13px;}
#t18_765{left:182px;bottom:863px;letter-spacing:-0.18px;}
#t19_765{left:236px;bottom:863px;letter-spacing:-0.12px;}
#t1a_765{left:151px;bottom:518px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1b_765{left:246px;bottom:518px;letter-spacing:0.13px;}
#t1c_765{left:76px;bottom:496px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1d_765{left:195px;bottom:496px;letter-spacing:-0.13px;}
#t1e_765{left:248px;bottom:496px;letter-spacing:-0.13px;}
#t1f_765{left:76px;bottom:471px;letter-spacing:-0.16px;}
#t1g_765{left:195px;bottom:471px;}
#t1h_765{left:248px;bottom:471px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#t1i_765{left:248px;bottom:454px;letter-spacing:-0.11px;}
#t1j_765{left:76px;bottom:430px;letter-spacing:-0.17px;}
#t1k_765{left:195px;bottom:430px;}
#t1l_765{left:248px;bottom:430px;letter-spacing:-0.12px;}
#t1m_765{left:248px;bottom:413px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1n_765{left:76px;bottom:389px;letter-spacing:-0.15px;}
#t1o_765{left:195px;bottom:389px;}
#t1p_765{left:248px;bottom:389px;letter-spacing:-0.12px;}
#t1q_765{left:76px;bottom:364px;letter-spacing:-0.16px;}
#t1r_765{left:195px;bottom:364px;}
#t1s_765{left:248px;bottom:364px;letter-spacing:-0.12px;}
#t1t_765{left:76px;bottom:340px;letter-spacing:-0.14px;}
#t1u_765{left:195px;bottom:340px;}
#t1v_765{left:248px;bottom:340px;letter-spacing:-0.12px;}
#t1w_765{left:76px;bottom:315px;letter-spacing:-0.15px;}
#t1x_765{left:195px;bottom:315px;}
#t1y_765{left:248px;bottom:315px;letter-spacing:-0.12px;}
#t1z_765{left:76px;bottom:291px;letter-spacing:-0.14px;}
#t20_765{left:195px;bottom:291px;}
#t21_765{left:248px;bottom:291px;letter-spacing:-0.12px;}
#t22_765{left:76px;bottom:267px;letter-spacing:-0.14px;}
#t23_765{left:195px;bottom:267px;}
#t24_765{left:248px;bottom:267px;letter-spacing:-0.12px;}
#t25_765{left:76px;bottom:242px;letter-spacing:-0.14px;}
#t26_765{left:195px;bottom:242px;}
#t27_765{left:248px;bottom:242px;letter-spacing:-0.12px;}
#t28_765{left:76px;bottom:218px;letter-spacing:-0.14px;}
#t29_765{left:195px;bottom:218px;}
#t2a_765{left:248px;bottom:218px;letter-spacing:-0.12px;}
#t2b_765{left:76px;bottom:193px;letter-spacing:-0.14px;}
#t2c_765{left:76px;bottom:176px;letter-spacing:-0.13px;}
#t2d_765{left:195px;bottom:193px;letter-spacing:-0.14px;}
#t2e_765{left:248px;bottom:193px;letter-spacing:-0.11px;}
#t2f_765{left:76px;bottom:152px;letter-spacing:-0.16px;}
#t2g_765{left:195px;bottom:152px;letter-spacing:-0.12px;}
#t2h_765{left:248px;bottom:152px;letter-spacing:-0.11px;}
#t2i_765{left:76px;bottom:127px;letter-spacing:-0.12px;}
#t2j_765{left:195px;bottom:127px;letter-spacing:-0.13px;}
#t2k_765{left:248px;bottom:127px;letter-spacing:-0.13px;}

.s1_765{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_765{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_765{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_765{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_765{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_765{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_765{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s8_765{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts765" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg765Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg765" style="-webkit-user-select: none;"><object width="935" height="1210" data="765/765.svg" type="image/svg+xml" id="pdf765" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_765" class="t s1_765">Vol. 3B </span><span id="t2_765" class="t s1_765">20-51 </span>
<span id="t3_765" class="t s2_765">PERFORMANCE MONITORING </span>
<span id="t4_765" class="t s3_765">20.3.6.3.1 </span><span id="t5_765" class="t s3_765">EventingIP Record </span>
<span id="t6_765" class="t s4_765">The PEBS record layout for processors based on Haswell microarchitecture adds a new field at offset 0B0H. This is </span>
<span id="t7_765" class="t s4_765">the eventingIP field that records the IP address of the retired instruction that triggered the PEBS assist. The </span>
<span id="t8_765" class="t s4_765">EIP/RIP field at offset 08H records the IP address of the next instruction to be executed following the PEBS assist. </span>
<span id="t9_765" class="t s5_765">20.3.6.4 </span><span id="ta_765" class="t s5_765">Off-core Response Performance Monitoring </span>
<span id="tb_765" class="t s4_765">The core PMU facility to collect off-core response events are similar to those described in Section 20.3.4.5. The </span>
<span id="tc_765" class="t s4_765">event codes are listed in Table 20-15. Each event code for off-core response monitoring requires programming an </span>
<span id="td_765" class="t s4_765">associated configuration MSR, MSR_OFFCORE_RSP_x. Software must program MSR_OFFCORE_RSP_x according </span>
<span id="te_765" class="t s4_765">to: </span>
<span id="tf_765" class="t s6_765">• </span><span id="tg_765" class="t s4_765">Transaction request type encoding (bits 15:0): see Table 20-27. </span>
<span id="th_765" class="t s6_765">• </span><span id="ti_765" class="t s4_765">Supplier information (bits 30:16): see Table 20-28. </span>
<span id="tj_765" class="t s6_765">• </span><span id="tk_765" class="t s4_765">Snoop response information (bits 37:31): see Table 20-18. </span>
<span id="tl_765" class="t s3_765">Table 20-26. </span><span id="tm_765" class="t s3_765">Layout of Data Linear Address Information In PEBS Record </span>
<span id="tn_765" class="t s7_765">Field </span><span id="to_765" class="t s7_765">Offset </span><span id="tp_765" class="t s7_765">Description </span>
<span id="tq_765" class="t s8_765">Data Linear </span>
<span id="tr_765" class="t s8_765">Address </span>
<span id="ts_765" class="t s8_765">98H </span><span id="tt_765" class="t s8_765">The linear address of the load or the destination of the store. </span>
<span id="tu_765" class="t s8_765">Store Status </span><span id="tv_765" class="t s8_765">A0H </span><span id="tw_765" class="t s8_765">• </span><span id="tx_765" class="t s7_765">DCU Hit </span><span id="ty_765" class="t s8_765">(Bit 0): The store hit the data cache closest to the core (L1 cache) if this bit is set, otherwise </span>
<span id="tz_765" class="t s8_765">the store missed the data cache. This information is valid only for the following store events: </span>
<span id="t10_765" class="t s8_765">UOPS_RETIRED.ALL (if store is tagged), </span>
<span id="t11_765" class="t s8_765">MEM_UOPS_RETIRED.STLB_MISS_STORES, </span>
<span id="t12_765" class="t s8_765">MEM_UOPS_RETIRED.SPLIT_STORES, MEM_UOPS_RETIRED.ALL_STORES </span>
<span id="t13_765" class="t s8_765">• </span><span id="t14_765" class="t s8_765">Other bits are zero, The STLB_MISS, LOCK bit information can be obtained by programming the </span>
<span id="t15_765" class="t s8_765">corresponding store event in </span><span id="t16_765" class="t s4_765">Table 20-25. </span>
<span id="t17_765" class="t s8_765">Reserved </span><span id="t18_765" class="t s8_765">A8H </span><span id="t19_765" class="t s8_765">Always zero. </span>
<span id="t1a_765" class="t s3_765">Table 20-27. </span><span id="t1b_765" class="t s3_765">MSR_OFFCORE_RSP_x Request_Type Definition (Haswell Microarchitecture) </span>
<span id="t1c_765" class="t s7_765">Bit Name </span><span id="t1d_765" class="t s7_765">Offset </span><span id="t1e_765" class="t s7_765">Description </span>
<span id="t1f_765" class="t s8_765">DMND_DATA_RD </span><span id="t1g_765" class="t s8_765">0 </span><span id="t1h_765" class="t s8_765">Counts the number of demand data reads and page table entry cacheline reads. Does not count L2 data </span>
<span id="t1i_765" class="t s8_765">read prefetches or instruction fetches. </span>
<span id="t1j_765" class="t s8_765">DMND_RFO </span><span id="t1k_765" class="t s8_765">1 </span><span id="t1l_765" class="t s8_765">Counts demand read (RFO) and software prefetches (PREFETCHW) for exclusive ownership in </span>
<span id="t1m_765" class="t s8_765">anticipation of a write. </span>
<span id="t1n_765" class="t s8_765">DMND_IFETCH </span><span id="t1o_765" class="t s8_765">2 </span><span id="t1p_765" class="t s8_765">Counts the number of demand instruction cacheline reads and L1 instruction cacheline prefetches. </span>
<span id="t1q_765" class="t s8_765">COREWB </span><span id="t1r_765" class="t s8_765">3 </span><span id="t1s_765" class="t s8_765">Counts the number of modified cachelines written back. </span>
<span id="t1t_765" class="t s8_765">PF_DATA_RD </span><span id="t1u_765" class="t s8_765">4 </span><span id="t1v_765" class="t s8_765">Counts the number of data cacheline reads generated by L2 prefetchers. </span>
<span id="t1w_765" class="t s8_765">PF_RFO </span><span id="t1x_765" class="t s8_765">5 </span><span id="t1y_765" class="t s8_765">Counts the number of RFO requests generated by L2 prefetchers. </span>
<span id="t1z_765" class="t s8_765">PF_IFETCH </span><span id="t20_765" class="t s8_765">6 </span><span id="t21_765" class="t s8_765">Counts the number of code reads generated by L2 prefetchers. </span>
<span id="t22_765" class="t s8_765">PF_L3_DATA_RD </span><span id="t23_765" class="t s8_765">7 </span><span id="t24_765" class="t s8_765">Counts the number of data cacheline reads generated by L3 prefetchers. </span>
<span id="t25_765" class="t s8_765">PF_L3_RFO </span><span id="t26_765" class="t s8_765">8 </span><span id="t27_765" class="t s8_765">Counts the number of RFO requests generated by L3 prefetchers. </span>
<span id="t28_765" class="t s8_765">PF_L3_CODE_RD </span><span id="t29_765" class="t s8_765">9 </span><span id="t2a_765" class="t s8_765">Counts the number of code reads generated by L3 prefetchers. </span>
<span id="t2b_765" class="t s8_765">SPLIT_LOCK_UC_ </span>
<span id="t2c_765" class="t s8_765">LOCK </span>
<span id="t2d_765" class="t s8_765">10 </span><span id="t2e_765" class="t s8_765">Counts the number of lock requests that split across two cachelines or are to UC memory. </span>
<span id="t2f_765" class="t s8_765">STRM_ST </span><span id="t2g_765" class="t s8_765">11 </span><span id="t2h_765" class="t s8_765">Counts the number of streaming store requests electronically. </span>
<span id="t2i_765" class="t s8_765">Reserved </span><span id="t2j_765" class="t s8_765">14:12 </span><span id="t2k_765" class="t s8_765">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
