# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 710 6.4e-05 1024 240 510 172032 43.7522 13.5025 108.015 417.767 583.253 583.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1640 3.2e-05 2048 90 1770 606976 70.7627 56.0272 2458.51 1695.31 4280.71 4280.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 480 0.000128 4096 112 1710 88576 52.9638 28.3646 752.519 838.088 1672.07 1672.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 710 6.4e-05 1024 240 510 165888 44.2303 13.695 119.743 414.323 592.211 592.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1640 3.2e-05 2048 90 1770 606816 70.9376 56.1541 2812.06 1675.47 4614.73 4614.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 480 0.000128 4096 112 1710 88704 53.0576 28.3914 854.688 837.844 1774.11 1774.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 710 6.4e-05 1024 240 510 168960 44.4052 13.5293 127.349 419.133 604.642 604.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1640 3.2e-05 2048 90 1770 606720 70.6676 56.0647 2931.91 1675.39 4734.14 4734.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 480 0.000128 4096 112 1710 88320 53.021 28.3784 886.459 838.112 1806.11 1806.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 710 6.4e-05 1024 240 510 165888 43.9033 13.3386 116.703 412.305 586.475 586.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1640 3.2e-05 2048 90 1770 606720 70.5774 56.0119 2738.09 1675.83 4540.62 4540.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 480 0.000128 4096 112 1710 88320 52.878 28.3361 827.35 836.981 1745.68 1745.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 710 6.4e-05 1024 240 510 166400 43.8937 13.3796 118.453 412.311 588.266 588.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1640 3.2e-05 2048 90 1770 606800 71.0403 56.1891 2771.23 1675.92 4574.5 4574.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 480 0.000128 4096 112 1710 88000 53.2532 28.4095 832.583 837.528 1751.9 1752.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 710 6.4e-05 1024 240 510 164864 44.1542 13.3769 121.894 413.977 593.618 593.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1640 3.2e-05 2048 90 1770 606592 70.6793 56.0664 2836.53 1676.31 4639.69 4639.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 480 0.000128 4096 112 1710 87808 53.0435 28.366 852.056 837.6 1771.2 1771.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 710 6.4e-05 1024 240 510 161280 44.5051 13.3628 119.123 412.634 589.854 590.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1640 3.2e-05 2048 90 1770 606720 70.7925 56.1623 2852.69 1676.31 4656.06 4656.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 480 0.000128 4096 112 1710 87360 53.0898 28.3804 851.687 836.401 1769.69 1769.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 710 6.4e-05 1024 240 510 172032 43.7712 13.4993 122.867 417.919 598.281 598.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1640 3.2e-05 2048 90 1770 606720 70.6303 56.0583 2760.73 1675.15 4562.67 4562.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 480 0.000128 4096 112 1710 88064 52.8143 28.3218 832.51 835.44 1749.22 1749.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 710 6.4e-05 1024 240 510 159744 44.6699 13.3353 115.263 412.432 585.92 586.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1640 3.2e-05 2048 90 1770 605952 70.5931 55.9677 2775.31 1675.03 4577.01 4577.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 480 0.000128 4096 112 1710 87552 52.851 28.2993 834.176 833.35 1748.81 1748.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 710 6.4e-05 1024 240 510 166400 43.9084 13.3632 129.127 412.436 599.058 599.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1640 3.2e-05 2048 90 1770 606400 70.688 56.2161 2961.45 1676.15 4764.61 4764.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 480 0.000128 4096 112 1710 86400 53.3056 28.3586 875.598 833.622 1791.02 1791.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 710 6.4e-05 1024 240 510 163840 44.8588 13.5055 149.104 417.981 625.668 625.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1640 3.2e-05 2048 90 1770 606208 70.474 56.0454 3466.5 1675.79 5268.92 5269.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 480 0.000128 4096 112 1710 88064 52.8563 28.3334 1048.22 836.498 1966.05 1966.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 710 6.4e-05 1024 240 510 165888 44.7693 13.5066 193.843 417.983 670.328 670.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1640 3.2e-05 2048 90 1770 607232 70.7053 56.0708 2403.8 1677.07 4207.76 4207.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 480 0.000128 4096 112 1710 88320 53.0358 28.3238 1402.18 838.569 2322.26 2322.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 710 6.4e-05 1024 240 510 166400 44.8303 13.5458 128.831 419.084 606.516 606.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1640 3.2e-05 2048 90 1770 607200 70.95 56.1197 2430.97 1676.13 4234.28 4234.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 480 0.000128 4096 112 1710 88320 53.2505 28.3943 1311.76 837.9 2231.43 2231.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 710 6.4e-05 1024 240 510 162816 44.8362 13.4922 125.41 416.347 600.312 600.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1640 3.2e-05 2048 90 1770 607104 70.8542 56.104 2414.75 1675.66 4217.48 4217.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 480 0.000128 4096 112 1710 87936 53.0812 28.3447 1260.98 836.694 2179.24 2179.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 710 6.4e-05 1024 240 510 164864 44.9537 13.5329 105.257 418.385 582.351 582.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1640 3.2e-05 2048 90 1770 607040 70.9396 56.164 2472.5 1675.46 4275.17 4275.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 480 0.000128 4096 112 1710 88256 53.1827 28.3786 752.967 836.672 1671.34 1671.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 710 6.4e-05 1024 240 510 163840 44.8717 13.6061 107.818 418.092 584.611 584.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1640 3.2e-05 2048 90 1770 607232 70.6742 56.0456 2529.3 1677.44 4333.57 4333.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 480 0.000128 4096 112 1710 88064 53.0254 28.3402 766.983 838.838 1687.32 1687.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 710 6.4e-05 1024 240 510 161280 44.7987 13.4093 121.18 414.327 593.936 594.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1640 3.2e-05 2048 90 1770 606816 70.7537 56.0975 2863.92 1675.48 4666.36 4666.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 480 0.000128 4096 112 1710 88128 53.1241 28.3873 863.999 837.739 1783.38 1783.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 710 6.4e-05 1024 240 510 163840 45.0736 13.8567 120.335 419.114 598.605 598.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1640 3.2e-05 2048 90 1770 606720 70.5998 56.1454 2792.4 1675.33 4594.59 4594.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 480 0.000128 4096 112 1710 88320 52.9886 28.3876 843.218 838.088 1762.82 1762.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 710 6.4e-05 1024 240 510 159744 44.5879 13.3999 125.753 412.35 596.315 596.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1640 3.2e-05 2048 90 1770 607104 70.416 55.9824 2978.98 1676.03 4781.52 4781.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 480 0.000128 4096 112 1710 87552 52.9961 28.3238 891.06 836.965 1809.48 1809.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 710 6.4e-05 1024 240 510 160000 44.7614 13.365 124.861 412.64 595.846 596.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1640 3.2e-05 2048 90 1770 606800 70.9109 56.1603 2948.66 1677.29 4753.19 4753.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 480 0.000128 4096 112 1710 88000 53.2085 28.4141 889.912 838.059 1809.72 1809.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 710 6.4e-05 1024 240 510 157696 45.1226 13.8614 123.952 413.75 596.911 597.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1640 3.2e-05 2048 90 1770 606592 70.5665 56.0621 2973.5 1675.39 4775.62 4775.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 480 0.000128 4096 112 1710 87808 53.0024 28.3546 895.286 837.042 1813.82 1813.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 710 6.4e-05 1024 240 510 161280 44.5097 13.3604 124.21 412.226 594.532 594.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1640 3.2e-05 2048 90 1770 606720 70.7623 56.1159 2923.85 1674.65 4725.49 4725.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 480 0.000128 4096 112 1710 87360 53.0391 28.3793 877.31 834.82 1793.69 1793.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 710 6.4e-05 1024 240 510 163840 44.8651 13.5024 121.072 418.13 597.797 597.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1640 3.2e-05 2048 90 1770 606720 70.5502 56.0828 2801.72 1676.72 4605.19 4605.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 480 0.000128 4096 112 1710 87040 53.0527 28.3219 839.837 836.292 1757.64 1757.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 710 6.4e-05 1024 240 510 159744 44.6395 13.3324 139.004 416.379 613.575 613.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1640 3.2e-05 2048 90 1770 606720 70.4407 56.0681 3260.72 1691.07 5078.39 5078.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 480 0.000128 4096 112 1710 86016 53.1108 28.2767 962.206 842.237 1885.96 1886.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 710 6.4e-05 1024 240 510 153600 45.5573 13.355 133.889 412.457 605.479 605.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1640 3.2e-05 2048 90 1770 606400 70.7076 56.2012 3270.82 1676.22 5074.06 5074.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 480 0.000128 4096 112 1710 86400 53.2875 28.3668 974.423 833.649 1889.86 1889.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 710 6.4e-05 1024 240 510 163840 44.8707 13.5086 129.835 417.998 606.433 606.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1640 3.2e-05 2048 90 1770 606208 70.5125 56.1858 2994.09 1675.86 4796.75 4796.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 480 0.000128 4096 112 1710 86016 53.4095 28.322 887.422 836.395 1805.68 1805.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 710 6.4e-05 1024 240 520 163840 44.9612 13.5033 185.071 418.041 661.796 661.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1640 3.2e-05 2048 90 1780 606976 70.6579 55.9978 2291.16 1677.32 4095.24 4095.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 480 0.000128 4096 112 1720 88576 53.0554 28.3304 1381.55 839.264 2302.34 2302.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 710 6.4e-05 1024 240 520 166400 44.7688 15.4583 136.922 419.143 616.519 616.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1640 3.2e-05 2048 90 1780 607040 70.9423 56.2817 2581.18 1676.38 4384.9 4385.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 480 0.000128 4096 112 1720 88640 53.2027 28.3948 1366.73 838.028 2286.5 2286.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 710 6.4e-05 1024 240 520 162816 44.8145 13.4686 101.025 416.642 576.177 576.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1640 3.2e-05 2048 90 1780 606912 70.7823 56.1025 2397.07 1676.82 4200.89 4200.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 480 0.000128 4096 112 1720 88320 53.012 28.3547 725.883 852.043 1659.43 1659.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 710 6.4e-05 1024 240 520 164864 44.9339 13.5427 106.078 418.334 583.106 583.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1640 3.2e-05 2048 90 1780 606816 70.894 56.1766 2432.09 1675.15 4234.42 4234.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 480 0.000128 4096 112 1720 88256 53.175 28.3873 743.46 836.529 1661.68 1661.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 710 6.4e-05 1024 240 520 163840 44.8786 13.4967 105.599 417.739 581.925 582.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1640 3.2e-05 2048 90 1780 606976 70.6331 56.0333 2465.83 1676.04 4268.63 4268.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 480 0.000128 4096 112 1720 88576 52.908 28.3484 751.504 838.13 1671.02 1671.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 710 6.4e-05 1024 240 520 161280 44.7934 13.4083 129.645 414.632 602.705 602.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1640 3.2e-05 2048 90 1780 606816 70.6911 56.1441 3021.92 1676.71 4825.58 4825.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 480 0.000128 4096 112 1720 88128 53.0777 28.3865 910.064 838.358 1830.02 1830.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 710 6.4e-05 1024 240 520 156672 44.4944 13.279 88.1246 408.624 554.737 554.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1640 3.2e-05 2048 90 1780 606528 70.4988 56.0404 2096.41 1676.47 3899.53 3899.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 480 0.000128 4096 112 1720 87552 52.8349 28.3461 628.84 835.903 1546.06 1546.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 710 6.4e-05 1024 240 520 163840 45.0558 13.5332 125.484 419.071 603.365 603.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1640 3.2e-05 2048 90 1780 606720 70.5592 56.1531 2915.96 1675.12 4717.9 4718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 480 0.000128 4096 112 1720 88320 52.9564 28.3771 879.049 837.974 1798.49 1798.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 710 6.4e-05 1024 240 520 153600 45.3893 13.3367 83.4237 412.779 555.149 555.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1640 3.2e-05 2048 90 1780 606720 70.4061 56.0701 2031.5 1677.25 3835.34 3835.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 480 0.000128 4096 112 1720 87040 52.7147 28.2785 604.217 832.608 1517.95 1518.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 710 6.4e-05 1024 240 520 159744 44.6082 13.3396 115.033 412.68 585.888 586.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1640 3.2e-05 2048 90 1780 606720 70.4532 56.0307 2733 1677.63 4537.22 4537.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 480 0.000128 4096 112 1720 88320 52.8386 28.3361 826.672 837.723 1745.71 1745.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 710 6.4e-05 1024 240 520 159744 44.6457 13.7155 83.2003 412.484 554.26 554.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1640 3.2e-05 2048 90 1780 605952 70.5389 56.0231 1941.82 1675.27 3743.76 3743.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 480 0.000128 4096 112 1720 87552 52.8174 28.2925 584.822 833.489 1499.55 1499.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 710 6.4e-05 1024 240 520 160000 44.7631 13.363 120.962 412.599 591.903 592.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1640 3.2e-05 2048 90 1780 606800 70.8915 56.2196 2852.18 1677.2 4656.6 4656.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 480 0.000128 4096 112 1720 88000 53.2018 28.4092 860.172 838.555 1780.47 1780.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 710 6.4e-05 1024 240 520 153600 45.574 13.3879 82.8319 412.817 554.833 555.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1640 3.2e-05 2048 90 1780 606400 70.7455 56.1541 2003.52 1677.92 3808.45 3808.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 480 0.000128 4096 112 1720 86400 53.2778 28.3648 592.349 834.528 1508.65 1508.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 710 6.4e-05 1024 240 520 157696 45.1292 13.4716 153.022 413.97 625.818 625.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1640 3.2e-05 2048 90 1780 606592 70.5228 56.0455 3624.72 1676.31 5427.7 5427.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 480 0.000128 4096 112 1720 87808 53.0201 28.3613 1088.45 837.501 2007.47 2007.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 710 6.4e-05 1024 240 520 143360 45.7385 14.1148 90.5626 404.563 555.197 555.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1640 3.2e-05 2048 90 1780 606592 70.3897 55.9739 2364.74 1676.82 4168.03 4168.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 480 0.000128 4096 112 1720 87808 52.9275 28.3238 715.878 838.327 1635.59 1635.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 710 6.4e-05 1024 240 520 161280 44.4735 14.4138 149.068 412.321 620.501 620.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1640 3.2e-05 2048 90 1780 606240 70.7418 56.1661 3470.36 1675.04 5272.42 5272.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 480 0.000128 4096 112 1720 87360 53.0362 28.3764 1043.44 834.881 1959.87 1959.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 710 6.4e-05 1024 240 520 153600 45.4596 13.5848 96.8984 412.446 568.608 568.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1640 3.2e-05 2048 90 1780 605760 70.4992 56.0052 2347.02 1673.95 4147.58 4147.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 480 0.000128 4096 112 1720 86400 53.2113 28.3564 697.741 835.575 1615.01 1615.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 710 6.4e-05 1024 240 520 163840 44.854 14.0115 146.44 418.13 623.656 623.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1640 3.2e-05 2048 90 1780 606720 70.4898 56.1152 3378.29 1676.77 5181.78 5181.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 480 0.000128 4096 112 1720 88064 52.7877 28.3374 1025.34 836.251 1942.85 1942.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 710 6.4e-05 1024 240 520 163840 44.8572 13.576 99.8623 418.063 576.574 576.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1640 3.2e-05 2048 90 1780 606208 70.431 56.1542 2264.72 1676.1 4067.51 4067.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 480 0.000128 4096 112 1720 88064 52.848 28.3116 687.267 836.543 1605.1 1605.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 710 6.4e-05 1024 240 520 159744 44.6509 13.3304 124.972 412.321 595.491 595.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1640 3.2e-05 2048 90 1780 605952 70.5439 55.9879 2953.85 1674.62 4755.11 4755.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 480 0.000128 4096 112 1720 87552 52.8147 28.2858 890.268 833.133 1804.63 1804.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 710 6.4e-05 1024 240 520 147456 43.7342 13.1821 82.768 396.487 536.386 536.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1640 3.2e-05 2048 90 1780 605184 70.5385 56.1289 2065.4 1674.67 3866.84 3866.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 480 0.000128 4096 112 1720 86016 52.5396 28.2318 610.446 827.226 1518.58 1518.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 710 6.4e-05 1024 240 520 153600 45.5603 13.3573 125.991 412.775 597.904 598.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1640 3.2e-05 2048 90 1780 606400 70.6971 56.1382 3046.29 1677.57 4850.81 4850.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 480 0.000128 4096 112 1720 86400 53.2437 28.3648 903.267 834.923 1819.93 1820.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 710 6.4e-05 1024 240 520 153600 45.5126 13.3555 90.1333 412.993 562.216 562.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1640 3.2e-05 2048 90 1780 604800 70.7014 56.0181 2165.94 1675.75 3968.52 3968.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 480 0.000128 4096 112 1720 83200 53.263 28.2573 617.352 827.466 1526.47 1526.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 710 6.4e-05 1024 240 528 163840 44.9528 13.5004 184.207 417.699 660.578 660.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1640 3.2e-05 2048 90 1776 607104 70.6682 56.0374 2262.46 1676.16 4065.43 4065.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 480 0.000128 4096 112 1728 87808 53.1486 28.3339 1326.44 837.858 2245.92 2246.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 710 6.4e-05 1024 240 528 163840 45.197 13.5534 124.414 419.393 603.063 603.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1640 3.2e-05 2048 90 1776 607200 70.9612 56.1582 2396.02 1677.37 4200.61 4200.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 480 0.000128 4096 112 1728 87680 53.4315 28.3876 1208.75 838.504 2129.21 2129.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 710 6.4e-05 1024 240 528 162816 44.7826 13.4723 102.812 416.338 577.629 577.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1640 3.2e-05 2048 90 1776 606912 70.6897 56.0442 2354.51 1675.66 4157.01 4157.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 480 0.000128 4096 112 1728 87552 53.1013 28.3554 711.296 836.685 1629.58 1629.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 710 6.4e-05 1024 240 528 159744 44.6576 13.3357 96.1327 412.639 566.992 567.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1640 3.2e-05 2048 90 1776 606720 70.5492 56.0599 1518.92 1677.21 3322.85 3322.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 480 0.000128 4096 112 1728 87552 53.079 28.34 1179.85 838.154 2099.56 2099.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 710 6.4e-05 1024 240 528 164864 44.9109 13.5333 121.374 418.713 598.749 598.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1640 3.2e-05 2048 90 1776 606816 70.7135 56.1619 2721.94 1676.77 4525.7 4525.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 480 0.000128 4096 112 1728 87360 53.3337 28.3956 824.579 837.462 1743.9 1744.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 710 6.4e-05 1024 240 528 157696 45.1705 13.376 79.4839 414.035 552.292 552.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1640 3.2e-05 2048 90 1776 606592 70.5475 56.1008 1719.08 1676.71 3522.56 3522.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 480 0.000128 4096 112 1728 86912 53.2425 28.3668 521.276 837.616 1440.64 1440.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 710 6.4e-05 1024 240 528 163840 44.8573 13.5052 116.108 417.805 592.492 592.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1640 3.2e-05 2048 90 1776 606976 70.5505 55.9903 2643.67 1676.29 4446.61 4446.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 480 0.000128 4096 112 1728 87552 53.128 28.3586 800.447 838.272 1720.34 1720.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 710 6.4e-05 1024 240 528 163840 44.8985 13.5926 78.7532 418.217 555.68 555.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1640 3.2e-05 2048 90 1776 606720 70.5044 56.0783 1735.76 1677.09 3539.54 3539.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 480 0.000128 4096 112 1728 87040 53.0125 28.3335 529.411 836.407 1447.3 1447.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 710 6.4e-05 1024 240 528 161280 44.7861 13.4122 125.661 414.665 598.745 598.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1640 3.2e-05 2048 90 1776 606816 70.7419 56.1927 2895.58 1676.86 4699.48 4699.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 480 0.000128 4096 112 1728 87552 53.2475 28.418 870.733 839.909 1792.44 1792.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 710 6.4e-05 1024 240 528 156672 44.5005 13.2722 85.976 408.23 552.196 552.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1640 3.2e-05 2048 90 1776 606528 70.5535 56.1321 2019.97 1674.9 3821.66 3821.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 480 0.000128 4096 112 1728 86400 53.1522 28.3423 601.706 835.131 1518.46 1518.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 710 6.4e-05 1024 240 528 163840 45.0754 13.5308 120.904 419.532 599.265 599.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1640 3.2e-05 2048 90 1776 606720 70.5188 56.0742 2749.99 1676.95 4553.64 4553.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 480 0.000128 4096 112 1728 87680 53.1164 28.3748 826.962 839.07 1747.66 1747.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 710 6.4e-05 1024 240 528 153600 45.3998 13.3387 82.3327 412.369 553.654 553.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1640 3.2e-05 2048 90 1776 606720 70.3848 55.9802 1960.17 1675.89 3762.53 3762.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 480 0.000128 4096 112 1728 85760 52.9571 28.2931 578.905 832.333 1492.62 1492.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 710 6.4e-05 1024 240 528 159744 44.588 13.3345 153.526 412.349 624.017 624.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1640 3.2e-05 2048 90 1776 606720 70.3754 56.0896 3514.47 1676 5317.05 5317.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 480 0.000128 4096 112 1728 87552 52.984 28.3294 1055.63 836.954 1974.03 1974.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 710 6.4e-05 1024 240 528 159744 44.6537 13.3579 97.8211 412.491 568.536 568.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1640 3.2e-05 2048 90 1776 605952 70.4696 55.9636 2240.43 1675.27 4042.24 4042.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 480 0.000128 4096 112 1728 86016 53.1093 28.2976 665.286 833.451 1580.28 1580.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 710 6.4e-05 1024 240 528 160000 44.7583 13.3666 150.178 412.672 621.196 621.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1640 3.2e-05 2048 90 1776 606800 70.8794 56.322 3457.98 1677.3 5262.59 5262.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 480 0.000128 4096 112 1728 87200 53.4674 28.406 1038.27 838.079 1958.36 1958.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 710 6.4e-05 1024 240 528 153600 45.5713 13.3609 98.1501 412.817 570.119 570.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1640 3.2e-05 2048 90 1776 606400 70.6636 56.1702 2338.51 1677.77 4143.22 4143.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 480 0.000128 4096 112 1728 86400 53.2958 28.3689 697.649 834.538 1613.98 1614.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 710 6.4e-05 1024 240 528 157696 45.1328 13.439 144.571 413.698 617.071 617.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1640 3.2e-05 2048 90 1776 606592 70.5287 56.0791 3400.54 1675.16 5202.41 5202.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 480 0.000128 4096 112 1728 86912 53.252 28.3651 1018.44 836.928 1937.12 1937.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 710 6.4e-05 1024 240 528 143360 45.7712 13.3468 87.6126 404.56 551.51 551.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1640 3.2e-05 2048 90 1776 606592 70.3628 56.0683 2236.03 1676.81 4039.38 4039.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 480 0.000128 4096 112 1728 86016 53.5073 28.326 662.107 838.198 1582.28 1582.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 710 6.4e-05 1024 240 528 153600 45.5447 13.3612 137.715 412.861 609.705 609.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1640 3.2e-05 2048 90 1776 606720 70.6725 56.1267 3289.32 1676.46 5092.7 5092.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 480 0.000128 4096 112 1728 86400 53.3448 28.3728 975.211 836.704 1893.77 1893.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 710 6.4e-05 1024 240 528 153600 45.4682 13.3489 89.7024 412.833 561.585 561.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1640 3.2e-05 2048 90 1776 605760 70.5263 56.1259 2115.87 1675.51 3918.14 3918.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 480 0.000128 4096 112 1728 86400 53.1998 28.3423 628.637 836.859 1547.17 1547.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 710 6.4e-05 1024 240 528 163840 44.867 13.5639 140.378 418.225 617.25 617.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1640 3.2e-05 2048 90 1776 606720 70.5139 56.0517 3145.23 1677.11 4949.01 4949.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 480 0.000128 4096 112 1728 87040 53.0394 28.3316 940.531 836.437 1858.47 1858.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 710 6.4e-05 1024 240 528 163840 44.8821 13.7423 94.2718 417.997 571.112 571.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1640 3.2e-05 2048 90 1776 606208 70.5293 55.9967 2115.94 1675.85 3918.43 3918.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 480 0.000128 4096 112 1728 86016 53.3907 28.3136 626.98 837.029 1545.84 1545.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 710 6.4e-05 1024 240 525 161792 45.2393 13.5004 202.943 418.05 679.956 680.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1640 3.2e-05 2048 90 1775 606848 70.6642 56.0697 2568.88 1677.57 4373.29 4373.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 480 0.000128 4096 112 1725 89088 52.914 28.3382 1537.87 839.195 2458.46 2458.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 710 6.4e-05 1024 240 525 161280 45.5025 13.5395 116.252 419.433 594.943 595.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1640 3.2e-05 2048 90 1775 606880 70.9591 56.1165 2304.9 1677.73 4109.82 4109.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 480 0.000128 4096 112 1725 88960 53.2009 28.3935 1167.58 838.711 2088.01 2088.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 710 6.4e-05 1024 240 525 158720 45.8887 13.6092 173.697 419.133 652.558 652.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1640 3.2e-05 2048 90 1775 606400 70.7097 56.1871 1488.48 1675.68 3291.16 3291.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 480 0.000128 4096 112 1725 88960 53.0906 28.3796 1319.24 838.115 2238.98 2239.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 710 6.4e-05 1024 240 525 159744 45.2092 13.4717 102.611 416.599 578.109 578.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1640 3.2e-05 2048 90 1775 606720 70.6679 56.0684 2450.18 1676.67 4253.7 4253.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 480 0.000128 4096 112 1725 88704 52.9991 28.3505 746.316 837.192 1664.99 1665.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 710 6.4e-05 1024 240 525 153600 45.4158 13.369 91.9468 412.215 563.169 563.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1640 3.2e-05 2048 90 1775 606720 70.4495 56.1009 1582.27 1675.46 3384.39 3384.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 480 0.000128 4096 112 1725 88320 52.9414 28.3361 1182.49 836.684 2100.59 2100.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 710 6.4e-05 1024 240 525 161280 45.3968 13.5373 112.662 418.698 590.512 590.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1640 3.2e-05 2048 90 1775 606592 70.7304 56.1137 2635.88 1676.69 4439.51 4439.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 480 0.000128 4096 112 1725 88704 53.1023 28.3868 802.9 837.277 1721.8 1721.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 710 6.4e-05 1024 240 525 157696 45.1748 13.6745 71.2645 413.969 544.307 544.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1640 3.2e-05 2048 90 1775 606144 70.5638 56.1097 1654.74 1676.32 3457.84 3457.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 480 0.000128 4096 112 1725 88704 52.8889 28.3584 512.174 837.698 1431.25 1431.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 710 6.4e-05 1024 240 525 159744 45.3741 13.4994 116.36 417.746 593.205 593.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1640 3.2e-05 2048 90 1775 606720 70.4843 56.0191 2733.11 1676.04 4535.76 4535.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 480 0.000128 4096 112 1725 89088 52.8459 28.3481 833.899 838.031 1753.26 1753.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 710 6.4e-05 1024 240 525 155648 45.9398 13.5021 76.0595 418.17 553.898 554.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1640 3.2e-05 2048 90 1775 606208 70.485 56.1329 1804.33 1676.91 3607.96 3608.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 480 0.000128 4096 112 1725 88064 52.7675 28.3188 549.728 836.425 1467.37 1467.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 710 6.4e-05 1024 240 525 156672 45.4201 13.4101 120.272 414.322 593.652 593.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1640 3.2e-05 2048 90 1775 606528 70.7625 56.2071 2894.23 1675.46 4696.78 4696.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 480 0.000128 4096 112 1725 88704 53.0067 28.3931 879.568 837.746 1798.85 1798.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 710 6.4e-05 1024 240 525 147456 45.825 13.276 82.2445 408.542 550.104 550.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1640 3.2e-05 2048 90 1775 605952 70.5415 56.2412 2061.84 1676.09 3864.82 3864.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 480 0.000128 4096 112 1725 87552 52.8565 28.3436 621.407 835.741 1538.48 1538.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 710 6.4e-05 1024 240 525 158720 45.7019 13.5307 118.856 419.541 597.849 598.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1640 3.2e-05 2048 90 1775 606400 70.6061 56.1205 2810.85 1677.02 4614.7 4614.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 480 0.000128 4096 112 1725 88960 52.8715 28.3747 856.017 839.046 1776.44 1776.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 710 6.4e-05 1024 240 525 153600 45.3955 13.3332 81.889 412.967 553.799 553.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1640 3.2e-05 2048 90 1775 606080 70.4021 56.129 1971.15 1677.25 3775.03 3775.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 480 0.000128 4096 112 1725 87040 52.7083 28.2767 587.556 832.595 1501.26 1501.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 710 6.4e-05 1024 240 525 153600 45.4036 13.3339 141.148 412.294 612.397 612.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1640 3.2e-05 2048 90 1775 606720 70.3632 56.1189 3416.23 1675.99 5218.8 5218.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 480 0.000128 4096 112 1725 88320 52.8191 28.3238 1034.55 836.836 1952.66 1952.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 710 6.4e-05 1024 240 525 147456 46.3156 13.335 90.6487 412.813 563.331 563.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1640 3.2e-05 2048 90 1775 605952 70.4766 56.1418 2287.24 1676.58 4090.55 4090.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 480 0.000128 4096 112 1725 87552 52.8182 28.293 687.656 834 1602.9 1603.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 710 6.4e-05 1024 240 525 153600 45.5468 13.3633 140.494 412.568 612.188 612.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1640 3.2e-05 2048 90 1775 606400 70.9128 56.1615 3430.61 1676.98 5234.77 5234.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 480 0.000128 4096 112 1725 88800 53.1449 28.4127 1047.5 837.922 1967.11 1967.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 710 6.4e-05 1024 240 525 153600 45.5716 13.366 95.2656 412.473 566.896 567.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1640 3.2e-05 2048 90 1775 606400 70.6453 56.129 2292.61 1676.33 4095.82 4095.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 480 0.000128 4096 112 1725 88000 52.9662 28.367 695.761 833.706 1610.93 1611.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 710 6.4e-05 1024 240 525 157696 45.1343 13.3741 140.847 414.086 613.673 613.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1640 3.2e-05 2048 90 1775 606144 70.5416 56.1196 3326.03 1676.76 5129.57 5129.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 480 0.000128 4096 112 1725 88704 52.8731 28.3578 1009.57 838.449 1929.38 1929.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 710 6.4e-05 1024 240 525 143360 45.7296 13.561 84.6685 404.284 548.463 548.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1640 3.2e-05 2048 90 1775 605696 70.4122 55.9821 2175.19 1675.68 3977.37 3977.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 480 0.000128 4096 112 1725 87808 52.9189 28.3268 653.252 837.636 1572.27 1572.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 710 6.4e-05 1024 240 525 153600 45.5555 13.3606 133.185 412.636 604.952 605.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1640 3.2e-05 2048 90 1775 606240 70.7383 56.2032 3218.69 1676.31 5022.05 5022.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 480 0.000128 4096 112 1725 88320 52.9628 28.3689 971.403 835.527 1888.39 1888.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 710 6.4e-05 1024 240 525 153600 45.4525 13.4062 87.9739 412.8 559.852 560.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1640 3.2e-05 2048 90 1775 605760 70.5065 56.1055 2125.51 1675.35 3927.58 3927.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 480 0.000128 4096 112 1725 88320 52.8065 28.36 642.352 836.157 1559.81 1559.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 710 6.4e-05 1024 240 525 155648 45.9404 13.9489 128.881 417.837 606.83 607.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1640 3.2e-05 2048 90 1775 606208 70.4975 56.0339 3069.63 1675.55 4871.82 4871.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 480 0.000128 4096 112 1725 88064 52.8045 28.3295 928.136 835.637 1845.04 1845.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 710 6.4e-05 1024 240 525 147456 47.1924 13.5045 85.6382 418.39 564.949 565.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1640 3.2e-05 2048 90 1775 606208 70.4996 56.0227 2173.59 1677.46 3977.68 3977.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 480 0.000128 4096 112 1725 88064 52.8495 28.3157 659.684 837.194 1578.18 1578.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 710 6.4e-05 1024 240 512 157696 45.8279 13.6908 163.249 417.595 640.587 640.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1640 3.2e-05 2048 90 1792 606848 70.6211 56.05 2262.42 1675.52 4064.72 4064.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 480 0.000128 4096 112 1728 87552 53.3019 28.3218 1270.69 837.705 2190.16 2190.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 710 6.4e-05 1024 240 512 155648 46.1637 13.5036 160.228 418.146 638.263 638.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1640 3.2e-05 2048 90 1792 606720 70.6189 56.1647 1456.09 1677.64 3260.62 3260.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 480 0.000128 4096 112 1728 87552 53.3705 28.3457 1273.47 838.972 2194.3 2194.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 710 6.4e-05 1024 240 512 158720 45.8036 13.5393 115.374 419.485 594.424 594.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1640 3.2e-05 2048 90 1792 606880 70.9387 56.1175 2307.55 1677.78 4112.49 4112.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 480 0.000128 4096 112 1728 87360 53.4794 28.3853 1164.25 838.808 2085.06 2085.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 710 6.4e-05 1024 240 512 158720 45.8602 13.5328 169.616 419.203 648.44 648.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1640 3.2e-05 2048 90 1792 606400 70.6629 56.1357 1490 1675.65 3292.56 3292.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 480 0.000128 4096 112 1728 87040 53.4701 28.383 1221.85 846.365 2150.21 2150.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 710 6.4e-05 1024 240 512 156672 45.5728 14.131 102.466 416.693 579.089 579.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1640 3.2e-05 2048 90 1792 606720 70.6519 56.1169 2507.78 1677.03 4311.69 4311.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 480 0.000128 4096 112 1728 87168 53.1949 28.3587 746.118 837.389 1665.2 1665.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 710 6.4e-05 1024 240 512 153600 45.4295 13.3677 97.7228 412.287 569.03 569.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1640 3.2e-05 2048 90 1792 606720 70.4309 56.1603 1599.77 1675.75 3402.22 3402.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 480 0.000128 4096 112 1728 86784 53.2275 28.3458 1243.41 837.218 2162.34 2162.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 710 6.4e-05 1024 240 512 157696 45.852 13.5391 103.236 418.734 581.584 581.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1640 3.2e-05 2048 90 1792 606592 70.7747 56.1623 2458.69 1675.55 4261.28 4261.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 480 0.000128 4096 112 1728 87360 53.3355 28.3813 735.458 836.918 1654.23 1654.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 710 6.4e-05 1024 240 512 150528 46.1268 13.3732 63.8383 413.686 537.244 537.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1640 3.2e-05 2048 90 1792 606144 70.5351 56.0432 1571.32 1675.33 3373.33 3373.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 480 0.000128 4096 112 1728 86912 53.2718 28.3641 474.96 836.916 1393.64 1393.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 710 6.4e-05 1024 240 512 150528 46.9172 13.5507 83.2865 418.923 562.89 563.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1640 3.2e-05 2048 90 1792 606144 70.743 56.1336 1284.58 1676.12 3087.69 3087.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 480 0.000128 4096 112 1728 87360 53.3967 28.3936 1114.69 838.121 2034.74 2034.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 710 6.4e-05 1024 240 512 155648 45.9519 13.9716 102.94 417.644 580.733 580.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1640 3.2e-05 2048 90 1792 606720 70.5648 56.1564 2495.19 1675.62 4297.64 4297.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 480 0.000128 4096 112 1728 87552 53.1266 28.3448 751.751 837.959 1671.32 1671.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 710 6.4e-05 1024 240 512 155648 45.9856 13.5107 70.1466 418.221 548.095 548.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1640 3.2e-05 2048 90 1792 606208 70.4612 56.0264 1672.8 1677.14 3476.53 3476.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 480 0.000128 4096 112 1728 87040 53.0274 28.3357 506.344 836.551 1424.39 1424.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 710 6.4e-05 1024 240 512 147456 46.3054 13.3402 55.6712 412.338 527.866 528.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1640 3.2e-05 2048 90 1792 605952 70.5307 56.1036 1381.47 1674.65 3182.85 3182.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 480 0.000128 4096 112 1728 86016 53.1108 28.2933 417.372 833.426 1332.33 1332.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 710 6.4e-05 1024 240 512 152064 46.0372 13.411 144.09 414.406 618.169 618.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1640 3.2e-05 2048 90 1792 606528 70.7121 56.1321 3542.52 1675.88 5345.35 5345.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 480 0.000128 4096 112 1728 87552 53.221 28.3896 1057.06 838.068 1976.87 1976.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 710 6.4e-05 1024 240 512 147456 45.7965 13.269 87.9338 408.241 555.456 555.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1640 3.2e-05 2048 90 1792 605952 70.512 56.1683 2227.65 1674.9 4029.34 4029.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 480 0.000128 4096 112 1728 86400 53.1159 28.3628 662.156 835.039 1578.8 1578.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 710 6.4e-05 1024 240 512 138240 47.245 13.5148 68.7063 408.337 538.019 538.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1640 3.2e-05 2048 90 1792 606528 70.654 56.1213 1843.76 1675.86 3646.51 3646.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 480 0.000128 4096 112 1728 86400 53.363 28.3901 543.025 835.422 1460.33 1460.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 710 6.4e-05 1024 240 512 158720 45.6769 13.5332 139.079 419.035 617.546 617.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1640 3.2e-05 2048 90 1792 606400 70.555 56.0599 3313.29 1674.97 5114.98 5115.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 480 0.000128 4096 112 1728 87040 53.2845 28.3714 987.073 837.906 1906.77 1906.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 710 6.4e-05 1024 240 512 153600 45.3803 13.3642 91.3605 412.723 563.047 563.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1640 3.2e-05 2048 90 1792 606080 70.3542 56.003 2213.6 1677.01 4017.08 4017.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 480 0.000128 4096 112 1728 85760 52.9703 28.273 653.691 832.504 1567.58 1567.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 710 6.4e-05 1024 240 512 153600 45.4758 13.3468 76.9867 412.893 548.923 549.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1640 3.2e-05 2048 90 1792 605760 70.5309 56.0909 1857.52 1675.71 3659.95 3660.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 480 0.000128 4096 112 1728 86400 53.1914 28.3564 552.699 836.327 1470.71 1470.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 710 6.4e-05 1024 240 512 153600 45.4111 13.334 128.63 412.637 600.236 600.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1640 3.2e-05 2048 90 1792 606720 70.402 56.0553 3144.01 1677.49 4948.08 4948.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 480 0.000128 4096 112 1728 86784 53.1846 28.3156 928.924 837.529 1848.08 1848.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 710 6.4e-05 1024 240 512 147456 46.3174 13.3858 80.3071 412.421 552.656 552.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1640 3.2e-05 2048 90 1792 605952 70.4798 56.3259 2025.96 1675 3827.88 3827.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 480 0.000128 4096 112 1728 86016 53.0881 28.2866 597.039 833.88 1512.43 1512.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 710 6.4e-05 1024 240 512 129024 46.3701 13.172 61.994 396.133 517.89 518.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1640 3.2e-05 2048 90 1792 605952 70.3672 56.1198 1768.94 1675.5 3571.03 3571.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 480 0.000128 4096 112 1728 85248 52.8989 28.2583 516.617 829.745 1427.65 1427.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 710 6.4e-05 1024 240 512 153600 45.5685 13.3679 126.754 412.606 598.513 598.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1640 3.2e-05 2048 90 1792 606800 70.8911 56.183 3085.43 1677.1 4889.7 4889.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 480 0.000128 4096 112 1728 87200 53.4634 28.4297 920.481 839.349 1841.85 1841.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 710 6.4e-05 1024 240 512 153600 45.5743 13.3589 87.6508 412.834 559.637 559.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1640 3.2e-05 2048 90 1792 606400 70.6572 56.2479 2144.54 1677.8 3949.36 3949.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 480 0.000128 4096 112 1728 86400 53.303 28.3771 634.675 835.491 1551.98 1552.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 710 6.4e-05 1024 240 512 153600 45.589 13.3755 73.6203 412.635 545.445 545.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1640 3.2e-05 2048 90 1792 606000 70.7918 56.1255 1779.53 1674.54 3581.09 3581.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 480 0.000128 4096 112 1728 84000 53.1717 28.2988 513.254 826.634 1421.5 1421.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 710 6.4e-05 1024 240 512 150528 46.1168 13.3737 119.376 414.03 593.118 593.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1640 3.2e-05 2048 90 1792 606144 70.5798 56.1014 3016.6 1676.55 4819.94 4820.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 480 0.000128 4096 112 1728 86912 53.2675 28.3832 899.323 837.618 1818.72 1818.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 710 6.4e-05 1024 240 512 143360 45.7819 13.246 79.9916 404.568 543.838 544.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1640 3.2e-05 2048 90 1792 605696 70.4081 56.007 2089.64 1676.85 3893.02 3893.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 480 0.000128 4096 112 1728 86016 53.4961 28.3392 616.048 838.217 1536.23 1536.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 710 6.4e-05 1024 240 512 129024 47.8965 13.2487 60.7676 404.761 526.886 527.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1640 3.2e-05 2048 90 1792 604800 70.6314 56.0346 1716.42 1674.93 3518.12 3518.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 480 0.000128 4096 112 1728 86016 53.6004 28.3853 507.424 838.93 1428.47 1428.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 710 6.4e-05 1024 240 512 153600 45.5551 13.3919 119.877 412.383 591.425 591.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1640 3.2e-05 2048 90 1792 606240 70.7483 56.1152 2948.81 1675.3 4751.09 4751.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 480 0.000128 4096 112 1728 86400 53.3354 28.3717 880.445 835.003 1797.29 1797.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 710 6.4e-05 1024 240 512 153600 45.4839 13.3489 87.1596 412.44 558.666 558.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1640 3.2e-05 2048 90 1792 605760 70.6057 56.0312 2104.34 1673.95 3905.04 3905.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 480 0.000128 4096 112 1728 86400 53.196 28.3516 622.448 835.566 1539.7 1539.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 710 6.4e-05 1024 240 512 138240 46.2264 13.2476 65.4325 402.722 527.853 528.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1640 3.2e-05 2048 90 1792 604800 70.7256 56.0558 1734.25 1674.72 3535.86 3535.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 480 0.000128 4096 112 1728 86400 53.4772 28.3971 517.206 837.511 1436.72 1436.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 710 6.4e-05 1024 240 512 155648 45.9262 13.5044 123.192 418.18 601.022 601.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1640 3.2e-05 2048 90 1792 606208 70.4868 56.1651 2966.71 1676.9 4770.37 4770.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 480 0.000128 4096 112 1728 87040 53.0306 28.3308 883.485 836.32 1801.3 1801.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 710 6.4e-05 1024 240 512 147456 47.2009 13.5015 79.9783 417.999 558.899 559.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1640 3.2e-05 2048 90 1792 606208 70.4389 56.0386 2003.53 1675.88 3806.01 3806.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 480 0.000128 4096 112 1728 86016 53.3848 28.3136 587.095 836.45 1505.37 1505.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 710 6.4e-05 1024 240 512 122880 47.2767 13.1803 59.8185 396.253 516.748 516.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1640 3.2e-05 2048 90 1792 605184 70.5204 55.978 1810.15 1673.69 3610.44 3610.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 480 0.000128 4096 112 1728 82944 53.3119 28.2294 521.34 826.658 1429.67 1429.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 710 6.4e-05 1024 240 520 161792 45.1906 13.5045 167.816 418.094 644.83 645.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1640 3.2e-05 2048 90 1800 606976 70.6271 56.2396 2300.28 1677.55 4104.81 4104.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 480 0.000128 4096 112 1720 88064 53.0814 28.326 1321.18 852.237 2254.97 2255.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 710 6.4e-05 1024 240 520 159744 45.5203 13.5045 166.81 417.744 643.805 643.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1640 3.2e-05 2048 90 1800 606976 70.5013 56.0412 1481.76 1676.05 3284.47 3284.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 480 0.000128 4096 112 1720 88064 53.1403 28.3564 1321.28 838.038 2240.96 2241.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 710 6.4e-05 1024 240 520 163840 45.1297 13.5402 133.667 419.091 611.651 611.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1640 3.2e-05 2048 90 1800 607040 70.8304 56.1193 2611.56 1676.17 4414.79 4414.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 480 0.000128 4096 112 1720 88000 53.2079 28.402 1336.32 837.911 2259.27 2259.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 710 6.4e-05 1024 240 520 163840 45.0924 13.7852 103.675 419.044 581.822 581.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1640 3.2e-05 2048 90 1800 606720 70.5656 56.0664 1660.99 1675.03 3462.76 3462.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 480 0.000128 4096 112 1720 87680 53.1539 28.3802 1256.33 838.066 2176.06 2176.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 710 6.4e-05 1024 240 520 153600 45.6597 13.3775 186.324 412.338 657.921 658.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1640 3.2e-05 2048 90 1800 606240 70.7312 56.1848 1359.21 1675.09 3161.33 3161.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 480 0.000128 4096 112 1720 87360 53.1922 28.3709 1486.79 834.995 2403.5 2403.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 710 6.4e-05 1024 240 520 159744 45.238 13.4717 100.462 416.367 575.757 575.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1640 3.2e-05 2048 90 1800 606720 70.6826 56.0681 2411.28 1675.7 4213.84 4213.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 480 0.000128 4096 112 1720 87552 53.0819 28.3462 718.687 836.733 1636.98 1637.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 710 6.4e-05 1024 240 520 153600 45.4068 13.335 64.4942 412.63 536.079 536.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1640 3.2e-05 2048 90 1800 606720 70.4328 55.9882 1574.71 1677.13 3378.37 3378.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 480 0.000128 4096 112 1720 87552 52.9637 28.3262 470.141 837.99 1389.56 1389.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 710 6.4e-05 1024 240 520 147456 45.7948 13.2909 76.9246 408.545 544.773 544.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1640 3.2e-05 2048 90 1800 605952 70.5434 56.0885 1291.51 1676.12 3094.36 3094.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 480 0.000128 4096 112 1720 86400 53.2453 28.3509 1049.9 835.722 1967.35 1967.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 710 6.4e-05 1024 240 520 161280 45.3885 13.6941 149.03 418.418 626.756 626.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1640 3.2e-05 2048 90 1800 606816 70.668 56.1398 3452.18 1675.58 5254.67 5254.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 480 0.000128 4096 112 1720 87808 53.1547 28.3914 1033.07 836.623 1951.37 1951.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 710 6.4e-05 1024 240 520 157696 45.1299 13.4402 91.4387 414.032 564.258 564.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1640 3.2e-05 2048 90 1800 606592 70.4928 56.0706 2165.55 1676.51 3968.73 3968.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 480 0.000128 4096 112 1720 87808 53.0212 28.3607 647.909 837.618 1567.04 1567.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 710 6.4e-05 1024 240 520 161280 45.3783 13.6136 76.7767 418.633 554.627 554.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1640 3.2e-05 2048 90 1800 606144 70.698 56.0763 1758.02 1674.95 3559.87 3559.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 480 0.000128 4096 112 1720 87360 53.2839 28.3908 527.632 837.341 1446.78 1446.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 710 6.4e-05 1024 240 520 159744 45.3839 13.4962 137.138 417.744 613.986 614.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1640 3.2e-05 2048 90 1800 606976 70.4701 56.0021 3210.36 1676.27 5013.22 5013.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 480 0.000128 4096 112 1720 88064 52.9697 28.3442 959.091 838.048 1878.59 1878.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 710 6.4e-05 1024 240 520 155648 45.9453 13.5024 85.1264 418.179 562.97 563.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1640 3.2e-05 2048 90 1800 606720 70.4332 56.3054 2038.95 1676.93 3842.72 3842.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 480 0.000128 4096 112 1720 87040 53.0252 28.3197 607.622 836.319 1525.42 1525.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 710 6.4e-05 1024 240 520 147456 46.3117 13.3349 66.1331 412.481 538.476 538.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1640 3.2e-05 2048 90 1800 605952 70.485 55.9847 1653.39 1675.26 3455.22 3455.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 480 0.000128 4096 112 1720 86016 53.1319 28.2829 486.608 833.359 1401.51 1401.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 710 6.4e-05 1024 240 520 156672 45.4196 14.2361 136.396 414.714 610.985 611.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1640 3.2e-05 2048 90 1800 606528 70.7414 56.151 3293.67 1677.06 5097.73 5097.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 480 0.000128 4096 112 1720 87552 53.2512 28.3873 977.432 838.544 1897.75 1897.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 710 6.4e-05 1024 240 520 147456 45.7994 13.2694 84.3102 408.288 551.885 552.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1640 3.2e-05 2048 90 1800 605952 70.4901 56.0558 2133.44 1675.07 3935.17 3935.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 480 0.000128 4096 112 1720 86400 53.1089 28.3415 626.874 835.822 1544.28 1544.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 710 6.4e-05 1024 240 520 152064 45.2766 13.2874 76.639 408.669 544.087 544.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1640 3.2e-05 2048 90 1800 606528 70.655 56.1145 1880.64 1677.25 3684.76 3684.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 480 0.000128 4096 112 1720 86400 53.3428 28.3779 554.449 836.32 1472.62 1472.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 710 6.4e-05 1024 240 520 129024 46.3933 13.1751 59.0851 396.128 515.001 515.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1640 3.2e-05 2048 90 1800 605952 70.4035 56.0006 1670.62 1675.71 3472.85 3472.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 480 0.000128 4096 112 1720 85248 52.902 28.2521 486.1 829.801 1397.19 1397.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 710 6.4e-05 1024 240 520 163840 45.0692 13.5332 134.348 419.458 612.637 612.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1640 3.2e-05 2048 90 1800 606720 70.5528 56.2382 3082.39 1676.68 4885.98 4886.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 480 0.000128 4096 112 1720 87680 53.1246 28.3747 919.147 838.765 1839.55 1839.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 710 6.4e-05 1024 240 520 153600 45.3962 13.3325 85.6311 412.77 557.368 557.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1640 3.2e-05 2048 90 1800 606720 70.4113 56.0242 2096.28 1677.18 3900 3900.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 480 0.000128 4096 112 1720 85760 52.9716 28.2789 609.655 832.577 1523.62 1523.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 710 6.4e-05 1024 240 520 153600 45.4859 13.3494 71.9307 412.829 543.82 543.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1640 3.2e-05 2048 90 1800 605760 70.5028 56.0845 1753.5 1675.51 3555.7 3555.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 480 0.000128 4096 112 1720 86400 53.2251 28.3441 515.009 836.258 1432.97 1433.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 710 6.4e-05 1024 240 520 143360 46.9404 13.3486 66.1355 412.659 539.304 539.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1640 3.2e-05 2048 90 1800 606720 70.4345 56.0539 1731.94 1676.28 3534.82 3534.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 480 0.000128 4096 112 1720 84480 52.826 28.2359 507.082 826.268 1414.55 1414.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 710 6.4e-05 1024 240 520 153600 45.4064 13.333 118.371 412.286 589.619 589.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1640 3.2e-05 2048 90 1800 606720 70.4264 56.1213 2905.79 1675.76 4708.2 4708.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 480 0.000128 4096 112 1720 87552 52.9653 28.3292 872.479 837.377 1791.28 1791.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 710 6.4e-05 1024 240 520 147456 46.2988 13.3311 81.9246 412.88 554.654 554.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1640 3.2e-05 2048 90 1800 605952 70.5155 55.9538 2062.9 1676.26 3865.74 3865.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 480 0.000128 4096 112 1720 86016 53.102 28.2995 605.191 834.081 1520.81 1520.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 710 6.4e-05 1024 240 520 129024 46.3777 13.2379 60.1666 396.403 516.406 516.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1640 3.2e-05 2048 90 1800 605952 70.4089 56.0267 1702.23 1676.89 3505.66 3505.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 480 0.000128 4096 112 1720 85248 52.9296 28.273 495.191 830.38 1406.9 1407.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 710 6.4e-05 1024 240 520 122880 47.2704 13.1716 53.5454 396.208 510.418 510.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1640 3.2e-05 2048 90 1800 605184 70.5083 55.9672 1597.75 1673.48 3397.81 3397.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 480 0.000128 4096 112 1720 82944 53.2997 28.2235 451.788 826.101 1359.54 1359.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 710 6.4e-05 1024 240 520 153600 45.5476 13.3692 123.3 412.299 594.739 594.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1640 3.2e-05 2048 90 1800 606800 70.9013 56.1721 3022.24 1675.86 4825.28 4825.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 480 0.000128 4096 112 1720 87200 53.4882 28.4124 896.196 837.367 1815.6 1815.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 710 6.4e-05 1024 240 520 153600 45.5693 13.3597 85.1579 412.817 557.12 557.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1640 3.2e-05 2048 90 1800 606400 70.7008 56.1848 2051.88 1677.71 3856.58 3856.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 480 0.000128 4096 112 1720 86400 53.3051 28.3607 602.26 834.495 1518.55 1518.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 710 6.4e-05 1024 240 520 153600 45.6092 13.3733 73.551 412.873 545.625 545.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1640 3.2e-05 2048 90 1800 606000 70.7886 56.1479 1778.36 1675.5 3580.9 3581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 480 0.000128 4096 112 1720 84000 53.1484 28.2911 516.262 826.179 1424.01 1424.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 710 6.4e-05 1024 240 520 153600 45.4795 13.3547 69.1732 412.692 540.92 541.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1640 3.2e-05 2048 90 1800 604800 70.5837 56.1781 1626.81 1674.52 3428.21 3428.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 480 0.000128 4096 112 1720 83200 53.279 28.2747 464.137 826.095 1371.92 1372.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 710 6.4e-05 1024 240 528 153600 46.3329 13.5039 182.439 418.095 660.597 660.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1640 3.2e-05 2048 90 1776 606976 70.4778 55.9883 2466.16 1677.55 4270.29 4270.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 480 0.000128 4096 112 1728 87040 53.2331 28.3379 1501.28 838.776 2421.78 2421.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 710 6.4e-05 1024 240 528 151552 46.5831 13.5008 178.629 417.742 656.686 656.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1640 3.2e-05 2048 90 1776 606976 70.4494 56.106 1587.2 1676.02 3389.88 3389.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 480 0.000128 4096 112 1728 87040 53.3129 28.3507 1499.67 838.106 2419.59 2419.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 710 6.4e-05 1024 240 528 147456 46.2834 13.3325 174.604 412.636 647.079 647.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1640 3.2e-05 2048 90 1776 606720 70.4074 56.0108 1313.64 1677.18 3117.34 3117.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 480 0.000128 4096 112 1728 86784 53.2579 28.3441 1492.85 837.625 2412.22 2412.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 710 6.4e-05 1024 240 528 156160 46.2489 13.5412 120.783 419.479 600.274 600.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1640 3.2e-05 2048 90 1776 607040 70.7883 56.1401 2395.73 1677.75 4200.51 4200.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 480 0.000128 4096 112 1728 87040 53.5349 28.4014 1152.38 839.92 2074.39 2074.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 710 6.4e-05 1024 240 528 153600 46.5159 13.5291 93.3828 419.488 573.133 573.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1640 3.2e-05 2048 90 1776 606720 70.5503 56.1274 1564.67 1676.79 3368.24 3368.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 480 0.000128 4096 112 1728 87040 53.3915 28.4043 1081.2 838.934 2002.06 2002.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 710 6.4e-05 1024 240 528 145920 46.7445 13.365 157.948 416.283 634.57 634.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1640 3.2e-05 2048 90 1776 606240 70.7565 56.234 1280.15 1691.21 3098.46 3098.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 480 0.000128 4096 112 1728 86400 53.5002 28.3689 1188.01 842.975 2113 2113.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 710 6.4e-05 1024 240 528 153600 46.0092 13.4717 142.605 416.345 618.644 618.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1640 3.2e-05 2048 90 1776 606720 70.533 56.0511 3334.92 1675.67 5137.28 5137.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 480 0.000128 4096 112 1728 86784 53.2565 28.3486 986.565 836.58 1904.88 1904.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 710 6.4e-05 1024 240 528 147456 46.251 13.3368 85.9687 412.681 558.455 558.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1640 3.2e-05 2048 90 1776 606720 70.3448 56.2586 2092.87 1677.36 3896.94 3897.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 480 0.000128 4096 112 1728 86784 53.1708 28.3361 620.902 837.619 1540.16 1540.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 710 6.4e-05 1024 240 528 147456 45.797 13.2782 116.32 408.528 584.142 584.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1640 3.2e-05 2048 90 1776 605952 70.5168 56.2842 1688.38 1676.04 3491.34 3491.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 480 0.000128 4096 112 1728 86400 53.1519 28.3546 1549.34 835.614 2466.59 2466.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 710 6.4e-05 1024 240 528 147456 46.3167 13.3964 104.538 412.422 576.894 577.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1640 3.2e-05 2048 90 1776 605952 70.4907 55.9785 1428.13 1675.03 3229.74 3229.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 480 0.000128 4096 112 1728 86016 53.1049 28.2802 1528.5 833.235 2443.26 2443.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 710 6.4e-05 1024 240 528 154112 46.447 13.5292 133.154 418.483 611.836 612.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1640 3.2e-05 2048 90 1776 606816 70.6596 56.1234 3091.76 1676.03 4894.68 4894.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 480 0.000128 4096 112 1728 86464 53.5965 28.3935 912.265 836.745 1831.14 1831.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 710 6.4e-05 1024 240 528 150528 46.135 14.3583 82.3654 414.036 557.116 557.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1640 3.2e-05 2048 90 1776 606592 70.5368 56.2052 1944.14 1676.54 3747.53 3747.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 480 0.000128 4096 112 1728 86016 53.543 28.352 577.677 837.743 1497.44 1497.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 710 6.4e-05 1024 240 528 150528 46.9029 13.5396 68.0897 418.918 547.667 547.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1640 3.2e-05 2048 90 1776 606144 70.6877 56.1316 1598.35 1676.09 3401.38 3401.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 480 0.000128 4096 112 1728 86016 53.7275 28.3878 475.094 837.93 1395.27 1395.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 710 6.4e-05 1024 240 528 143360 45.8076 13.413 98.4827 404.57 562.493 562.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1640 3.2e-05 2048 90 1776 606592 70.3781 56.1418 1440.55 1676.85 3244.03 3244.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 480 0.000128 4096 112 1728 86016 53.5081 28.3263 432.742 838.228 1352.93 1353.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 710 6.4e-05 1024 240 528 151552 46.511 13.4984 126.005 417.819 604.053 604.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1640 3.2e-05 2048 90 1776 606976 70.4534 55.9909 2995.22 1676.34 4798.11 4798.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 480 0.000128 4096 112 1728 87040 53.2296 28.3579 890.295 838.173 1810.19 1810.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 710 6.4e-05 1024 240 528 147456 47.1833 13.5067 79.5866 417.805 558.302 558.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1640 3.2e-05 2048 90 1776 606720 70.451 56.0082 1936.13 1675.41 3738.11 3738.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 480 0.000128 4096 112 1728 86016 53.3174 28.3153 573.093 835.699 1490.56 1490.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 710 6.4e-05 1024 240 528 147456 46.3192 14.8667 67.2068 412.813 541.433 541.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1640 3.2e-05 2048 90 1776 605952 70.4826 56.0845 1614.37 1676.61 3417.65 3417.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 480 0.000128 4096 112 1728 86016 53.0836 28.2916 481.407 834.75 1397.66 1397.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 710 6.4e-05 1024 240 528 147456 47.1909 13.5004 60.0162 418.458 539.387 539.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1640 3.2e-05 2048 90 1776 606208 70.4851 56.1455 1424.59 1677.09 3228.41 3228.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 480 0.000128 4096 112 1728 86016 53.3873 28.3297 425.634 836.928 1344.41 1344.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 710 6.4e-05 1024 240 528 152064 46.0314 13.4144 122.029 414.714 596.401 596.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1640 3.2e-05 2048 90 1776 606528 70.739 56.2217 2929.39 1677.04 4733.49 4733.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 480 0.000128 4096 112 1728 86976 53.4046 28.3947 879.794 838.515 1800.24 1800.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 710 6.4e-05 1024 240 528 147456 45.8268 13.2731 83.6534 408.547 551.515 551.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1640 3.2e-05 2048 90 1776 605952 70.4753 56.0579 2027.93 1676.12 3830.7 3830.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 480 0.000128 4096 112 1728 86400 53.1055 28.3401 601.966 835.764 1519.31 1519.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 710 6.4e-05 1024 240 528 138240 47.2281 13.3102 66.8198 408.329 535.904 536.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1640 3.2e-05 2048 90 1776 606528 70.6322 56.1705 1718.5 1675.83 3521.23 3521.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 480 0.000128 4096 112 1728 86400 53.3651 28.3847 510.915 835.405 1428.2 1428.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 710 6.4e-05 1024 240 528 129024 46.3925 13.1756 62.9861 396.079 518.851 519.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1640 3.2e-05 2048 90 1776 605952 70.3873 55.9862 1721.3 1675.28 3523.06 3523.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 480 0.000128 4096 112 1728 85248 52.8946 28.2952 508.188 829.631 1419.14 1419.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 710 6.4e-05 1024 240 528 153600 46.4693 13.5264 122.599 419.143 601.955 602.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1640 3.2e-05 2048 90 1776 606720 70.521 56.1137 2899.05 1675.43 4701.23 4701.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 480 0.000128 4096 112 1728 87040 53.2921 28.3648 871.39 839.419 1792.6 1792.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 710 6.4e-05 1024 240 528 143360 46.8529 13.3421 82.5827 412.77 555.765 555.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1640 3.2e-05 2048 90 1776 606720 70.3503 55.984 2069.04 1677.19 3872.66 3872.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 480 0.000128 4096 112 1728 85760 52.9772 28.2763 608.614 833.156 1523.15 1523.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 710 6.4e-05 1024 240 528 138240 47.7252 13.3436 67.0237 412.491 540.807 540.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1640 3.2e-05 2048 90 1776 605760 70.5183 56.0375 1704.26 1674.13 3505.06 3505.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 480 0.000128 4096 112 1728 86400 53.2205 28.355 505.863 835.559 1423.13 1423.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 710 6.4e-05 1024 240 528 143360 46.9346 13.3452 65.3447 412.98 538.823 538.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1640 3.2e-05 2048 90 1776 606720 70.3828 56.0197 1597.1 1677.63 3401.24 3401.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 480 0.000128 4096 112 1728 84480 52.8351 28.2436 463.868 826.463 1371.54 1371.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 710 6.4e-05 1024 240 550 149504 46.9268 13.5018 179.171 417.589 657.414 657.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1640 3.2e-05 2048 90 1800 606720 70.4447 56.2176 2599.75 1675.51 4402.03 4402.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 480 0.000128 4096 112 1750 86272 53.5161 28.347 1504.78 837.633 2424.42 2424.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 710 6.4e-05 1024 240 550 147456 47.2551 13.5025 176.715 418.092 655.793 655.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1640 3.2e-05 2048 90 1800 606720 70.4335 56.0148 1656.97 1677.42 3460.94 3461.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 480 0.000128 4096 112 1750 86016 53.7451 28.3423 1496.1 838.788 2417.12 2417.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 710 6.4e-05 1024 240 550 141312 47.3041 14.4554 169.082 412.667 643.73 643.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1640 3.2e-05 2048 90 1800 606336 70.4014 56.0128 1359.84 1677.38 3163.74 3163.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 480 0.000128 4096 112 1750 86016 53.5739 28.3361 1487.56 837.725 2407.33 2407.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 710 6.4e-05 1024 240 550 148480 47.3388 13.5412 114.264 419.085 594.456 594.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1640 3.2e-05 2048 90 1800 606720 70.7997 56.1437 2427.4 1676.16 4230.62 4230.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 480 0.000128 4096 112 1750 86080 53.8434 28.3873 1158.48 838.204 2079.05 2079.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 710 6.4e-05 1024 240 550 148480 47.2529 13.8767 87.4705 419.123 567.947 568.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1640 3.2e-05 2048 90 1800 606400 70.5799 56.0538 1556.96 1675.37 3359.08 3359.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 480 0.000128 4096 112 1750 85760 53.7715 28.3703 1085 838.248 2005.53 2005.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 710 6.4e-05 1024 240 550 138240 47.8964 13.3644 150.93 412.34 624.753 624.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1640 3.2e-05 2048 90 1800 606240 70.7672 56.1089 1298.64 1675.12 3100.74 3100.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 480 0.000128 4096 112 1750 85440 53.8227 28.3635 1196.07 835.005 2113.41 2113.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 710 6.4e-05 1024 240 550 143360 46.9595 13.334 155.716 412.303 628.537 628.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1640 3.2e-05 2048 90 1800 606080 70.3972 55.9904 1115.86 1675.33 2917.69 2917.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 480 0.000128 4096 112 1750 84480 53.5469 28.278 1264.5 831.664 2178.13 2178.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 710 6.4e-05 1024 240 550 147456 46.8846 13.4701 135.865 416.738 613.175 613.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1640 3.2e-05 2048 90 1800 606528 70.5385 56.2176 3320.26 1677.24 5124.37 5124.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 480 0.000128 4096 112 1750 86016 53.5466 28.3531 980.15 837.373 1899.56 1899.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 710 6.4e-05 1024 240 550 141312 47.2222 13.3345 81.1259 412.293 554.194 554.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1640 3.2e-05 2048 90 1800 606336 70.3465 56.0396 2053.51 1675.76 3855.77 3855.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 480 0.000128 4096 112 1750 86016 53.4764 28.334 608.819 837.878 1528.64 1528.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 710 6.4e-05 1024 240 550 138240 47.1488 13.2714 103.084 408.488 572.211 572.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1640 3.2e-05 2048 90 1800 605952 70.4718 56.0386 1674.59 1674.88 3476.08 3476.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 480 0.000128 4096 112 1750 85248 53.4936 28.3402 1502.53 835.038 2419.54 2419.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 710 6.4e-05 1024 240 550 135168 48.1139 13.3337 90.2664 412.715 564.651 564.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1640 3.2e-05 2048 90 1800 605952 70.4921 56.3958 1425.98 1676.21 3229.18 3229.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 480 0.000128 4096 112 1750 84480 53.5844 28.3058 1471.37 833.834 2387.22 2387.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 710 6.4e-05 1024 240 550 146944 47.4526 13.5422 125.196 418.764 605.181 605.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1640 3.2e-05 2048 90 1800 606592 70.6933 56.2959 3050.67 1676.97 4854.74 4854.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 480 0.000128 4096 112 1750 86016 53.7428 28.389 903.215 837.321 1822.8 1822.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 710 6.4e-05 1024 240 550 143360 47.1689 13.3755 77.6429 413.614 552.024 552.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1640 3.2e-05 2048 90 1800 606144 70.5284 56.0353 1924.12 1674.84 3725.63 3725.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 480 0.000128 4096 112 1750 86016 53.5629 28.3648 574.251 836.912 1493.23 1493.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 710 6.4e-05 1024 240 550 139776 48.5324 13.9305 62.682 418.633 543.996 544.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1640 3.2e-05 2048 90 1800 606144 70.7312 56.1542 1578.69 1674.95 3380.63 3380.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 480 0.000128 4096 112 1750 86016 53.7263 28.381 473.846 837.826 1393.92 1394.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 710 6.4e-05 1024 240 550 129024 47.796 13.2618 56.7788 404.566 522.619 522.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1640 3.2e-05 2048 90 1800 605696 70.4189 56.0107 1420.66 1676.86 3224.06 3224.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 480 0.000128 4096 112 1750 86016 53.532 28.3364 428.156 838.282 1348.45 1348.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 710 6.4e-05 1024 240 550 147456 47.1326 13.5356 122.658 418.053 601.604 601.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1640 3.2e-05 2048 90 1800 606720 70.4356 56.2118 3012.47 1677.27 4816.49 4816.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 480 0.000128 4096 112 1750 86016 53.5897 28.3849 892.815 838.636 1813.56 1813.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 710 6.4e-05 1024 240 550 147456 47.1568 13.5004 79.9456 417.889 558.713 558.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1640 3.2e-05 2048 90 1800 606208 70.4806 56.0865 1945.26 1675.78 3747.71 3747.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 480 0.000128 4096 112 1750 84992 53.5722 28.3252 573.358 843.958 1499.35 1499.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 710 6.4e-05 1024 240 550 135168 48.0919 13.3346 63.2037 412.762 537.607 537.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1640 3.2e-05 2048 90 1800 605952 70.4916 55.9763 1648.33 1676.4 3451.31 3451.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 480 0.000128 4096 112 1750 84480 53.545 28.3247 485.054 833.917 1400.98 1401.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 710 6.4e-05 1024 240 550 147456 47.216 13.951 61.3812 418.291 541.059 541.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1640 3.2e-05 2048 90 1800 606208 70.4367 56.0325 1462.25 1677.05 3265.88 3265.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 480 0.000128 4096 112 1750 83968 53.8 28.3177 429.068 836.913 1348.23 1348.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 710 6.4e-05 1024 240 550 142848 47.4208 13.415 121.942 414.712 597.714 597.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1640 3.2e-05 2048 90 1800 606528 70.7514 56.2708 3076.63 1677.07 4880.83 4880.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 480 0.000128 4096 112 1750 85824 53.7613 28.3834 915.991 838.55 1836.82 1836.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 710 6.4e-05 1024 240 550 138240 47.145 13.3085 84.3217 408.286 553.283 553.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1640 3.2e-05 2048 90 1800 605952 70.5074 56.0866 2186.63 1675.09 3988.43 3988.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 480 0.000128 4096 112 1750 85248 53.5109 28.3448 644 835.136 1561.13 1561.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 710 6.4e-05 1024 240 550 138240 47.2222 13.3301 69.5565 408.644 538.965 539.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1640 3.2e-05 2048 90 1800 606528 70.6588 56.1752 1799.28 1677.12 3603.34 3603.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 480 0.000128 4096 112 1750 84672 53.7842 28.3919 529.354 836.049 1447.71 1447.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 710 6.4e-05 1024 240 550 129024 46.3847 13.1743 63.4372 396.136 519.356 519.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1640 3.2e-05 2048 90 1800 605952 70.3836 56.2401 1710.42 1675.67 3512.82 3512.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 480 0.000128 4096 112 1750 82944 53.5262 28.2704 492.281 829.755 1403.97 1404.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 710 6.4e-05 1024 240 550 115200 49.6787 13.3658 51.9328 402.644 517.842 518.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1640 3.2e-05 2048 90 1800 604800 70.7446 56.1068 1559.69 1674.35 3361.01 3361.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 480 0.000128 4096 112 1750 83520 54.17 28.3964 453.694 836.85 1373.24 1373.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 710 6.4e-05 1024 240 550 148480 47.2261 13.7912 122.04 419.135 602.409 602.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1640 3.2e-05 2048 90 1800 606400 70.5643 56.0684 2996.12 1675.37 4798.23 4798.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 480 0.000128 4096 112 1750 85760 53.6608 28.3836 885.649 838.115 1805.94 1806.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 710 6.4e-05 1024 240 550 143360 46.8732 13.4225 82.5623 412.437 555.514 555.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1640 3.2e-05 2048 90 1800 606080 70.3332 55.9806 2052.24 1675.89 3854.55 3854.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 480 0.000128 4096 112 1750 84480 53.3532 28.2788 599.773 831.932 1513.47 1513.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 710 6.4e-05 1024 240 550 138240 47.7508 13.4594 67.9188 412.787 542.139 542.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1640 3.2e-05 2048 90 1800 605760 70.521 56.1658 1738.76 1675.32 3540.87 3540.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 480 0.000128 4096 112 1750 84480 53.6603 28.3484 508.918 836.336 1427.4 1427.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 710 6.4e-05 1024 240 550 143360 46.9405 13.6966 65.4473 412.59 538.895 539.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1640 3.2e-05 2048 90 1800 605440 70.4766 56.064 1604.11 1676.04 3406.8 3406.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 480 0.000128 4096 112 1750 81920 53.4295 28.232 455.979 825.647 1363.42 1363.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 710 6.4e-05 1024 240 550 128000 49.3556 14.3503 56.2204 413.05 533.197 533.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1640 3.2e-05 2048 90 1800 604800 70.606 56.0908 1536.94 1676.14 3339.88 3339.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 480 0.000128 4096 112 1750 83200 53.2421 28.2579 446.832 826.797 1355.26 1355.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 710 6.4e-05 1024 240 540 159744 45.4711 13.5025 177.808 418.102 655.106 655.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1640 3.2e-05 2048 90 1800 606208 70.4877 56.0705 2410.57 1677.55 4214.79 4214.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 480 0.000128 4096 112 1740 86528 53.4904 28.3443 1244.24 838.838 2165.06 2165.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 710 6.4e-05 1024 240 540 159744 45.4766 13.5004 176.28 418.129 653.612 653.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1640 3.2e-05 2048 90 1800 606208 70.4906 55.9862 1579.02 1677.63 3383.24 3383.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 480 0.000128 4096 112 1740 86528 53.6643 28.3442 1294.36 838.955 2215.47 2215.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 710 6.4e-05 1024 240 540 153600 45.484 13.3366 171.674 412.198 642.921 643.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1640 3.2e-05 2048 90 1800 605952 70.4328 56.0844 1278.24 1675.4 3080.27 3080.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 480 0.000128 4096 112 1740 86016 53.6534 28.3315 1288.79 836.785 2207.7 2207.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 710 6.4e-05 1024 240 540 155648 46.1216 13.5004 174.308 417.828 651.985 652.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1640 3.2e-05 2048 90 1800 605696 70.5302 56.06 1107.58 1675.52 2909.79 2909.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 480 0.000128 4096 112 1740 86016 53.5476 28.3337 1284.61 835.703 2202.34 2202.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 710 6.4e-05 1024 240 540 158720 45.721 13.654 181.92 419.432 660.951 661.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1640 3.2e-05 2048 90 1800 606240 70.6907 56.1413 3330.03 1677.56 5134.53 5134.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 480 0.000128 4096 112 1740 86400 53.6248 28.3909 981.592 840.443 1904.19 1904.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 710 6.4e-05 1024 240 540 158720 45.6939 13.527 140.492 419.52 619.457 619.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1640 3.2e-05 2048 90 1800 605760 70.5719 56.0872 2065.84 1677.2 3869.81 3869.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 480 0.000128 4096 112 1740 86400 53.5012 28.371 1546.9 839.023 2467.93 2468.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 710 6.4e-05 1024 240 540 153600 45.5959 13.3601 117.673 412.377 589.231 589.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1640 3.2e-05 2048 90 1800 605760 70.7065 56.1388 1684.96 1675.27 3487.18 3487.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 480 0.000128 4096 112 1740 85440 53.6676 28.3642 1499.15 835.13 2416.45 2416.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 710 6.4e-05 1024 240 540 153600 45.4363 13.3407 235.048 412.723 706.773 706.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1640 3.2e-05 2048 90 1800 605440 70.4775 56.0254 1437.38 1677.02 3241.01 3241.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 480 0.000128 4096 112 1740 84480 53.3541 28.2749 1818.14 832.429 2732.34 2732.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 710 6.4e-05 1024 240 540 156672 45.562 13.4768 135.944 416.697 611.906 612.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1640 3.2e-05 2048 90 1800 606144 70.5236 56.1029 3053.04 1677.06 4856.84 4856.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 480 0.000128 4096 112 1740 86400 53.4153 28.3509 898.358 837.9 1818.16 1818.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 710 6.4e-05 1024 240 540 153600 45.4148 13.3304 84.4366 412.354 555.757 555.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1640 3.2e-05 2048 90 1800 605952 70.3915 56.0453 1915.24 1675.98 3717.77 3717.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 480 0.000128 4096 112 1740 86016 53.4267 28.3265 564.893 837.036 1483.82 1483.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 710 6.4e-05 1024 240 540 147456 45.8266 13.2835 72.58 408.584 540.503 540.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1640 3.2e-05 2048 90 1800 605376 70.541 56.0435 1570.43 1676.3 3373.43 3373.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 480 0.000128 4096 112 1740 85248 53.5133 28.3435 460.932 836.655 1379.58 1379.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 710 6.4e-05 1024 240 540 147456 46.3435 13.3348 100.594 412.358 572.859 573.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1640 3.2e-05 2048 90 1800 605184 70.5099 56.066 1416.14 1674.76 3217.59 3217.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 480 0.000128 4096 112 1740 84480 53.5954 28.2964 1282.64 833.691 2198.36 2198.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 710 6.4e-05 1024 240 540 153600 45.4834 13.3465 98.0248 412.542 569.616 569.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1640 3.2e-05 2048 90 1800 604800 70.5619 56.0379 1228.54 1674.33 3029.58 3029.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 480 0.000128 4096 112 1740 84480 53.7517 28.3535 1265.51 836.266 2184.02 2184.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 710 6.4e-05 1024 240 540 157696 45.8363 13.5389 131.213 418.724 609.538 609.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1640 3.2e-05 2048 90 1800 606144 70.74 56.1729 2920.94 1676.79 4724.76 4724.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 480 0.000128 4096 112 1740 86016 53.7565 28.3874 862.097 837.204 1781.58 1781.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 710 6.4e-05 1024 240 540 150528 46.1293 13.3765 79.8377 413.988 553.55 553.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1640 3.2e-05 2048 90 1800 605696 70.5604 56.0737 1848.08 1676.33 3651.15 3651.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 480 0.000128 4096 112 1740 86016 53.5583 28.3433 548.623 837.611 1468.27 1468.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 710 6.4e-05 1024 240 540 150528 46.9095 13.5457 68.3951 418.948 548.016 548.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1640 3.2e-05 2048 90 1800 605472 70.7578 56.1237 1547.63 1676.1 3350.72 3350.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 480 0.000128 4096 112 1740 86016 53.7087 28.4017 464.387 838.446 1385.08 1385.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 710 6.4e-05 1024 240 540 143360 45.7811 13.2792 57.0671 404.223 520.57 520.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1640 3.2e-05 2048 90 1800 605696 70.4105 56.0539 1362.52 1675.45 3164.54 3164.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 480 0.000128 4096 112 1740 86016 53.5371 28.3261 408.97 837.6 1328.57 1328.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 710 6.4e-05 1024 240 540 143360 46.5442 13.3632 88.068 409.491 557.684 557.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1640 3.2e-05 2048 90 1800 604800 70.7561 56.1516 1201.78 1675.38 3004.18 3004.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 480 0.000128 4096 112 1740 82880 53.8421 28.331 353.849 831.487 1267.64 1267.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 710 6.4e-05 1024 240 540 159744 45.3659 13.5066 126.601 418.051 603.745 603.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1640 3.2e-05 2048 90 1800 606208 70.5017 56.0462 2777.6 1677.27 4581.52 4581.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 480 0.000128 4096 112 1740 86528 53.4373 28.3406 824.468 838.656 1745.04 1745.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 710 6.4e-05 1024 240 540 155648 45.9332 13.5026 83.5993 417.759 561.014 561.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1640 3.2e-05 2048 90 1800 605696 70.4916 56.1933 1880.99 1675.25 3683.04 3683.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 480 0.000128 4096 112 1740 86016 53.3165 28.3187 561.344 835.615 1478.73 1478.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 710 6.4e-05 1024 240 540 147456 46.3291 13.3492 66.9625 412.48 539.346 539.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1640 3.2e-05 2048 90 1800 605184 70.5438 56.0597 1561.38 1675.25 3363.34 3363.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 480 0.000128 4096 112 1740 84480 53.5764 28.2988 458.534 833.352 1373.89 1374.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 710 6.4e-05 1024 240 540 147456 47.1911 13.538 62.7179 418.354 542.02 542.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1640 3.2e-05 2048 90 1800 605184 70.4901 56.0968 1441.25 1677.26 3245.21 3245.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 480 0.000128 4096 112 1740 86016 53.3954 28.3152 434.832 837.008 1353.69 1353.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 710 6.4e-05 1024 240 540 143360 46.9459 13.3407 56.1122 412.652 529.266 529.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1640 3.2e-05 2048 90 1800 605440 70.4776 56.19 1318.32 1676.29 3121.39 3121.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 480 0.000128 4096 112 1740 81920 53.4123 28.2281 379.099 825.806 1286.68 1286.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 710 6.4e-05 1024 240 512 157696 45.7819 13.5007 161.588 417.787 638.884 639.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1640 3.2e-05 2048 90 1792 606848 70.5102 56.0495 2352 1676.21 4154.88 4154.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 480 0.000128 4096 112 1728 84224 54.0047 37.6919 1186.29 847.162 2125.3 2125.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 710 6.4e-05 1024 240 512 155648 46.0647 13.6847 159.209 417.644 636.827 636.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1640 3.2e-05 2048 90 1792 606720 70.4916 55.9859 1509.72 1675.68 3311.98 3312.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 480 0.000128 4096 112 1728 83968 54.2497 28.3413 1236.03 837.967 2156.73 2156.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 710 6.4e-05 1024 240 512 153600 45.57 13.3339 158.115 412.639 629.888 630.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1640 3.2e-05 2048 90 1792 606720 70.4013 56.0369 1245.69 1677.21 3049.44 3049.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 480 0.000128 4096 112 1728 83712 54.1643 28.3234 1230.29 837.644 2150.57 2150.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 710 6.4e-05 1024 240 512 155648 46.1166 13.5025 159.121 417.895 636.859 637.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1640 3.2e-05 2048 90 1792 606208 70.499 56.0174 1075.29 1675.78 2877.69 2877.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 480 0.000128 4096 112 1728 82944 54.2986 28.33 1215.62 835.942 2134.34 2134.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 710 6.4e-05 1024 240 512 158720 45.751 13.5436 166.029 419.03 644.574 644.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1640 3.2e-05 2048 90 1792 606880 70.6708 56.5357 3166.4 1675.94 4969.65 4969.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 480 0.000128 4096 112 1728 84160 54.106 28.4074 920.034 851.214 1853.9 1854.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 710 6.4e-05 1024 240 512 158720 45.7006 13.5312 127.683 419.136 606.272 606.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1640 3.2e-05 2048 90 1792 606400 70.5418 56.0822 1931.03 1675.36 3733.12 3733.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 480 0.000128 4096 112 1728 83840 54.0221 28.3812 1407.93 838.21 2328.68 2328.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 710 6.4e-05 1024 240 512 153600 45.5666 13.7739 106.581 412.325 578.463 578.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1640 3.2e-05 2048 90 1792 606240 70.6692 56.1313 1594.6 1675.29 3396.79 3396.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 480 0.000128 4096 112 1728 83520 54.0197 28.3771 1370.56 834.904 2287.99 2288.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 710 6.4e-05 1024 240 512 153600 45.4119 13.4041 210.161 412.676 681.877 682.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1640 3.2e-05 2048 90 1792 606080 70.4273 56.0338 1374.05 1676.83 3177.44 3177.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 480 0.000128 4096 112 1728 81920 53.8888 28.2735 1531.14 832.344 2445.79 2445.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 710 6.4e-05 1024 240 512 153600 45.5758 13.358 230.879 412.407 702.441 702.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1640 3.2e-05 2048 90 1792 606400 70.7068 56.2285 1256.86 1676.05 3059.95 3060.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 480 0.000128 4096 112 1728 83200 54.0572 28.3605 1645.62 833.643 2561.82 2561.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 710 6.4e-05 1024 240 512 156672 45.5541 13.4697 125.212 416.694 601.148 601.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1640 3.2e-05 2048 90 1792 606720 70.5273 56.1359 2928.38 1677.05 4732.21 4732.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 480 0.000128 4096 112 1728 83712 53.9268 28.3504 843.844 837.269 1763.52 1763.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 710 6.4e-05 1024 240 512 153600 45.43 13.4901 77.742 412.295 549.175 549.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1640 3.2e-05 2048 90 1792 606720 70.3167 56.0008 1823.97 1675.83 3626.22 3626.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 480 0.000128 4096 112 1728 83712 53.8582 28.3362 527.393 848.823 1458.54 1458.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 710 6.4e-05 1024 240 512 147456 45.827 13.5025 61.1924 408.233 528.973 529.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1640 3.2e-05 2048 90 1792 605952 70.5186 56.183 1496.16 1675.04 3298.01 3298.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 480 0.000128 4096 112 1728 82944 53.9455 28.349 431.585 835.029 1349.04 1349.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 710 6.4e-05 1024 240 512 147456 46.316 13.3355 91.166 412.427 563.467 563.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1640 3.2e-05 2048 90 1792 605952 70.5085 56.1033 1330.28 1675.04 3132.04 3132.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 480 0.000128 4096 112 1728 82944 53.8946 28.2932 1186.25 833.494 2102.06 2102.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 710 6.4e-05 1024 240 512 153600 45.4906 13.3484 89.916 412.574 561.555 561.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1640 3.2e-05 2048 90 1792 605760 70.5269 56.0673 1170.64 1674.36 2971.7 2971.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 480 0.000128 4096 112 1728 82560 54.1175 28.3505 1162.52 836.15 2081.27 2081.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 710 6.4e-05 1024 240 512 157696 45.8167 13.5352 118.901 418.759 597.229 597.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1640 3.2e-05 2048 90 1792 606592 70.7095 56.1414 2742.11 1676.98 4546.06 4546.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 480 0.000128 4096 112 1728 83776 54.1107 28.3855 792.307 837.318 1712.26 1712.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 710 6.4e-05 1024 240 512 150528 46.1426 14.8243 72.6903 413.689 547.566 547.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1640 3.2e-05 2048 90 1792 606144 70.5267 56.048 1736.17 1675.16 3538 3538.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 480 0.000128 4096 112 1728 83328 54.0198 28.3566 505.422 836.94 1424.87 1424.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 710 6.4e-05 1024 240 512 150528 46.9265 13.9944 61.9836 418.636 541.755 541.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1640 3.2e-05 2048 90 1792 606144 70.7173 56.1254 1468.58 1674.97 3270.51 3270.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 480 0.000128 4096 112 1728 83328 54.2368 28.3955 429.051 837.902 1349.72 1349.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 710 6.4e-05 1024 240 512 143360 45.7657 13.2488 52.7974 404.609 516.645 516.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1640 3.2e-05 2048 90 1792 605696 70.4061 55.9633 1289.86 1677.03 3093.37 3093.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 480 0.000128 4096 112 1728 82432 54.1111 28.3283 375.445 838.382 1296.4 1296.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 710 6.4e-05 1024 240 512 143360 46.5265 13.3099 47.2893 409.122 516.466 516.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1640 3.2e-05 2048 90 1792 604800 70.7564 56.0769 1141.55 1673.85 2942.34 2942.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 480 0.000128 4096 112 1728 80640 59.6379 28.3322 331.622 835.223 1254.95 1255.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 710 6.4e-05 1024 240 512 155648 45.905 13.6172 116.453 417.985 594.188 594.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1640 3.2e-05 2048 90 1792 606720 70.4867 56.1398 2715.99 1676.3 4519.02 4519.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 480 0.000128 4096 112 1728 83968 53.9722 28.3407 794.189 838.486 1715.12 1715.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 710 6.4e-05 1024 240 512 155648 45.9503 13.4986 78.7927 417.834 556.29 556.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1640 3.2e-05 2048 90 1792 606208 70.4484 56.0191 1818.6 1675.73 3620.9 3621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 480 0.000128 4096 112 1728 82944 53.9401 28.3373 527.256 835.64 1445.31 1445.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 710 6.4e-05 1024 240 512 147456 46.3065 13.3693 62.5285 412.83 535.257 535.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1640 3.2e-05 2048 90 1792 605952 70.471 56.0312 1507.94 1676.67 3311.22 3311.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 480 0.000128 4096 112 1728 82944 53.8276 28.2886 436.558 834.75 1353.56 1353.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 710 6.4e-05 1024 240 512 147456 47.2163 13.7073 58.0477 418.353 537.533 537.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1640 3.2e-05 2048 90 1792 606208 70.4477 55.9903 1387.81 1677.27 3191.62 3191.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 480 0.000128 4096 112 1728 81920 54.1292 28.3136 399.622 837.57 1319.76 1319.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 710 6.4e-05 1024 240 512 143360 46.9592 13.3407 52.1464 412.929 525.594 525.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1640 3.2e-05 2048 90 1792 605440 70.4758 56.0722 1277.59 1677.41 3081.65 3081.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 480 0.000128 4096 112 1728 79360 53.9394 28.2332 359.4 826.366 1268.07 1268.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 710 6.4e-05 1024 240 512 122880 47.2827 13.1812 42.9301 396.575 500.187 500.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1640 3.2e-05 2048 90 1792 605184 70.5143 55.9452 1208.84 1675.07 3010.48 3010.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 480 0.000128 4096 112 1728 79872 53.9022 28.2308 340.778 828.494 1251.54 1251.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 710 6.4e-05 1024 240 512 143360 48.074 13.5248 153.274 419.068 634.173 634.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1640 3.2e-05 2048 90 1792 606080 71.0972 56.1604 3941.28 1676.15 5744.8 5744.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 480 0.000128 4096 112 1792 76800 54.9537 28.3712 1353.37 837.806 2274.68 2274.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 710 6.4e-05 1024 240 512 141312 48.0211 13.495 155.789 417.766 635.301 635.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1640 3.2e-05 2048 90 1792 605952 70.451 56.0738 2642.91 1676.21 4445.76 4445.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 480 0.000128 4096 112 1792 76800 54.8018 28.335 1111.26 838.096 2032.62 2032.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 710 6.4e-05 1024 240 512 139264 48.4476 13.5004 150.853 418.005 631.023 631.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1640 3.2e-05 2048 90 1792 605952 70.4999 55.9856 1707.32 1676.31 3510.23 3510.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 480 0.000128 4096 112 1792 76800 55.0435 28.3534 1236.52 838.347 2158.4 2158.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 710 6.4e-05 1024 240 512 135168 48.1344 13.3372 150.469 412.297 624.46 624.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1640 3.2e-05 2048 90 1792 605568 70.4779 56.023 1389.86 1675.78 3192.25 3192.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 480 0.000128 4096 112 1792 76032 55.0835 28.3259 1223.45 836.996 2144 2144.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 710 6.4e-05 1024 240 512 139264 48.4762 13.5037 152.332 417.832 632.369 632.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1640 3.2e-05 2048 90 1792 605696 70.517 56.0148 1242.89 1675.54 3045.06 3045.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 480 0.000128 4096 112 1792 75776 55.1077 28.3213 1214.24 835.726 2133.54 2133.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 710 6.4e-05 1024 240 512 133120 48.596 13.3452 148.791 412.391 623.346 623.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1640 3.2e-05 2048 90 1792 605440 70.432 56.0662 1137.79 1675.64 2940.03 2940.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 480 0.000128 4096 112 1792 75520 54.8052 28.2868 1214.83 831.78 2129.84 2129.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 710 6.4e-05 1024 240 512 135168 48.1912 13.3325 149.054 412.427 623.233 623.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1640 3.2e-05 2048 90 1792 605184 70.5503 55.9822 1051.35 1675.04 2853.03 2853.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 480 0.000128 4096 112 1792 75264 55.0783 28.287 1207.29 833.428 2124.24 2124.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 710 6.4e-05 1024 240 512 129024 47.8403 13.2424 146.461 404.142 611.907 612.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1640 3.2e-05 2048 90 1792 604800 70.4453 56.0603 987.608 1675.08 2789.3 2789.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 480 0.000128 4096 112 1792 75264 55.3273 28.3279 1209.74 837.841 2131.38 2131.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 710 6.4e-05 1024 240 512 131072 49.7527 13.5393 143.307 418.352 625.176 625.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1640 3.2e-05 2048 90 1792 605184 70.528 56.021 939.964 1677.46 2744.08 2744.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 480 0.000128 4096 112 1792 75776 55.1769 28.3238 1211.25 837.031 2131.93 2132.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 710 6.4e-05 1024 240 540 143360 45.8651 13.2458 165.811 404.225 629.396 629.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1640 3.2e-05 2048 90 1800 605696 70.3917 56.0819 919.16 1675.42 2721.16 2721.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 480 0.000128 4096 112 1740 86016 53.7245 28.3341 1284.63 837.623 2204.46 2204.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 710 6.4e-05 1024 240 512 143360 45.8761 13.2383 153.038 404.612 616.987 617.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1640 3.2e-05 2048 90 1792 605696 70.4102 55.978 888.523 1677.06 2692.08 2692.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 480 0.000128 4096 112 1728 82432 54.3045 28.3361 1211.16 838.4 2132.33 2132.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 710 6.4e-05 1024 240 550 125440 49.2836 13.3001 141.794 409.111 613.713 613.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1640 3.2e-05 2048 90 1800 604800 70.8452 56.0855 919.615 1673.82 2720.47 2720.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 480 0.000128 4096 112 1750 82880 54.1331 28.3276 1247.06 830.717 2160.37 2160.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 710 6.4e-05 1024 240 528 143360 46.62 13.3516 162.39 409.467 632.052 632.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1640 3.2e-05 2048 90 1776 605920 70.7071 56.0599 908.002 1675.18 2710.06 2710.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 480 0.000128 4096 112 1728 85120 53.5862 28.3505 1254.33 831.589 2168 2168.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 710 6.4e-05 1024 240 512 155648 46.2103 13.5012 161.648 418.177 639.772 639.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1640 3.2e-05 2048 90 1792 606208 71.1228 56.0177 3440.2 1676.93 5244.39 5244.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 480 0.000128 4096 112 1728 87040 53.2516 28.3192 1264.18 836.337 2182.23 2182.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 710 6.4e-05 1024 240 512 153600 45.428 13.3427 222.224 412.841 694.057 694.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1640 3.2e-05 2048 90 1792 604800 70.5068 55.9474 1584.59 1674.9 3386.05 3386.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 480 0.000128 4096 112 1728 84480 52.8489 28.2434 1716.81 826.855 2624.9 2625.03
