

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Wed Dec  4 20:23:19 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     3.903|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|       8|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|        26|          -|          -|       ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     18|       -|      -|
|Expression       |        -|      0|       0|   1252|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    378|
|Register         |        -|      -|    2096|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     18|    2096|   1630|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      8|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------+--------------------------------+-----------+
    |               Instance              |             Module             | Expression|
    +-------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_30_3_1_U127  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U128  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U129  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U130  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U131  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U132  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U133  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U134  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U135  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U136  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U137  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U138  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U139  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U140  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U141  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U142  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U143  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_3_1_U144  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    +-------------------------------------+--------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |tmp43_fu_615_p2            |     *    |      0|  0|  33|           6|           7|
    |tmp5_0_1_fu_627_p2         |     *    |      0|  0|  33|           6|           7|
    |tmp5_0_2_fu_639_p2         |     *    |      0|  0|  33|           6|           7|
    |tmp7_fu_607_p2             |     *    |      0|  0|  33|           5|           7|
    |buffer_6_0_2_2_fu_936_p2   |     +    |      0|  0|  16|          16|          16|
    |buffer_6_1_2_2_fu_1162_p2  |     +    |      0|  0|  16|          16|          16|
    |next_mul3_fu_419_p2        |     +    |      0|  0|  15|           7|           7|
    |next_mul_fu_424_p2         |     +    |      0|  0|  15|           7|           7|
    |out_d_4_fu_435_p2          |     +    |      0|  0|  13|           4|           1|
    |out_h_4_fu_572_p2          |     +    |      0|  0|  13|           4|           1|
    |out_w_4_1_fu_963_p2        |     +    |      0|  0|  23|          16|           2|
    |tmp10_fu_1158_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp11_fu_1036_p2           |     +    |      0|  0|  23|          16|          16|
    |tmp12_fu_1096_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp13_fu_1091_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp14_fu_1153_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp15_fu_1149_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp16_fu_1144_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp17_fu_1138_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_904_p2             |     +    |      0|  0|  23|          16|          16|
    |tmp23_fu_582_p2            |     +    |      0|  0|  15|           7|           7|
    |tmp2_fu_915_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp3_fu_909_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp4_fu_927_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp5_fu_921_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp6_fu_588_p2             |     +    |      0|  0|  15|           7|           7|
    |tmp8_fu_844_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp9_fu_838_p2             |     +    |      0|  0|  16|          16|          16|
    |tmp_0_1_fu_594_p2          |     +    |      0|  0|  15|           7|           1|
    |tmp_0_2_fu_599_p2          |     +    |      0|  0|  15|           7|           2|
    |tmp_105_1_fu_959_p2        |     +    |      0|  0|  24|          17|          17|
    |tmp_111_0_0_2_fu_665_p2    |     +    |      0|  0|  24|          17|           2|
    |tmp_111_1_0_1_fu_949_p2    |     +    |      0|  0|  24|          17|           1|
    |tmp_111_1_0_2_fu_954_p2    |     +    |      0|  0|  24|          17|           2|
    |tmp_112_0_0_1_fu_685_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_0_2_fu_690_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_1_1_fu_711_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_1_2_fu_723_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_1_fu_707_p2      |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_2_1_fu_739_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_2_2_fu_743_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_0_2_fu_727_p2      |     +    |      0|  0|  24|          17|          17|
    |tmp_112_1_0_1_fu_969_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_1_0_2_fu_973_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_1_1_1_fu_985_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_1_1_2_fu_989_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_1_2_1_fu_993_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_112_1_2_2_fu_997_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_116_0_0_1_fu_475_p2    |     +    |      0|  0|  15|           1|           7|
    |tmp_116_0_0_2_fu_486_p2    |     +    |      0|  0|  15|           2|           7|
    |tmp_116_0_1_1_fu_508_p2    |     +    |      0|  0|  15|           3|           7|
    |tmp_116_0_1_2_fu_519_p2    |     +    |      0|  0|  15|           3|           7|
    |tmp_116_0_1_fu_497_p2      |     +    |      0|  0|  15|           2|           7|
    |tmp_116_0_2_1_fu_541_p2    |     +    |      0|  0|  15|           3|           7|
    |tmp_116_0_2_2_fu_552_p2    |     +    |      0|  0|  15|           4|           7|
    |tmp_116_0_2_fu_530_p2      |     +    |      0|  0|  15|           3|           7|
    |tmp_60_fu_462_p2           |     +    |      0|  0|  15|           6|           6|
    |tmp_62_fu_941_p2           |     +    |      0|  0|  24|          17|          17|
    |tmp_65_fu_660_p2           |     +    |      0|  0|  24|          17|          17|
    |tmp_fu_932_p2              |     +    |      0|  0|  16|          16|          16|
    |exitcond2_1_fu_694_p2      |   icmp   |      0|  0|  13|          16|          16|
    |exitcond2_fu_651_p2        |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_567_p2        |   icmp   |      0|  0|  11|           5|           5|
    |exitcond4_fu_429_p2        |   icmp   |      0|  0|  11|           4|           5|
    |tmp_111_0_0_s_fu_675_p2    |    or    |      0|  0|  16|          16|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|1252|         801|         750|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  149|         33|    1|         33|
    |input_r_address0   |   44|          9|   14|        126|
    |input_r_address1   |   41|          8|   14|        112|
    |kernel_0_address0  |   33|          6|    7|         42|
    |kernel_0_address1  |   27|          5|    7|         35|
    |out_d_reg_332      |    9|          2|    4|          8|
    |out_h_reg_367      |    9|          2|    4|          8|
    |out_w_reg_378      |    9|          2|   16|         32|
    |output_r_address0  |   15|          3|   14|         42|
    |output_r_d0        |   15|          3|   16|         48|
    |phi_mul2_reg_355   |    9|          2|    7|         14|
    |phi_mul_reg_343    |    9|          2|    7|         14|
    |reg_390            |    9|          2|   16|         32|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  378|         79|  127|        546|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  32|   0|   32|          0|
    |bias_addr_reg_1318           |   3|   0|    3|          0|
    |bias_load_reg_1760           |  16|   0|   16|          0|
    |buffer_6_0_2_2_reg_1816      |  16|   0|   16|          0|
    |buffer_6_1_2_2_reg_2025      |  16|   0|   16|          0|
    |exitcond2_1_reg_1489         |   1|   0|    1|          0|
    |exitcond2_reg_1442           |   1|   0|    1|          0|
    |input_load_79_reg_1523       |  16|   0|   16|          0|
    |input_load_80_reg_1553       |  16|   0|   16|          0|
    |input_load_81_reg_1563       |  16|   0|   16|          0|
    |input_load_82_reg_1593       |  16|   0|   16|          0|
    |input_load_83_reg_1603       |  16|   0|   16|          0|
    |input_load_84_reg_1623       |  16|   0|   16|          0|
    |input_load_85_reg_1633       |  16|   0|   16|          0|
    |kernel_0_addr_1_reg_1334     |   7|   0|    7|          0|
    |kernel_0_addr_2_reg_1339     |   7|   0|    7|          0|
    |kernel_0_addr_3_reg_1344     |   7|   0|    7|          0|
    |kernel_0_addr_4_reg_1349     |   7|   0|    7|          0|
    |kernel_0_addr_5_reg_1354     |   7|   0|    7|          0|
    |kernel_0_addr_6_reg_1359     |   7|   0|    7|          0|
    |kernel_0_addr_7_reg_1364     |   7|   0|    7|          0|
    |kernel_0_addr_8_reg_1369     |   7|   0|    7|          0|
    |kernel_0_addr_reg_1329       |   6|   0|    7|          1|
    |kernel_0_load_1_reg_1518     |  16|   0|   16|          0|
    |kernel_0_load_2_reg_1528     |  16|   0|   16|          0|
    |kernel_0_load_3_reg_1558     |  16|   0|   16|          0|
    |kernel_0_load_4_reg_1568     |  16|   0|   16|          0|
    |kernel_0_load_5_reg_1598     |  16|   0|   16|          0|
    |kernel_0_load_6_reg_1608     |  16|   0|   16|          0|
    |kernel_0_load_7_reg_1628     |  16|   0|   16|          0|
    |kernel_0_load_8_reg_1638     |  16|   0|   16|          0|
    |kernel_0_load_reg_1493       |  16|   0|   16|          0|
    |next_mul3_reg_1300           |   7|   0|    7|          0|
    |next_mul_reg_1305            |   7|   0|    7|          0|
    |out_d_4_reg_1313             |   4|   0|    4|          0|
    |out_d_reg_332                |   4|   0|    4|          0|
    |out_h_4_reg_1377             |   4|   0|    4|          0|
    |out_h_reg_367                |   4|   0|    4|          0|
    |out_w_4_1_reg_1845           |  16|   0|   16|          0|
    |out_w_reg_378                |  16|   0|   16|          0|
    |output_width_cast_reg_1272   |   5|   0|   16|         11|
    |phi_mul2_reg_355             |   7|   0|    7|          0|
    |phi_mul_reg_343              |   7|   0|    7|          0|
    |reg_390                      |  16|   0|   16|          0|
    |reg_395                      |  16|   0|   16|          0|
    |tmp11_reg_1925               |  16|   0|   16|          0|
    |tmp12_reg_1990               |  16|   0|   16|          0|
    |tmp14_reg_2020               |  16|   0|   16|          0|
    |tmp16_reg_2015               |  16|   0|   16|          0|
    |tmp1_reg_1801                |  16|   0|   16|          0|
    |tmp23_reg_1382               |   7|   0|    7|          0|
    |tmp2_reg_1806                |  16|   0|   16|          0|
    |tmp43_cast_reg_1409          |  13|   0|   17|          4|
    |tmp4_reg_1811                |  16|   0|   16|          0|
    |tmp5_0_1_cast_reg_1418       |  13|   0|   17|          4|
    |tmp5_0_2_cast_reg_1427       |  13|   0|   17|          4|
    |tmp6_reg_1389                |   7|   0|    7|          0|
    |tmp7_cast_reg_1436           |  12|   0|   17|          5|
    |tmp7_reg_1404                |  12|   0|   12|          0|
    |tmp8_reg_1796                |  16|   0|   16|          0|
    |tmp_0_1_reg_1394             |   7|   0|    7|          0|
    |tmp_0_2_reg_1399             |   7|   0|    7|          0|
    |tmp_105_1_reg_1840           |  17|   0|   17|          0|
    |tmp_111_0_0_2_reg_1458       |  17|   0|   17|          0|
    |tmp_111_0_0_cast_reg_1470    |  15|   0|   17|          2|
    |tmp_111_1_0_1_reg_1826       |  16|   0|   17|          1|
    |tmp_111_1_0_2_reg_1833       |  16|   0|   17|          1|
    |tmp_112_0_0_1_reg_1479       |  17|   0|   17|          0|
    |tmp_112_0_0_2_reg_1484       |  17|   0|   17|          0|
    |tmp_112_0_1_1_reg_1513       |  17|   0|   17|          0|
    |tmp_112_0_1_2_reg_1543       |  17|   0|   17|          0|
    |tmp_112_0_1_reg_1508         |  17|   0|   17|          0|
    |tmp_112_0_2_1_reg_1583       |  17|   0|   17|          0|
    |tmp_112_0_2_2_reg_1588       |  17|   0|   17|          0|
    |tmp_112_0_2_reg_1548         |  17|   0|   17|          0|
    |tmp_112_1_0_1_reg_1850       |  17|   0|   17|          0|
    |tmp_112_1_0_2_reg_1855       |  17|   0|   17|          0|
    |tmp_112_1_1_1_reg_1880       |  17|   0|   17|          0|
    |tmp_112_1_1_2_reg_1885       |  17|   0|   17|          0|
    |tmp_112_1_2_1_reg_1895       |  17|   0|   17|          0|
    |tmp_112_1_2_2_reg_1900       |  17|   0|   17|          0|
    |tmp_114_0_0_1_cast_reg_1688  |  30|   0|   30|          0|
    |tmp_114_0_1_1_cast_reg_1722  |  30|   0|   30|          0|
    |tmp_114_0_2_1_cast_reg_1654  |  30|   0|   30|          0|
    |tmp_118_0_0_1_cast_reg_1694  |  30|   0|   30|          0|
    |tmp_118_0_0_2_cast_reg_1705  |  30|   0|   30|          0|
    |tmp_118_0_1_1_cast_reg_1728  |  30|   0|   30|          0|
    |tmp_118_0_1_2_cast_reg_1739  |  30|   0|   30|          0|
    |tmp_118_0_1_cast_reg_1716    |  30|   0|   30|          0|
    |tmp_118_0_2_1_cast_reg_1660  |  30|   0|   30|          0|
    |tmp_118_0_2_2_cast_reg_1671  |  30|   0|   30|          0|
    |tmp_118_0_2_cast_reg_1648    |  30|   0|   30|          0|
    |tmp_118_0_cast_reg_1682      |  30|   0|   30|          0|
    |tmp_119_0_0_1_reg_1771       |  30|   0|   30|          0|
    |tmp_119_0_0_2_reg_1776       |  30|   0|   30|          0|
    |tmp_119_0_1_1_reg_1786       |  30|   0|   30|          0|
    |tmp_119_0_1_2_reg_1791       |  30|   0|   30|          0|
    |tmp_119_0_1_reg_1781         |  30|   0|   30|          0|
    |tmp_119_0_2_1_reg_1750       |  30|   0|   30|          0|
    |tmp_119_0_2_2_reg_1755       |  30|   0|   30|          0|
    |tmp_119_0_2_reg_1745         |  30|   0|   30|          0|
    |tmp_119_1_0_1_reg_1960       |  30|   0|   30|          0|
    |tmp_119_1_0_2_reg_1965       |  30|   0|   30|          0|
    |tmp_119_1_1_1_reg_1980       |  30|   0|   30|          0|
    |tmp_119_1_1_2_reg_1985       |  30|   0|   30|          0|
    |tmp_119_1_1_reg_1875         |  30|   0|   30|          0|
    |tmp_119_1_2_1_reg_2005       |  30|   0|   30|          0|
    |tmp_119_1_2_2_reg_2010       |  30|   0|   30|          0|
    |tmp_119_1_2_reg_1890         |  30|   0|   30|          0|
    |tmp_119_1_reg_1860           |  30|   0|   30|          0|
    |tmp_121_1_1_1_reg_1995       |  16|   0|   16|          0|
    |tmp_121_1_1_2_reg_2000       |  16|   0|   16|          0|
    |tmp_121_1_1_reg_1905         |  16|   0|   16|          0|
    |tmp_121_1_2_reg_1920         |  16|   0|   16|          0|
    |tmp_60_reg_1323              |   6|   0|    6|          0|
    |tmp_62_reg_1821              |  17|   0|   17|          0|
    |tmp_65_reg_1453              |  17|   0|   17|          0|
    |tmp_67_reg_1766              |  30|   0|   30|          0|
    |tmp_71_cast2_cast_reg_1283   |   6|   0|   13|          7|
    |tmp_72_cast_reg_1290         |   5|   0|    7|          2|
    |tmp_73_cast_cast_reg_1295    |   5|   0|   12|          7|
    |tmp_80_cast_reg_1446         |  16|   0|   17|          1|
    |tmp_cast_reg_1278            |   6|   0|    7|          1|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |2096|   0| 2147|         51|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|input_height       |  in |    6|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    5|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    5|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    3|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_0_address0  | out |    7|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce0       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q0        |  in |   16|  ap_memory |        kernel_0        |     array    |
|kernel_0_address1  | out |    7|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce1       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q1        |  in |   16|  ap_memory |        kernel_0        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

