IP Upgrade report for NIOS2_PROJETO
Sat Jan 26 20:27:31 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Sat Jan 26 20:27:31 2019           ;
; Quartus Prime Version        ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                ; NIOS2_PROJETO                               ;
; Top-level Entity Name        ; NIOS2_PROJETO                               ;
; Family                       ; Cyclone IV E                                ;
+------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                          ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------------------------------+---------+
; Entity Name  ; Component Name ; Version ; Original Source File                    ; Generation File Path ; New Source File                         ; Message ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------------------------------+---------+
; NIOS2_Design ; Qsys           ; 18.0    ; NIOS2_Design/synthesis/NIOS2_Design.qip ; NIOS2_Design.qsys    ; NIOS2_Design/synthesis/NIOS2_Design.qip ;         ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "NIOS2_Design.qsys" to "NIOS2_Design.BAK.qsys"
Info (11902): Backing up file "NIOS2_Design/synthesis/NIOS2_Design.v" to "NIOS2_Design.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "NIOS2_Design.qsys"
Info: 2019.01.26.20:22:39 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2019.01.26.20:22:39 Info: Finished upgrading the ip cores
Info: 2019.01.26.20:23:14 Info: Saving generation log to /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design
Info: 2019.01.26.20:23:14 Info: Starting: Create simulation model
Info: 2019.01.26.20:23:14 Info: Loading NIOS2_SOFT_CORE
Info: 2019.01.26.20:23:14 Info: Reading input file
Info: 2019.01.26.20:23:14 Info: Adding CLK_50 [clock_source 18.1]
Info: 2019.01.26.20:23:14 Info: Parameterizing module CLK_50
Info: 2019.01.26.20:23:14 Info: Adding JTAG [altera_avalon_jtag_uart 18.1]
Info: 2019.01.26.20:23:14 Info: Parameterizing module JTAG
Info: 2019.01.26.20:23:14 Info: Adding MMU [altera_avalon_onchip_memory2 18.1]
Info: 2019.01.26.20:23:14 Info: Parameterizing module MMU
Info: 2019.01.26.20:23:14 Info: Adding NIOS2 [altera_nios2_gen2 18.1]
Info: 2019.01.26.20:23:14 Info: Parameterizing module NIOS2
Info: 2019.01.26.20:23:14 Info: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Info: 2019.01.26.20:23:14 Info: Parameterizing module SDRAM
Info: 2019.01.26.20:23:14 Info: Adding timer_0 [altera_avalon_timer 18.1]
Info: 2019.01.26.20:23:14 Info: Parameterizing module timer_0
Info: 2019.01.26.20:23:14 Info: Adding uart [altera_avalon_uart 18.1]
Info: 2019.01.26.20:23:14 Info: Parameterizing module uart
Info: 2019.01.26.20:23:14 Info: Building connections
Info: 2019.01.26.20:23:14 Info: Parameterizing connections
Info: 2019.01.26.20:23:14 Info: Validating
Info: 2019.01.26.20:23:16 Info: Done reading input file
Info: 2019.01.26.20:23:18 Info: NIOS2_Design.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.01.26.20:23:18 Info: NIOS2_Design.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2019.01.26.20:23:20 Info: NIOS2_Design: Generating NIOS2_Design "NIOS2_Design" for SIM_VERILOG
Info: 2019.01.26.20:23:46 Info: JTAG: Starting RTL generation for module 'NIOS2_Design_JTAG'
Info: 2019.01.26.20:23:47 Info: JTAG:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS2_Design_JTAG --dir=/tmp/alt7922_7828051870039994349.dir/0002_JTAG_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0002_JTAG_gen//NIOS2_Design_JTAG_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7922_7828051870039994349.dir/0002_JTAG_gen
Info: 2019.01.26.20:23:48 Info: JTAG: Done RTL generation for module 'NIOS2_Design_JTAG'
Info: 2019.01.26.20:23:48 Info: JTAG: "NIOS2_Design" instantiated altera_avalon_jtag_uart "JTAG"
Info: 2019.01.26.20:23:48 Info: MMU: Starting RTL generation for module 'NIOS2_Design_MMU'
Info: 2019.01.26.20:23:48 Info: MMU:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS2_Design_MMU --dir=/tmp/alt7922_7828051870039994349.dir/0003_MMU_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0003_MMU_gen//NIOS2_Design_MMU_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7922_7828051870039994349.dir/0003_MMU_gen
Info: 2019.01.26.20:23:49 Info: MMU: Done RTL generation for module 'NIOS2_Design_MMU'
Info: 2019.01.26.20:23:49 Info: MMU: "NIOS2_Design" instantiated altera_avalon_onchip_memory2 "MMU"
Info: 2019.01.26.20:23:50 Info: NIOS2: "NIOS2_Design" instantiated altera_nios2_gen2 "NIOS2"
Info: 2019.01.26.20:23:50 Info: SDRAM: Starting RTL generation for module 'NIOS2_Design_SDRAM'
Info: 2019.01.26.20:23:50 Info: SDRAM:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOS2_Design_SDRAM --dir=/tmp/alt7922_7828051870039994349.dir/0004_SDRAM_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0004_SDRAM_gen//NIOS2_Design_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7922_7828051870039994349.dir/0004_SDRAM_gen
Info: 2019.01.26.20:23:51 Info: SDRAM: Done RTL generation for module 'NIOS2_Design_SDRAM'
Info: 2019.01.26.20:23:51 Info: SDRAM: "NIOS2_Design" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: 2019.01.26.20:23:51 Info: timer_0: Starting RTL generation for module 'NIOS2_Design_timer_0'
Info: 2019.01.26.20:23:51 Info: timer_0:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS2_Design_timer_0 --dir=/tmp/alt7922_7828051870039994349.dir/0005_timer_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0005_timer_0_gen//NIOS2_Design_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7922_7828051870039994349.dir/0005_timer_0_gen
Info: 2019.01.26.20:23:52 Info: timer_0: Done RTL generation for module 'NIOS2_Design_timer_0'
Info: 2019.01.26.20:23:52 Info: timer_0: "NIOS2_Design" instantiated altera_avalon_timer "timer_0"
Info: 2019.01.26.20:23:52 Info: uart: Starting RTL generation for module 'NIOS2_Design_uart'
Info: 2019.01.26.20:23:52 Info: uart:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=NIOS2_Design_uart --dir=/tmp/alt7922_7828051870039994349.dir/0006_uart_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0006_uart_gen//NIOS2_Design_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7922_7828051870039994349.dir/0006_uart_gen
Info: 2019.01.26.20:23:54 Info: uart: Done RTL generation for module 'NIOS2_Design_uart'
Info: 2019.01.26.20:23:54 Info: uart: "NIOS2_Design" instantiated altera_avalon_uart "uart"
Info: 2019.01.26.20:23:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2019.01.26.20:23:58 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2019.01.26.20:23:59 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2019.01.26.20:23:59 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2019.01.26.20:24:00 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2019.01.26.20:24:00 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2019.01.26.20:24:01 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2019.01.26.20:24:06 Info: mm_interconnect_0: "NIOS2_Design" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2019.01.26.20:24:06 Info: irq_mapper: "NIOS2_Design" instantiated altera_irq_mapper "irq_mapper"
Info: 2019.01.26.20:24:06 Info: rst_controller: "NIOS2_Design" instantiated altera_reset_controller "rst_controller"
Info: 2019.01.26.20:24:06 Info: cpu: Starting RTL generation for module 'NIOS2_Design_NIOS2_cpu'
Info: 2019.01.26.20:24:06 Info: cpu:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOS2_Design_NIOS2_cpu --dir=/tmp/alt7922_7828051870039994349.dir/0009_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt7922_7828051870039994349.dir/0009_cpu_gen//NIOS2_Design_NIOS2_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7922_7828051870039994349.dir/0009_cpu_gen
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:08 (*) Starting Nios II generation
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:08 (*)   Checking for plaintext license.
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:11 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:11 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:11 (*)   Plaintext license not found.
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:11 (*)   Checking for encrypted license (non-evaluation).
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)   Elaborating CPU configuration settings
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)   Creating all objects for CPU
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:14 (*)     Testbench
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:15 (*)     Instruction decoding
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:15 (*)       Instruction fields
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:16 (*)       Instruction decodes
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:18 (*)       Signals for RTL simulation waveforms
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:19 (*)       Instruction controls
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:19 (*)     Pipeline frontend
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:19 (*)       Micro-ITLB
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:20 (*)     Pipeline backend
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:23 (*)       Micro-DTLB
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:24 (*)     TLB
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:32 (*)   Creating '/tmp/alt7922_7828051870039994349.dir/0009_cpu_gen/
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:32 (*)   Generating RTL from CPU objects
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:40 (*)   Creating encrypted RTL
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:24:40 (*)   Creating IP functional simulation model
Info: 2019.01.26.20:26:13 Info: cpu: # 2019.01.26 20:26:13 (*) Done Nios II generation
Info: 2019.01.26.20:26:13 Info: cpu: Done RTL generation for module 'NIOS2_Design_NIOS2_cpu'
Info: 2019.01.26.20:26:13 Info: cpu: "NIOS2" instantiated altera_nios2_gen2_unit "cpu"
Info: 2019.01.26.20:26:13 Info: NIOS2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS2_data_master_translator"
Info: 2019.01.26.20:26:13 Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: 2019.01.26.20:26:13 Info: NIOS2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS2_data_master_agent"
Info: 2019.01.26.20:26:13 Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: 2019.01.26.20:26:13 Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: 2019.01.26.20:26:13 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2019.01.26.20:26:13 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2019.01.26.20:26:13 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2019.01.26.20:26:13 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2019.01.26.20:26:13 Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: 2019.01.26.20:26:13 Info: NIOS2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "NIOS2_data_master_limiter"
Info: 2019.01.26.20:26:13 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation/submodules
Info: 2019.01.26.20:26:13 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.01.26.20:26:14 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2019.01.26.20:26:14 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.01.26.20:26:14 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2019.01.26.20:26:14 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation/submodules
Info: 2019.01.26.20:26:14 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2019.01.26.20:26:14 Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: 2019.01.26.20:26:14 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.01.26.20:26:14 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation/submodules
Info: 2019.01.26.20:26:14 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2019.01.26.20:26:14 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation/submodules
Info: 2019.01.26.20:26:14 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2019.01.26.20:26:14 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2019.01.26.20:26:14 Info: NIOS2_Design: Done "NIOS2_Design" with 32 modules, 64 files
Info: 2019.01.26.20:26:14 Info: qsys-generate succeeded.
Info: 2019.01.26.20:26:14 Info: Finished: Create simulation model
Info: 2019.01.26.20:26:14 Info: Starting: Create Modelsim Project.
Info: 2019.01.26.20:26:14 Info: sim-script-gen --spd=/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/NIOS2_Design.spd --output-directory=/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation
Info: 2019.01.26.20:26:14 Info: Doing: ip-make-simscript --spd=/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/NIOS2_Design.spd --output-directory=/home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation
Info: 2019.01.26.20:26:30 Info: Generating the following file(s) for MODELSIM simulator in /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation
Info: 2019.01.26.20:26:30 Info:     mentor
Info: 2019.01.26.20:26:30 Info: Generating the following file(s) for VCS simulator in /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation
Info: 2019.01.26.20:26:30 Info:     synopsys/vcs
Info: 2019.01.26.20:26:30 Info: Generating the following file(s) for VCSMX simulator in /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation
Info: 2019.01.26.20:26:30 Info:     synopsys/vcsmx
Info: 2019.01.26.20:26:30 Info:     synopsys/vcsmx
Info: 2019.01.26.20:26:30 Info: Generating the following file(s) for NCSIM simulator in /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation
Info: 2019.01.26.20:26:30 Info:     cadence
Info: 2019.01.26.20:26:30 Info:     cadence
Info: 2019.01.26.20:26:30 Info:     cadence
Info: 2019.01.26.20:26:30 Info:     31 .cds.lib files in cadence/cds_libs
Info: 2019.01.26.20:26:30 Info: Generating the following file(s) for RIVIERA simulator in /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation
Info: 2019.01.26.20:26:30 Info:     aldec
Info: 2019.01.26.20:26:30 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/simulation
Info: 2019.01.26.20:26:30 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2019.01.26.20:26:31 Info: Finished: Create Modelsim Project.
Info: 2019.01.26.20:26:31 Info: Starting: Create block symbol file (.bsf)
Info: 2019.01.26.20:26:31 Info: Loading NIOS2_SOFT_CORE
Info: 2019.01.26.20:26:31 Info: Reading input file
Info: 2019.01.26.20:26:31 Info: Adding CLK_50 [clock_source 18.1]
Info: 2019.01.26.20:26:31 Info: Parameterizing module CLK_50
Info: 2019.01.26.20:26:31 Info: Adding JTAG [altera_avalon_jtag_uart 18.1]
Info: 2019.01.26.20:26:31 Info: Parameterizing module JTAG
Info: 2019.01.26.20:26:31 Info: Adding MMU [altera_avalon_onchip_memory2 18.1]
Info: 2019.01.26.20:26:31 Info: Parameterizing module MMU
Info: 2019.01.26.20:26:31 Info: Adding NIOS2 [altera_nios2_gen2 18.1]
Info: 2019.01.26.20:26:31 Info: Parameterizing module NIOS2
Info: 2019.01.26.20:26:31 Info: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Info: 2019.01.26.20:26:31 Info: Parameterizing module SDRAM
Info: 2019.01.26.20:26:31 Info: Adding timer_0 [altera_avalon_timer 18.1]
Info: 2019.01.26.20:26:31 Info: Parameterizing module timer_0
Info: 2019.01.26.20:26:31 Info: Adding uart [altera_avalon_uart 18.1]
Info: 2019.01.26.20:26:31 Info: Parameterizing module uart
Info: 2019.01.26.20:26:31 Info: Building connections
Info: 2019.01.26.20:26:31 Info: Parameterizing connections
Info: 2019.01.26.20:26:31 Info: Validating
Info: 2019.01.26.20:26:31 Info: Done reading input file
Info: 2019.01.26.20:26:33 Info: NIOS2_Design.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.01.26.20:26:33 Info: NIOS2_Design.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2019.01.26.20:26:35 Info: qsys-generate succeeded.
Info: 2019.01.26.20:26:35 Info: Finished: Create block symbol file (.bsf)
Info: 2019.01.26.20:26:35 Info:
Info: 2019.01.26.20:26:35 Info: Starting: Create HDL design files for synthesis
Info: 2019.01.26.20:26:35 Info: Loading NIOS2_SOFT_CORE
Info: 2019.01.26.20:26:35 Info: Reading input file
Info: 2019.01.26.20:26:35 Info: Adding CLK_50 [clock_source 18.1]
Info: 2019.01.26.20:26:35 Info: Parameterizing module CLK_50
Info: 2019.01.26.20:26:35 Info: Adding JTAG [altera_avalon_jtag_uart 18.1]
Info: 2019.01.26.20:26:35 Info: Parameterizing module JTAG
Info: 2019.01.26.20:26:35 Info: Adding MMU [altera_avalon_onchip_memory2 18.1]
Info: 2019.01.26.20:26:35 Info: Parameterizing module MMU
Info: 2019.01.26.20:26:35 Info: Adding NIOS2 [altera_nios2_gen2 18.1]
Info: 2019.01.26.20:26:35 Info: Parameterizing module NIOS2
Info: 2019.01.26.20:26:35 Info: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Info: 2019.01.26.20:26:35 Info: Parameterizing module SDRAM
Info: 2019.01.26.20:26:35 Info: Adding timer_0 [altera_avalon_timer 18.1]
Info: 2019.01.26.20:26:35 Info: Parameterizing module timer_0
Info: 2019.01.26.20:26:35 Info: Adding uart [altera_avalon_uart 18.1]
Info: 2019.01.26.20:26:35 Info: Parameterizing module uart
Info: 2019.01.26.20:26:35 Info: Building connections
Info: 2019.01.26.20:26:35 Info: Parameterizing connections
Info: 2019.01.26.20:26:35 Info: Validating
Info: 2019.01.26.20:26:35 Info: Done reading input file
Info: 2019.01.26.20:26:36 Info: NIOS2_Design.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.01.26.20:26:36 Info: NIOS2_Design.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2019.01.26.20:26:37 Info: NIOS2_Design: Generating NIOS2_Design "NIOS2_Design" for QUARTUS_SYNTH
Info: 2019.01.26.20:26:46 Info: JTAG: Starting RTL generation for module 'NIOS2_Design_JTAG'
Info: 2019.01.26.20:26:46 Info: JTAG:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS2_Design_JTAG --dir=/tmp/alt7922_7828051870039994349.dir/0031_JTAG_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0031_JTAG_gen/
Info: 2019.01.26.20:26:47 Info: JTAG: Done RTL generation for module 'NIOS2_Design_JTAG'
Info: 2019.01.26.20:26:47 Info: JTAG: "NIOS2_Design" instantiated altera_avalon_jtag_uart "JTAG"
Info: 2019.01.26.20:26:47 Info: MMU: Starting RTL generation for module 'NIOS2_Design_MMU'
Info: 2019.01.26.20:26:47 Info: MMU:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS2_Design_MMU --dir=/tmp/alt7922_7828051870039994349.dir/0032_MMU_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0032_MMU_gen/
Info: 2019.01.26.20:26:47 Info: MMU: Done RTL generation for module 'NIOS2_Design_MMU'
Info: 2019.01.26.20:26:47 Info: MMU: "NIOS2_Design" instantiated altera_avalon_onchip_memory2 "MMU"
Info: 2019.01.26.20:26:48 Info: NIOS2: "NIOS2_Design" instantiated altera_nios2_gen2 "NIOS2"
Info: 2019.01.26.20:26:48 Info: SDRAM: Starting RTL generation for module 'NIOS2_Design_SDRAM'
Info: 2019.01.26.20:26:48 Info: SDRAM:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOS2_Design_SDRAM --dir=/tmp/alt7922_7828051870039994349.dir/0033_SDRAM_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0033_SDRAM_gen/
Info: 2019.01.26.20:26:49 Info: SDRAM: Done RTL generation for module 'NIOS2_Design_SDRAM'
Info: 2019.01.26.20:26:49 Info: SDRAM: "NIOS2_Design" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: 2019.01.26.20:26:49 Info: timer_0: Starting RTL generation for module 'NIOS2_Design_timer_0'
Info: 2019.01.26.20:26:49 Info: timer_0:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS2_Design_timer_0 --dir=/tmp/alt7922_7828051870039994349.dir/0034_timer_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0034_timer_0_gen/
Info: 2019.01.26.20:26:50 Info: timer_0: Done RTL generation for module 'NIOS2_Design_timer_0'
Info: 2019.01.26.20:26:50 Info: timer_0: "NIOS2_Design" instantiated altera_avalon_timer "timer_0"
Info: 2019.01.26.20:26:50 Info: uart: Starting RTL generation for module 'NIOS2_Design_uart'
Info: 2019.01.26.20:26:50 Info: uart:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=NIOS2_Design_uart --dir=/tmp/alt7922_7828051870039994349.dir/0035_uart_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7922_7828051870039994349.dir/0035_uart_gen/
Info: 2019.01.26.20:26:51 Info: uart: Done RTL generation for module 'NIOS2_Design_uart'
Info: 2019.01.26.20:26:51 Info: uart: "NIOS2_Design" instantiated altera_avalon_uart "uart"
Info: 2019.01.26.20:26:53 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2019.01.26.20:26:53 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2019.01.26.20:26:54 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2019.01.26.20:26:54 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2019.01.26.20:26:54 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2019.01.26.20:26:54 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2019.01.26.20:26:54 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2019.01.26.20:26:56 Info: mm_interconnect_0: "NIOS2_Design" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2019.01.26.20:26:56 Info: irq_mapper: "NIOS2_Design" instantiated altera_irq_mapper "irq_mapper"
Info: 2019.01.26.20:26:56 Info: rst_controller: "NIOS2_Design" instantiated altera_reset_controller "rst_controller"
Info: 2019.01.26.20:26:56 Info: cpu: Starting RTL generation for module 'NIOS2_Design_NIOS2_cpu'
Info: 2019.01.26.20:26:56 Info: cpu:   Generation command is [exec /opt/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOS2_Design_NIOS2_cpu --dir=/tmp/alt7922_7828051870039994349.dir/0038_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt7922_7828051870039994349.dir/0038_cpu_gen/
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:26:58 (*) Starting Nios II generation
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:26:58 (*)   Checking for plaintext license.
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:00 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:00 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:00 (*)   Plaintext license not found.
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:00 (*)   Checking for encrypted license (non-evaluation).
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)   Elaborating CPU configuration settings
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)   Creating all objects for CPU
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:02 (*)     Testbench
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:03 (*)     Instruction decoding
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:03 (*)       Instruction fields
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:03 (*)       Instruction decodes
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:05 (*)       Signals for RTL simulation waveforms
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:05 (*)       Instruction controls
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:06 (*)     Pipeline frontend
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:06 (*)       Micro-ITLB
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:06 (*)     Pipeline backend
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:09 (*)       Micro-DTLB
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:10 (*)     TLB
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:17 (*)   Generating RTL from CPU objects
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:24 (*)   Creating encrypted RTL
Info: 2019.01.26.20:27:28 Info: cpu: # 2019.01.26 20:27:28 (*) Done Nios II generation
Info: 2019.01.26.20:27:28 Info: cpu: Done RTL generation for module 'NIOS2_Design_NIOS2_cpu'
Info: 2019.01.26.20:27:28 Info: cpu: "NIOS2" instantiated altera_nios2_gen2_unit "cpu"
Info: 2019.01.26.20:27:28 Info: NIOS2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS2_data_master_translator"
Info: 2019.01.26.20:27:28 Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: 2019.01.26.20:27:28 Info: NIOS2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS2_data_master_agent"
Info: 2019.01.26.20:27:28 Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: 2019.01.26.20:27:28 Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: 2019.01.26.20:27:28 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2019.01.26.20:27:28 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2019.01.26.20:27:28 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2019.01.26.20:27:28 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2019.01.26.20:27:28 Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: 2019.01.26.20:27:28 Info: NIOS2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "NIOS2_data_master_limiter"
Info: 2019.01.26.20:27:28 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules
Info: 2019.01.26.20:27:28 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.01.26.20:27:28 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2019.01.26.20:27:28 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.01.26.20:27:28 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2019.01.26.20:27:28 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules
Info: 2019.01.26.20:27:28 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2019.01.26.20:27:28 Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: 2019.01.26.20:27:28 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.01.26.20:27:28 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules
Info: 2019.01.26.20:27:28 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2019.01.26.20:27:28 Info: Reusing file /home/wberbert/Documentos/mestrado/Quartus/NIOS2_SOFT_CORE/NIOS2_Design/synthesis/submodules
Info: 2019.01.26.20:27:28 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2019.01.26.20:27:28 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2019.01.26.20:27:28 Info: NIOS2_Design: Done "NIOS2_Design" with 32 modules, 52 files
Info: 2019.01.26.20:27:30 Info: qsys-generate succeeded.
Info: 2019.01.26.20:27:30 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "NIOS2_Design.qsys"
Info (23030): Evaluation of Tcl script /opt/intelFPGA_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1255 megabytes
    Info: Processing ended: Sat Jan 26 20:27:33 2019
    Info: Elapsed time: 00:06:21
    Info: Total CPU time (on all processors): 00:10:00


