// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "depthwise_conv2d_fix_1.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic depthwise_conv2d_fix_1::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic depthwise_conv2d_fix_1::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_state1 = "1";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage1 = "100";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage2 = "1000";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage3 = "10000";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage4 = "100000";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_state17 = "1000000";
const bool depthwise_conv2d_fix_1::ap_const_boolean_1 = true;
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_2 = "10";
const bool depthwise_conv2d_fix_1::ap_const_boolean_0 = false;
const sc_lv<1> depthwise_conv2d_fix_1::ap_const_lv1_0 = "0";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_3 = "11";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_4 = "100";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_5 = "101";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_1 = "1";
const sc_lv<1> depthwise_conv2d_fix_1::ap_const_lv1_1 = "1";
const sc_lv<11> depthwise_conv2d_fix_1::ap_const_lv11_0 = "00000000000";
const sc_lv<4> depthwise_conv2d_fix_1::ap_const_lv4_0 = "0000";
const sc_lv<8> depthwise_conv2d_fix_1::ap_const_lv8_0 = "00000000";
const sc_lv<3> depthwise_conv2d_fix_1::ap_const_lv3_0 = "000";
const sc_lv<4> depthwise_conv2d_fix_1::ap_const_lv4_1 = "1";
const sc_lv<11> depthwise_conv2d_fix_1::ap_const_lv11_1 = "1";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_2 = "10";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_3 = "11";
const sc_lv<8> depthwise_conv2d_fix_1::ap_const_lv8_1 = "1";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_1 = "1";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_4 = "100";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_5 = "101";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_6 = "110";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_7 = "111";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_8 = "1000";
const sc_lv<4> depthwise_conv2d_fix_1::ap_const_lv4_2 = "10";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_E = "1110";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_1D = "11101";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_6 = "110";

depthwise_conv2d_fix_1::depthwise_conv2d_fix_1(sc_module_name name) : sc_module(name), mVcdFile(0) {
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U68 = new network_mac_muladd_5ns_7ns_4ns_11_1_1<1,1,5,7,4,11>("network_mac_muladd_5ns_7ns_4ns_11_1_1_U68");
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U68->din0(grp_fu_1049_p0);
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U68->din1(grp_fu_1049_p1);
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U68->din2(grp_fu_1049_p2);
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U68->dout(grp_fu_1049_p3);
    network_mul_mul_16s_16s_30_1_1_U69 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U69");
    network_mul_mul_16s_16s_30_1_1_U69->din0(reg_356);
    network_mul_mul_16s_16s_30_1_1_U69->din1(kernel_load_reg_1276);
    network_mul_mul_16s_16s_30_1_1_U69->dout(mul_ln40_9_fu_1055_p2);
    network_mul_mul_16s_16s_30_1_1_U70 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U70");
    network_mul_mul_16s_16s_30_1_1_U70->din0(reg_360);
    network_mul_mul_16s_16s_30_1_1_U70->din1(kernel_load_10_reg_1323);
    network_mul_mul_16s_16s_30_1_1_U70->dout(mul_ln40_11_fu_1061_p2);
    network_mul_mul_16s_16s_30_1_1_U71 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U71");
    network_mul_mul_16s_16s_30_1_1_U71->din0(reg_356);
    network_mul_mul_16s_16s_30_1_1_U71->din1(kernel_load_9_reg_1365);
    network_mul_mul_16s_16s_30_1_1_U71->dout(mul_ln40_10_fu_1067_p2);
    network_mul_mul_16s_16s_30_1_1_U72 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U72");
    network_mul_mul_16s_16s_30_1_1_U72->din0(reg_360);
    network_mul_mul_16s_16s_30_1_1_U72->din1(kernel_load_11_reg_1328);
    network_mul_mul_16s_16s_30_1_1_U72->dout(mul_ln40_12_fu_1073_p2);
    network_mul_mul_16s_16s_30_1_1_U73 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U73");
    network_mul_mul_16s_16s_30_1_1_U73->din0(reg_356);
    network_mul_mul_16s_16s_30_1_1_U73->din1(kernel_load_12_reg_1370);
    network_mul_mul_16s_16s_30_1_1_U73->dout(mul_ln40_13_fu_1079_p2);
    network_mul_mul_16s_16s_30_1_1_U74 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U74");
    network_mul_mul_16s_16s_30_1_1_U74->din0(reg_360);
    network_mul_mul_16s_16s_30_1_1_U74->din1(kernel_load_13_reg_1443);
    network_mul_mul_16s_16s_30_1_1_U74->dout(mul_ln40_14_fu_1085_p2);
    network_mul_mul_16s_16s_30_1_1_U75 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U75");
    network_mul_mul_16s_16s_30_1_1_U75->din0(reg_356);
    network_mul_mul_16s_16s_30_1_1_U75->din1(kernel_load_14_reg_1448);
    network_mul_mul_16s_16s_30_1_1_U75->dout(mul_ln40_15_fu_1091_p2);
    network_mul_mul_16s_16s_30_1_1_U76 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U76");
    network_mul_mul_16s_16s_30_1_1_U76->din0(reg_360);
    network_mul_mul_16s_16s_30_1_1_U76->din1(kernel_load_15_reg_1499);
    network_mul_mul_16s_16s_30_1_1_U76->dout(mul_ln40_16_fu_1097_p2);
    network_mul_mul_16s_16s_30_1_1_U77 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U77");
    network_mul_mul_16s_16s_30_1_1_U77->din0(reg_356);
    network_mul_mul_16s_16s_30_1_1_U77->din1(kernel_load_16_reg_1504);
    network_mul_mul_16s_16s_30_1_1_U77->dout(mul_ln40_17_fu_1103_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln23_fu_504_p2);
    sensitive << ( indvar_flatten48_reg_298 );

    SC_METHOD(thread_add_ln24_10_fu_599_p2);
    sensitive << ( zext_ln24_19_reg_1225 );

    SC_METHOD(thread_add_ln24_11_fu_667_p2);
    sensitive << ( zext_ln24_19_reg_1225 );

    SC_METHOD(thread_add_ln24_12_fu_672_p2);
    sensitive << ( zext_ln24_19_reg_1225 );

    SC_METHOD(thread_add_ln24_13_fu_703_p2);
    sensitive << ( zext_ln24_19_reg_1225 );

    SC_METHOD(thread_add_ln24_14_fu_708_p2);
    sensitive << ( zext_ln24_19_reg_1225 );

    SC_METHOD(thread_add_ln24_8_fu_534_p2);
    sensitive << ( zext_ln24_19_fu_530_p1 );

    SC_METHOD(thread_add_ln24_9_fu_540_p2);
    sensitive << ( zext_ln24_19_fu_530_p1 );

    SC_METHOD(thread_add_ln24_fu_586_p2);
    sensitive << ( zext_ln24_19_reg_1225 );

    SC_METHOD(thread_add_ln27_2_fu_484_p2);
    sensitive << ( zext_ln27_4_fu_468_p1 );
    sensitive << ( shl_ln27_mid1_fu_476_p3 );

    SC_METHOD(thread_add_ln27_fu_436_p2);
    sensitive << ( zext_ln27_fu_420_p1 );
    sensitive << ( shl_ln_fu_428_p3 );

    SC_METHOD(thread_add_ln32_2_fu_580_p2);
    sensitive << ( indvar_flatten_reg_322 );

    SC_METHOD(thread_add_ln40_12_fu_789_p2);
    sensitive << ( tmp10_0_0_mid2_reg_1348 );
    sensitive << ( zext_ln40_15_fu_785_p1 );

    SC_METHOD(thread_add_ln40_13_fu_743_p2);
    sensitive << ( out_w_0_mid2_reg_1264 );

    SC_METHOD(thread_add_ln40_14_fu_752_p2);
    sensitive << ( tmp10_0_0_mid2_reg_1348 );
    sensitive << ( zext_ln40_17_fu_748_p1 );

    SC_METHOD(thread_add_ln40_15_fu_798_p2);
    sensitive << ( tmp10_1_0_mid2_reg_1401 );
    sensitive << ( zext_ln40_13_reg_1415 );

    SC_METHOD(thread_add_ln40_16_fu_817_p2);
    sensitive << ( tmp10_1_0_mid2_reg_1401 );
    sensitive << ( zext_ln40_15_reg_1478 );

    SC_METHOD(thread_add_ln40_17_fu_821_p2);
    sensitive << ( tmp10_1_0_mid2_reg_1401 );
    sensitive << ( zext_ln40_17_reg_1427 );

    SC_METHOD(thread_add_ln40_18_fu_825_p2);
    sensitive << ( tmp10_2_0_mid2_reg_1408 );
    sensitive << ( zext_ln40_13_reg_1415 );

    SC_METHOD(thread_add_ln40_19_fu_829_p2);
    sensitive << ( tmp10_2_0_mid2_reg_1408 );
    sensitive << ( zext_ln40_15_reg_1478 );

    SC_METHOD(thread_add_ln40_20_fu_833_p2);
    sensitive << ( tmp10_2_0_mid2_reg_1408 );
    sensitive << ( zext_ln40_17_reg_1427 );

    SC_METHOD(thread_add_ln40_fu_738_p2);
    sensitive << ( tmp10_0_0_mid2_reg_1348 );
    sensitive << ( zext_ln40_13_fu_735_p1 );

    SC_METHOD(thread_add_ln48_10_fu_940_p2);
    sensitive << ( trunc_ln48_s_reg_1584 );
    sensitive << ( trunc_ln48_8_fu_919_p4 );

    SC_METHOD(thread_add_ln48_11_fu_977_p2);
    sensitive << ( trunc_ln48_9_reg_1609 );
    sensitive << ( add_ln48_10_reg_1629 );

    SC_METHOD(thread_add_ln48_12_fu_981_p2);
    sensitive << ( add_ln48_9_reg_1604 );
    sensitive << ( add_ln48_11_fu_977_p2 );

    SC_METHOD(thread_add_ln48_13_fu_986_p2);
    sensitive << ( trunc_ln48_2_fu_960_p4 );
    sensitive << ( trunc_ln48_1_fu_951_p4 );

    SC_METHOD(thread_add_ln48_14_fu_1026_p2);
    sensitive << ( trunc_ln48_4_reg_1659 );
    sensitive << ( trunc_ln48_5_fu_1017_p4 );

    SC_METHOD(thread_add_ln48_15_fu_1031_p2);
    sensitive << ( trunc_ln48_3_reg_1654 );
    sensitive << ( add_ln48_14_fu_1026_p2 );

    SC_METHOD(thread_add_ln48_16_fu_1036_p2);
    sensitive << ( add_ln48_13_reg_1649 );
    sensitive << ( add_ln48_15_reg_1669 );

    SC_METHOD(thread_add_ln48_17_fu_1040_p2);
    sensitive << ( add_ln48_12_reg_1644 );
    sensitive << ( add_ln48_16_fu_1036_p2 );

    SC_METHOD(thread_add_ln48_9_fu_899_p2);
    sensitive << ( bias_load_reg_1554 );
    sensitive << ( trunc_ln_fu_865_p4 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state17);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_11001);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp0_stage3);

    SC_METHOD(thread_ap_block_pp0_stage3_11001);

    SC_METHOD(thread_ap_block_pp0_stage3_subdone);

    SC_METHOD(thread_ap_block_pp0_stage4);

    SC_METHOD(thread_ap_block_pp0_stage4_11001);

    SC_METHOD(thread_ap_block_pp0_stage4_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage3_iter1);

    SC_METHOD(thread_ap_block_state11_pp0_stage4_iter1);

    SC_METHOD(thread_ap_block_state12_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state13_pp0_stage1_iter2);

    SC_METHOD(thread_ap_block_state14_pp0_stage2_iter2);

    SC_METHOD(thread_ap_block_state15_pp0_stage3_iter2);

    SC_METHOD(thread_ap_block_state16_pp0_stage4_iter2);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage3_iter0);

    SC_METHOD(thread_ap_block_state6_pp0_stage4_iter0);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state8_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state9_pp0_stage2_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state3);
    sensitive << ( icmp_ln23_reg_1170 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state17 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten48_phi_fu_302_p4);
    sensitive << ( indvar_flatten48_reg_298 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln23_reg_1170 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( add_ln23_reg_1209 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten_phi_fu_326_p4);
    sensitive << ( indvar_flatten_reg_322 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln23_reg_1170 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( select_ln32_14_reg_1438 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_d_0_phi_fu_314_p4);
    sensitive << ( out_d_0_reg_310 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln23_reg_1170 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( select_ln24_9_reg_1395 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_h_0_phi_fu_338_p4);
    sensitive << ( out_h_0_reg_334 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln23_reg_1170_pp0_iter1_reg );
    sensitive << ( select_ln32_reg_1463 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_ap_phi_mux_out_w_0_phi_fu_349_p4);
    sensitive << ( out_w_0_reg_345 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln23_reg_1170_pp0_iter1_reg );
    sensitive << ( out_w_reg_1473 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state17 );

    SC_METHOD(thread_bias_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln24_18_fu_802_p1 );

    SC_METHOD(thread_bias_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_empty_59_fu_384_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_empty_61_fu_567_p2);
    sensitive << ( icmp_ln32_reg_1180 );
    sensitive << ( select_ln24_14_fu_561_p3 );

    SC_METHOD(thread_empty_fu_380_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_grp_fu_1049_p0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln23_reg_1170_pp0_iter1_reg );
    sensitive << ( zext_ln48_1_cast_reg_1128 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_grp_fu_1049_p1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln23_reg_1170_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( grp_fu_1049_p10 );

    SC_METHOD(thread_grp_fu_1049_p10);
    sensitive << ( tmp12_mid2_v_v_reg_1313 );

    SC_METHOD(thread_grp_fu_1049_p2);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln23_reg_1170_pp0_iter1_reg );
    sensitive << ( zext_ln40_13_reg_1415 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_icmp_ln23_fu_452_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_2_reg_1143 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_indvar_flatten48_phi_fu_302_p4 );

    SC_METHOD(thread_icmp_ln32_fu_463_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( mul_ln4_reg_1138 );
    sensitive << ( icmp_ln23_fu_452_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_326_p4 );

    SC_METHOD(thread_icmp_ln33_2_fu_556_p2);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( icmp_ln23_reg_1170 );
    sensitive << ( empty_reg_1133 );
    sensitive << ( icmp_ln32_reg_1180 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_349_p4 );

    SC_METHOD(thread_icmp_ln33_fu_410_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( empty_fu_380_p1 );

    SC_METHOD(thread_input_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln40_14_fu_776_p1 );
    sensitive << ( zext_ln40_16_fu_809_p1 );
    sensitive << ( zext_ln40_20_fu_851_p1 );
    sensitive << ( zext_ln40_22_fu_891_p1 );
    sensitive << ( zext_ln40_24_fu_936_p1 );

    SC_METHOD(thread_input_r_address1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln40_18_fu_794_p1 );
    sensitive << ( zext_ln40_19_fu_813_p1 );
    sensitive << ( zext_ln40_21_fu_855_p1 );
    sensitive << ( zext_ln40_23_fu_895_p1 );

    SC_METHOD(thread_input_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_input_r_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_kernel_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln24_fu_525_p1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln24_12_fu_595_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln24_13_fu_663_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln24_15_fu_699_p1 );
    sensitive << ( zext_ln24_16_fu_763_p1 );

    SC_METHOD(thread_kernel_address1);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln24_11_fu_591_p1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln24_10_fu_659_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln24_14_fu_695_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln24_17_fu_767_p1 );

    SC_METHOD(thread_kernel_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_kernel_ce1);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_mul_ln40_18_fu_546_p0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln48_4_fu_517_p1 );

    SC_METHOD(thread_mul_ln40_18_fu_546_p1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( zext_ln40_reg_1109 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_mul_ln40_18_fu_546_p2);
    sensitive << ( mul_ln40_18_fu_546_p0 );
    sensitive << ( mul_ln40_18_fu_546_p1 );

    SC_METHOD(thread_mul_ln40_fu_442_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln48_2_fu_416_p1 );

    SC_METHOD(thread_mul_ln40_fu_442_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln40_reg_1109 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln40_fu_442_p2);
    sensitive << ( mul_ln40_fu_442_p0 );
    sensitive << ( mul_ln40_fu_442_p1 );

    SC_METHOD(thread_mul_ln48_2_fu_551_p0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln48_4_fu_517_p1 );

    SC_METHOD(thread_mul_ln48_2_fu_551_p1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( zext_ln48_reg_1122 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_mul_ln48_2_fu_551_p2);
    sensitive << ( mul_ln48_2_fu_551_p0 );
    sensitive << ( mul_ln48_2_fu_551_p1 );

    SC_METHOD(thread_mul_ln48_fu_447_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln48_2_fu_416_p1 );

    SC_METHOD(thread_mul_ln48_fu_447_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln48_reg_1122 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln48_fu_447_p2);
    sensitive << ( mul_ln48_fu_447_p0 );
    sensitive << ( mul_ln48_fu_447_p1 );

    SC_METHOD(thread_mul_ln4_fu_396_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln4_fu_396_p00 );

    SC_METHOD(thread_mul_ln4_fu_396_p00);
    sensitive << ( empty_59_fu_384_p1 );

    SC_METHOD(thread_mul_ln4_fu_396_p1);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln4_fu_396_p10 );

    SC_METHOD(thread_mul_ln4_fu_396_p10);
    sensitive << ( empty_fu_380_p1 );

    SC_METHOD(thread_mul_ln4_fu_396_p2);
    sensitive << ( mul_ln4_fu_396_p0 );
    sensitive << ( mul_ln4_fu_396_p1 );

    SC_METHOD(thread_out_d_fu_457_p2);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_314_p4 );

    SC_METHOD(thread_out_h_fu_624_p2);
    sensitive << ( select_ln24_reg_1214 );

    SC_METHOD(thread_out_w_0_mid2_fu_572_p3);
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_349_p4 );
    sensitive << ( empty_61_fu_567_p2 );

    SC_METHOD(thread_out_w_fu_780_p2);
    sensitive << ( out_w_0_mid2_reg_1264 );

    SC_METHOD(thread_output_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln48_3_fu_1045_p1 );

    SC_METHOD(thread_output_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_output_r_d0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( add_ln48_17_reg_1674 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_output_r_we0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( icmp_ln23_reg_1170_pp0_iter2_reg );

    SC_METHOD(thread_select_ln24_10_fu_604_p3);
    sensitive << ( mul_ln40_reg_1158 );
    sensitive << ( icmp_ln32_reg_1180 );
    sensitive << ( mul_ln40_18_reg_1245 );

    SC_METHOD(thread_select_ln24_11_fu_609_p3);
    sensitive << ( mul_ln48_reg_1164 );
    sensitive << ( icmp_ln32_reg_1180 );
    sensitive << ( mul_ln48_2_reg_1251 );

    SC_METHOD(thread_select_ln24_12_fu_614_p3);
    sensitive << ( icmp_ln32_reg_1180 );
    sensitive << ( tmp_0_0_reg_1199 );
    sensitive << ( mul_ln40_18_reg_1245 );

    SC_METHOD(thread_select_ln24_13_fu_619_p3);
    sensitive << ( icmp_ln32_reg_1180 );
    sensitive << ( tmp11_reg_1204 );
    sensitive << ( mul_ln48_2_reg_1251 );

    SC_METHOD(thread_select_ln24_14_fu_561_p3);
    sensitive << ( icmp_ln33_reg_1148 );
    sensitive << ( icmp_ln32_reg_1180 );
    sensitive << ( icmp_ln33_2_fu_556_p2 );

    SC_METHOD(thread_select_ln24_8_fu_520_p3);
    sensitive << ( add_ln27_reg_1153 );
    sensitive << ( icmp_ln32_reg_1180 );
    sensitive << ( add_ln27_2_reg_1194 );

    SC_METHOD(thread_select_ln24_9_fu_713_p3);
    sensitive << ( out_d_0_reg_310 );
    sensitive << ( out_d_reg_1174 );
    sensitive << ( icmp_ln32_reg_1180 );

    SC_METHOD(thread_select_ln24_fu_510_p3);
    sensitive << ( icmp_ln32_reg_1180 );
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_338_p4 );

    SC_METHOD(thread_select_ln32_14_fu_757_p3);
    sensitive << ( icmp_ln32_reg_1180 );
    sensitive << ( add_ln32_2_reg_1271 );

    SC_METHOD(thread_select_ln32_fu_771_p3);
    sensitive << ( select_ln24_reg_1214 );
    sensitive << ( select_ln24_14_reg_1257 );
    sensitive << ( out_h_reg_1301 );

    SC_METHOD(thread_shl_ln27_mid1_fu_476_p3);
    sensitive << ( trunc_ln27_2_fu_472_p1 );

    SC_METHOD(thread_shl_ln_fu_428_p3);
    sensitive << ( trunc_ln27_fu_424_p1 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_680_p0);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( zext_ln40_1_cast14_reg_1115 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_680_p1);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( tmp10_0_0_mid2_fu_680_p10 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_680_p10);
    sensitive << ( tmp10_0_0_mid2_v_v_reg_1306 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_680_p2);
    sensitive << ( tmp10_0_0_mid2_fu_680_p0 );
    sensitive << ( tmp10_0_0_mid2_fu_680_p1 );

    SC_METHOD(thread_tmp10_0_0_mid2_v_v_fu_639_p3);
    sensitive << ( select_ln24_14_reg_1257 );
    sensitive << ( tmp_0_0_mid1_fu_633_p2 );
    sensitive << ( select_ln24_12_fu_614_p3 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_722_p0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( zext_ln40_1_cast14_reg_1115 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_722_p1);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( tmp10_1_0_mid2_fu_722_p10 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_722_p10);
    sensitive << ( tmp10_1_0_mid2_v_v_reg_1355 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_722_p2);
    sensitive << ( tmp10_1_0_mid2_fu_722_p0 );
    sensitive << ( tmp10_1_0_mid2_fu_722_p1 );

    SC_METHOD(thread_tmp10_1_0_mid2_v_v_fu_685_p2);
    sensitive << ( tmp10_0_0_mid2_v_v_reg_1306 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_730_p0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( zext_ln40_1_cast14_reg_1115 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_730_p1);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( tmp10_2_0_mid2_fu_730_p10 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_730_p10);
    sensitive << ( tmp10_2_0_mid2_v_v_reg_1360 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_730_p2);
    sensitive << ( tmp10_2_0_mid2_fu_730_p0 );
    sensitive << ( tmp10_2_0_mid2_fu_730_p1 );

    SC_METHOD(thread_tmp10_2_0_mid2_v_v_fu_690_p2);
    sensitive << ( tmp10_0_0_mid2_v_v_reg_1306 );

    SC_METHOD(thread_tmp11_fu_499_p2);
    sensitive << ( mul_ln48_reg_1164 );
    sensitive << ( zext_ln40_2_cast_fu_490_p1 );

    SC_METHOD(thread_tmp11_mid1_fu_646_p2);
    sensitive << ( zext_ln40_2_cast_mid_fu_629_p1 );
    sensitive << ( select_ln24_11_fu_609_p3 );

    SC_METHOD(thread_tmp12_mid2_v_v_fu_652_p3);
    sensitive << ( select_ln24_14_reg_1257 );
    sensitive << ( tmp11_mid1_fu_646_p2 );
    sensitive << ( select_ln24_13_fu_619_p3 );

    SC_METHOD(thread_tmp_0_0_fu_494_p2);
    sensitive << ( mul_ln40_reg_1158 );
    sensitive << ( zext_ln40_2_cast_fu_490_p1 );

    SC_METHOD(thread_tmp_0_0_mid1_fu_633_p2);
    sensitive << ( zext_ln40_2_cast_mid_fu_629_p1 );
    sensitive << ( select_ln24_10_fu_604_p3 );

    SC_METHOD(thread_tmp_2_fu_402_p3);
    sensitive << ( mul_ln4_fu_396_p2 );

    SC_METHOD(thread_trunc_ln27_2_fu_472_p1);
    sensitive << ( out_d_fu_457_p2 );

    SC_METHOD(thread_trunc_ln27_fu_424_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_314_p4 );

    SC_METHOD(thread_trunc_ln48_1_fu_951_p4);
    sensitive << ( mul_ln40_13_reg_1614 );

    SC_METHOD(thread_trunc_ln48_2_fu_960_p4);
    sensitive << ( mul_ln40_14_reg_1619 );

    SC_METHOD(thread_trunc_ln48_5_fu_1017_p4);
    sensitive << ( mul_ln40_17_reg_1664 );

    SC_METHOD(thread_trunc_ln48_8_fu_919_p4);
    sensitive << ( mul_ln40_12_reg_1589 );

    SC_METHOD(thread_trunc_ln_fu_865_p4);
    sensitive << ( mul_ln40_9_reg_1559 );

    SC_METHOD(thread_zext_ln24_10_fu_659_p1);
    sensitive << ( add_ln24_reg_1281 );

    SC_METHOD(thread_zext_ln24_11_fu_591_p1);
    sensitive << ( add_ln24_8_reg_1235 );

    SC_METHOD(thread_zext_ln24_12_fu_595_p1);
    sensitive << ( add_ln24_9_reg_1240 );

    SC_METHOD(thread_zext_ln24_13_fu_663_p1);
    sensitive << ( add_ln24_10_reg_1296 );

    SC_METHOD(thread_zext_ln24_14_fu_695_p1);
    sensitive << ( add_ln24_11_reg_1338 );

    SC_METHOD(thread_zext_ln24_15_fu_699_p1);
    sensitive << ( add_ln24_12_reg_1343 );

    SC_METHOD(thread_zext_ln24_16_fu_763_p1);
    sensitive << ( add_ln24_13_reg_1385 );

    SC_METHOD(thread_zext_ln24_17_fu_767_p1);
    sensitive << ( add_ln24_14_reg_1390 );

    SC_METHOD(thread_zext_ln24_18_fu_802_p1);
    sensitive << ( select_ln24_9_reg_1395 );

    SC_METHOD(thread_zext_ln24_19_fu_530_p1);
    sensitive << ( select_ln24_8_fu_520_p3 );

    SC_METHOD(thread_zext_ln24_fu_525_p1);
    sensitive << ( select_ln24_8_fu_520_p3 );

    SC_METHOD(thread_zext_ln27_4_fu_468_p1);
    sensitive << ( out_d_fu_457_p2 );

    SC_METHOD(thread_zext_ln27_fu_420_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_314_p4 );

    SC_METHOD(thread_zext_ln40_13_fu_735_p1);
    sensitive << ( out_w_0_mid2_reg_1264 );

    SC_METHOD(thread_zext_ln40_14_fu_776_p1);
    sensitive << ( add_ln40_reg_1422 );

    SC_METHOD(thread_zext_ln40_15_fu_785_p1);
    sensitive << ( out_w_fu_780_p2 );

    SC_METHOD(thread_zext_ln40_16_fu_809_p1);
    sensitive << ( add_ln40_12_reg_1484 );

    SC_METHOD(thread_zext_ln40_17_fu_748_p1);
    sensitive << ( add_ln40_13_fu_743_p2 );

    SC_METHOD(thread_zext_ln40_18_fu_794_p1);
    sensitive << ( add_ln40_14_reg_1433 );

    SC_METHOD(thread_zext_ln40_19_fu_813_p1);
    sensitive << ( add_ln40_15_reg_1494 );

    SC_METHOD(thread_zext_ln40_1_cast14_fu_368_p1);
    sensitive << ( input_width );

    SC_METHOD(thread_zext_ln40_20_fu_851_p1);
    sensitive << ( add_ln40_16_reg_1524 );

    SC_METHOD(thread_zext_ln40_21_fu_855_p1);
    sensitive << ( add_ln40_17_reg_1529 );

    SC_METHOD(thread_zext_ln40_22_fu_891_p1);
    sensitive << ( add_ln40_18_reg_1534 );

    SC_METHOD(thread_zext_ln40_23_fu_895_p1);
    sensitive << ( add_ln40_19_reg_1539 );

    SC_METHOD(thread_zext_ln40_24_fu_936_p1);
    sensitive << ( add_ln40_20_reg_1544 );

    SC_METHOD(thread_zext_ln40_2_cast_fu_490_p1);
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_338_p4 );

    SC_METHOD(thread_zext_ln40_2_cast_mid_fu_629_p1);
    sensitive << ( out_h_fu_624_p2 );

    SC_METHOD(thread_zext_ln40_fu_364_p1);
    sensitive << ( input_height );

    SC_METHOD(thread_zext_ln48_1_cast_fu_376_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_zext_ln48_2_fu_416_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_314_p4 );

    SC_METHOD(thread_zext_ln48_3_fu_1045_p1);
    sensitive << ( add_ln48_reg_1549_pp0_iter2_reg );

    SC_METHOD(thread_zext_ln48_4_fu_517_p1);
    sensitive << ( out_d_reg_1174 );

    SC_METHOD(thread_zext_ln48_fu_372_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln23_reg_1170 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp0_stage4_subdone );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp0_stage2_subdone );
    sensitive << ( ap_block_pp0_stage3_subdone );

    ap_CS_fsm = "0000001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "depthwise_conv2d_fix_1_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_height, "(port)input_height");
    sc_trace(mVcdFile, input_width, "(port)input_width");
    sc_trace(mVcdFile, input_r_address0, "(port)input_r_address0");
    sc_trace(mVcdFile, input_r_ce0, "(port)input_r_ce0");
    sc_trace(mVcdFile, input_r_q0, "(port)input_r_q0");
    sc_trace(mVcdFile, input_r_address1, "(port)input_r_address1");
    sc_trace(mVcdFile, input_r_ce1, "(port)input_r_ce1");
    sc_trace(mVcdFile, input_r_q1, "(port)input_r_q1");
    sc_trace(mVcdFile, output_height, "(port)output_height");
    sc_trace(mVcdFile, output_width, "(port)output_width");
    sc_trace(mVcdFile, output_r_address0, "(port)output_r_address0");
    sc_trace(mVcdFile, output_r_ce0, "(port)output_r_ce0");
    sc_trace(mVcdFile, output_r_we0, "(port)output_r_we0");
    sc_trace(mVcdFile, output_r_d0, "(port)output_r_d0");
    sc_trace(mVcdFile, bias_address0, "(port)bias_address0");
    sc_trace(mVcdFile, bias_ce0, "(port)bias_ce0");
    sc_trace(mVcdFile, bias_q0, "(port)bias_q0");
    sc_trace(mVcdFile, kernel_address0, "(port)kernel_address0");
    sc_trace(mVcdFile, kernel_ce0, "(port)kernel_ce0");
    sc_trace(mVcdFile, kernel_q0, "(port)kernel_q0");
    sc_trace(mVcdFile, kernel_address1, "(port)kernel_address1");
    sc_trace(mVcdFile, kernel_ce1, "(port)kernel_ce1");
    sc_trace(mVcdFile, kernel_q1, "(port)kernel_q1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten48_reg_298, "indvar_flatten48_reg_298");
    sc_trace(mVcdFile, out_d_0_reg_310, "out_d_0_reg_310");
    sc_trace(mVcdFile, indvar_flatten_reg_322, "indvar_flatten_reg_322");
    sc_trace(mVcdFile, out_h_0_reg_334, "out_h_0_reg_334");
    sc_trace(mVcdFile, out_w_0_reg_345, "out_w_0_reg_345");
    sc_trace(mVcdFile, reg_356, "reg_356");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage1_iter0, "ap_block_state3_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage1_iter1, "ap_block_state8_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_state13_pp0_stage1_iter2, "ap_block_state13_pp0_stage1_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, icmp_ln23_reg_1170, "icmp_ln23_reg_1170");
    sc_trace(mVcdFile, icmp_ln23_reg_1170_pp0_iter1_reg, "icmp_ln23_reg_1170_pp0_iter1_reg");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage2_iter0, "ap_block_state4_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage2_iter1, "ap_block_state9_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_state14_pp0_stage2_iter2, "ap_block_state14_pp0_stage2_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage2_11001, "ap_block_pp0_stage2_11001");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage3_iter0, "ap_block_state5_pp0_stage3_iter0");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage3_iter1, "ap_block_state10_pp0_stage3_iter1");
    sc_trace(mVcdFile, ap_block_state15_pp0_stage3_iter2, "ap_block_state15_pp0_stage3_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage3_11001, "ap_block_pp0_stage3_11001");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage4, "ap_CS_fsm_pp0_stage4");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage4_iter0, "ap_block_state6_pp0_stage4_iter0");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage4_iter1, "ap_block_state11_pp0_stage4_iter1");
    sc_trace(mVcdFile, ap_block_state16_pp0_stage4_iter2, "ap_block_state16_pp0_stage4_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage4_11001, "ap_block_pp0_stage4_11001");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter1, "ap_block_state7_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage0_iter2, "ap_block_state12_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, reg_360, "reg_360");
    sc_trace(mVcdFile, zext_ln40_fu_364_p1, "zext_ln40_fu_364_p1");
    sc_trace(mVcdFile, zext_ln40_reg_1109, "zext_ln40_reg_1109");
    sc_trace(mVcdFile, zext_ln40_1_cast14_fu_368_p1, "zext_ln40_1_cast14_fu_368_p1");
    sc_trace(mVcdFile, zext_ln40_1_cast14_reg_1115, "zext_ln40_1_cast14_reg_1115");
    sc_trace(mVcdFile, zext_ln48_fu_372_p1, "zext_ln48_fu_372_p1");
    sc_trace(mVcdFile, zext_ln48_reg_1122, "zext_ln48_reg_1122");
    sc_trace(mVcdFile, zext_ln48_1_cast_fu_376_p1, "zext_ln48_1_cast_fu_376_p1");
    sc_trace(mVcdFile, zext_ln48_1_cast_reg_1128, "zext_ln48_1_cast_reg_1128");
    sc_trace(mVcdFile, empty_fu_380_p1, "empty_fu_380_p1");
    sc_trace(mVcdFile, empty_reg_1133, "empty_reg_1133");
    sc_trace(mVcdFile, mul_ln4_fu_396_p2, "mul_ln4_fu_396_p2");
    sc_trace(mVcdFile, mul_ln4_reg_1138, "mul_ln4_reg_1138");
    sc_trace(mVcdFile, tmp_2_fu_402_p3, "tmp_2_fu_402_p3");
    sc_trace(mVcdFile, tmp_2_reg_1143, "tmp_2_reg_1143");
    sc_trace(mVcdFile, icmp_ln33_fu_410_p2, "icmp_ln33_fu_410_p2");
    sc_trace(mVcdFile, icmp_ln33_reg_1148, "icmp_ln33_reg_1148");
    sc_trace(mVcdFile, add_ln27_fu_436_p2, "add_ln27_fu_436_p2");
    sc_trace(mVcdFile, add_ln27_reg_1153, "add_ln27_reg_1153");
    sc_trace(mVcdFile, mul_ln40_fu_442_p2, "mul_ln40_fu_442_p2");
    sc_trace(mVcdFile, mul_ln40_reg_1158, "mul_ln40_reg_1158");
    sc_trace(mVcdFile, mul_ln48_fu_447_p2, "mul_ln48_fu_447_p2");
    sc_trace(mVcdFile, mul_ln48_reg_1164, "mul_ln48_reg_1164");
    sc_trace(mVcdFile, icmp_ln23_fu_452_p2, "icmp_ln23_fu_452_p2");
    sc_trace(mVcdFile, icmp_ln23_reg_1170_pp0_iter2_reg, "icmp_ln23_reg_1170_pp0_iter2_reg");
    sc_trace(mVcdFile, out_d_fu_457_p2, "out_d_fu_457_p2");
    sc_trace(mVcdFile, out_d_reg_1174, "out_d_reg_1174");
    sc_trace(mVcdFile, icmp_ln32_fu_463_p2, "icmp_ln32_fu_463_p2");
    sc_trace(mVcdFile, icmp_ln32_reg_1180, "icmp_ln32_reg_1180");
    sc_trace(mVcdFile, add_ln27_2_fu_484_p2, "add_ln27_2_fu_484_p2");
    sc_trace(mVcdFile, add_ln27_2_reg_1194, "add_ln27_2_reg_1194");
    sc_trace(mVcdFile, tmp_0_0_fu_494_p2, "tmp_0_0_fu_494_p2");
    sc_trace(mVcdFile, tmp_0_0_reg_1199, "tmp_0_0_reg_1199");
    sc_trace(mVcdFile, tmp11_fu_499_p2, "tmp11_fu_499_p2");
    sc_trace(mVcdFile, tmp11_reg_1204, "tmp11_reg_1204");
    sc_trace(mVcdFile, add_ln23_fu_504_p2, "add_ln23_fu_504_p2");
    sc_trace(mVcdFile, add_ln23_reg_1209, "add_ln23_reg_1209");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, select_ln24_fu_510_p3, "select_ln24_fu_510_p3");
    sc_trace(mVcdFile, select_ln24_reg_1214, "select_ln24_reg_1214");
    sc_trace(mVcdFile, zext_ln24_19_fu_530_p1, "zext_ln24_19_fu_530_p1");
    sc_trace(mVcdFile, zext_ln24_19_reg_1225, "zext_ln24_19_reg_1225");
    sc_trace(mVcdFile, add_ln24_8_fu_534_p2, "add_ln24_8_fu_534_p2");
    sc_trace(mVcdFile, add_ln24_8_reg_1235, "add_ln24_8_reg_1235");
    sc_trace(mVcdFile, add_ln24_9_fu_540_p2, "add_ln24_9_fu_540_p2");
    sc_trace(mVcdFile, add_ln24_9_reg_1240, "add_ln24_9_reg_1240");
    sc_trace(mVcdFile, mul_ln40_18_fu_546_p2, "mul_ln40_18_fu_546_p2");
    sc_trace(mVcdFile, mul_ln40_18_reg_1245, "mul_ln40_18_reg_1245");
    sc_trace(mVcdFile, mul_ln48_2_fu_551_p2, "mul_ln48_2_fu_551_p2");
    sc_trace(mVcdFile, mul_ln48_2_reg_1251, "mul_ln48_2_reg_1251");
    sc_trace(mVcdFile, select_ln24_14_fu_561_p3, "select_ln24_14_fu_561_p3");
    sc_trace(mVcdFile, select_ln24_14_reg_1257, "select_ln24_14_reg_1257");
    sc_trace(mVcdFile, out_w_0_mid2_fu_572_p3, "out_w_0_mid2_fu_572_p3");
    sc_trace(mVcdFile, out_w_0_mid2_reg_1264, "out_w_0_mid2_reg_1264");
    sc_trace(mVcdFile, add_ln32_2_fu_580_p2, "add_ln32_2_fu_580_p2");
    sc_trace(mVcdFile, add_ln32_2_reg_1271, "add_ln32_2_reg_1271");
    sc_trace(mVcdFile, kernel_load_reg_1276, "kernel_load_reg_1276");
    sc_trace(mVcdFile, add_ln24_fu_586_p2, "add_ln24_fu_586_p2");
    sc_trace(mVcdFile, add_ln24_reg_1281, "add_ln24_reg_1281");
    sc_trace(mVcdFile, add_ln24_10_fu_599_p2, "add_ln24_10_fu_599_p2");
    sc_trace(mVcdFile, add_ln24_10_reg_1296, "add_ln24_10_reg_1296");
    sc_trace(mVcdFile, out_h_fu_624_p2, "out_h_fu_624_p2");
    sc_trace(mVcdFile, out_h_reg_1301, "out_h_reg_1301");
    sc_trace(mVcdFile, tmp10_0_0_mid2_v_v_fu_639_p3, "tmp10_0_0_mid2_v_v_fu_639_p3");
    sc_trace(mVcdFile, tmp10_0_0_mid2_v_v_reg_1306, "tmp10_0_0_mid2_v_v_reg_1306");
    sc_trace(mVcdFile, tmp12_mid2_v_v_fu_652_p3, "tmp12_mid2_v_v_fu_652_p3");
    sc_trace(mVcdFile, tmp12_mid2_v_v_reg_1313, "tmp12_mid2_v_v_reg_1313");
    sc_trace(mVcdFile, kernel_load_10_reg_1323, "kernel_load_10_reg_1323");
    sc_trace(mVcdFile, kernel_load_11_reg_1328, "kernel_load_11_reg_1328");
    sc_trace(mVcdFile, add_ln24_11_fu_667_p2, "add_ln24_11_fu_667_p2");
    sc_trace(mVcdFile, add_ln24_11_reg_1338, "add_ln24_11_reg_1338");
    sc_trace(mVcdFile, add_ln24_12_fu_672_p2, "add_ln24_12_fu_672_p2");
    sc_trace(mVcdFile, add_ln24_12_reg_1343, "add_ln24_12_reg_1343");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_680_p2, "tmp10_0_0_mid2_fu_680_p2");
    sc_trace(mVcdFile, tmp10_0_0_mid2_reg_1348, "tmp10_0_0_mid2_reg_1348");
    sc_trace(mVcdFile, tmp10_1_0_mid2_v_v_fu_685_p2, "tmp10_1_0_mid2_v_v_fu_685_p2");
    sc_trace(mVcdFile, tmp10_1_0_mid2_v_v_reg_1355, "tmp10_1_0_mid2_v_v_reg_1355");
    sc_trace(mVcdFile, tmp10_2_0_mid2_v_v_fu_690_p2, "tmp10_2_0_mid2_v_v_fu_690_p2");
    sc_trace(mVcdFile, tmp10_2_0_mid2_v_v_reg_1360, "tmp10_2_0_mid2_v_v_reg_1360");
    sc_trace(mVcdFile, kernel_load_9_reg_1365, "kernel_load_9_reg_1365");
    sc_trace(mVcdFile, kernel_load_12_reg_1370, "kernel_load_12_reg_1370");
    sc_trace(mVcdFile, add_ln24_13_fu_703_p2, "add_ln24_13_fu_703_p2");
    sc_trace(mVcdFile, add_ln24_13_reg_1385, "add_ln24_13_reg_1385");
    sc_trace(mVcdFile, add_ln24_14_fu_708_p2, "add_ln24_14_fu_708_p2");
    sc_trace(mVcdFile, add_ln24_14_reg_1390, "add_ln24_14_reg_1390");
    sc_trace(mVcdFile, select_ln24_9_fu_713_p3, "select_ln24_9_fu_713_p3");
    sc_trace(mVcdFile, select_ln24_9_reg_1395, "select_ln24_9_reg_1395");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_722_p2, "tmp10_1_0_mid2_fu_722_p2");
    sc_trace(mVcdFile, tmp10_1_0_mid2_reg_1401, "tmp10_1_0_mid2_reg_1401");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_730_p2, "tmp10_2_0_mid2_fu_730_p2");
    sc_trace(mVcdFile, tmp10_2_0_mid2_reg_1408, "tmp10_2_0_mid2_reg_1408");
    sc_trace(mVcdFile, zext_ln40_13_fu_735_p1, "zext_ln40_13_fu_735_p1");
    sc_trace(mVcdFile, zext_ln40_13_reg_1415, "zext_ln40_13_reg_1415");
    sc_trace(mVcdFile, add_ln40_fu_738_p2, "add_ln40_fu_738_p2");
    sc_trace(mVcdFile, add_ln40_reg_1422, "add_ln40_reg_1422");
    sc_trace(mVcdFile, zext_ln40_17_fu_748_p1, "zext_ln40_17_fu_748_p1");
    sc_trace(mVcdFile, zext_ln40_17_reg_1427, "zext_ln40_17_reg_1427");
    sc_trace(mVcdFile, add_ln40_14_fu_752_p2, "add_ln40_14_fu_752_p2");
    sc_trace(mVcdFile, add_ln40_14_reg_1433, "add_ln40_14_reg_1433");
    sc_trace(mVcdFile, select_ln32_14_fu_757_p3, "select_ln32_14_fu_757_p3");
    sc_trace(mVcdFile, select_ln32_14_reg_1438, "select_ln32_14_reg_1438");
    sc_trace(mVcdFile, kernel_load_13_reg_1443, "kernel_load_13_reg_1443");
    sc_trace(mVcdFile, kernel_load_14_reg_1448, "kernel_load_14_reg_1448");
    sc_trace(mVcdFile, select_ln32_fu_771_p3, "select_ln32_fu_771_p3");
    sc_trace(mVcdFile, select_ln32_reg_1463, "select_ln32_reg_1463");
    sc_trace(mVcdFile, out_w_fu_780_p2, "out_w_fu_780_p2");
    sc_trace(mVcdFile, out_w_reg_1473, "out_w_reg_1473");
    sc_trace(mVcdFile, zext_ln40_15_fu_785_p1, "zext_ln40_15_fu_785_p1");
    sc_trace(mVcdFile, zext_ln40_15_reg_1478, "zext_ln40_15_reg_1478");
    sc_trace(mVcdFile, add_ln40_12_fu_789_p2, "add_ln40_12_fu_789_p2");
    sc_trace(mVcdFile, add_ln40_12_reg_1484, "add_ln40_12_reg_1484");
    sc_trace(mVcdFile, add_ln40_15_fu_798_p2, "add_ln40_15_fu_798_p2");
    sc_trace(mVcdFile, add_ln40_15_reg_1494, "add_ln40_15_reg_1494");
    sc_trace(mVcdFile, kernel_load_15_reg_1499, "kernel_load_15_reg_1499");
    sc_trace(mVcdFile, kernel_load_16_reg_1504, "kernel_load_16_reg_1504");
    sc_trace(mVcdFile, add_ln40_16_fu_817_p2, "add_ln40_16_fu_817_p2");
    sc_trace(mVcdFile, add_ln40_16_reg_1524, "add_ln40_16_reg_1524");
    sc_trace(mVcdFile, add_ln40_17_fu_821_p2, "add_ln40_17_fu_821_p2");
    sc_trace(mVcdFile, add_ln40_17_reg_1529, "add_ln40_17_reg_1529");
    sc_trace(mVcdFile, add_ln40_18_fu_825_p2, "add_ln40_18_fu_825_p2");
    sc_trace(mVcdFile, add_ln40_18_reg_1534, "add_ln40_18_reg_1534");
    sc_trace(mVcdFile, add_ln40_19_fu_829_p2, "add_ln40_19_fu_829_p2");
    sc_trace(mVcdFile, add_ln40_19_reg_1539, "add_ln40_19_reg_1539");
    sc_trace(mVcdFile, add_ln40_20_fu_833_p2, "add_ln40_20_fu_833_p2");
    sc_trace(mVcdFile, add_ln40_20_reg_1544, "add_ln40_20_reg_1544");
    sc_trace(mVcdFile, grp_fu_1049_p3, "grp_fu_1049_p3");
    sc_trace(mVcdFile, add_ln48_reg_1549, "add_ln48_reg_1549");
    sc_trace(mVcdFile, add_ln48_reg_1549_pp0_iter2_reg, "add_ln48_reg_1549_pp0_iter2_reg");
    sc_trace(mVcdFile, bias_load_reg_1554, "bias_load_reg_1554");
    sc_trace(mVcdFile, mul_ln40_9_fu_1055_p2, "mul_ln40_9_fu_1055_p2");
    sc_trace(mVcdFile, mul_ln40_9_reg_1559, "mul_ln40_9_reg_1559");
    sc_trace(mVcdFile, mul_ln40_11_fu_1061_p2, "mul_ln40_11_fu_1061_p2");
    sc_trace(mVcdFile, mul_ln40_11_reg_1564, "mul_ln40_11_reg_1564");
    sc_trace(mVcdFile, mul_ln40_10_fu_1067_p2, "mul_ln40_10_fu_1067_p2");
    sc_trace(mVcdFile, mul_ln40_10_reg_1579, "mul_ln40_10_reg_1579");
    sc_trace(mVcdFile, trunc_ln48_s_reg_1584, "trunc_ln48_s_reg_1584");
    sc_trace(mVcdFile, mul_ln40_12_fu_1073_p2, "mul_ln40_12_fu_1073_p2");
    sc_trace(mVcdFile, mul_ln40_12_reg_1589, "mul_ln40_12_reg_1589");
    sc_trace(mVcdFile, add_ln48_9_fu_899_p2, "add_ln48_9_fu_899_p2");
    sc_trace(mVcdFile, add_ln48_9_reg_1604, "add_ln48_9_reg_1604");
    sc_trace(mVcdFile, trunc_ln48_9_reg_1609, "trunc_ln48_9_reg_1609");
    sc_trace(mVcdFile, mul_ln40_13_fu_1079_p2, "mul_ln40_13_fu_1079_p2");
    sc_trace(mVcdFile, mul_ln40_13_reg_1614, "mul_ln40_13_reg_1614");
    sc_trace(mVcdFile, mul_ln40_14_fu_1085_p2, "mul_ln40_14_fu_1085_p2");
    sc_trace(mVcdFile, mul_ln40_14_reg_1619, "mul_ln40_14_reg_1619");
    sc_trace(mVcdFile, add_ln48_10_fu_940_p2, "add_ln48_10_fu_940_p2");
    sc_trace(mVcdFile, add_ln48_10_reg_1629, "add_ln48_10_reg_1629");
    sc_trace(mVcdFile, mul_ln40_15_fu_1091_p2, "mul_ln40_15_fu_1091_p2");
    sc_trace(mVcdFile, mul_ln40_15_reg_1634, "mul_ln40_15_reg_1634");
    sc_trace(mVcdFile, mul_ln40_16_fu_1097_p2, "mul_ln40_16_fu_1097_p2");
    sc_trace(mVcdFile, mul_ln40_16_reg_1639, "mul_ln40_16_reg_1639");
    sc_trace(mVcdFile, add_ln48_12_fu_981_p2, "add_ln48_12_fu_981_p2");
    sc_trace(mVcdFile, add_ln48_12_reg_1644, "add_ln48_12_reg_1644");
    sc_trace(mVcdFile, add_ln48_13_fu_986_p2, "add_ln48_13_fu_986_p2");
    sc_trace(mVcdFile, add_ln48_13_reg_1649, "add_ln48_13_reg_1649");
    sc_trace(mVcdFile, trunc_ln48_3_reg_1654, "trunc_ln48_3_reg_1654");
    sc_trace(mVcdFile, trunc_ln48_4_reg_1659, "trunc_ln48_4_reg_1659");
    sc_trace(mVcdFile, mul_ln40_17_fu_1103_p2, "mul_ln40_17_fu_1103_p2");
    sc_trace(mVcdFile, mul_ln40_17_reg_1664, "mul_ln40_17_reg_1664");
    sc_trace(mVcdFile, add_ln48_15_fu_1031_p2, "add_ln48_15_fu_1031_p2");
    sc_trace(mVcdFile, add_ln48_15_reg_1669, "add_ln48_15_reg_1669");
    sc_trace(mVcdFile, add_ln48_17_fu_1040_p2, "add_ln48_17_fu_1040_p2");
    sc_trace(mVcdFile, add_ln48_17_reg_1674, "add_ln48_17_reg_1674");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state3, "ap_condition_pp0_exit_iter0_state3");
    sc_trace(mVcdFile, ap_block_pp0_stage4_subdone, "ap_block_pp0_stage4_subdone");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten48_phi_fu_302_p4, "ap_phi_mux_indvar_flatten48_phi_fu_302_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_out_d_0_phi_fu_314_p4, "ap_phi_mux_out_d_0_phi_fu_314_p4");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten_phi_fu_326_p4, "ap_phi_mux_indvar_flatten_phi_fu_326_p4");
    sc_trace(mVcdFile, ap_phi_mux_out_h_0_phi_fu_338_p4, "ap_phi_mux_out_h_0_phi_fu_338_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, ap_phi_mux_out_w_0_phi_fu_349_p4, "ap_phi_mux_out_w_0_phi_fu_349_p4");
    sc_trace(mVcdFile, zext_ln24_fu_525_p1, "zext_ln24_fu_525_p1");
    sc_trace(mVcdFile, zext_ln24_11_fu_591_p1, "zext_ln24_11_fu_591_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, zext_ln24_12_fu_595_p1, "zext_ln24_12_fu_595_p1");
    sc_trace(mVcdFile, zext_ln24_10_fu_659_p1, "zext_ln24_10_fu_659_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage3, "ap_block_pp0_stage3");
    sc_trace(mVcdFile, zext_ln24_13_fu_663_p1, "zext_ln24_13_fu_663_p1");
    sc_trace(mVcdFile, zext_ln24_14_fu_695_p1, "zext_ln24_14_fu_695_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage4, "ap_block_pp0_stage4");
    sc_trace(mVcdFile, zext_ln24_15_fu_699_p1, "zext_ln24_15_fu_699_p1");
    sc_trace(mVcdFile, zext_ln24_16_fu_763_p1, "zext_ln24_16_fu_763_p1");
    sc_trace(mVcdFile, zext_ln24_17_fu_767_p1, "zext_ln24_17_fu_767_p1");
    sc_trace(mVcdFile, zext_ln40_14_fu_776_p1, "zext_ln40_14_fu_776_p1");
    sc_trace(mVcdFile, zext_ln40_18_fu_794_p1, "zext_ln40_18_fu_794_p1");
    sc_trace(mVcdFile, zext_ln24_18_fu_802_p1, "zext_ln24_18_fu_802_p1");
    sc_trace(mVcdFile, zext_ln40_16_fu_809_p1, "zext_ln40_16_fu_809_p1");
    sc_trace(mVcdFile, zext_ln40_19_fu_813_p1, "zext_ln40_19_fu_813_p1");
    sc_trace(mVcdFile, zext_ln40_20_fu_851_p1, "zext_ln40_20_fu_851_p1");
    sc_trace(mVcdFile, zext_ln40_21_fu_855_p1, "zext_ln40_21_fu_855_p1");
    sc_trace(mVcdFile, zext_ln40_22_fu_891_p1, "zext_ln40_22_fu_891_p1");
    sc_trace(mVcdFile, zext_ln40_23_fu_895_p1, "zext_ln40_23_fu_895_p1");
    sc_trace(mVcdFile, zext_ln40_24_fu_936_p1, "zext_ln40_24_fu_936_p1");
    sc_trace(mVcdFile, zext_ln48_3_fu_1045_p1, "zext_ln48_3_fu_1045_p1");
    sc_trace(mVcdFile, empty_59_fu_384_p1, "empty_59_fu_384_p1");
    sc_trace(mVcdFile, mul_ln4_fu_396_p0, "mul_ln4_fu_396_p0");
    sc_trace(mVcdFile, mul_ln4_fu_396_p1, "mul_ln4_fu_396_p1");
    sc_trace(mVcdFile, trunc_ln27_fu_424_p1, "trunc_ln27_fu_424_p1");
    sc_trace(mVcdFile, zext_ln27_fu_420_p1, "zext_ln27_fu_420_p1");
    sc_trace(mVcdFile, shl_ln_fu_428_p3, "shl_ln_fu_428_p3");
    sc_trace(mVcdFile, mul_ln40_fu_442_p0, "mul_ln40_fu_442_p0");
    sc_trace(mVcdFile, zext_ln48_2_fu_416_p1, "zext_ln48_2_fu_416_p1");
    sc_trace(mVcdFile, mul_ln40_fu_442_p1, "mul_ln40_fu_442_p1");
    sc_trace(mVcdFile, mul_ln48_fu_447_p0, "mul_ln48_fu_447_p0");
    sc_trace(mVcdFile, mul_ln48_fu_447_p1, "mul_ln48_fu_447_p1");
    sc_trace(mVcdFile, trunc_ln27_2_fu_472_p1, "trunc_ln27_2_fu_472_p1");
    sc_trace(mVcdFile, zext_ln27_4_fu_468_p1, "zext_ln27_4_fu_468_p1");
    sc_trace(mVcdFile, shl_ln27_mid1_fu_476_p3, "shl_ln27_mid1_fu_476_p3");
    sc_trace(mVcdFile, zext_ln40_2_cast_fu_490_p1, "zext_ln40_2_cast_fu_490_p1");
    sc_trace(mVcdFile, select_ln24_8_fu_520_p3, "select_ln24_8_fu_520_p3");
    sc_trace(mVcdFile, mul_ln40_18_fu_546_p0, "mul_ln40_18_fu_546_p0");
    sc_trace(mVcdFile, zext_ln48_4_fu_517_p1, "zext_ln48_4_fu_517_p1");
    sc_trace(mVcdFile, mul_ln40_18_fu_546_p1, "mul_ln40_18_fu_546_p1");
    sc_trace(mVcdFile, mul_ln48_2_fu_551_p0, "mul_ln48_2_fu_551_p0");
    sc_trace(mVcdFile, mul_ln48_2_fu_551_p1, "mul_ln48_2_fu_551_p1");
    sc_trace(mVcdFile, icmp_ln33_2_fu_556_p2, "icmp_ln33_2_fu_556_p2");
    sc_trace(mVcdFile, empty_61_fu_567_p2, "empty_61_fu_567_p2");
    sc_trace(mVcdFile, zext_ln40_2_cast_mid_fu_629_p1, "zext_ln40_2_cast_mid_fu_629_p1");
    sc_trace(mVcdFile, select_ln24_10_fu_604_p3, "select_ln24_10_fu_604_p3");
    sc_trace(mVcdFile, tmp_0_0_mid1_fu_633_p2, "tmp_0_0_mid1_fu_633_p2");
    sc_trace(mVcdFile, select_ln24_12_fu_614_p3, "select_ln24_12_fu_614_p3");
    sc_trace(mVcdFile, select_ln24_11_fu_609_p3, "select_ln24_11_fu_609_p3");
    sc_trace(mVcdFile, tmp11_mid1_fu_646_p2, "tmp11_mid1_fu_646_p2");
    sc_trace(mVcdFile, select_ln24_13_fu_619_p3, "select_ln24_13_fu_619_p3");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_680_p0, "tmp10_0_0_mid2_fu_680_p0");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_680_p1, "tmp10_0_0_mid2_fu_680_p1");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_722_p0, "tmp10_1_0_mid2_fu_722_p0");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_722_p1, "tmp10_1_0_mid2_fu_722_p1");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_730_p0, "tmp10_2_0_mid2_fu_730_p0");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_730_p1, "tmp10_2_0_mid2_fu_730_p1");
    sc_trace(mVcdFile, add_ln40_13_fu_743_p2, "add_ln40_13_fu_743_p2");
    sc_trace(mVcdFile, trunc_ln_fu_865_p4, "trunc_ln_fu_865_p4");
    sc_trace(mVcdFile, trunc_ln48_8_fu_919_p4, "trunc_ln48_8_fu_919_p4");
    sc_trace(mVcdFile, add_ln48_11_fu_977_p2, "add_ln48_11_fu_977_p2");
    sc_trace(mVcdFile, trunc_ln48_2_fu_960_p4, "trunc_ln48_2_fu_960_p4");
    sc_trace(mVcdFile, trunc_ln48_1_fu_951_p4, "trunc_ln48_1_fu_951_p4");
    sc_trace(mVcdFile, trunc_ln48_5_fu_1017_p4, "trunc_ln48_5_fu_1017_p4");
    sc_trace(mVcdFile, add_ln48_14_fu_1026_p2, "add_ln48_14_fu_1026_p2");
    sc_trace(mVcdFile, add_ln48_16_fu_1036_p2, "add_ln48_16_fu_1036_p2");
    sc_trace(mVcdFile, grp_fu_1049_p0, "grp_fu_1049_p0");
    sc_trace(mVcdFile, grp_fu_1049_p1, "grp_fu_1049_p1");
    sc_trace(mVcdFile, grp_fu_1049_p2, "grp_fu_1049_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state17, "ap_CS_fsm_state17");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage3_subdone, "ap_block_pp0_stage3_subdone");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, grp_fu_1049_p10, "grp_fu_1049_p10");
    sc_trace(mVcdFile, mul_ln4_fu_396_p00, "mul_ln4_fu_396_p00");
    sc_trace(mVcdFile, mul_ln4_fu_396_p10, "mul_ln4_fu_396_p10");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_680_p10, "tmp10_0_0_mid2_fu_680_p10");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_722_p10, "tmp10_1_0_mid2_fu_722_p10");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_730_p10, "tmp10_2_0_mid2_fu_730_p10");
#endif

    }
}

depthwise_conv2d_fix_1::~depthwise_conv2d_fix_1() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete network_mac_muladd_5ns_7ns_4ns_11_1_1_U68;
    delete network_mul_mul_16s_16s_30_1_1_U69;
    delete network_mul_mul_16s_16s_30_1_1_U70;
    delete network_mul_mul_16s_16s_30_1_1_U71;
    delete network_mul_mul_16s_16s_30_1_1_U72;
    delete network_mul_mul_16s_16s_30_1_1_U73;
    delete network_mul_mul_16s_16s_30_1_1_U74;
    delete network_mul_mul_16s_16s_30_1_1_U75;
    delete network_mul_mul_16s_16s_30_1_1_U76;
    delete network_mul_mul_16s_16s_30_1_1_U77;
}

void depthwise_conv2d_fix_1::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln23_reg_1170.read(), ap_const_lv1_0))) {
        indvar_flatten48_reg_298 = add_ln23_reg_1209.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten48_reg_298 = ap_const_lv11_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln23_reg_1170.read(), ap_const_lv1_0))) {
        indvar_flatten_reg_322 = select_ln32_14_reg_1438.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten_reg_322 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln23_reg_1170.read(), ap_const_lv1_0))) {
        out_d_0_reg_310 = select_ln24_9_reg_1395.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_d_0_reg_310 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln23_reg_1170_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        out_h_0_reg_334 = select_ln32_reg_1463.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_h_0_reg_334 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln23_reg_1170_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        out_w_0_reg_345 = out_w_reg_1473.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_w_0_reg_345 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        add_ln23_reg_1209 = add_ln23_fu_504_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1170.read(), ap_const_lv1_0))) {
        add_ln24_10_reg_1296 = add_ln24_10_fu_599_p2.read();
        add_ln24_reg_1281 = add_ln24_fu_586_p2.read();
        out_h_reg_1301 = out_h_fu_624_p2.read();
        tmp10_0_0_mid2_v_v_reg_1306 = tmp10_0_0_mid2_v_v_fu_639_p3.read();
        tmp12_mid2_v_v_reg_1313 = tmp12_mid2_v_v_fu_652_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1170.read(), ap_const_lv1_0))) {
        add_ln24_11_reg_1338 = add_ln24_11_fu_667_p2.read();
        add_ln24_12_reg_1343 = add_ln24_12_fu_672_p2.read();
        tmp10_0_0_mid2_reg_1348 = tmp10_0_0_mid2_fu_680_p2.read();
        tmp10_1_0_mid2_v_v_reg_1355 = tmp10_1_0_mid2_v_v_fu_685_p2.read();
        tmp10_2_0_mid2_v_v_reg_1360 = tmp10_2_0_mid2_v_v_fu_690_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1170.read(), ap_const_lv1_0))) {
        add_ln24_13_reg_1385 = add_ln24_13_fu_703_p2.read();
        add_ln24_14_reg_1390 = add_ln24_14_fu_708_p2.read();
        add_ln40_14_reg_1433 = add_ln40_14_fu_752_p2.read();
        add_ln40_reg_1422 = add_ln40_fu_738_p2.read();
        tmp10_1_0_mid2_reg_1401 = tmp10_1_0_mid2_fu_722_p2.read();
        tmp10_2_0_mid2_reg_1408 = tmp10_2_0_mid2_fu_730_p2.read();
        zext_ln40_13_reg_1415 = zext_ln40_13_fu_735_p1.read();
        zext_ln40_17_reg_1427 = zext_ln40_17_fu_748_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1170.read(), ap_const_lv1_0))) {
        add_ln24_8_reg_1235 = add_ln24_8_fu_534_p2.read();
        add_ln24_9_reg_1240 = add_ln24_9_fu_540_p2.read();
        mul_ln40_18_reg_1245 = mul_ln40_18_fu_546_p2.read();
        mul_ln48_2_reg_1251 = mul_ln48_2_fu_551_p2.read();
        out_w_0_mid2_reg_1264 = out_w_0_mid2_fu_572_p3.read();
        select_ln24_14_reg_1257 = select_ln24_14_fu_561_p3.read();
        select_ln24_reg_1214 = select_ln24_fu_510_p3.read();
        zext_ln24_19_reg_1225 = zext_ln24_19_fu_530_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_fu_452_p2.read()))) {
        add_ln27_2_reg_1194 = add_ln27_2_fu_484_p2.read();
        icmp_ln32_reg_1180 = icmp_ln32_fu_463_p2.read();
        out_d_reg_1174 = out_d_fu_457_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln27_reg_1153 = add_ln27_fu_436_p2.read();
        icmp_ln23_reg_1170 = icmp_ln23_fu_452_p2.read();
        icmp_ln23_reg_1170_pp0_iter1_reg = icmp_ln23_reg_1170.read();
        icmp_ln23_reg_1170_pp0_iter2_reg = icmp_ln23_reg_1170_pp0_iter1_reg.read();
        mul_ln40_reg_1158 = mul_ln40_fu_442_p2.read();
        mul_ln48_reg_1164 = mul_ln48_fu_447_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln32_reg_1180.read()) && esl_seteq<1,1,1>(icmp_ln23_reg_1170.read(), ap_const_lv1_0))) {
        add_ln32_2_reg_1271 = add_ln32_2_fu_580_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1170.read(), ap_const_lv1_0))) {
        add_ln40_12_reg_1484 = add_ln40_12_fu_789_p2.read();
        add_ln40_15_reg_1494 = add_ln40_15_fu_798_p2.read();
        zext_ln40_15_reg_1478 = zext_ln40_15_fu_785_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1170_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        add_ln40_16_reg_1524 = add_ln40_16_fu_817_p2.read();
        add_ln40_17_reg_1529 = add_ln40_17_fu_821_p2.read();
        add_ln40_18_reg_1534 = add_ln40_18_fu_825_p2.read();
        add_ln40_19_reg_1539 = add_ln40_19_fu_829_p2.read();
        add_ln40_20_reg_1544 = add_ln40_20_fu_833_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1170_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        add_ln48_10_reg_1629 = add_ln48_10_fu_940_p2.read();
        mul_ln40_13_reg_1614 = mul_ln40_13_fu_1079_p2.read();
        mul_ln40_14_reg_1619 = mul_ln40_14_fu_1085_p2.read();
        trunc_ln48_9_reg_1609 = mul_ln40_10_reg_1579.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1170_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln48_12_reg_1644 = add_ln48_12_fu_981_p2.read();
        add_ln48_13_reg_1649 = add_ln48_13_fu_986_p2.read();
        mul_ln40_15_reg_1634 = mul_ln40_15_fu_1091_p2.read();
        mul_ln40_16_reg_1639 = mul_ln40_16_fu_1097_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1170_pp0_iter2_reg.read()))) {
        add_ln48_15_reg_1669 = add_ln48_15_fu_1031_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1170_pp0_iter2_reg.read()))) {
        add_ln48_17_reg_1674 = add_ln48_17_fu_1040_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1170_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        add_ln48_9_reg_1604 = add_ln48_9_fu_899_p2.read();
        mul_ln40_10_reg_1579 = mul_ln40_10_fu_1067_p2.read();
        mul_ln40_12_reg_1589 = mul_ln40_12_fu_1073_p2.read();
        trunc_ln48_s_reg_1584 = mul_ln40_11_reg_1564.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1170_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        add_ln48_reg_1549 = grp_fu_1049_p3.read();
        kernel_load_15_reg_1499 = kernel_q0.read();
        kernel_load_16_reg_1504 = kernel_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        add_ln48_reg_1549_pp0_iter2_reg = add_ln48_reg_1549.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1170_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        bias_load_reg_1554 = bias_q0.read();
        mul_ln40_11_reg_1564 = mul_ln40_11_fu_1061_p2.read();
        mul_ln40_9_reg_1559 = mul_ln40_9_fu_1055_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        empty_reg_1133 = empty_fu_380_p1.read();
        icmp_ln33_reg_1148 = icmp_ln33_fu_410_p2.read();
        mul_ln4_reg_1138 = mul_ln4_fu_396_p2.read();
        tmp_2_reg_1143 = tmp_2_fu_402_p3.read();
        zext_ln40_1_cast14_reg_1115 = zext_ln40_1_cast14_fu_368_p1.read();
        zext_ln40_reg_1109 = zext_ln40_fu_364_p1.read();
        zext_ln48_1_cast_reg_1128 = zext_ln48_1_cast_fu_376_p1.read();
        zext_ln48_reg_1122 = zext_ln48_fu_372_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln23_reg_1170.read(), ap_const_lv1_0))) {
        kernel_load_10_reg_1323 = kernel_q1.read();
        kernel_load_11_reg_1328 = kernel_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln23_reg_1170.read(), ap_const_lv1_0))) {
        kernel_load_12_reg_1370 = kernel_q0.read();
        kernel_load_9_reg_1365 = kernel_q1.read();
        select_ln24_9_reg_1395 = select_ln24_9_fu_713_p3.read();
        select_ln32_14_reg_1438 = select_ln32_14_fu_757_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1170.read(), ap_const_lv1_0))) {
        kernel_load_13_reg_1443 = kernel_q1.read();
        kernel_load_14_reg_1448 = kernel_q0.read();
        out_w_reg_1473 = out_w_fu_780_p2.read();
        select_ln32_reg_1463 = select_ln32_fu_771_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln23_reg_1170.read(), ap_const_lv1_0))) {
        kernel_load_reg_1276 = kernel_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1170_pp0_iter2_reg.read()))) {
        mul_ln40_17_reg_1664 = mul_ln40_17_fu_1103_p2.read();
        trunc_ln48_3_reg_1654 = mul_ln40_15_reg_1634.read().range(29, 14);
        trunc_ln48_4_reg_1659 = mul_ln40_16_reg_1639.read().range(29, 14);
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln23_reg_1170_pp0_iter1_reg.read(), ap_const_lv1_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(icmp_ln23_reg_1170_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(icmp_ln23_reg_1170_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(icmp_ln23_reg_1170_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(icmp_ln23_reg_1170_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        reg_356 = input_r_q0.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln23_reg_1170_pp0_iter1_reg.read(), ap_const_lv1_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(icmp_ln23_reg_1170_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(icmp_ln23_reg_1170_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(icmp_ln23_reg_1170_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)))) {
        reg_360 = input_r_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln32_reg_1180.read()))) {
        tmp11_reg_1204 = tmp11_fu_499_p2.read();
        tmp_0_0_reg_1199 = tmp_0_0_fu_494_p2.read();
    }
}

void depthwise_conv2d_fix_1::thread_add_ln23_fu_504_p2() {
    add_ln23_fu_504_p2 = (!ap_const_lv11_1.is_01() || !indvar_flatten48_reg_298.read().is_01())? sc_lv<11>(): (sc_biguint<11>(ap_const_lv11_1) + sc_biguint<11>(indvar_flatten48_reg_298.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_10_fu_599_p2() {
    add_ln24_10_fu_599_p2 = (!ap_const_lv7_4.is_01() || !zext_ln24_19_reg_1225.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_4) + sc_biguint<7>(zext_ln24_19_reg_1225.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_11_fu_667_p2() {
    add_ln24_11_fu_667_p2 = (!ap_const_lv7_5.is_01() || !zext_ln24_19_reg_1225.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_5) + sc_biguint<7>(zext_ln24_19_reg_1225.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_12_fu_672_p2() {
    add_ln24_12_fu_672_p2 = (!ap_const_lv7_6.is_01() || !zext_ln24_19_reg_1225.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_6) + sc_biguint<7>(zext_ln24_19_reg_1225.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_13_fu_703_p2() {
    add_ln24_13_fu_703_p2 = (!ap_const_lv7_7.is_01() || !zext_ln24_19_reg_1225.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_7) + sc_biguint<7>(zext_ln24_19_reg_1225.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_14_fu_708_p2() {
    add_ln24_14_fu_708_p2 = (!ap_const_lv7_8.is_01() || !zext_ln24_19_reg_1225.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_8) + sc_biguint<7>(zext_ln24_19_reg_1225.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_8_fu_534_p2() {
    add_ln24_8_fu_534_p2 = (!ap_const_lv7_2.is_01() || !zext_ln24_19_fu_530_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_2) + sc_biguint<7>(zext_ln24_19_fu_530_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_9_fu_540_p2() {
    add_ln24_9_fu_540_p2 = (!ap_const_lv7_3.is_01() || !zext_ln24_19_fu_530_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_3) + sc_biguint<7>(zext_ln24_19_fu_530_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_fu_586_p2() {
    add_ln24_fu_586_p2 = (!ap_const_lv7_1.is_01() || !zext_ln24_19_reg_1225.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_1) + sc_biguint<7>(zext_ln24_19_reg_1225.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln27_2_fu_484_p2() {
    add_ln27_2_fu_484_p2 = (!zext_ln27_4_fu_468_p1.read().is_01() || !shl_ln27_mid1_fu_476_p3.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln27_4_fu_468_p1.read()) + sc_biguint<6>(shl_ln27_mid1_fu_476_p3.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln27_fu_436_p2() {
    add_ln27_fu_436_p2 = (!zext_ln27_fu_420_p1.read().is_01() || !shl_ln_fu_428_p3.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln27_fu_420_p1.read()) + sc_biguint<6>(shl_ln_fu_428_p3.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln32_2_fu_580_p2() {
    add_ln32_2_fu_580_p2 = (!ap_const_lv8_1.is_01() || !indvar_flatten_reg_322.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_1) + sc_biguint<8>(indvar_flatten_reg_322.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_12_fu_789_p2() {
    add_ln40_12_fu_789_p2 = (!tmp10_0_0_mid2_reg_1348.read().is_01() || !zext_ln40_15_fu_785_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp10_0_0_mid2_reg_1348.read()) + sc_biguint<11>(zext_ln40_15_fu_785_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_13_fu_743_p2() {
    add_ln40_13_fu_743_p2 = (!ap_const_lv4_2.is_01() || !out_w_0_mid2_reg_1264.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_2) + sc_biguint<4>(out_w_0_mid2_reg_1264.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_14_fu_752_p2() {
    add_ln40_14_fu_752_p2 = (!tmp10_0_0_mid2_reg_1348.read().is_01() || !zext_ln40_17_fu_748_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp10_0_0_mid2_reg_1348.read()) + sc_biguint<11>(zext_ln40_17_fu_748_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_15_fu_798_p2() {
    add_ln40_15_fu_798_p2 = (!zext_ln40_13_reg_1415.read().is_01() || !tmp10_1_0_mid2_reg_1401.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln40_13_reg_1415.read()) + sc_biguint<11>(tmp10_1_0_mid2_reg_1401.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_16_fu_817_p2() {
    add_ln40_16_fu_817_p2 = (!tmp10_1_0_mid2_reg_1401.read().is_01() || !zext_ln40_15_reg_1478.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp10_1_0_mid2_reg_1401.read()) + sc_biguint<11>(zext_ln40_15_reg_1478.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_17_fu_821_p2() {
    add_ln40_17_fu_821_p2 = (!tmp10_1_0_mid2_reg_1401.read().is_01() || !zext_ln40_17_reg_1427.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp10_1_0_mid2_reg_1401.read()) + sc_biguint<11>(zext_ln40_17_reg_1427.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_18_fu_825_p2() {
    add_ln40_18_fu_825_p2 = (!zext_ln40_13_reg_1415.read().is_01() || !tmp10_2_0_mid2_reg_1408.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln40_13_reg_1415.read()) + sc_biguint<11>(tmp10_2_0_mid2_reg_1408.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_19_fu_829_p2() {
    add_ln40_19_fu_829_p2 = (!tmp10_2_0_mid2_reg_1408.read().is_01() || !zext_ln40_15_reg_1478.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp10_2_0_mid2_reg_1408.read()) + sc_biguint<11>(zext_ln40_15_reg_1478.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_20_fu_833_p2() {
    add_ln40_20_fu_833_p2 = (!tmp10_2_0_mid2_reg_1408.read().is_01() || !zext_ln40_17_reg_1427.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp10_2_0_mid2_reg_1408.read()) + sc_biguint<11>(zext_ln40_17_reg_1427.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_fu_738_p2() {
    add_ln40_fu_738_p2 = (!zext_ln40_13_fu_735_p1.read().is_01() || !tmp10_0_0_mid2_reg_1348.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln40_13_fu_735_p1.read()) + sc_biguint<11>(tmp10_0_0_mid2_reg_1348.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln48_10_fu_940_p2() {
    add_ln48_10_fu_940_p2 = (!trunc_ln48_8_fu_919_p4.read().is_01() || !trunc_ln48_s_reg_1584.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln48_8_fu_919_p4.read()) + sc_biguint<16>(trunc_ln48_s_reg_1584.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln48_11_fu_977_p2() {
    add_ln48_11_fu_977_p2 = (!trunc_ln48_9_reg_1609.read().is_01() || !add_ln48_10_reg_1629.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln48_9_reg_1609.read()) + sc_biguint<16>(add_ln48_10_reg_1629.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln48_12_fu_981_p2() {
    add_ln48_12_fu_981_p2 = (!add_ln48_9_reg_1604.read().is_01() || !add_ln48_11_fu_977_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln48_9_reg_1604.read()) + sc_biguint<16>(add_ln48_11_fu_977_p2.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln48_13_fu_986_p2() {
    add_ln48_13_fu_986_p2 = (!trunc_ln48_2_fu_960_p4.read().is_01() || !trunc_ln48_1_fu_951_p4.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln48_2_fu_960_p4.read()) + sc_biguint<16>(trunc_ln48_1_fu_951_p4.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln48_14_fu_1026_p2() {
    add_ln48_14_fu_1026_p2 = (!trunc_ln48_5_fu_1017_p4.read().is_01() || !trunc_ln48_4_reg_1659.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln48_5_fu_1017_p4.read()) + sc_biguint<16>(trunc_ln48_4_reg_1659.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln48_15_fu_1031_p2() {
    add_ln48_15_fu_1031_p2 = (!trunc_ln48_3_reg_1654.read().is_01() || !add_ln48_14_fu_1026_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln48_3_reg_1654.read()) + sc_biguint<16>(add_ln48_14_fu_1026_p2.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln48_16_fu_1036_p2() {
    add_ln48_16_fu_1036_p2 = (!add_ln48_13_reg_1649.read().is_01() || !add_ln48_15_reg_1669.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln48_13_reg_1649.read()) + sc_biguint<16>(add_ln48_15_reg_1669.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln48_17_fu_1040_p2() {
    add_ln48_17_fu_1040_p2 = (!add_ln48_12_reg_1644.read().is_01() || !add_ln48_16_fu_1036_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln48_12_reg_1644.read()) + sc_biguint<16>(add_ln48_16_fu_1036_p2.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln48_9_fu_899_p2() {
    add_ln48_9_fu_899_p2 = (!trunc_ln_fu_865_p4.read().is_01() || !bias_load_reg_1554.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln_fu_865_p4.read()) + sc_biguint<16>(bias_load_reg_1554.read()));
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[2];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[3];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read()[4];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage4() {
    ap_CS_fsm_pp0_stage4 = ap_CS_fsm.read()[5];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_state17() {
    ap_CS_fsm_state17 = ap_CS_fsm.read()[6];
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage2_11001() {
    ap_block_pp0_stage2_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage3() {
    ap_block_pp0_stage3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage3_11001() {
    ap_block_pp0_stage3_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage3_subdone() {
    ap_block_pp0_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage4() {
    ap_block_pp0_stage4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage4_11001() {
    ap_block_pp0_stage4_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage4_subdone() {
    ap_block_pp0_stage4_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state10_pp0_stage3_iter1() {
    ap_block_state10_pp0_stage3_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state11_pp0_stage4_iter1() {
    ap_block_state11_pp0_stage4_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state12_pp0_stage0_iter2() {
    ap_block_state12_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state13_pp0_stage1_iter2() {
    ap_block_state13_pp0_stage1_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state14_pp0_stage2_iter2() {
    ap_block_state14_pp0_stage2_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state15_pp0_stage3_iter2() {
    ap_block_state15_pp0_stage3_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state16_pp0_stage4_iter2() {
    ap_block_state16_pp0_stage4_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state3_pp0_stage1_iter0() {
    ap_block_state3_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state4_pp0_stage2_iter0() {
    ap_block_state4_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state5_pp0_stage3_iter0() {
    ap_block_state5_pp0_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state6_pp0_stage4_iter0() {
    ap_block_state6_pp0_stage4_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state7_pp0_stage0_iter1() {
    ap_block_state7_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state8_pp0_stage1_iter1() {
    ap_block_state8_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state9_pp0_stage2_iter1() {
    ap_block_state9_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_condition_pp0_exit_iter0_state3() {
    if (esl_seteq<1,1,1>(icmp_ln23_reg_1170.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void depthwise_conv2d_fix_1::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_indvar_flatten48_phi_fu_302_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln23_reg_1170.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten48_phi_fu_302_p4 = add_ln23_reg_1209.read();
    } else {
        ap_phi_mux_indvar_flatten48_phi_fu_302_p4 = indvar_flatten48_reg_298.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_indvar_flatten_phi_fu_326_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln23_reg_1170.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten_phi_fu_326_p4 = select_ln32_14_reg_1438.read();
    } else {
        ap_phi_mux_indvar_flatten_phi_fu_326_p4 = indvar_flatten_reg_322.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_out_d_0_phi_fu_314_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln23_reg_1170.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_d_0_phi_fu_314_p4 = select_ln24_9_reg_1395.read();
    } else {
        ap_phi_mux_out_d_0_phi_fu_314_p4 = out_d_0_reg_310.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_out_h_0_phi_fu_338_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln23_reg_1170_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_h_0_phi_fu_338_p4 = select_ln32_reg_1463.read();
    } else {
        ap_phi_mux_out_h_0_phi_fu_338_p4 = out_h_0_reg_334.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_out_w_0_phi_fu_349_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln23_reg_1170_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_w_0_phi_fu_349_p4 = out_w_reg_1473.read();
    } else {
        ap_phi_mux_out_w_0_phi_fu_349_p4 = out_w_0_reg_345.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_bias_address0() {
    bias_address0 =  (sc_lv<3>) (zext_ln24_18_fu_802_p1.read());
}

void depthwise_conv2d_fix_1::thread_bias_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        bias_ce0 = ap_const_logic_1;
    } else {
        bias_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_empty_59_fu_384_p1() {
    empty_59_fu_384_p1 = output_height.read().range(4-1, 0);
}

void depthwise_conv2d_fix_1::thread_empty_61_fu_567_p2() {
    empty_61_fu_567_p2 = (select_ln24_14_fu_561_p3.read() | icmp_ln32_reg_1180.read());
}

void depthwise_conv2d_fix_1::thread_empty_fu_380_p1() {
    empty_fu_380_p1 = output_width.read().range(4-1, 0);
}

void depthwise_conv2d_fix_1::thread_grp_fu_1049_p0() {
    grp_fu_1049_p0 =  (sc_lv<5>) (zext_ln48_1_cast_reg_1128.read());
}

void depthwise_conv2d_fix_1::thread_grp_fu_1049_p1() {
    grp_fu_1049_p1 =  (sc_lv<7>) (grp_fu_1049_p10.read());
}

void depthwise_conv2d_fix_1::thread_grp_fu_1049_p10() {
    grp_fu_1049_p10 = esl_zext<11,7>(tmp12_mid2_v_v_reg_1313.read());
}

void depthwise_conv2d_fix_1::thread_grp_fu_1049_p2() {
    grp_fu_1049_p2 =  (sc_lv<4>) (zext_ln40_13_reg_1415.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln23_fu_452_p2() {
    icmp_ln23_fu_452_p2 = (!ap_phi_mux_indvar_flatten48_phi_fu_302_p4.read().is_01() || !tmp_2_reg_1143.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten48_phi_fu_302_p4.read() == tmp_2_reg_1143.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln32_fu_463_p2() {
    icmp_ln32_fu_463_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_326_p4.read().is_01() || !mul_ln4_reg_1138.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten_phi_fu_326_p4.read() == mul_ln4_reg_1138.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln33_2_fu_556_p2() {
    icmp_ln33_2_fu_556_p2 = (!ap_phi_mux_out_w_0_phi_fu_349_p4.read().is_01() || !empty_reg_1133.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_out_w_0_phi_fu_349_p4.read() == empty_reg_1133.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln33_fu_410_p2() {
    icmp_ln33_fu_410_p2 = (!empty_fu_380_p1.read().is_01() || !ap_const_lv4_0.is_01())? sc_lv<1>(): sc_lv<1>(empty_fu_380_p1.read() == ap_const_lv4_0);
}

void depthwise_conv2d_fix_1::thread_input_r_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
            input_r_address0 =  (sc_lv<14>) (zext_ln40_24_fu_936_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            input_r_address0 =  (sc_lv<14>) (zext_ln40_22_fu_891_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            input_r_address0 =  (sc_lv<14>) (zext_ln40_20_fu_851_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            input_r_address0 =  (sc_lv<14>) (zext_ln40_16_fu_809_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            input_r_address0 =  (sc_lv<14>) (zext_ln40_14_fu_776_p1.read());
        } else {
            input_r_address0 = "XXXXXXXXXXXXXX";
        }
    } else {
        input_r_address0 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_1::thread_input_r_address1() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            input_r_address1 =  (sc_lv<14>) (zext_ln40_23_fu_895_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            input_r_address1 =  (sc_lv<14>) (zext_ln40_21_fu_855_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            input_r_address1 =  (sc_lv<14>) (zext_ln40_19_fu_813_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            input_r_address1 =  (sc_lv<14>) (zext_ln40_18_fu_794_p1.read());
        } else {
            input_r_address1 = "XXXXXXXXXXXXXX";
        }
    } else {
        input_r_address1 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_1::thread_input_r_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        input_r_ce0 = ap_const_logic_1;
    } else {
        input_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_input_r_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        input_r_ce1 = ap_const_logic_1;
    } else {
        input_r_ce1 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_kernel_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        kernel_address0 =  (sc_lv<7>) (zext_ln24_16_fu_763_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        kernel_address0 =  (sc_lv<7>) (zext_ln24_15_fu_699_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        kernel_address0 =  (sc_lv<7>) (zext_ln24_13_fu_663_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        kernel_address0 =  (sc_lv<7>) (zext_ln24_12_fu_595_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        kernel_address0 =  (sc_lv<7>) (zext_ln24_fu_525_p1.read());
    } else {
        kernel_address0 =  (sc_lv<7>) ("XXXXXXX");
    }
}

void depthwise_conv2d_fix_1::thread_kernel_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        kernel_address1 =  (sc_lv<7>) (zext_ln24_17_fu_767_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        kernel_address1 =  (sc_lv<7>) (zext_ln24_14_fu_695_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        kernel_address1 =  (sc_lv<7>) (zext_ln24_10_fu_659_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        kernel_address1 =  (sc_lv<7>) (zext_ln24_11_fu_591_p1.read());
    } else {
        kernel_address1 =  (sc_lv<7>) ("XXXXXXX");
    }
}

void depthwise_conv2d_fix_1::thread_kernel_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        kernel_ce0 = ap_const_logic_1;
    } else {
        kernel_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_kernel_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        kernel_ce1 = ap_const_logic_1;
    } else {
        kernel_ce1 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_mul_ln40_18_fu_546_p0() {
    mul_ln40_18_fu_546_p0 =  (sc_lv<4>) (zext_ln48_4_fu_517_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln40_18_fu_546_p1() {
    mul_ln40_18_fu_546_p1 =  (sc_lv<6>) (zext_ln40_reg_1109.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln40_18_fu_546_p2() {
    mul_ln40_18_fu_546_p2 = (!mul_ln40_18_fu_546_p0.read().is_01() || !mul_ln40_18_fu_546_p1.read().is_01())? sc_lv<7>(): sc_biguint<4>(mul_ln40_18_fu_546_p0.read()) * sc_biguint<6>(mul_ln40_18_fu_546_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln40_fu_442_p0() {
    mul_ln40_fu_442_p0 =  (sc_lv<4>) (zext_ln48_2_fu_416_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln40_fu_442_p1() {
    mul_ln40_fu_442_p1 =  (sc_lv<6>) (zext_ln40_reg_1109.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln40_fu_442_p2() {
    mul_ln40_fu_442_p2 = (!mul_ln40_fu_442_p0.read().is_01() || !mul_ln40_fu_442_p1.read().is_01())? sc_lv<7>(): sc_biguint<4>(mul_ln40_fu_442_p0.read()) * sc_biguint<6>(mul_ln40_fu_442_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln48_2_fu_551_p0() {
    mul_ln48_2_fu_551_p0 =  (sc_lv<4>) (zext_ln48_4_fu_517_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln48_2_fu_551_p1() {
    mul_ln48_2_fu_551_p1 =  (sc_lv<5>) (zext_ln48_reg_1122.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln48_2_fu_551_p2() {
    mul_ln48_2_fu_551_p2 = (!mul_ln48_2_fu_551_p0.read().is_01() || !mul_ln48_2_fu_551_p1.read().is_01())? sc_lv<7>(): sc_biguint<4>(mul_ln48_2_fu_551_p0.read()) * sc_biguint<5>(mul_ln48_2_fu_551_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln48_fu_447_p0() {
    mul_ln48_fu_447_p0 =  (sc_lv<4>) (zext_ln48_2_fu_416_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln48_fu_447_p1() {
    mul_ln48_fu_447_p1 =  (sc_lv<5>) (zext_ln48_reg_1122.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln48_fu_447_p2() {
    mul_ln48_fu_447_p2 = (!mul_ln48_fu_447_p0.read().is_01() || !mul_ln48_fu_447_p1.read().is_01())? sc_lv<7>(): sc_biguint<4>(mul_ln48_fu_447_p0.read()) * sc_biguint<5>(mul_ln48_fu_447_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_396_p0() {
    mul_ln4_fu_396_p0 =  (sc_lv<4>) (mul_ln4_fu_396_p00.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_396_p00() {
    mul_ln4_fu_396_p00 = esl_zext<8,4>(empty_59_fu_384_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_396_p1() {
    mul_ln4_fu_396_p1 =  (sc_lv<4>) (mul_ln4_fu_396_p10.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_396_p10() {
    mul_ln4_fu_396_p10 = esl_zext<8,4>(empty_fu_380_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_396_p2() {
    mul_ln4_fu_396_p2 = (!mul_ln4_fu_396_p0.read().is_01() || !mul_ln4_fu_396_p1.read().is_01())? sc_lv<8>(): sc_biguint<4>(mul_ln4_fu_396_p0.read()) * sc_biguint<4>(mul_ln4_fu_396_p1.read());
}

void depthwise_conv2d_fix_1::thread_out_d_fu_457_p2() {
    out_d_fu_457_p2 = (!ap_const_lv4_1.is_01() || !ap_phi_mux_out_d_0_phi_fu_314_p4.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(ap_phi_mux_out_d_0_phi_fu_314_p4.read()));
}

void depthwise_conv2d_fix_1::thread_out_h_fu_624_p2() {
    out_h_fu_624_p2 = (!ap_const_lv4_1.is_01() || !select_ln24_reg_1214.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(select_ln24_reg_1214.read()));
}

void depthwise_conv2d_fix_1::thread_out_w_0_mid2_fu_572_p3() {
    out_w_0_mid2_fu_572_p3 = (!empty_61_fu_567_p2.read()[0].is_01())? sc_lv<4>(): ((empty_61_fu_567_p2.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_out_w_0_phi_fu_349_p4.read());
}

void depthwise_conv2d_fix_1::thread_out_w_fu_780_p2() {
    out_w_fu_780_p2 = (!ap_const_lv4_1.is_01() || !out_w_0_mid2_reg_1264.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(out_w_0_mid2_reg_1264.read()));
}

void depthwise_conv2d_fix_1::thread_output_r_address0() {
    output_r_address0 =  (sc_lv<14>) (zext_ln48_3_fu_1045_p1.read());
}

void depthwise_conv2d_fix_1::thread_output_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        output_r_ce0 = ap_const_logic_1;
    } else {
        output_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_output_r_d0() {
    output_r_d0 = add_ln48_17_reg_1674.read();
}

void depthwise_conv2d_fix_1::thread_output_r_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1170_pp0_iter2_reg.read()))) {
        output_r_we0 = ap_const_logic_1;
    } else {
        output_r_we0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_select_ln24_10_fu_604_p3() {
    select_ln24_10_fu_604_p3 = (!icmp_ln32_reg_1180.read()[0].is_01())? sc_lv<7>(): ((icmp_ln32_reg_1180.read()[0].to_bool())? mul_ln40_18_reg_1245.read(): mul_ln40_reg_1158.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_11_fu_609_p3() {
    select_ln24_11_fu_609_p3 = (!icmp_ln32_reg_1180.read()[0].is_01())? sc_lv<7>(): ((icmp_ln32_reg_1180.read()[0].to_bool())? mul_ln48_2_reg_1251.read(): mul_ln48_reg_1164.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_12_fu_614_p3() {
    select_ln24_12_fu_614_p3 = (!icmp_ln32_reg_1180.read()[0].is_01())? sc_lv<7>(): ((icmp_ln32_reg_1180.read()[0].to_bool())? mul_ln40_18_reg_1245.read(): tmp_0_0_reg_1199.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_13_fu_619_p3() {
    select_ln24_13_fu_619_p3 = (!icmp_ln32_reg_1180.read()[0].is_01())? sc_lv<7>(): ((icmp_ln32_reg_1180.read()[0].to_bool())? mul_ln48_2_reg_1251.read(): tmp11_reg_1204.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_14_fu_561_p3() {
    select_ln24_14_fu_561_p3 = (!icmp_ln32_reg_1180.read()[0].is_01())? sc_lv<1>(): ((icmp_ln32_reg_1180.read()[0].to_bool())? icmp_ln33_reg_1148.read(): icmp_ln33_2_fu_556_p2.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_8_fu_520_p3() {
    select_ln24_8_fu_520_p3 = (!icmp_ln32_reg_1180.read()[0].is_01())? sc_lv<6>(): ((icmp_ln32_reg_1180.read()[0].to_bool())? add_ln27_2_reg_1194.read(): add_ln27_reg_1153.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_9_fu_713_p3() {
    select_ln24_9_fu_713_p3 = (!icmp_ln32_reg_1180.read()[0].is_01())? sc_lv<4>(): ((icmp_ln32_reg_1180.read()[0].to_bool())? out_d_reg_1174.read(): out_d_0_reg_310.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_fu_510_p3() {
    select_ln24_fu_510_p3 = (!icmp_ln32_reg_1180.read()[0].is_01())? sc_lv<4>(): ((icmp_ln32_reg_1180.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_out_h_0_phi_fu_338_p4.read());
}

void depthwise_conv2d_fix_1::thread_select_ln32_14_fu_757_p3() {
    select_ln32_14_fu_757_p3 = (!icmp_ln32_reg_1180.read()[0].is_01())? sc_lv<8>(): ((icmp_ln32_reg_1180.read()[0].to_bool())? ap_const_lv8_1: add_ln32_2_reg_1271.read());
}

void depthwise_conv2d_fix_1::thread_select_ln32_fu_771_p3() {
    select_ln32_fu_771_p3 = (!select_ln24_14_reg_1257.read()[0].is_01())? sc_lv<4>(): ((select_ln24_14_reg_1257.read()[0].to_bool())? out_h_reg_1301.read(): select_ln24_reg_1214.read());
}

void depthwise_conv2d_fix_1::thread_shl_ln27_mid1_fu_476_p3() {
    shl_ln27_mid1_fu_476_p3 = esl_concat<3,3>(trunc_ln27_2_fu_472_p1.read(), ap_const_lv3_0);
}

void depthwise_conv2d_fix_1::thread_shl_ln_fu_428_p3() {
    shl_ln_fu_428_p3 = esl_concat<3,3>(trunc_ln27_fu_424_p1.read(), ap_const_lv3_0);
}

void depthwise_conv2d_fix_1::thread_tmp10_0_0_mid2_fu_680_p0() {
    tmp10_0_0_mid2_fu_680_p0 =  (sc_lv<6>) (zext_ln40_1_cast14_reg_1115.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_0_0_mid2_fu_680_p1() {
    tmp10_0_0_mid2_fu_680_p1 =  (sc_lv<7>) (tmp10_0_0_mid2_fu_680_p10.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_0_0_mid2_fu_680_p10() {
    tmp10_0_0_mid2_fu_680_p10 = esl_zext<11,7>(tmp10_0_0_mid2_v_v_reg_1306.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_0_0_mid2_fu_680_p2() {
    tmp10_0_0_mid2_fu_680_p2 = (!tmp10_0_0_mid2_fu_680_p0.read().is_01() || !tmp10_0_0_mid2_fu_680_p1.read().is_01())? sc_lv<11>(): sc_biguint<6>(tmp10_0_0_mid2_fu_680_p0.read()) * sc_biguint<7>(tmp10_0_0_mid2_fu_680_p1.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_0_0_mid2_v_v_fu_639_p3() {
    tmp10_0_0_mid2_v_v_fu_639_p3 = (!select_ln24_14_reg_1257.read()[0].is_01())? sc_lv<7>(): ((select_ln24_14_reg_1257.read()[0].to_bool())? tmp_0_0_mid1_fu_633_p2.read(): select_ln24_12_fu_614_p3.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_1_0_mid2_fu_722_p0() {
    tmp10_1_0_mid2_fu_722_p0 =  (sc_lv<6>) (zext_ln40_1_cast14_reg_1115.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_1_0_mid2_fu_722_p1() {
    tmp10_1_0_mid2_fu_722_p1 =  (sc_lv<7>) (tmp10_1_0_mid2_fu_722_p10.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_1_0_mid2_fu_722_p10() {
    tmp10_1_0_mid2_fu_722_p10 = esl_zext<11,7>(tmp10_1_0_mid2_v_v_reg_1355.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_1_0_mid2_fu_722_p2() {
    tmp10_1_0_mid2_fu_722_p2 = (!tmp10_1_0_mid2_fu_722_p0.read().is_01() || !tmp10_1_0_mid2_fu_722_p1.read().is_01())? sc_lv<11>(): sc_biguint<6>(tmp10_1_0_mid2_fu_722_p0.read()) * sc_biguint<7>(tmp10_1_0_mid2_fu_722_p1.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_1_0_mid2_v_v_fu_685_p2() {
    tmp10_1_0_mid2_v_v_fu_685_p2 = (!ap_const_lv7_1.is_01() || !tmp10_0_0_mid2_v_v_reg_1306.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_1) + sc_biguint<7>(tmp10_0_0_mid2_v_v_reg_1306.read()));
}

void depthwise_conv2d_fix_1::thread_tmp10_2_0_mid2_fu_730_p0() {
    tmp10_2_0_mid2_fu_730_p0 =  (sc_lv<6>) (zext_ln40_1_cast14_reg_1115.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_2_0_mid2_fu_730_p1() {
    tmp10_2_0_mid2_fu_730_p1 =  (sc_lv<7>) (tmp10_2_0_mid2_fu_730_p10.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_2_0_mid2_fu_730_p10() {
    tmp10_2_0_mid2_fu_730_p10 = esl_zext<11,7>(tmp10_2_0_mid2_v_v_reg_1360.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_2_0_mid2_fu_730_p2() {
    tmp10_2_0_mid2_fu_730_p2 = (!tmp10_2_0_mid2_fu_730_p0.read().is_01() || !tmp10_2_0_mid2_fu_730_p1.read().is_01())? sc_lv<11>(): sc_biguint<6>(tmp10_2_0_mid2_fu_730_p0.read()) * sc_biguint<7>(tmp10_2_0_mid2_fu_730_p1.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_2_0_mid2_v_v_fu_690_p2() {
    tmp10_2_0_mid2_v_v_fu_690_p2 = (!ap_const_lv7_2.is_01() || !tmp10_0_0_mid2_v_v_reg_1306.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_2) + sc_biguint<7>(tmp10_0_0_mid2_v_v_reg_1306.read()));
}

void depthwise_conv2d_fix_1::thread_tmp11_fu_499_p2() {
    tmp11_fu_499_p2 = (!zext_ln40_2_cast_fu_490_p1.read().is_01() || !mul_ln48_reg_1164.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln40_2_cast_fu_490_p1.read()) + sc_biguint<7>(mul_ln48_reg_1164.read()));
}

void depthwise_conv2d_fix_1::thread_tmp11_mid1_fu_646_p2() {
    tmp11_mid1_fu_646_p2 = (!zext_ln40_2_cast_mid_fu_629_p1.read().is_01() || !select_ln24_11_fu_609_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln40_2_cast_mid_fu_629_p1.read()) + sc_biguint<7>(select_ln24_11_fu_609_p3.read()));
}

void depthwise_conv2d_fix_1::thread_tmp12_mid2_v_v_fu_652_p3() {
    tmp12_mid2_v_v_fu_652_p3 = (!select_ln24_14_reg_1257.read()[0].is_01())? sc_lv<7>(): ((select_ln24_14_reg_1257.read()[0].to_bool())? tmp11_mid1_fu_646_p2.read(): select_ln24_13_fu_619_p3.read());
}

void depthwise_conv2d_fix_1::thread_tmp_0_0_fu_494_p2() {
    tmp_0_0_fu_494_p2 = (!zext_ln40_2_cast_fu_490_p1.read().is_01() || !mul_ln40_reg_1158.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln40_2_cast_fu_490_p1.read()) + sc_biguint<7>(mul_ln40_reg_1158.read()));
}

void depthwise_conv2d_fix_1::thread_tmp_0_0_mid1_fu_633_p2() {
    tmp_0_0_mid1_fu_633_p2 = (!zext_ln40_2_cast_mid_fu_629_p1.read().is_01() || !select_ln24_10_fu_604_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln40_2_cast_mid_fu_629_p1.read()) + sc_biguint<7>(select_ln24_10_fu_604_p3.read()));
}

void depthwise_conv2d_fix_1::thread_tmp_2_fu_402_p3() {
    tmp_2_fu_402_p3 = esl_concat<8,3>(mul_ln4_fu_396_p2.read(), ap_const_lv3_0);
}

void depthwise_conv2d_fix_1::thread_trunc_ln27_2_fu_472_p1() {
    trunc_ln27_2_fu_472_p1 = out_d_fu_457_p2.read().range(3-1, 0);
}

void depthwise_conv2d_fix_1::thread_trunc_ln27_fu_424_p1() {
    trunc_ln27_fu_424_p1 = ap_phi_mux_out_d_0_phi_fu_314_p4.read().range(3-1, 0);
}

void depthwise_conv2d_fix_1::thread_trunc_ln48_1_fu_951_p4() {
    trunc_ln48_1_fu_951_p4 = mul_ln40_13_reg_1614.read().range(29, 14);
}

void depthwise_conv2d_fix_1::thread_trunc_ln48_2_fu_960_p4() {
    trunc_ln48_2_fu_960_p4 = mul_ln40_14_reg_1619.read().range(29, 14);
}

void depthwise_conv2d_fix_1::thread_trunc_ln48_5_fu_1017_p4() {
    trunc_ln48_5_fu_1017_p4 = mul_ln40_17_reg_1664.read().range(29, 14);
}

void depthwise_conv2d_fix_1::thread_trunc_ln48_8_fu_919_p4() {
    trunc_ln48_8_fu_919_p4 = mul_ln40_12_reg_1589.read().range(29, 14);
}

void depthwise_conv2d_fix_1::thread_trunc_ln_fu_865_p4() {
    trunc_ln_fu_865_p4 = mul_ln40_9_reg_1559.read().range(29, 14);
}

void depthwise_conv2d_fix_1::thread_zext_ln24_10_fu_659_p1() {
    zext_ln24_10_fu_659_p1 = esl_zext<64,7>(add_ln24_reg_1281.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_11_fu_591_p1() {
    zext_ln24_11_fu_591_p1 = esl_zext<64,7>(add_ln24_8_reg_1235.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_12_fu_595_p1() {
    zext_ln24_12_fu_595_p1 = esl_zext<64,7>(add_ln24_9_reg_1240.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_13_fu_663_p1() {
    zext_ln24_13_fu_663_p1 = esl_zext<64,7>(add_ln24_10_reg_1296.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_14_fu_695_p1() {
    zext_ln24_14_fu_695_p1 = esl_zext<64,7>(add_ln24_11_reg_1338.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_15_fu_699_p1() {
    zext_ln24_15_fu_699_p1 = esl_zext<64,7>(add_ln24_12_reg_1343.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_16_fu_763_p1() {
    zext_ln24_16_fu_763_p1 = esl_zext<64,7>(add_ln24_13_reg_1385.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_17_fu_767_p1() {
    zext_ln24_17_fu_767_p1 = esl_zext<64,7>(add_ln24_14_reg_1390.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_18_fu_802_p1() {
    zext_ln24_18_fu_802_p1 = esl_zext<64,4>(select_ln24_9_reg_1395.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_19_fu_530_p1() {
    zext_ln24_19_fu_530_p1 = esl_zext<7,6>(select_ln24_8_fu_520_p3.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_fu_525_p1() {
    zext_ln24_fu_525_p1 = esl_zext<64,6>(select_ln24_8_fu_520_p3.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln27_4_fu_468_p1() {
    zext_ln27_4_fu_468_p1 = esl_zext<6,4>(out_d_fu_457_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln27_fu_420_p1() {
    zext_ln27_fu_420_p1 = esl_zext<6,4>(ap_phi_mux_out_d_0_phi_fu_314_p4.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_13_fu_735_p1() {
    zext_ln40_13_fu_735_p1 = esl_zext<11,4>(out_w_0_mid2_reg_1264.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_14_fu_776_p1() {
    zext_ln40_14_fu_776_p1 = esl_zext<64,11>(add_ln40_reg_1422.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_15_fu_785_p1() {
    zext_ln40_15_fu_785_p1 = esl_zext<11,4>(out_w_fu_780_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_16_fu_809_p1() {
    zext_ln40_16_fu_809_p1 = esl_zext<64,11>(add_ln40_12_reg_1484.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_17_fu_748_p1() {
    zext_ln40_17_fu_748_p1 = esl_zext<11,4>(add_ln40_13_fu_743_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_18_fu_794_p1() {
    zext_ln40_18_fu_794_p1 = esl_zext<64,11>(add_ln40_14_reg_1433.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_19_fu_813_p1() {
    zext_ln40_19_fu_813_p1 = esl_zext<64,11>(add_ln40_15_reg_1494.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_1_cast14_fu_368_p1() {
    zext_ln40_1_cast14_fu_368_p1 = esl_zext<11,6>(input_width.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_20_fu_851_p1() {
    zext_ln40_20_fu_851_p1 = esl_zext<64,11>(add_ln40_16_reg_1524.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_21_fu_855_p1() {
    zext_ln40_21_fu_855_p1 = esl_zext<64,11>(add_ln40_17_reg_1529.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_22_fu_891_p1() {
    zext_ln40_22_fu_891_p1 = esl_zext<64,11>(add_ln40_18_reg_1534.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_23_fu_895_p1() {
    zext_ln40_23_fu_895_p1 = esl_zext<64,11>(add_ln40_19_reg_1539.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_24_fu_936_p1() {
    zext_ln40_24_fu_936_p1 = esl_zext<64,11>(add_ln40_20_reg_1544.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_2_cast_fu_490_p1() {
    zext_ln40_2_cast_fu_490_p1 = esl_zext<7,4>(ap_phi_mux_out_h_0_phi_fu_338_p4.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_2_cast_mid_fu_629_p1() {
    zext_ln40_2_cast_mid_fu_629_p1 = esl_zext<7,4>(out_h_fu_624_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_fu_364_p1() {
    zext_ln40_fu_364_p1 = esl_zext<7,6>(input_height.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln48_1_cast_fu_376_p1() {
    zext_ln48_1_cast_fu_376_p1 = esl_zext<11,5>(output_width.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln48_2_fu_416_p1() {
    zext_ln48_2_fu_416_p1 = esl_zext<7,4>(ap_phi_mux_out_d_0_phi_fu_314_p4.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln48_3_fu_1045_p1() {
    zext_ln48_3_fu_1045_p1 = esl_zext<64,11>(add_ln48_reg_1549_pp0_iter2_reg.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln48_4_fu_517_p1() {
    zext_ln48_4_fu_517_p1 = esl_zext<7,4>(out_d_reg_1174.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln48_fu_372_p1() {
    zext_ln48_fu_372_p1 = esl_zext<7,5>(output_height.read());
}

void depthwise_conv2d_fix_1::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1170.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1170.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state17;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 8 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 16 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            }
            break;
        case 32 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state17;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<7>) ("XXXXXXX");
            break;
    }
}

}

