verilog xil_defaultlib --include "../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/4868" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/b054/hdl/verilog/mandelbrot_frame_bkb.v" \
"../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/b054/hdl/verilog/mandelbrot_frame_cud.v" \
"../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/b054/hdl/verilog/mandelbrot_frame_dEe.v" \
"../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/b054/hdl/verilog/mandelbrot_frame_eOg.v" \
"../../../../mandelbrot_4.srcs/sources_1/bd/design_1/ipshared/b054/hdl/verilog/mandelbrot_frame.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
