# APB FIFO Verification using UVM

![SystemVerilog](https://img.shields.io/badge/language-SystemVerilog-blue)
![UVM](https://img.shields.io/badge/methodology-UVM-green)
![Verification](https://img.shields.io/badge/type-DV-orange)

---

## Overview

This project implements a complete UVM verification environment for an APB FIFO design.

The verification environment includes agent, driver, monitor, sequencer, environment, and test classes.

---

## Project Structure

```
rtl/    → FIFO RTL design  
tb/     → UVM Testbench components  
seq/    → Test sequences  
sim/    → Simulation scripts  
```

---

## Verification Components

This project includes:

• APB Interface
• Driver
• Monitor
• Sequencer
• Agent
• Environment
• Directed Sequence
• Random Sequence
• Test

---

## Tools Used

• SystemVerilog
• UVM
• QuestaSim

---

## Author

Enas Qutit
Computer Engineering Student
Birzeit University

---

## Purpose

This project was developed as part of Digital Verification coursework.
