{
  "schema_version": "1.0",
  "metadata": {
    "project_name": "miniPCB Project",
    "revision": "A"
  },
  "sheets": [
    {
      "sheet_number": 1,
      "title": "Amplifier Stage"
    }
  ],
  "components": [],
  "nets": [],
  "logical_blocks": [
    {
      "name": "Bias Network",
      "members": ["R1", "R2", "Q1"]
    }
  ]
}
