#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Jun 10 15:56:29 2022
# Process ID: 698582
# Current directory: /home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1
# Command line: vivado -log Switch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Switch.tcl
# Log file: /home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/Switch.vds
# Journal file: /home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/vivado.jou
# Running On: mlyue, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 6, Host memory: 16516 MB
#-----------------------------------------------------------
source Switch.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/utils_1/imports/synth_1/MAC_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/utils_1/imports/synth_1/MAC_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Switch -part xc7a200tfbv484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbv484-2
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 699011
CRITICAL WARNING: [Synth 8-976] rx_mac_choose has already been declared [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/LLC_top.v:87]
CRITICAL WARNING: [Synth 8-2654] second declaration of rx_mac_choose ignored [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/LLC_top.v:87]
INFO: [Synth 8-994] rx_mac_choose is declared here [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/LLC_top.v:82]
WARNING: [Synth 8-6901] identifier 'cur_state' is used before its declaration [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/MMU.v:67]
WARNING: [Synth 8-6901] identifier 'SEARCH' is used before its declaration [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/MMU.v:67]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2724.094 ; gain = 0.000 ; free physical = 206 ; free virtual = 14440
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Switch' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/Switch.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAC_top' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'gmii_to_rgmii' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/gmii_to_rgmii/gmii_to_rgmii.v:20]
INFO: [Synth 8-6157] synthesizing module 'rgmii_rx' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/gmii_to_rgmii/rgmii_rx.v:13]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/home/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:57178]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (1#1) [/home/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:57178]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_rx' (2#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/gmii_to_rgmii/rgmii_rx.v:13]
INFO: [Synth 8-6157] synthesizing module 'rgmii_tx' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/gmii_to_rgmii/rgmii_tx.v:13]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/home/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (3#1) [/home/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_tx' (4#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/gmii_to_rgmii/rgmii_tx.v:13]
INFO: [Synth 8-6155] done synthesizing module 'gmii_to_rgmii' (5#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/gmii_to_rgmii/gmii_to_rgmii.v:20]
INFO: [Synth 8-6157] synthesizing module 'clock_ctl' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/clock_ctl.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/clock_ctl.v:22]
INFO: [Synth 8-6157] synthesizing module 'pll_mac' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-698582-mlyue/realtime/pll_mac_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_mac' (6#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-698582-mlyue/realtime/pll_mac_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_ctl' (7#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/clock_ctl.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDIO' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MDIO.v:23]
WARNING: [Synth 8-6014] Unused sequential element MDIO_data_rx_reg was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MDIO.v:189]
WARNING: [Synth 8-6014] Unused sequential element reg_data_rx_en_reg was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MDIO.v:282]
WARNING: [Synth 8-3848] Net err_en in module/entity MDIO does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MDIO.v:50]
INFO: [Synth 8-6155] done synthesizing module 'MDIO' (8#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MDIO.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_ctl' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:24]
WARNING: [Synth 8-6014] Unused sequential element mode_check_en_reg was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:163]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[0] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[2] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[3] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[6] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[7] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[8] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[9] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[11] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[12] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[13] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[14] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[15] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[16] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[17] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[18] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[19] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[20] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[21] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[22] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[23] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[24] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[25] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[26] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[27] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[28] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[29] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[30] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
WARNING: [Synth 8-6014] Unused sequential element phy_reg_reg[31] was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:110]
INFO: [Synth 8-6155] done synthesizing module 'reg_ctl' (9#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/reg_ctl.v:24]
INFO: [Synth 8-6157] synthesizing module 'MAC_rx_ctl_top' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAC_rx_ctl' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl.v:4]
WARNING: [Synth 8-567] referenced signal 'mac_length' should be on the sensitivity list [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl.v:343]
WARNING: [Synth 8-6014] Unused sequential element sw_en_reg was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl.v:199]
WARNING: [Synth 8-3848] Net data_added_en in module/entity MAC_rx_ctl does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl.v:30]
WARNING: [Synth 8-3848] Net mac_rx_que_fifo_wr_en in module/entity MAC_rx_ctl does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl.v:38]
WARNING: [Synth 8-3848] Net mac_rx_que_fifo_din in module/entity MAC_rx_ctl does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl.v:39]
INFO: [Synth 8-6155] done synthesizing module 'MAC_rx_ctl' (10#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl.v:4]
INFO: [Synth 8-6157] synthesizing module 'CRC_chk' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/CRC_check.v:50]
INFO: [Synth 8-6155] done synthesizing module 'CRC_chk' (11#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/CRC_check.v:50]
WARNING: [Synth 8-3848] Net crc_data in module/entity MAC_rx_ctl_top does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl_top.v:42]
INFO: [Synth 8-6155] done synthesizing module 'MAC_rx_ctl_top' (12#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAC_tx_ctl' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_tx_ctl.v:41]
WARNING: [Synth 8-567] referenced signal 'mac_tx_que_fifo_empty' should be on the sensitivity list [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_tx_ctl.v:232]
WARNING: [Synth 8-567] referenced signal 'sys_rst_n' should be on the sensitivity list [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_tx_ctl.v:240]
WARNING: [Synth 8-567] referenced signal 'mac_tx_que_fifo_rd_en' should be on the sensitivity list [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_tx_ctl.v:240]
WARNING: [Synth 8-567] referenced signal 'mac_tx_que_fifo_dout' should be on the sensitivity list [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_tx_ctl.v:240]
WARNING: [Synth 8-3848] Net gmii_tx_en in module/entity MAC_tx_ctl does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_tx_ctl.v:74]
INFO: [Synth 8-6155] done synthesizing module 'MAC_tx_ctl' (13#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_tx_ctl.v:41]
INFO: [Synth 8-6157] synthesizing module 'rx_fifo_top' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/rx_fifo_top.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/rx_fifo_top.v:91]
WARNING: [Synth 8-567] referenced signal 'data_added' should be on the sensitivity list [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/rx_fifo_top.v:106]
INFO: [Synth 8-6157] synthesizing module 'mac_rx_fifo' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-698582-mlyue/realtime/mac_rx_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_rx_fifo' (14#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-698582-mlyue/realtime/mac_rx_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mac_ctl_fifo_18x16' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-698582-mlyue/realtime/mac_ctl_fifo_18x16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_ctl_fifo_18x16' (15#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-698582-mlyue/realtime/mac_ctl_fifo_18x16_stub.v:6]
WARNING: [Synth 8-3848] Net mac_rx_que_fifo_overflow in module/entity rx_fifo_top does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/rx_fifo_top.v:36]
WARNING: [Synth 8-3848] Net mac_rx_que_fifo_underflow in module/entity rx_fifo_top does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/rx_fifo_top.v:46]
INFO: [Synth 8-6155] done synthesizing module 'rx_fifo_top' (16#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/rx_fifo_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'tx_fifo_top' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/tx_fifo_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'mac_tx_fifo' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-698582-mlyue/realtime/mac_tx_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_tx_fifo' (17#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-698582-mlyue/realtime/mac_tx_fifo_stub.v:6]
WARNING: [Synth 8-3848] Net mac_tx_que_fifo_overflow in module/entity tx_fifo_top does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/tx_fifo_top.v:35]
WARNING: [Synth 8-3848] Net mac_tx_que_fifo_underflow in module/entity tx_fifo_top does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/tx_fifo_top.v:45]
INFO: [Synth 8-6155] done synthesizing module 'tx_fifo_top' (18#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/tx_fifo_top.v:1]
WARNING: [Synth 8-3848] Net mac_tx_fifo_rd_clk in module/entity MAC_top does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_top.v:90]
WARNING: [Synth 8-3848] Net tx_busy in module/entity MAC_top does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_top.v:123]
INFO: [Synth 8-6155] done synthesizing module 'MAC_top' (19#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'LLC_top' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/LLC_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/arbiter.v:1]
INFO: [Synth 8-6157] synthesizing module 'arbiter_rx' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/arbiter_rx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'arbiter_rx' (20#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/arbiter_rx.v:1]
WARNING: [Synth 8-3848] Net mac_tx_fifo_wr_clk in module/entity arbiter does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/arbiter.v:34]
WARNING: [Synth 8-3848] Net mac_tx_fifo_din in module/entity arbiter does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/arbiter.v:35]
WARNING: [Synth 8-3848] Net mac_tx_fifo_wr_en in module/entity arbiter does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/arbiter.v:36]
WARNING: [Synth 8-3848] Net mac_tx_que_fifo_wr_en in module/entity arbiter does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/arbiter.v:44]
WARNING: [Synth 8-3848] Net mac_tx_que_fifo_din in module/entity arbiter does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/arbiter.v:45]
WARNING: [Synth 8-3848] Net tx_mac_choose in module/entity arbiter does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/arbiter.v:56]
WARNING: [Synth 8-3848] Net rx_fifo_empty in module/entity arbiter does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/arbiter.v:62]
WARNING: [Synth 8-3848] Net rx_fifo_almost_empty in module/entity arbiter does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/arbiter.v:63]
WARNING: [Synth 8-3848] Net rx_fifo_underflow in module/entity arbiter does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/arbiter.v:64]
WARNING: [Synth 8-3848] Net tx_fifo_full in module/entity arbiter does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/arbiter.v:72]
WARNING: [Synth 8-3848] Net tx_fifo_almost_full in module/entity arbiter does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/arbiter.v:73]
WARNING: [Synth 8-3848] Net tx_fifo_overflow in module/entity arbiter does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/arbiter.v:74]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (21#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/arbiter.v:1]
INFO: [Synth 8-6157] synthesizing module 'mac_addr' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/mac_addr.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/mac_addr.v:84]
INFO: [Synth 8-6157] synthesizing module 'crc_10' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/crc_10.v:14]
INFO: [Synth 8-6155] done synthesizing module 'crc_10' (22#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/crc_10.v:14]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_64x1000' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-698582-mlyue/realtime/blk_mem_64x1000_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_64x1000' (23#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-698582-mlyue/realtime/blk_mem_64x1000_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_addr' (24#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/mac_addr.v:1]
INFO: [Synth 8-6157] synthesizing module 'cache' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/cache.v:1]
INFO: [Synth 8-6157] synthesizing module 'MMU' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/MMU.v:26]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_18x400' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-698582-mlyue/realtime/blk_mem_18x400_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_18x400' (25#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-698582-mlyue/realtime/blk_mem_18x400_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element change_delay2_reg was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/MMU.v:78]
INFO: [Synth 8-6155] done synthesizing module 'MMU' (26#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/MMU.v:26]
INFO: [Synth 8-6157] synthesizing module 'mem_64x192' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-698582-mlyue/realtime/mem_64x192_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x192' (27#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-698582-mlyue/realtime/mem_64x192_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cache' (28#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/cache.v:1]
INFO: [Synth 8-6157] synthesizing module 'ctl_center' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/ctl_center.v:1]
INFO: [Synth 8-6157] synthesizing module 'rx_ctl_center' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/rx_ctl_center.v:1]
WARNING: [Synth 8-6014] Unused sequential element mac64_length_reg was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/rx_ctl_center.v:77]
INFO: [Synth 8-6155] done synthesizing module 'rx_ctl_center' (29#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/rx_ctl_center.v:1]
INFO: [Synth 8-6157] synthesizing module 'tx_ctl_center' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/tx_ctl_center.v:1]
WARNING: [Synth 8-6014] Unused sequential element tx_mac_length_reg was removed.  [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/tx_ctl_center.v:131]
WARNING: [Synth 8-3848] Net tx_que_data_en in module/entity tx_ctl_center does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/tx_ctl_center.v:30]
WARNING: [Synth 8-3848] Net tx_data_ready in module/entity tx_ctl_center does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/tx_ctl_center.v:16]
WARNING: [Synth 8-3848] Net tx_fifo_choose_en in module/entity tx_ctl_center does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/tx_ctl_center.v:31]
INFO: [Synth 8-6155] done synthesizing module 'tx_ctl_center' (30#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/tx_ctl_center.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ctl_center' (31#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/ctl_center.v:1]
INFO: [Synth 8-6157] synthesizing module 'queue' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:1]
INFO: [Synth 8-6157] synthesizing module 'fifo_24x32' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-698582-mlyue/realtime/fifo_24x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_24x32' (32#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/.Xil/Vivado-698582-mlyue/realtime/fifo_24x32_stub.v:6]
WARNING: [Synth 8-689] width (25) of port connection 'din' does not match port width (24) of module 'fifo_24x32' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:141]
WARNING: [Synth 8-689] width (25) of port connection 'dout' does not match port width (24) of module 'fifo_24x32' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:144]
WARNING: [Synth 8-689] width (25) of port connection 'din' does not match port width (24) of module 'fifo_24x32' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:141]
WARNING: [Synth 8-689] width (25) of port connection 'dout' does not match port width (24) of module 'fifo_24x32' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:144]
WARNING: [Synth 8-689] width (25) of port connection 'din' does not match port width (24) of module 'fifo_24x32' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:141]
WARNING: [Synth 8-689] width (25) of port connection 'dout' does not match port width (24) of module 'fifo_24x32' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:144]
WARNING: [Synth 8-689] width (25) of port connection 'din' does not match port width (24) of module 'fifo_24x32' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:141]
WARNING: [Synth 8-689] width (25) of port connection 'dout' does not match port width (24) of module 'fifo_24x32' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:144]
WARNING: [Synth 8-689] width (25) of port connection 'din' does not match port width (24) of module 'fifo_24x32' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:141]
WARNING: [Synth 8-689] width (25) of port connection 'dout' does not match port width (24) of module 'fifo_24x32' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:144]
WARNING: [Synth 8-689] width (25) of port connection 'din' does not match port width (24) of module 'fifo_24x32' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:141]
WARNING: [Synth 8-689] width (25) of port connection 'dout' does not match port width (24) of module 'fifo_24x32' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:144]
WARNING: [Synth 8-689] width (25) of port connection 'din' does not match port width (24) of module 'fifo_24x32' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:141]
WARNING: [Synth 8-689] width (25) of port connection 'dout' does not match port width (24) of module 'fifo_24x32' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:144]
WARNING: [Synth 8-689] width (25) of port connection 'din' does not match port width (24) of module 'fifo_24x32' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:141]
WARNING: [Synth 8-689] width (25) of port connection 'dout' does not match port width (24) of module 'fifo_24x32' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:144]
INFO: [Synth 8-226] default block is never used [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:61]
INFO: [Synth 8-226] default block is never used [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:76]
INFO: [Synth 8-226] default block is never used [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:92]
INFO: [Synth 8-226] default block is never used [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:107]
INFO: [Synth 8-226] default block is never used [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:122]
INFO: [Synth 8-6155] done synthesizing module 'queue' (33#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:1]
WARNING: [Synth 8-3848] Net tx_fifo_wr_clk in module/entity LLC_top does not have driver. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/LLC_top.v:98]
INFO: [Synth 8-6155] done synthesizing module 'LLC_top' (34#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/LLC_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Switch' (35#1) [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/Switch.v:1]
WARNING: [Synth 8-7129] Port tx_data_ready in module tx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_fifo_choose_en in module tx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port que_fifo_data_dout[15] in module tx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port que_fifo_data_dout[14] in module tx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port que_fifo_data_dout[13] in module tx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port que_fifo_data_dout[12] in module tx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port que_fifo_data_dout[11] in module tx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port que_fifo_data_dout[10] in module tx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port que_fifo_data_dout[9] in module tx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port que_fifo_data_dout[8] in module tx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port que_fifo_data_dout[7] in module tx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port que_fifo_data_dout[6] in module tx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port que_fifo_data_dout[5] in module tx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port que_fifo_data_dout[4] in module tx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port que_fifo_data_dout[3] in module tx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port que_fifo_data_dout[2] in module tx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port que_fifo_data_dout[1] in module tx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port que_fifo_data_dout[0] in module tx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_length_ju[7] in module rx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_length_ju[6] in module rx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_length_ju[5] in module rx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_length_ju[4] in module rx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_length_ju[3] in module rx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_length_ju[2] in module rx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_length_ju[1] in module rx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_length_ju[0] in module rx_ctl_center is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_almost_empty[7] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_almost_empty[6] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_almost_empty[5] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_almost_empty[4] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_almost_empty[3] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_almost_empty[2] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_almost_empty[1] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_almost_empty[0] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_underflow[7] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_underflow[6] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_underflow[5] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_underflow[4] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_underflow[3] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_underflow[2] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_underflow[1] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_fifo_underflow[0] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_dout[143] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_dout[142] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_dout[125] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_dout[124] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_dout[107] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_dout[106] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_dout[89] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_dout[88] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_dout[71] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_dout[70] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_dout[53] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_dout[52] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_dout[35] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_dout[34] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_dout[17] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_dout[16] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_almost_empty[7] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_almost_empty[6] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_almost_empty[5] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_almost_empty[4] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_almost_empty[3] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_almost_empty[2] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_almost_empty[1] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_almost_empty[0] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_underflow[7] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_underflow[6] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_underflow[5] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_underflow[4] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_underflow[3] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_underflow[2] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_underflow[1] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_rx_que_fifo_underflow[0] in module arbiter_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_wr_clk[7] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_wr_clk[6] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_wr_clk[5] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_wr_clk[4] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_wr_clk[3] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_wr_clk[2] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_wr_clk[1] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_wr_clk[0] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_din[511] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_din[510] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_din[509] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_din[508] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_din[507] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_din[506] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_din[505] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_din[504] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_din[503] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_din[502] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_din[501] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_din[500] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_din[499] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_din[498] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_din[497] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_din[496] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_din[495] in module arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port mac_tx_fifo_din[494] in module arbiter is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2724.094 ; gain = 0.000 ; free physical = 375 ; free virtual = 13690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2724.094 ; gain = 0.000 ; free physical = 1272 ; free virtual = 14605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2724.094 ; gain = 0.000 ; free physical = 1272 ; free virtual = 14605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2724.094 ; gain = 0.000 ; free physical = 1266 ; free virtual = 14600
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mem_64x192/mem_64x192/mem_64x192_in_context.xdc] for cell 'LLC_top_inst/cache_inst/mem_64x76800_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mem_64x192/mem_64x192/mem_64x192_in_context.xdc] for cell 'LLC_top_inst/cache_inst/mem_64x76800_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/fifo_24x32/fifo_24x32/fifo_24x32_in_context.xdc] for cell 'LLC_top_inst/queue_inst/queue_bus[0].fifo_24x32_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/fifo_24x32/fifo_24x32/fifo_24x32_in_context.xdc] for cell 'LLC_top_inst/queue_inst/queue_bus[0].fifo_24x32_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/fifo_24x32/fifo_24x32/fifo_24x32_in_context.xdc] for cell 'LLC_top_inst/queue_inst/queue_bus[1].fifo_24x32_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/fifo_24x32/fifo_24x32/fifo_24x32_in_context.xdc] for cell 'LLC_top_inst/queue_inst/queue_bus[1].fifo_24x32_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/fifo_24x32/fifo_24x32/fifo_24x32_in_context.xdc] for cell 'LLC_top_inst/queue_inst/queue_bus[2].fifo_24x32_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/fifo_24x32/fifo_24x32/fifo_24x32_in_context.xdc] for cell 'LLC_top_inst/queue_inst/queue_bus[2].fifo_24x32_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/fifo_24x32/fifo_24x32/fifo_24x32_in_context.xdc] for cell 'LLC_top_inst/queue_inst/queue_bus[3].fifo_24x32_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/fifo_24x32/fifo_24x32/fifo_24x32_in_context.xdc] for cell 'LLC_top_inst/queue_inst/queue_bus[3].fifo_24x32_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/fifo_24x32/fifo_24x32/fifo_24x32_in_context.xdc] for cell 'LLC_top_inst/queue_inst/queue_bus[4].fifo_24x32_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/fifo_24x32/fifo_24x32/fifo_24x32_in_context.xdc] for cell 'LLC_top_inst/queue_inst/queue_bus[4].fifo_24x32_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/fifo_24x32/fifo_24x32/fifo_24x32_in_context.xdc] for cell 'LLC_top_inst/queue_inst/queue_bus[5].fifo_24x32_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/fifo_24x32/fifo_24x32/fifo_24x32_in_context.xdc] for cell 'LLC_top_inst/queue_inst/queue_bus[5].fifo_24x32_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/fifo_24x32/fifo_24x32/fifo_24x32_in_context.xdc] for cell 'LLC_top_inst/queue_inst/queue_bus[6].fifo_24x32_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/fifo_24x32/fifo_24x32/fifo_24x32_in_context.xdc] for cell 'LLC_top_inst/queue_inst/queue_bus[6].fifo_24x32_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/fifo_24x32/fifo_24x32/fifo_24x32_in_context.xdc] for cell 'LLC_top_inst/queue_inst/queue_bus[7].fifo_24x32_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/fifo_24x32/fifo_24x32/fifo_24x32_in_context.xdc] for cell 'LLC_top_inst/queue_inst/queue_bus[7].fifo_24x32_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/blk_mem_64x1000/blk_mem_64x1000/blk_mem_64x1000_in_context.xdc] for cell 'LLC_top_inst/mac_addr_inst/your_instance_name'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/blk_mem_64x1000/blk_mem_64x1000/blk_mem_64x1000_in_context.xdc] for cell 'LLC_top_inst/mac_addr_inst/your_instance_name'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc] for cell 'mac_bus[0].MAC_top_inst/clock_ctl_inst/pll_mac_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc] for cell 'mac_bus[0].MAC_top_inst/clock_ctl_inst/pll_mac_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc] for cell 'mac_bus[1].MAC_top_inst/clock_ctl_inst/pll_mac_inst'
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc:1]
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc] for cell 'mac_bus[1].MAC_top_inst/clock_ctl_inst/pll_mac_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc] for cell 'mac_bus[2].MAC_top_inst/clock_ctl_inst/pll_mac_inst'
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc:1]
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc] for cell 'mac_bus[2].MAC_top_inst/clock_ctl_inst/pll_mac_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc] for cell 'mac_bus[3].MAC_top_inst/clock_ctl_inst/pll_mac_inst'
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc:1]
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc] for cell 'mac_bus[3].MAC_top_inst/clock_ctl_inst/pll_mac_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc] for cell 'mac_bus[4].MAC_top_inst/clock_ctl_inst/pll_mac_inst'
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc:1]
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc] for cell 'mac_bus[4].MAC_top_inst/clock_ctl_inst/pll_mac_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc] for cell 'mac_bus[5].MAC_top_inst/clock_ctl_inst/pll_mac_inst'
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc:1]
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc] for cell 'mac_bus[5].MAC_top_inst/clock_ctl_inst/pll_mac_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc] for cell 'mac_bus[6].MAC_top_inst/clock_ctl_inst/pll_mac_inst'
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc:1]
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc] for cell 'mac_bus[6].MAC_top_inst/clock_ctl_inst/pll_mac_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc] for cell 'mac_bus[7].MAC_top_inst/clock_ctl_inst/pll_mac_inst'
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc:1]
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc] for cell 'mac_bus[7].MAC_top_inst/clock_ctl_inst/pll_mac_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[0].MAC_top_inst/rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[0].MAC_top_inst/rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[0].MAC_top_inst/tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[0].MAC_top_inst/tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[1].MAC_top_inst/rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[1].MAC_top_inst/rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[1].MAC_top_inst/tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[1].MAC_top_inst/tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[2].MAC_top_inst/rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[2].MAC_top_inst/rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[2].MAC_top_inst/tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[2].MAC_top_inst/tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[3].MAC_top_inst/rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[3].MAC_top_inst/rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[3].MAC_top_inst/tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[3].MAC_top_inst/tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[4].MAC_top_inst/rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[4].MAC_top_inst/rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[4].MAC_top_inst/tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[4].MAC_top_inst/tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[5].MAC_top_inst/rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[5].MAC_top_inst/rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[5].MAC_top_inst/tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[5].MAC_top_inst/tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[6].MAC_top_inst/rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[6].MAC_top_inst/rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[6].MAC_top_inst/tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[6].MAC_top_inst/tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[7].MAC_top_inst/rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[7].MAC_top_inst/rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[7].MAC_top_inst/tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16/mac_ctl_fifo_18x16_in_context.xdc] for cell 'mac_bus[7].MAC_top_inst/tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_rx_fifo/mac_rx_fifo/mac_rx_fifo_in_context.xdc] for cell 'mac_bus[0].MAC_top_inst/rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_rx_fifo/mac_rx_fifo/mac_rx_fifo_in_context.xdc] for cell 'mac_bus[0].MAC_top_inst/rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_rx_fifo/mac_rx_fifo/mac_rx_fifo_in_context.xdc] for cell 'mac_bus[1].MAC_top_inst/rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_rx_fifo/mac_rx_fifo/mac_rx_fifo_in_context.xdc] for cell 'mac_bus[1].MAC_top_inst/rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_rx_fifo/mac_rx_fifo/mac_rx_fifo_in_context.xdc] for cell 'mac_bus[2].MAC_top_inst/rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_rx_fifo/mac_rx_fifo/mac_rx_fifo_in_context.xdc] for cell 'mac_bus[2].MAC_top_inst/rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_rx_fifo/mac_rx_fifo/mac_rx_fifo_in_context.xdc] for cell 'mac_bus[3].MAC_top_inst/rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_rx_fifo/mac_rx_fifo/mac_rx_fifo_in_context.xdc] for cell 'mac_bus[3].MAC_top_inst/rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_rx_fifo/mac_rx_fifo/mac_rx_fifo_in_context.xdc] for cell 'mac_bus[4].MAC_top_inst/rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_rx_fifo/mac_rx_fifo/mac_rx_fifo_in_context.xdc] for cell 'mac_bus[4].MAC_top_inst/rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_rx_fifo/mac_rx_fifo/mac_rx_fifo_in_context.xdc] for cell 'mac_bus[5].MAC_top_inst/rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_rx_fifo/mac_rx_fifo/mac_rx_fifo_in_context.xdc] for cell 'mac_bus[5].MAC_top_inst/rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_rx_fifo/mac_rx_fifo/mac_rx_fifo_in_context.xdc] for cell 'mac_bus[6].MAC_top_inst/rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_rx_fifo/mac_rx_fifo/mac_rx_fifo_in_context.xdc] for cell 'mac_bus[6].MAC_top_inst/rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_rx_fifo/mac_rx_fifo/mac_rx_fifo_in_context.xdc] for cell 'mac_bus[7].MAC_top_inst/rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_rx_fifo/mac_rx_fifo/mac_rx_fifo_in_context.xdc] for cell 'mac_bus[7].MAC_top_inst/rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_tx_fifo/mac_tx_fifo/mac_tx_fifo_in_context.xdc] for cell 'mac_bus[0].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_tx_fifo/mac_tx_fifo/mac_tx_fifo_in_context.xdc] for cell 'mac_bus[0].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_tx_fifo/mac_tx_fifo/mac_tx_fifo_in_context.xdc] for cell 'mac_bus[1].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_tx_fifo/mac_tx_fifo/mac_tx_fifo_in_context.xdc] for cell 'mac_bus[1].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_tx_fifo/mac_tx_fifo/mac_tx_fifo_in_context.xdc] for cell 'mac_bus[2].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_tx_fifo/mac_tx_fifo/mac_tx_fifo_in_context.xdc] for cell 'mac_bus[2].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_tx_fifo/mac_tx_fifo/mac_tx_fifo_in_context.xdc] for cell 'mac_bus[3].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_tx_fifo/mac_tx_fifo/mac_tx_fifo_in_context.xdc] for cell 'mac_bus[3].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_tx_fifo/mac_tx_fifo/mac_tx_fifo_in_context.xdc] for cell 'mac_bus[4].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_tx_fifo/mac_tx_fifo/mac_tx_fifo_in_context.xdc] for cell 'mac_bus[4].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_tx_fifo/mac_tx_fifo/mac_tx_fifo_in_context.xdc] for cell 'mac_bus[5].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_tx_fifo/mac_tx_fifo/mac_tx_fifo_in_context.xdc] for cell 'mac_bus[5].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_tx_fifo/mac_tx_fifo/mac_tx_fifo_in_context.xdc] for cell 'mac_bus[6].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_tx_fifo/mac_tx_fifo/mac_tx_fifo_in_context.xdc] for cell 'mac_bus[6].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_tx_fifo/mac_tx_fifo/mac_tx_fifo_in_context.xdc] for cell 'mac_bus[7].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/mac_tx_fifo/mac_tx_fifo/mac_tx_fifo_in_context.xdc] for cell 'mac_bus[7].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/blk_mem_18x400/blk_mem_18x400/blk_mem_18x400_in_context.xdc] for cell 'LLC_top_inst/cache_inst/MMU_inst/blk_mem_18x400_inst'
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/blk_mem_18x400/blk_mem_18x400/blk_mem_18x400_in_context.xdc] for cell 'LLC_top_inst/cache_inst/MMU_inst/blk_mem_18x400_inst'
Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/constrs_1/new/test1.xdc]
Finished Parsing XDC File [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/constrs_1/new/test1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.883 ; gain = 0.000 ; free physical = 1060 ; free virtual = 14404
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2787.883 ; gain = 0.000 ; free physical = 1059 ; free virtual = 14403
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'LLC_top_inst/cache_inst/mem_64x76800_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'LLC_top_inst/cache_inst/MMU_inst/blk_mem_18x400_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'LLC_top_inst/mac_addr_inst/your_instance_name' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mac_bus[0].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mac_bus[1].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mac_bus[2].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mac_bus[3].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mac_bus[4].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mac_bus[5].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mac_bus[6].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'mac_bus[7].MAC_top_inst/tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2787.883 ; gain = 63.789 ; free physical = 1222 ; free virtual = 14570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbv484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2787.883 ; gain = 63.789 ; free physical = 1222 ; free virtual = 14570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  /home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  /home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac/pll_mac_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for LLC_top_inst/cache_inst/mem_64x76800_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LLC_top_inst/queue_inst/\queue_bus[0].fifo_24x32_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LLC_top_inst/queue_inst/\queue_bus[1].fifo_24x32_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LLC_top_inst/queue_inst/\queue_bus[2].fifo_24x32_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LLC_top_inst/queue_inst/\queue_bus[3].fifo_24x32_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LLC_top_inst/queue_inst/\queue_bus[4].fifo_24x32_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LLC_top_inst/queue_inst/\queue_bus[5].fifo_24x32_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LLC_top_inst/queue_inst/\queue_bus[6].fifo_24x32_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LLC_top_inst/queue_inst/\queue_bus[7].fifo_24x32_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LLC_top_inst/mac_addr_inst/your_instance_name. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[0].MAC_top_inst /clock_ctl_inst/pll_mac_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[1].MAC_top_inst /clock_ctl_inst/pll_mac_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[2].MAC_top_inst /clock_ctl_inst/pll_mac_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[3].MAC_top_inst /clock_ctl_inst/pll_mac_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[4].MAC_top_inst /clock_ctl_inst/pll_mac_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[5].MAC_top_inst /clock_ctl_inst/pll_mac_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[6].MAC_top_inst /clock_ctl_inst/pll_mac_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[7].MAC_top_inst /clock_ctl_inst/pll_mac_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[0].MAC_top_inst /rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[1].MAC_top_inst /rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[2].MAC_top_inst /rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[3].MAC_top_inst /rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[4].MAC_top_inst /rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[5].MAC_top_inst /rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[6].MAC_top_inst /rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[7].MAC_top_inst /rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[0].MAC_top_inst /tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[1].MAC_top_inst /tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[2].MAC_top_inst /tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[3].MAC_top_inst /tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[4].MAC_top_inst /tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[5].MAC_top_inst /tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[6].MAC_top_inst /tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[7].MAC_top_inst /tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[0].MAC_top_inst /rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[1].MAC_top_inst /rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[2].MAC_top_inst /rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[3].MAC_top_inst /rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[4].MAC_top_inst /rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[5].MAC_top_inst /rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[6].MAC_top_inst /rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[7].MAC_top_inst /rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[0].MAC_top_inst /tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[1].MAC_top_inst /tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[2].MAC_top_inst /tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[3].MAC_top_inst /tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[4].MAC_top_inst /tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[5].MAC_top_inst /tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[6].MAC_top_inst /tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \mac_bus[7].MAC_top_inst /tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for LLC_top_inst/cache_inst/MMU_inst/blk_mem_18x400_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2787.883 ; gain = 63.789 ; free physical = 1217 ; free virtual = 14564
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MDIO'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'MAC_rx_ctl'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'MAC_tx_ctl'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'arbiter_rx'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'mac_addr'
INFO: [Synth 8-802] inferred FSM for state register 'old_cur_state_reg' in module 'mac_addr'
INFO: [Synth 8-802] inferred FSM for state register 'search_cur_state_reg' in module 'MMU'
INFO: [Synth 8-802] inferred FSM for state register 'rx_cur_state_reg' in module 'rx_ctl_center'
INFO: [Synth 8-802] inferred FSM for state register 'tx_cur_state_reg' in module 'tx_ctl_center'
WARNING: [Synth 8-327] inferring latch for variable 'mac_clk_reg' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/clock_ctl.v:23]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
                     PRE |                         00000010 |                         00000010
                   START |                         00000100 |                         00000100
                 OP_CODE |                         00001000 |                         00001000
                PHY_ADDR |                         00010000 |                         00010000
                REG_ADDR |                         00100000 |                         00100000
                      TA |                         01000000 |                         01000000
                REG_DATA |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'MDIO'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 RX_DROP |                         00000001 |                         00000001
                  RX_IFG |                         00000010 |                         00000010
                 RX_IDLE |                         00000100 |                         00000100
                  RX_PRE |                         00001000 |                         00001000
                  RX_SFD |                         00010000 |                         00010000
                 RX_DATA |                         00100000 |                         00100000
               RX_CRCCHK |                         01000000 |                         01000000
           RX_FFFULLDROP |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'MAC_rx_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                TX_DEFER |                  000000000000001 |                  000000000000001
                  TX_IFG |                  000000000000010 |                  000000000000010
                 TX_IDLE |                  000000000000100 |                  000000000000100
                  TX_PRE |                  000000000001000 |                  000000000001000
                  TX_SFD |                  000000000010000 |                  000000000010000
                 TX_DATA |                  000000000100000 |                  000000000100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'MAC_tx_ctl'
WARNING: [Synth 8-327] inferring latch for variable 'mac_length_reg' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_tx_ctl.v:242]
WARNING: [Synth 8-327] inferring latch for variable 'mac_clk_reg' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/clock_ctl.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mac_clk_reg' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/clock_ctl.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mac_clk_reg' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/clock_ctl.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mac_clk_reg' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/clock_ctl.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mac_clk_reg' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/clock_ctl.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mac_clk_reg' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/clock_ctl.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'mac_clk_reg' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/clock_ctl.v:23]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 RX_IDLE |                            00001 |                            00001
               RX_CHOOSE |                            00010 |                            00010
             RX_QUE_DATA |                            00100 |                            00100
                 RX_DATA |                            01000 |                            01000
                  RX_ERR |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'arbiter_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                    HASH |                            00010 |                            00010
                  SEARCH |                            00100 |                            00100
                FLOODING |                            10000 |                            10000
                   WRITE |                            01000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'mac_addr'
WARNING: [Synth 8-327] inferring latch for variable 'D_mac_table_reg' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/mac_addr.v:160]
WARNING: [Synth 8-327] inferring latch for variable 'S_mac_table_reg' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/mac_addr.v:199]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                OLD_IDLE |                               01 |                               01
                  OLDING |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'old_cur_state_reg' in module 'mac_addr'
WARNING: [Synth 8-327] inferring latch for variable 'S_mac_table_we_reg' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/mac_addr.v:201]
WARNING: [Synth 8-327] inferring latch for variable 'S_mac_table_din_reg' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/mac_addr.v:200]
WARNING: [Synth 8-327] inferring latch for variable 'next_cnt_reg' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/MMU.v:157]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                               01 |                               01
                  SEARCH |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'search_cur_state_reg' in module 'MMU'
WARNING: [Synth 8-327] inferring latch for variable 'next_cnt_din_reg' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/MMU.v:175]
WARNING: [Synth 8-327] inferring latch for variable 'tx_rd_din_reg' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/MMU.v:256]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 RX_IDLE |                             0001 |                             0001
                 RX_DATA |                             0010 |                             0010
                   RX_OK |                             0100 |                             0100
             RX_FLOODING |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rx_cur_state_reg' in module 'rx_ctl_center'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 TX_IDLE |                          0000001 |                          0000001
           TX_RDQUE_DATA |                          0000010 |                          0000010
      TX_RDMACTABLE_DATA |                          0000100 |                          0000100
                 TX_DATA |                          0001000 |                          0001000
                   TX_OK |                          0100000 |                          0100000
                TX_EMPTY |                          0010000 |                          0010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tx_cur_state_reg' in module 'tx_ctl_center'
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_din_reg[0]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_wr_en_reg[0]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_rd_en_reg[0]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_din_reg[1]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_wr_en_reg[1]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_rd_en_reg[1]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_din_reg[2]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_wr_en_reg[2]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_rd_en_reg[2]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_din_reg[3]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_wr_en_reg[3]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_rd_en_reg[3]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_din_reg[4]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_wr_en_reg[4]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_rd_en_reg[4]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_din_reg[5]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_wr_en_reg[5]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_rd_en_reg[5]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_din_reg[6]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_wr_en_reg[6]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_rd_en_reg[6]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_din_reg[7]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_wr_en_reg[7]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'que_fifo_rd_en_reg[7]' [/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/queue.v:123]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2787.883 ; gain = 63.789 ; free physical = 1217 ; free virtual = 14568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 17    
	   2 Input   11 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 16    
	   2 Input    4 Bit       Adders := 18    
	   2 Input    3 Bit       Adders := 21    
	   3 Input    3 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 112   
	   4 Input      1 Bit         XORs := 98    
	   3 Input      1 Bit         XORs := 26    
	   5 Input      1 Bit         XORs := 64    
	   6 Input      1 Bit         XORs := 16    
	   7 Input      1 Bit         XORs := 24    
	  12 Input      1 Bit         XORs := 2     
	  17 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 2     
	  21 Input      1 Bit         XORs := 6     
	  26 Input      1 Bit         XORs := 2     
	  22 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 2     
	  25 Input      1 Bit         XORs := 4     
	  27 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 4     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 8     
	               25 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 59    
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 8     
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 112   
+---Muxes : 
	   2 Input   64 Bit        Muxes := 9     
	   2 Input   48 Bit        Muxes := 1     
	   4 Input   48 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 34    
	   9 Input   16 Bit        Muxes := 8     
	   4 Input   16 Bit        Muxes := 8     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 24    
	   7 Input   11 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 4     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   3 Input    9 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 48    
	   2 Input    8 Bit        Muxes := 90    
	   4 Input    8 Bit        Muxes := 40    
	   2 Input    7 Bit        Muxes := 16    
	   2 Input    6 Bit        Muxes := 99    
	   7 Input    6 Bit        Muxes := 40    
	   8 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 142   
	   9 Input    5 Bit        Muxes := 8     
	   3 Input    5 Bit        Muxes := 6     
	   6 Input    5 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 150   
	   5 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 117   
	   6 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 157   
	   7 Input    2 Bit        Muxes := 8     
	   3 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 244   
	   4 Input    1 Bit        Muxes := 58    
	   6 Input    1 Bit        Muxes := 16    
	   9 Input    1 Bit        Muxes := 40    
	  21 Input    1 Bit        Muxes := 32    
	   7 Input    1 Bit        Muxes := 24    
	   3 Input    1 Bit        Muxes := 8     
	   8 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[62]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[61]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[60]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[59]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[58]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[57]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[56]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[55]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[54]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[53]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[52]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[51]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[50]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[49]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[48]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[47]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[46]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[45]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[44]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[43]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[42]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[41]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[40]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[39]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[38]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[37]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[36]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[35]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[34]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[33]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[32]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[31]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[30]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[29]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[28]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[27]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[26]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[25]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[24]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[23]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[22]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[21]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[20]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[19]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[18]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[17]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[16]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[15]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[14]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[13]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[12]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[11]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[10]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[9]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[8]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[7]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[6]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[5]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[4]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[3]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[2]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[1]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/D_mac_table_reg[0]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/S_mac_table_reg[62]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (mac_addr_inst/S_mac_table_reg[61]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (queue_inst/que_fifo_din_reg[0][24]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (queue_inst/que_fifo_din_reg[1][24]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (queue_inst/que_fifo_din_reg[2][24]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (queue_inst/que_fifo_din_reg[3][24]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (queue_inst/que_fifo_din_reg[4][24]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (queue_inst/que_fifo_din_reg[5][24]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (queue_inst/que_fifo_din_reg[6][24]) is unused and will be removed from module LLC_top.
WARNING: [Synth 8-3332] Sequential element (queue_inst/que_fifo_din_reg[7][24]) is unused and will be removed from module LLC_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2787.883 ; gain = 63.789 ; free physical = 1217 ; free virtual = 14584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk'
WARNING: [Synth 8-565] redefining clock 'sys_clk'
WARNING: [Synth 8-565] redefining clock 'sys_clk'
WARNING: [Synth 8-565] redefining clock 'sys_clk'
WARNING: [Synth 8-565] redefining clock 'sys_clk'
WARNING: [Synth 8-565] redefining clock 'sys_clk'
WARNING: [Synth 8-565] redefining clock 'sys_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2787.883 ; gain = 63.789 ; free physical = 1088 ; free virtual = 14459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2787.883 ; gain = 63.789 ; free physical = 1100 ; free virtual = 14471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/mac_addr_inst/S_mac_table_din_reg[61]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/cache_inst/MMU_inst/next_cnt_din_reg[19]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/cache_inst/MMU_inst/next_cnt_din_reg[18]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/queue_inst/que_fifo_rd_en_reg[0]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/queue_inst/que_fifo_rd_en_reg[1]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/queue_inst/que_fifo_rd_en_reg[2]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/queue_inst/que_fifo_rd_en_reg[3]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/queue_inst/que_fifo_rd_en_reg[4]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/queue_inst/que_fifo_rd_en_reg[5]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/queue_inst/que_fifo_rd_en_reg[6]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/queue_inst/que_fifo_rd_en_reg[7]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/cache_inst/MMU_inst/tx_rd_din_reg[19]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/cache_inst/MMU_inst/tx_rd_din_reg[18]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/cache_inst/MMU_inst/tx_rd_din_reg[17]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/cache_inst/MMU_inst/tx_rd_din_reg[16]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/cache_inst/MMU_inst/tx_rd_din_reg[15]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/cache_inst/MMU_inst/tx_rd_din_reg[14]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/cache_inst/MMU_inst/tx_rd_din_reg[13]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/cache_inst/MMU_inst/tx_rd_din_reg[12]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/cache_inst/MMU_inst/tx_rd_din_reg[11]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/cache_inst/MMU_inst/tx_rd_din_reg[10]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/cache_inst/MMU_inst/tx_rd_din_reg[9]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/cache_inst/MMU_inst/tx_rd_din_reg[8]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/cache_inst/MMU_inst/tx_rd_din_reg[7]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/cache_inst/MMU_inst/tx_rd_din_reg[6]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/cache_inst/MMU_inst/tx_rd_din_reg[5]) is unused and will be removed from module Switch.
WARNING: [Synth 8-3332] Sequential element (LLC_top_inst/cache_inst/MMU_inst/tx_rd_din_reg[4]) is unused and will be removed from module Switch.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2787.883 ; gain = 63.789 ; free physical = 1097 ; free virtual = 14468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2787.883 ; gain = 63.789 ; free physical = 1107 ; free virtual = 14479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2787.883 ; gain = 63.789 ; free physical = 1107 ; free virtual = 14479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2787.883 ; gain = 63.789 ; free physical = 1106 ; free virtual = 14478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2787.883 ; gain = 63.789 ; free physical = 1106 ; free virtual = 14478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2787.883 ; gain = 63.789 ; free physical = 1106 ; free virtual = 14478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2787.883 ; gain = 63.789 ; free physical = 1106 ; free virtual = 14478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |mem_64x192         |         1|
|2     |blk_mem_18x400     |         1|
|3     |blk_mem_64x1000    |         1|
|4     |fifo_24x32         |         8|
|5     |pll_mac            |         8|
|6     |mac_rx_fifo        |         8|
|7     |mac_ctl_fifo_18x16 |        16|
|8     |mac_tx_fifo        |         8|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_18x400     |     1|
|2     |blk_mem_64x1000    |     1|
|3     |fifo_24x32         |     8|
|11    |mac_ctl_fifo_18x16 |    16|
|27    |mac_rx_fifo        |     8|
|35    |mac_tx_fifo        |     8|
|43    |mem_64x192         |     1|
|44    |pll_mac            |     8|
|52    |BUFG               |    12|
|53    |CARRY4             |    68|
|54    |IDDR               |    40|
|55    |LUT1               |    35|
|56    |LUT2               |   150|
|57    |LUT3               |   238|
|58    |LUT4               |   449|
|59    |LUT5               |   497|
|60    |LUT6               |   730|
|61    |MUXF7              |    11|
|62    |ODDR               |    40|
|63    |FDCE               |  1233|
|64    |FDPE               |    50|
|65    |LD                 |   226|
|66    |LDC                |   263|
|67    |LDP                |     1|
|68    |IBUF               |    49|
|69    |IOBUF              |     8|
|70    |OBUF               |    56|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2787.883 ; gain = 63.789 ; free physical = 1106 ; free virtual = 14478
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1094 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2787.883 ; gain = 0.000 ; free physical = 1159 ; free virtual = 14531
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2787.883 ; gain = 63.789 ; free physical = 1159 ; free virtual = 14531
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2787.883 ; gain = 0.000 ; free physical = 1257 ; free virtual = 14634
INFO: [Netlist 29-17] Analyzing 657 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.883 ; gain = 0.000 ; free physical = 1189 ; free virtual = 14566
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 498 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LD => LDCE: 226 instances
  LDC => LDCE: 263 instances
  LDP => LDPE: 1 instance 

Synth Design complete, checksum: e6376406
INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 355 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2787.883 ; gain = 64.031 ; free physical = 1273 ; free virtual = 14650
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.runs/synth_1/Switch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Switch_utilization_synth.rpt -pb Switch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 10 15:57:17 2022...
