<!DOCTYPE html>
<html>
<head>
    <meta charset="UTF-8">
    <title>MLIR Diagrams</title>
    <script type="module">
        import mermaid from 'https://cdn.jsdelivr.net/npm/mermaid@10/dist/mermaid.esm.min.mjs';
        mermaid.initialize({ startOnLoad: true, theme: 'default' });
    </script>
    <style>
        body {
            font-family: -apple-system, BlinkMacSystemFont, 'Segoe UI', Roboto, Oxygen, Ubuntu, Cantarell, sans-serif;
            max-width: 1600px;
            margin: 0 auto;
            padding: 20px;
            background: #f5f5f5;
        }
        h1 { color: #333; border-bottom: 3px solid #007acc; padding-bottom: 10px; font-size: 28px; }
        h2 { color: #555; margin-top: 40px; font-size: 24px; }
        .mermaid { background: white; padding: 20px; border-radius: 8px; box-shadow: 0 2px 8px rgba(0,0,0,0.1); margin: 20px 0; }
        .info { background: #e3f2fd; padding: 15px; border-left: 4px solid #2196f3; margin: 20px 0; font-size: 16px; }
        /* Increase Mermaid diagram font sizes */
        .mermaid svg { font-size: 16px !important; }
        .mermaid .node rect, .mermaid .node circle, .mermaid .node polygon { font-size: 16px !important; }
        .mermaid .label { font-size: 16px !important; }
        .mermaid text { font-size: 16px !important; }
    </style>
</head>
<body>
    <h1>MLIR Diagrams: matmul.mlir</h1>
    <div class="info">
        <strong>Generated from:</strong> <code>matmul.mlir</code>
    </div>
    <h2>Dataflow Diagram</h2>
    <div class="mermaid">
---
title: "Detailed Tile Flow - Single Iteration in Core[0,0]"
---
flowchart TD
    subgraph iteration["Processing Iteration"]
        direction TB
        
        subgraph dram["üíæ DRAM - Global Memory"]
            lhs_tile["LHS Tiles<br/>From global memory"]
            rhs_tile["RHS Tiles<br/>From global memory"]
        end
        
        subgraph core_l1["üñ•Ô∏è Core[0,0] - L1 Memory & Compute Resources"]
            direction TB
            
            subgraph threads["‚ö° 3 Threads (Execute Simultaneously)"]
                direction LR
                
                subgraph dm0_flow["üîÑ DM0 Thread Flow"]
                    direction TB
                    dm0_1["<b>1Ô∏è‚É£ DMA transfer</b>"]
                    dm0_2["<b>2Ô∏è‚É£ reserve CB</b>"]
                    dm0_1 --> dm0_2
                    dm0_3["<b>3Ô∏è‚É£ semaphore_wait</b>"]
                    dm0_2 --> dm0_3
                    dm0_4["<b>4Ô∏è‚É£ semaphore_set</b>"]
                    dm0_3 --> dm0_4
                    dm0_5["<b>5Ô∏è‚É£ semaphore_inc</b>"]
                    dm0_4 --> dm0_5
                    dm0_6["<b>6Ô∏è‚É£ multicast</b>"]
                    dm0_5 --> dm0_6
                end
                
                subgraph dm1_flow["üîÑ DM1 Thread Flow"]
                    direction TB
                    dm1_1["<b>1Ô∏è‚É£ DMA transfer</b>"]
                    dm1_2["<b>2Ô∏è‚É£ reserve CB</b>"]
                    dm1_1 --> dm1_2
                    dm1_3["<b>3Ô∏è‚É£ semaphore_wait</b>"]
                    dm1_2 --> dm1_3
                    dm1_4["<b>4Ô∏è‚É£ semaphore_set</b>"]
                    dm1_3 --> dm1_4
                    dm1_5["<b>5Ô∏è‚É£ semaphore_inc</b>"]
                    dm1_4 --> dm1_5
                    dm1_6["<b>6Ô∏è‚É£ multicast</b>"]
                    dm1_5 --> dm1_6
                end
                
                subgraph compute_flow["‚öôÔ∏è Compute Thread Flow"]
                    direction TB
                    compute_1["<b>1Ô∏è‚É£ reserve CB</b>"]
                    compute_2["<b>2Ô∏è‚É£ wait CB</b>"]
                    compute_1 --> compute_2
                    compute_3["<b>3Ô∏è‚É£ tile_matmul</b>"]
                    compute_2 --> compute_3
                    compute_4["<b>4Ô∏è‚É£ store to CB</b>"]
                    compute_3 --> compute_4
                end
                
            end
            
            subgraph cbs["üì¶ L1 Circular Buffers (Shared Memory - Producer/Consumer Queues)"]
                direction LR
                cb0["CB0<br/>Multiple tile slots<br/>Producer: DM0<br/>Consumer: Compute"]
                cb1["CB1<br/>Multiple tile slots<br/>Producer: DM1<br/>Consumer: Compute"]
                cb2["CB2<br/>Multiple tile slots<br/>Producer: Compute<br/>Consumer: Next stage"]
            end
            
            subgraph sync["üö¶ L1 Synchronization Primitives"]
                direction TB
                sems["<b>Semaphores:</b><br/>‚Ä¢ sem0<br/>‚Ä¢ sem1<br/>‚Ä¢ sem2<br/>‚Ä¢ sem3<br/><br/>Flow control and<br/>synchronization"]
            end
        end
    end
    
    %% Data movement connections
    lhs_tile ==>|"DMA ~100 cycles"| dm0_1
    rhs_tile ==>|"DMA ~100 cycles"| dm1_1
    
    dm0_2 ==>|"Write tiles"| cb0
    dm1_2 ==>|"Write tiles"| cb1
    cb1 ==>|"Read tiles"| compute_2
    compute_4 ==>|"Write results"| cb2
    
    %% Synchronization
    sems -.->|"coordinate"| dm0_4
    sems -.->|"coordinate"| dm1_4
    sems -.->|"wait signal"| compute_1
    
    style dram fill:#ffebee,stroke:#c62828,stroke-width:2px
    style core_l1 fill:#f5f5f5,stroke:#424242,stroke-width:4px
    style threads fill:#e8f5e9,stroke:#2e7d32,stroke-width:2px
    style dm0_flow fill:#e3f2fd,stroke:#1976d2,stroke-width:2px
    style dm1_flow fill:#f3e5f5,stroke:#7b1fa2,stroke-width:2px
    style compute_flow fill:#e8f5e9,stroke:#388e3c,stroke-width:2px
    style cbs fill:#fff9c4,stroke:#f57f17,stroke-width:3px
    style sync fill:#ffccbc,stroke:#d84315,stroke-width:2px
    </div>

    <h2>Sequence Diagram</h2>
    <div class="mermaid">
sequenceDiagram
    participant DRAM
    participant DM0
    participant DM1
    participant Compute
    participant CB0
    participant CB1
    participant CB2
    
    Note over DRAM,CB2: Iteration k=0
    
    DRAM->>+DM0: DMA load LHS tiles
    DM0->>CB0: reserve & write
    DM0->>DM0: semaphore_wait
    DM0->>DM0: multicast to other cores
    DM0->>DM0: semaphore_set
    DM0->>-DRAM: Done
    
    par Parallel DM1 Thread
        DRAM->>+DM1: DMA load RHS tiles
        DM1->>CB1: reserve & write
        DM1->>DM1: semaphore_wait
        DM1->>DM1: multicast to other cores
        DM1->>DM1: semaphore_set
        DM1->>-DRAM: Done
    end
    
    par Parallel Compute Thread
        CB0->>+Compute: wait & read LHS
        CB1->>Compute: wait & read RHS
        Compute->>Compute: tile_matmul(A, B, C)
        Compute->>CB2: reserve & store result
        Compute->>-CB2: wait confirm
    end
    
    Note over DRAM,CB2: All 3 threads execute concurrently
    </div>

    <h2>Architecture Diagram</h2>
    <div class="mermaid">
---
title: "D2M Grid Architecture - 2x2 Cores"
---
flowchart LR
    subgraph grid["‚ö° Core Grid"]
        direction TB
        
        C00["Core[0,0]<br/>‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ<br/>DM0: DMA transfer, reserve CB<br/>DM1: DMA transfer, reserve CB<br/>Compute: reserve CB, wait CB<br/>"]
        C01["Core[0,1]<br/>‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ<br/>DM0: DMA transfer, reserve CB<br/>DM1: DMA transfer, reserve CB<br/>Compute: reserve CB, wait CB<br/>"]
        C10["Core[1,0]<br/>‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ<br/>DM0: DMA transfer, reserve CB<br/>DM1: DMA transfer, reserve CB<br/>Compute: reserve CB, wait CB<br/>"]
        C11["Core[1,1]<br/>‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ<br/>DM0: DMA transfer, reserve CB<br/>DM1: DMA transfer, reserve CB<br/>Compute: reserve CB, wait CB<br/>"]
    end
    
    subgraph memory["üíæ Global Memory"]
        LHS["LHS Matrix"]
        RHS["RHS Matrix"]
    end
    
    LHS ==>|"DMA"| C00
    RHS ==>|"DMA"| C00
    
    C00 ==|"Multicast"| C01
    C00 ==|"Multicast"| C10
    
    style C00 fill:#d4edda,stroke:#28a745,stroke-width:3px
    style memory fill:#ffe1e1
    </div>


</body>
</html>
