// Seed: 2586330949
module module_0 ();
  assign module_1.id_3 = 0;
  wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input wire id_2,
    input wire id_3,
    input tri1 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply0 id_8
);
  assign id_5 = {id_1, id_3} == id_5++;
  module_0 modCall_1 ();
  logic id_10;
endmodule
module module_2 #(
    parameter id_11 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  inout wire _id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  assign id_1[1 : 1] = -1;
  wire id_14;
  module_0 modCall_1 ();
  assign id_1 = id_4[id_11];
endmodule
