xrun(64): 22.09-s013: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.09-s013: Started on Dec 19, 2024 at 10:17:20 -03
xrun
	bit_generator_tb.sv
	bit_generator.sv
	../oscillator/clock_divider.sv
	+access+rw
	+gui
	-s
Recompiling... reason: file './bit_generator_tb.sv' is newer than expected.
	expected: Thu Dec 19 10:15:49 2024
	actual:   Thu Dec 19 10:17:15 2024
file: bit_generator_tb.sv
	module worklib.BIT_GENERATOR_TB:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		BIT_GENERATOR_TB
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.BIT_GENERATOR_TB:sv <0x538eb38c>
			streams:   9, words: 11390
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 3       3
		Registers:              21      21
		Scalar wires:            7       -
		Vectored wires:          1       -
		Always blocks:           6       6
		Initial blocks:          3       3
		Pseudo assignments:      7       7
		Simulation timescale:  1ns
	Writing initial simulation snapshot: worklib.BIT_GENERATOR_TB:sv
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> 
xcelium> source /home/tools/cadence/installs/XCELIUM2209/tools/xcelium/files/xmsimrc
xcelium> 
-------------------------------------
Relinquished control to SimVision...
# Restoring simulation environment...
xcelium> input -quiet .reinvoke.sim
xcelium> file delete .reinvoke.sim
xcelium> run
xmsim: *W,DFUSE: $dumpfile BIT_GENERATOR_TB.vcd is already in use (VCD file).
            File: ./bit_generator_tb.sv, line = 44, pos = 16
           Scope: BIT_GENERATOR_TB
            Time: 0 FS + 0

xmsim: *W,VCDFUSE: Default VCD file name verilog.dump already in use (VCD file).
            Time: 0 FS + 1

Simulation complete via $finish(1) at time 78752406 NS + 0
./bit_generator_tb.sv:105         $finish;
xcelium> ^C
xcelium> exit
TOOL:	xrun(64)	22.09-s013: Exiting on Dec 19, 2024 at 10:24:29 -03  (total: 00:07:09)
