Analysis & Synthesis report for test
Fri Apr 21 19:17:16 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Apr 21 19:17:16 2023               ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; test                                            ;
; Top-level Entity Name              ; test                                            ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; test               ; test               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Apr 21 19:16:54 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12248): Elaborating Platform Designer system entity "nios_system2.qsys"
Info (12250): Picked up _JAVA_OPTIONS: -Duser.home=/acct/mjonker
Info (12250): 2023.04.21.19:17:08 Progress: Loading 6_case_c/nios_system2.qsys
Info (12250): 2023.04.21.19:17:08 Progress: Reading input file
Info (12250): 2023.04.21.19:17:08 Progress: Adding clock_source_0 [clock_source 18.1]
Info (12250): 2023.04.21.19:17:09 Progress: Parameterizing module clock_source_0
Info (12250): 2023.04.21.19:17:09 Progress: Adding clock_source_1 [clock_source 18.1]
Info (12250): 2023.04.21.19:17:09 Progress: Parameterizing module clock_source_1
Info (12250): 2023.04.21.19:17:09 Progress: Adding dma_buffer [altera_up_avalon_video_pixel_buffer_dma 18.0]
Info (12250): 2023.04.21.19:17:09 Progress: Parameterizing module dma_buffer
Info (12250): 2023.04.21.19:17:09 Progress: Adding dual_clock_fifo [altera_up_avalon_video_dual_clock_buffer 18.0]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module dual_clock_fifo
Info (12250): 2023.04.21.19:17:10 Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module jtag
Info (12250): 2023.04.21.19:17:10 Progress: Adding jtag_uart__two_ [altera_avalon_jtag_uart 18.1]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module jtag_uart__two_
Info (12250): 2023.04.21.19:17:10 Progress: Adding mutex_0 [altera_avalon_mutex 18.1]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module mutex_0
Info (12250): 2023.04.21.19:17:10 Progress: Adding nios_custom_instr_floating_point_2_0 [altera_nios_custom_instr_floating_point_2 18.1]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module nios_custom_instr_floating_point_2_0
Info (12250): 2023.04.21.19:17:10 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2023.04.21.19:17:10 Progress: Adding performance_counter_0 [altera_avalon_performance_counter 18.1]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module performance_counter_0
Info (12250): 2023.04.21.19:17:10 Progress: Adding processor [altera_nios2_gen2 18.1]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module processor
Info (12250): 2023.04.21.19:17:10 Progress: Adding processor__two_ [altera_nios2_gen2 18.1]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module processor__two_
Info (12250): 2023.04.21.19:17:10 Progress: Adding rgb_resampler [altera_up_avalon_video_rgb_resampler 18.0]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module rgb_resampler
Info (12250): 2023.04.21.19:17:10 Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module sdram_controller
Info (12250): 2023.04.21.19:17:10 Progress: Adding sram_controller [altera_up_avalon_sram 18.0]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module sram_controller
Info (12250): 2023.04.21.19:17:10 Progress: Adding sys_sdram_pll [altera_up_avalon_sys_sdram_pll 18.0]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module sys_sdram_pll
Info (12250): 2023.04.21.19:17:10 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2023.04.21.19:17:10 Progress: Adding system_modes [altera_avalon_pio 18.1]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module system_modes
Info (12250): 2023.04.21.19:17:10 Progress: Adding timer_0 [altera_avalon_timer 18.1]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module timer_0
Info (12250): 2023.04.21.19:17:10 Progress: Adding timer__two_ [altera_avalon_timer 18.1]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module timer__two_
Info (12250): 2023.04.21.19:17:10 Progress: Adding vga [altera_up_avalon_video_vga_controller 18.0]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module vga
Info (12250): 2023.04.21.19:17:10 Progress: Adding video_alpha_blender_0 [altera_up_avalon_video_alpha_blender 18.0]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module video_alpha_blender_0
Info (12250): 2023.04.21.19:17:10 Progress: Adding video_character_buffer_with_dma_0 [altera_up_avalon_video_character_buffer_with_dma 18.0]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module video_character_buffer_with_dma_0
Info (12250): 2023.04.21.19:17:10 Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module video_pll_0
Info (12250): 2023.04.21.19:17:10 Progress: Adding video_scaler [altera_up_avalon_video_scaler 18.0]
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing module video_scaler
Info (12250): 2023.04.21.19:17:10 Progress: Building connections
Info (12250): 2023.04.21.19:17:10 Progress: Parameterizing connections
Info (12250): 2023.04.21.19:17:10 Progress: Validating
Info (12250): 2023.04.21.19:17:11 Progress: Done reading input file
Info (12250): Nios_system2.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Nios_system2.jtag_uart__two_: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Nios_system2.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info (12250): Nios_system2.rgb_resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)
Info (12250): Nios_system2.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Nios_system2.sys_sdram_pll: Refclk Freq: 50.0
Info (12250): Nios_system2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Nios_system2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info (12250): Nios_system2.vga: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info (12250): Nios_system2.video_character_buffer_with_dma_0: Character Resolution: 80 x 60
Info (12250): Nios_system2.video_scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info (12250): Nios_system2.video_scaler.avalon_scaler_source/video_alpha_blender_0.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info (12250): Nios_system2: Generating nios_system2 "nios_system2" for QUARTUS_SYNTH
Warning (12251): Transform custom_instruction_transform not run on malformed domain
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src8 and cmd_mux_008.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_008.sink1
Info (12250): Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux_008.sink2
Info (12250): Inserting clock-crossing logic between cmd_demux_004.src1 and cmd_mux_008.sink3
Info (12250): Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux_001.sink8
Info (12250): Inserting clock-crossing logic between rsp_demux_008.src1 and rsp_mux_002.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_008.src2 and rsp_mux_003.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_008.src3 and rsp_mux_004.sink1
Info (12250): Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:E_ci_combo_readra (readra)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:E_ci_combo_readrb (readrb)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_b (multi_b)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_c (multi_c)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_reset_req (reset_req)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_a (multi_a)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:E_ci_combo_writerc (writerc)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_dataa (multi_dataa)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_writerc (multi_writerc)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:E_ci_combo_a (a)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:E_ci_combo_b (b)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_result (multi_result)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_clock (clk)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_datab (multi_datab)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:E_ci_combo_c (c)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:E_ci_combo_ipending (ipending)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_start (start)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_done (done)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:E_ci_combo_estatus (estatus)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_clk_en (clk_en)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_reset (reset)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_readrb (multi_readrb)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_readra (multi_readra)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_n (multi_n)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:E_ci_combo_readra (readra)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:E_ci_combo_readrb (readrb)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_b (multi_b)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_c (multi_c)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_reset_req (reset_req)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_a (multi_a)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:E_ci_combo_writerc (writerc)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_dataa (multi_dataa)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_writerc (multi_writerc)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:E_ci_combo_a (a)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:E_ci_combo_b (b)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_result (multi_result)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_clock (clk)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_datab (multi_datab)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:E_ci_combo_c (c)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:E_ci_combo_ipending (ipending)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_start (start)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_done (done)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:E_ci_combo_estatus (estatus)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_clk_en (clk_en)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_reset (reset)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_readrb (multi_readrb)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_readra (multi_readra)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_n (multi_n)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:E_ci_combo_readra (readra)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:E_ci_combo_readrb (readrb)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_b (multi_b)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_c (multi_c)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_a (multi_a)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:E_ci_combo_writerc (writerc)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_dataa (multi_dataa)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_writerc (multi_writerc)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:E_ci_combo_a (a)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:E_ci_combo_b (b)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_result (multi_result)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_datab (multi_datab)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:E_ci_combo_c (c)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:E_ci_combo_ipending (ipending)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:E_ci_combo_estatus (estatus)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_readrb (multi_readrb)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_readra (multi_readra)"
Warning (12251): Nios_system2: "No matching role found for processor:custom_instruction_master:A_ci_multi_n (multi_n)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:E_ci_combo_readra (readra)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:E_ci_combo_readrb (readrb)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_b (multi_b)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_c (multi_c)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_a (multi_a)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:E_ci_combo_writerc (writerc)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_dataa (multi_dataa)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_writerc (multi_writerc)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:E_ci_combo_a (a)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:E_ci_combo_b (b)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_result (multi_result)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_datab (multi_datab)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:E_ci_combo_c (c)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:E_ci_combo_ipending (ipending)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:E_ci_combo_estatus (estatus)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_readrb (multi_readrb)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_readra (multi_readra)"
Warning (12251): Nios_system2: "No matching role found for processor__two_:custom_instruction_master:A_ci_multi_n (multi_n)"
Info (12250): Com.altera.hdlwriter.EntityWritingException: Connection  is not connected dma_buffer:avalon_pixel_dma_master -> ?
Info (12250):     at com.altera.hdlwriter.internal.OldEntityWriterInternal.addConnection(OldEntityWriterInternal.java:438)
Info (12250):     at com.altera.hdlwriter.internal.OldEntityWriterInternal.writeHDLInternal(OldEntityWriterInternal.java:122)
Info (12250):     at com.altera.hdlwriter.internal.EntityWriter.writeHDL(EntityWriter.java:40)
Info (12250):     at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:61)
Info (12250):     at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150)
Info (12250):     at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:521)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:467)
Info (12250):     at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:718)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.main(SbGenerate.java:981)
Info (12250): Nios_system2: Done "nios_system2" with 1 modules, 0 files
Info (12249): Finished elaborating Platform Designer system entity "nios_system2.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test File: /acct/mjonker/csce-313-embedded-systems/project6/6_case_c/test.v Line: 1
Info (12127): Elaborating entity "test" for the top level hierarchy
Error (12006): Node instance "u0" instantiates undefined entity "nios_system2". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /acct/mjonker/csce-313-embedded-systems/project6/6_case_c/test.v Line: 60
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 86 warnings
    Error: Peak virtual memory: 876 megabytes
    Error: Processing ended: Fri Apr 21 19:17:16 2023
    Error: Elapsed time: 00:00:22
    Error: Total CPU time (on all processors): 00:01:07


