[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11512       tick       2853578       1295121       1246594       2853578 
      2  11512       tick       4564361       2185226       2166645       4564361 
      3  11512       tick       4558876       2183987       2167259       4558876 
      4  11512       tick       4562598       2187284       2171011       4562598 
      5  11512       tick       4557185       2183476       2165151       4557185 
      6  11512       tick       4558994       2183544       2158684       4558994 
      7  11512       tick       4571004       2189958       2172159       4571004 
      8  11512       tick       4558729       2185028       2164969       4558729 
      9  11512       tick       4560750       2185081       2166693       4560750 
     10  11512       tick       4566412       2188681       2173121       4566412 
     11  11512       tick       4549515       2178852       2151514       4549515 
     12  11512       tick       4562247       2184864       2165715       4562247 
     13  11512       tick       4568591       2188461       2172810       4568591 
     14  11512       tick       4407226       2110652       2094888       4407226 
     15  11512       tick       4710382       2256773       2237642       4710382 
     16  11512       tick       4567012       2189064       2170881       4567012 
     17  11512       tick       4558185       2183017       2165124       4558185 
     18  11512       tick       4560100       2183318       2166869       4560100 
     19  11512       tick       4568618       2189269       2173908       4568618 
     20  11512       exit       2234016       1070453       1061318       2234016 
