#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Oct 22 22:53:02 2021
# Process ID: 3980
# Current directory: C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6436 C:\Users\Pranav Konduru\Local Repo Workspace\EE118_Projects\EE118_MidtermProject\EE118_MidtermProject.xpr
# Log file: C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/vivado.log
# Journal file: C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/013162916/Downloads/EE118_MidtermProject' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 700.906 ; gain = 109.773
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_4b_tb_behav xil_defaultlib.alu_4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'cin' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.comparator_3bit
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.odd_even
Compiling module xil_defaultlib.mult_adder_1bit
Compiling module xil_defaultlib.multiplier_3bit
Compiling module xil_defaultlib.alu_4b
Compiling module xil_defaultlib.alu_4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_4b_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Pranav -notrace
couldn't read file "C:/Users/Pranav": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 22 23:03:49 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_4b_tb_behav -key {Behavioral:sim_1:Functional:alu_4b_tb} -tclbatch {alu_4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source alu_4b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_4b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 891.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top comparator_3bit [current_fileset]
set_property is_enabled true [get_files  {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/comparator_3bit_tb.v}}]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v}}]
update_compile_order -fileset sim_1
set_property top comparator_3it_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comparator_3it_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comparator_3it_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/comparator_3bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_3it_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comparator_3it_tb_behav xil_defaultlib.comparator_3it_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.comparator_3bit
Compiling module xil_defaultlib.comparator_3it_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot comparator_3it_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Pranav -notrace
couldn't read file "C:/Users/Pranav": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 22 23:16:57 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "comparator_3it_tb_behav -key {Behavioral:sim_1:Functional:comparator_3it_tb} -tclbatch {comparator_3it_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source comparator_3it_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comparator_3it_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 891.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled true [get_files  {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v}}]
set_property top odd_even [current_fileset]
update_compile_order -fileset sim_1
set_property top odd_even_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/comparator_3bit_tb.v}}]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'odd_even_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj odd_even_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module odd_even_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot odd_even_tb_behav xil_defaultlib.odd_even_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.odd_even
Compiling module xil_defaultlib.odd_even_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot odd_even_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Pranav -notrace
couldn't read file "C:/Users/Pranav": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 22 23:32:23 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "odd_even_tb_behav -key {Behavioral:sim_1:Functional:odd_even_tb} -tclbatch {odd_even_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source odd_even_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'odd_even_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 891.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled true [get_files  {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v}}]
update_compile_order -fileset sim_1
set_property top adder_3bit [current_fileset]
set_property top fulladder_3bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v}}]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fulladder_3bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fulladder_3bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_3bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_3bit_tb_behav xil_defaultlib.fulladder_3bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.fulladder_3bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fulladder_3bit_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Pranav -notrace
couldn't read file "C:/Users/Pranav": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 22 23:39:44 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fulladder_3bit_tb_behav -key {Behavioral:sim_1:Functional:fulladder_3bit_tb} -tclbatch {fulladder_3bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fulladder_3bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fulladder_3bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 891.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled true [get_files  {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/array_mult_tb.v}}]
set_property top multiplier_3bit [current_fileset]
update_compile_order -fileset sim_1
set_property top array_mult_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'array_mult_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj array_mult_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/array_mult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_mult_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot array_mult_tb_behav xil_defaultlib.array_mult_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mult_adder_1bit
Compiling module xil_defaultlib.multiplier_3bit
Compiling module xil_defaultlib.array_mult_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot array_mult_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Pranav -notrace
couldn't read file "C:/Users/Pranav": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 22 23:48:49 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "array_mult_tb_behav -key {Behavioral:sim_1:Functional:array_mult_tb} -tclbatch {array_mult_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source array_mult_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'array_mult_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 974.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled true [get_files  {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v}}]
update_compile_order -fileset sim_1
set_property top alu_4b [current_fileset]
set_property top alu_4b_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property is_enabled false [get_files  {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v}}]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  {{C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/array_mult_tb.v}}]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: alu_4b
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1002.605 ; gain = 27.930
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_4b' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'comparator_3bit' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:111]
INFO: [Synth 8-6157] synthesizing module 'comparator_2bit' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:83]
INFO: [Synth 8-6155] done synthesizing module 'comparator_2bit' (1#1) [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:83]
INFO: [Synth 8-6155] done synthesizing module 'comparator_3bit' (2#1) [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:111]
INFO: [Synth 8-6157] synthesizing module 'adder_3bit' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:158]
INFO: [Synth 8-6157] synthesizing module 'adder_1bit' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:146]
INFO: [Synth 8-6155] done synthesizing module 'adder_1bit' (3#1) [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:146]
INFO: [Synth 8-6155] done synthesizing module 'adder_3bit' (4#1) [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:158]
WARNING: [Synth 8-689] width (2) of port connection 'cin' does not match port width (1) of module 'adder_3bit' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:41]
INFO: [Synth 8-6157] synthesizing module 'odd_even' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:175]
INFO: [Synth 8-6155] done synthesizing module 'odd_even' (5#1) [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:175]
INFO: [Synth 8-6157] synthesizing module 'multiplier_3bit' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:216]
INFO: [Synth 8-6157] synthesizing module 'mult_adder_1bit' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:203]
INFO: [Synth 8-6155] done synthesizing module 'mult_adder_1bit' (6#1) [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:203]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_3bit' (7#1) [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:216]
WARNING: [Synth 8-567] referenced signal 'g3' should be on the sensitivity list [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:45]
WARNING: [Synth 8-567] referenced signal 'l3' should be on the sensitivity list [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:45]
WARNING: [Synth 8-567] referenced signal 'e3' should be on the sensitivity list [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:45]
WARNING: [Synth 8-567] referenced signal 'sum' should be on the sensitivity list [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:45]
WARNING: [Synth 8-567] referenced signal 'cout' should be on the sensitivity list [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:45]
WARNING: [Synth 8-567] referenced signal 'a_even' should be on the sensitivity list [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:45]
WARNING: [Synth 8-567] referenced signal 'b_even' should be on the sensitivity list [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:45]
WARNING: [Synth 8-567] referenced signal 'p' should be on the sensitivity list [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:45]
INFO: [Synth 8-6155] done synthesizing module 'alu_4b' (8#1) [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:24]
WARNING: [Synth 8-3331] design odd_even has unconnected port a[2]
WARNING: [Synth 8-3331] design odd_even has unconnected port a[1]
WARNING: [Synth 8-3331] design odd_even has unconnected port b[2]
WARNING: [Synth 8-3331] design odd_even has unconnected port b[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1042.746 ; gain = 68.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1042.746 ; gain = 68.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1042.746 ; gain = 68.070
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1367.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1396.996 ; gain = 422.320
20 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1397.434 ; gain = 422.758
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 23 00:03:45 2021...
