# Compile of addsub_16bit_tb.sv was successful.
# Compile of ALU.v failed with 1 errors.
# Compile of BitCell.v was successful.
# Compile of CLA_4bit.v was successful.
# Compile of CLA_16bit.v was successful.
# Compile of cpu.v was successful with warnings.
# Compile of D-Flip-Flop.v was successful.
# Compile of full_adder_1bit.v was successful.
# Compile of memory.v was successful.
# Compile of PADDSB.v was successful.
# Compile of PADDSB_tb.sv was successful.
# Compile of PC_control.v failed with 15 errors.
# Compile of project-phase1-testbench.v was successful.
# Compile of PSA.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of RED.v was successful.
# Compile of RED_tb.sv was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of shifter.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# 21 compiles, 2 failed with 16 errors.
# Compile of ALU.v was successful.
# Compile of PC_control.v failed with 8 errors.
# Compile of PC_control.v was successful.
# Compile of cpu.v was successful.
# Compile of cpu.v failed with 1 errors.
# Compile of cpu.v failed with 1 errors.
# Compile of memory.v was successful.
# Compile of RegisterFile.v was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of cpu.v was successful.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 19:32:48 on Mar 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): I:/ECE552/project-phase1/cpu.v(140): (vopt-13259) Missing instance name in instantiation of module/program/interface 'PC_control'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 19:32:53 on Mar 03,2024, Elapsed time: 0:00:05
# Errors: 1, Warnings: 12
# Compile of cpu.v failed with 1 errors.
# Compile of cpu.v was successful.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 19:33:52 on Mar 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(157): (vopt-7063) Failed to find 'fetch0' in hierarchical name 'DUT.fetch0.instr'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(159): (vopt-7063) Failed to find 'decode0' in hierarchical name 'DUT.decode0.regFile0.write'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(162): (vopt-7063) Failed to find 'decode0' in hierarchical name 'DUT.decode0.regFile0.writeregsel'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(165): (vopt-7063) Failed to find 'decode0' in hierarchical name 'DUT.decode0.regFile0.writedata'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(168): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.memRead'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(171): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.memReadorWrite'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(171): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.memWrite'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(174): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.aluResult'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(177): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.writeData'.
#         Region: cpu_tb
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=9, Warnings=0.
# Error loading design
# End time: 19:33:55 on Mar 03,2024, Elapsed time: 0:00:03
# Errors: 9, Warnings: 3
# Compile of project-phase1-testbench.v was successful.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 19:39:41 on Mar 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(157): (vopt-7063) Failed to find 'instruction' in hierarchical name 'DUT.instr_mem.instruction'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(159): (vopt-7063) Failed to find 'RegWrite' in hierarchical name 'DUT.rf.RegWrite'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(162): (vopt-7063) Failed to find 'decode0' in hierarchical name 'DUT.decode0.regFile0.writeregsel'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(165): (vopt-7063) Failed to find 'decode0' in hierarchical name 'DUT.decode0.regFile0.writedata'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(168): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.memRead'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(171): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.memReadorWrite'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(171): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.memWrite'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(174): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.aluResult'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(177): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.writeData'.
#         Region: cpu_tb
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=9, Warnings=0.
# Error loading design
# End time: 19:39:46 on Mar 03,2024, Elapsed time: 0:00:05
# Errors: 9, Warnings: 2
# Compile of project-phase1-testbench.v was successful.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 19:41:02 on Mar 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(159): (vopt-7063) Failed to find 'RegWrite' in hierarchical name 'DUT.rf.RegWrite'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(162): (vopt-7063) Failed to find 'decode0' in hierarchical name 'DUT.decode0.regFile0.writeregsel'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(165): (vopt-7063) Failed to find 'decode0' in hierarchical name 'DUT.decode0.regFile0.writedata'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(168): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.memRead'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(171): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.memReadorWrite'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(171): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.memWrite'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(174): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.aluResult'.
#         Region: cpu_tb
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(177): (vopt-7063) Failed to find 'memory0' in hierarchical name 'DUT.memory0.writeData'.
#         Region: cpu_tb
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=8, Warnings=0.
# Error loading design
# End time: 19:41:06 on Mar 03,2024, Elapsed time: 0:00:04
# Errors: 8, Warnings: 2
# Compile of project-phase1-testbench.v was successful.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 19:45:36 on Mar 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): I:/ECE552/project-phase1/project-phase1-testbench.v(29): (vopt-2912) Port 'pc_out' not found in module 'cpu' (3rd connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 19:45:40 on Mar 03,2024, Elapsed time: 0:00:04
# Errors: 1, Warnings: 2
# Compile of project-phase1-testbench.v was successful.
vsim work.cpu_tb
# vsim work.cpu_tb 
# Start time: 19:46:30 on Mar 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: I:/ECE552/project-phase1/RegisterFile.v(34): (vopt-2241) Connection width does not match width of port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
# ** Warning: I:/ECE552/project-phase1/RegisterFile.v(33): (vopt-2241) Connection width does not match width of port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
# ** Warning: I:/ECE552/project-phase1/RegisterFile.v(32): (vopt-2241) Connection width does not match width of port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
# ** Warning: I:/ECE552/project-phase1/RegisterFile.v(31): (vopt-2241) Connection width does not match width of port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
# ** Warning: I:/ECE552/project-phase1/RegisterFile.v(30): (vopt-2241) Connection width does not match width of port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
# ** Warning: I:/ECE552/project-phase1/RegisterFile.v(29): (vopt-2241) Connection width does not match width of port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
# ** Warning: I:/ECE552/project-phase1/RegisterFile.v(28): (vopt-2241) Connection width does not match width of port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
# ** Warning: I:/ECE552/project-phase1/RegisterFile.v(27): (vopt-2241) Connection width does not match width of port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
# ** Warning: I:/ECE552/project-phase1/RegisterFile.v(26): (vopt-2241) Connection width does not match width of port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
# ** Warning: I:/ECE552/project-phase1/RegisterFile.v(25): (vopt-2241) Connection width does not match width of port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
# ** Warning: I:/ECE552/project-phase1/RegisterFile.v(24): (vopt-2241) Connection width does not match width of port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
# ** Warning: I:/ECE552/project-phase1/RegisterFile.v(23): (vopt-2241) Connection width does not match width of port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
# ** Warning: I:/ECE552/project-phase1/RegisterFile.v(22): (vopt-2241) Connection width does not match width of port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
# ** Warning: I:/ECE552/project-phase1/RegisterFile.v(21): (vopt-2241) Connection width does not match width of port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
# ** Warning: I:/ECE552/project-phase1/RegisterFile.v(20): (vopt-2241) Connection width does not match width of port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
# ** Warning: I:/ECE552/project-phase1/RegisterFile.v(19): (vopt-2241) Connection width does not match width of port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
# ** Warning: I:/ECE552/project-phase1/WriteDecoder_4_16.v(11): (vopt-2241) Connection width does not match width of port 'Mode'. The port definition is at: I:/ECE552/project-phase1/shifter.v(1).
# ** Warning: I:/ECE552/project-phase1/ReadDecoder_4_16.v(14): (vopt-2241) Connection width does not match width of port 'Mode'. The port definition is at: I:/ECE552/project-phase1/shifter.v(1).
# ** Warning: I:/ECE552/project-phase1/PC_control.v(19): (vopt-2241) Connection width does not match width of port 'B'. The port definition is at: I:/ECE552/project-phase1/CLA_16bit.v(1).
# ** Warning: I:/ECE552/project-phase1/cpu.v(140): (vopt-2241) Connection width does not match width of port 'PC_out'. The port definition is at: I:/ECE552/project-phase1/PC_control.v(1).
# ** Warning: I:/ECE552/project-phase1/cpu.v(51): (vopt-2241) Connection width does not match width of port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
# ** Warning: I:/ECE552/project-phase1/PC_control.v(19): (vopt-2958) Implicit wire 'imm_shl_1' does not have any driver.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=22.
# Loading work.cpu_tb(fast)
vsim -voptargs=+acc work.cpu_tb
# End time: 19:46:44 on Mar 03,2024, Elapsed time: 0:00:14
# Errors: 0, Warnings: 24
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 19:46:44 on Mar 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.dff(fast)
# Loading work.memory_inst(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.Shifter(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
# Loading work.PC_control(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.ALU(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.memory_data(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/pc_dff File: I:/ECE552/project-phase1/cpu.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'Mode'. The port definition is at: I:/ECE552/project-phase1/shifter.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/readDecoder1/read_shift File: I:/ECE552/project-phase1/ReadDecoder_4_16.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'Mode'. The port definition is at: I:/ECE552/project-phase1/shifter.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/readDecoder2/read_shift File: I:/ECE552/project-phase1/ReadDecoder_4_16.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'Mode'. The port definition is at: I:/ECE552/project-phase1/shifter.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/writeDecoder/write_shift File: I:/ECE552/project-phase1/WriteDecoder_4_16.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/Register0 File: I:/ECE552/project-phase1/RegisterFile.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/Register1 File: I:/ECE552/project-phase1/RegisterFile.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/Register2 File: I:/ECE552/project-phase1/RegisterFile.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/Register3 File: I:/ECE552/project-phase1/RegisterFile.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/Register4 File: I:/ECE552/project-phase1/RegisterFile.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/Register5 File: I:/ECE552/project-phase1/RegisterFile.v Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/Register6 File: I:/ECE552/project-phase1/RegisterFile.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/Register7 File: I:/ECE552/project-phase1/RegisterFile.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/Register8 File: I:/ECE552/project-phase1/RegisterFile.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/Register9 File: I:/ECE552/project-phase1/RegisterFile.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/Register10 File: I:/ECE552/project-phase1/RegisterFile.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/Register11 File: I:/ECE552/project-phase1/RegisterFile.v Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/Register12 File: I:/ECE552/project-phase1/RegisterFile.v Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/Register13 File: I:/ECE552/project-phase1/RegisterFile.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/Register14 File: I:/ECE552/project-phase1/RegisterFile.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/Register15 File: I:/ECE552/project-phase1/RegisterFile.v Line: 34
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'PC_out'. The port definition is at: I:/ECE552/project-phase1/PC_control.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/pc_control File: I:/ECE552/project-phase1/cpu.v Line: 140
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'B'. The port definition is at: I:/ECE552/project-phase1/CLA_16bit.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/pc_control/cla_branch File: I:/ECE552/project-phase1/PC_control.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'Mode'. The port definition is at: I:/ECE552/project-phase1/shifter.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/readDecoder1/read_shift File: I:/ECE552/project-phase1/ReadDecoder_4_16.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'Mode'. The port definition is at: I:/ECE552/project-phase1/shifter.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/readDecoder2/read_shift File: I:/ECE552/project-phase1/ReadDecoder_4_16.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'Mode'. The port definition is at: I:/ECE552/project-phase1/shifter.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/writeDecoder/write_shift File: I:/ECE552/project-phase1/WriteDecoder_4_16.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/Register0 File: I:/ECE552/project-phase1/RegisterFile.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/Register1 File: I:/ECE552/project-phase1/RegisterFile.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/Register2 File: I:/ECE552/project-phase1/RegisterFile.v Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/Register3 File: I:/ECE552/project-phase1/RegisterFile.v Line: 22
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/Register4 File: I:/ECE552/project-phase1/RegisterFile.v Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/Register5 File: I:/ECE552/project-phase1/RegisterFile.v Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/Register6 File: I:/ECE552/project-phase1/RegisterFile.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/Register7 File: I:/ECE552/project-phase1/RegisterFile.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/Register8 File: I:/ECE552/project-phase1/RegisterFile.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/Register9 File: I:/ECE552/project-phase1/RegisterFile.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/Register10 File: I:/ECE552/project-phase1/RegisterFile.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/Register11 File: I:/ECE552/project-phase1/RegisterFile.v Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/Register12 File: I:/ECE552/project-phase1/RegisterFile.v Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/Register13 File: I:/ECE552/project-phase1/RegisterFile.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/Register14 File: I:/ECE552/project-phase1/RegisterFile.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'D'. The port definition is at: I:/ECE552/project-phase1/Register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/Register15 File: I:/ECE552/project-phase1/RegisterFile.v Line: 34
# Compile of addsub_16bit_tb.sv was successful.
# Compile of ALU.v was successful.
# Compile of BitCell.v was successful.
# Compile of CLA_4bit.v was successful.
# Compile of CLA_16bit.v was successful.
# Compile of cpu.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of full_adder_1bit.v was successful.
# Compile of memory.v was successful.
# Compile of PADDSB.v was successful.
# Compile of PADDSB_tb.sv was successful.
# Compile of PC_control.v was successful.
# Compile of project-phase1-testbench.v was successful.
# Compile of PSA.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of RED.v was successful.
# Compile of RED_tb.sv was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of shifter.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# 21 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.cpu_tb
# End time: 19:52:32 on Mar 03,2024, Elapsed time: 0:05:48
# Errors: 0, Warnings: 43
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 19:52:32 on Mar 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.dff(fast)
# Loading work.memory_inst(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.Shifter(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
# Loading work.PC_control(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.ALU(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.memory_data(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/pc_dff File: I:/ECE552/project-phase1/cpu.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/pc_dff File: I:/ECE552/project-phase1/cpu.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'Mode'. The port definition is at: I:/ECE552/project-phase1/shifter.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/readDecoder1/read_shift File: I:/ECE552/project-phase1/ReadDecoder_4_16.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'Mode'. The port definition is at: I:/ECE552/project-phase1/shifter.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/readDecoder2/read_shift File: I:/ECE552/project-phase1/ReadDecoder_4_16.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'Mode'. The port definition is at: I:/ECE552/project-phase1/shifter.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/writeDecoder/write_shift File: I:/ECE552/project-phase1/WriteDecoder_4_16.v Line: 11
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'B'. The port definition is at: I:/ECE552/project-phase1/CLA_16bit.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/pc_control/cla_branch File: I:/ECE552/project-phase1/PC_control.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'Mode'. The port definition is at: I:/ECE552/project-phase1/shifter.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/readDecoder1/read_shift File: I:/ECE552/project-phase1/ReadDecoder_4_16.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'Mode'. The port definition is at: I:/ECE552/project-phase1/shifter.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/readDecoder2/read_shift File: I:/ECE552/project-phase1/ReadDecoder_4_16.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'Mode'. The port definition is at: I:/ECE552/project-phase1/shifter.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/writeDecoder/write_shift File: I:/ECE552/project-phase1/WriteDecoder_4_16.v Line: 11
# Compile of cpu.v was successful.
# Compile of addsub_16bit_tb.sv was successful.
# Compile of ALU.v was successful.
# Compile of BitCell.v was successful.
# Compile of CLA_4bit.v was successful.
# Compile of CLA_16bit.v was successful.
# Compile of cpu.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of full_adder_1bit.v was successful.
# Compile of memory.v was successful.
# Compile of PADDSB.v was successful.
# Compile of PADDSB_tb.sv was successful.
# Compile of PC_control.v was successful.
# Compile of project-phase1-testbench.v was successful.
# Compile of PSA.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of RED.v was successful.
# Compile of RED_tb.sv was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of shifter.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# 21 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.cpu_tb
# End time: 19:58:25 on Mar 03,2024, Elapsed time: 0:05:53
# Errors: 0, Warnings: 12
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 19:58:25 on Mar 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.memory_inst(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.Shifter(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
# Loading work.dff(fast)
# Loading work.PC_control(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.ALU(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.memory_data(fast)
add wave -position insertpoint  \
sim:/cpu_tb/PC \
sim:/cpu_tb/Inst \
sim:/cpu_tb/RegWrite \
sim:/cpu_tb/WriteRegister \
sim:/cpu_tb/WriteData \
sim:/cpu_tb/MemWrite \
sim:/cpu_tb/MemRead \
sim:/cpu_tb/MemAddress \
sim:/cpu_tb/MemData \
sim:/cpu_tb/Halt \
sim:/cpu_tb/inst_count \
sim:/cpu_tb/cycle_count \
sim:/cpu_tb/trace_file \
sim:/cpu_tb/sim_log_file \
sim:/cpu_tb/clk \
sim:/cpu_tb/rst_n
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : I:/ECE552/project-phase1/project-phase1-testbench.v(71)
#    Time: 10 ms  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at I:/ECE552/project-phase1/project-phase1-testbench.v line 71
# Causality operation skipped due to absence of debug database file
# Compile of addsub_16bit_tb.sv was successful.
# Compile of ALU.v was successful.
# Compile of BitCell.v was successful.
# Compile of CLA_4bit.v was successful.
# Compile of CLA_16bit.v was successful.
# Compile of cpu.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of full_adder_1bit.v was successful.
# Compile of memory.v was successful.
# Compile of PADDSB.v was successful.
# Compile of PADDSB_tb.sv was successful.
# Compile of PC_control.v was successful.
# Compile of project-phase1-testbench.v was successful.
# Compile of PSA.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of RED.v was successful.
# Compile of RED_tb.sv was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of shifter.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.dff(fast)
# Loading work.memory_inst(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.Shifter(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
# Loading work.PC_control(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.ALU(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.memory_data(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
quit -sim
# End time: 20:06:42 on Mar 03,2024, Elapsed time: 0:08:17
# Errors: 0, Warnings: 1025
# Compile of cpu.v failed with 2 errors.
# Compile of cpu.v was successful.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 20:09:48 on Mar 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.memory_inst(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.Shifter(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
# Loading work.dff(fast)
# Loading work.PC_control(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.ALU(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.memory_data(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# Compile of addsub_16bit_tb.sv was successful.
# Compile of ALU.v was successful.
# Compile of BitCell.v was successful.
# Compile of CLA_4bit.v was successful.
# Compile of CLA_16bit.v was successful.
# Compile of cpu.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of full_adder_1bit.v was successful.
# Compile of memory.v was successful.
# Compile of PADDSB.v was successful.
# Compile of PADDSB_tb.sv was successful.
# Compile of PC_control.v was successful.
# Compile of project-phase1-testbench.v was successful.
# Compile of PSA.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of RED.v was successful.
# Compile of RED_tb.sv was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of shifter.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# 21 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.cpu_tb
# End time: 20:10:37 on Mar 03,2024, Elapsed time: 0:00:49
# Errors: 0, Warnings: 1028
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 20:10:37 on Mar 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.memory_inst(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.Shifter(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
# Loading work.dff(fast)
# Loading work.PC_control(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.ALU(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.memory_data(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_0/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_1/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_2/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_3/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_4/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_5/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_6/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_7/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_8/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_9/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_10/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_11/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_12/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_13/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_14/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf/register_15/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_0/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_1/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_2/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_3/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_4/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_5/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_6/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_7/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_8/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_9/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_10/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_11/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_12/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_13/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_14/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell0/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell1/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell2/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell3/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell4/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell5/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell6/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell7/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell8/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell9/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell10/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell11/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell12/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell13/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell14/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'q'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'd'. The port definition is at: I:/ECE552/project-phase1/D-Flip-Flop.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/rf_2/register_15/BitCell15/DFF File: I:/ECE552/project-phase1/BitCell.v Line: 18
# Compile of D-Flip-Flop.v was successful.
vsim -voptargs=+acc work.cpu_tb
# End time: 20:11:21 on Mar 03,2024, Elapsed time: 0:00:44
# Errors: 0, Warnings: 1026
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 20:11:22 on Mar 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.memory_inst(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.Shifter(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
# Loading work.dff(fast)
# Loading work.PC_control(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.ALU(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.memory_data(fast)
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.memory_inst(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.Shifter(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
# Loading work.dff(fast)
# Loading work.PC_control(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.ALU(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.memory_data(fast)
add wave -position insertpoint  \
sim:/cpu_tb/DUT/clk \
sim:/cpu_tb/DUT/rst_n \
sim:/cpu_tb/DUT/hlt \
sim:/cpu_tb/DUT/pc \
sim:/cpu_tb/DUT/sign_ext_branch_imm \
sim:/cpu_tb/DUT/branch_imm_shl_1 \
sim:/cpu_tb/DUT/ALU_A \
sim:/cpu_tb/DUT/ALU_B \
sim:/cpu_tb/DUT/opcode \
sim:/cpu_tb/DUT/instruction \
sim:/cpu_tb/DUT/ALU_Out \
sim:/cpu_tb/DUT/read_reg_1 \
sim:/cpu_tb/DUT/read_reg_2 \
sim:/cpu_tb/DUT/write_reg \
sim:/cpu_tb/DUT/read_data_1 \
sim:/cpu_tb/DUT/read_data_2 \
sim:/cpu_tb/DUT/write_data \
sim:/cpu_tb/DUT/rd \
sim:/cpu_tb/DUT/rs \
sim:/cpu_tb/DUT/rt \
sim:/cpu_tb/DUT/imm_offset \
sim:/cpu_tb/DUT/imm_offset_sign_ext \
sim:/cpu_tb/DUT/imm_8bit \
sim:/cpu_tb/DUT/branch_offset \
sim:/cpu_tb/DUT/branch_cond \
sim:/cpu_tb/DUT/new_branch_addr \
sim:/cpu_tb/DUT/new_pc \
sim:/cpu_tb/DUT/next_pc \
sim:/cpu_tb/DUT/b_pc \
sim:/cpu_tb/DUT/br_pc \
sim:/cpu_tb/DUT/cout \
sim:/cpu_tb/DUT/mem_read_data \
sim:/cpu_tb/DUT/reg_write_data \
sim:/cpu_tb/DUT/LLB_data \
sim:/cpu_tb/DUT/LHB_data \
sim:/cpu_tb/DUT/flag \
sim:/cpu_tb/DUT/RegDst \
sim:/cpu_tb/DUT/Branch \
sim:/cpu_tb/DUT/ALUSrc \
sim:/cpu_tb/DUT/RegWrite \
sim:/cpu_tb/DUT/MemWrite \
sim:/cpu_tb/DUT/MemRead \
sim:/cpu_tb/DUT/MemtoReg
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : I:/ECE552/project-phase1/project-phase1-testbench.v(71)
#    Time: 10 ms  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at I:/ECE552/project-phase1/project-phase1-testbench.v line 71
