
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>./bp_be/src/v/bp_be_checker/bp_be_checker_top.v Cov: 95.2% </h3>
<pre style="margin:0; padding:0 ">   1: /**</pre>
<pre style="margin:0; padding:0 ">   2:  *</pre>
<pre style="margin:0; padding:0 ">   3:  * Name:</pre>
<pre id="id4" style="background-color: #FFB6C1; margin:0; padding:0 ">   4:  *   bp_be_checker_top.v</pre>
<pre id="id5" style="background-color: #FFB6C1; margin:0; padding:0 ">   5:  * </pre>
<pre id="id6" style="background-color: #FFB6C1; margin:0; padding:0 ">   6:  * Description:</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   7:  *   This is a wrapper for the Checker, which is responsible for scheduling instruction</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   8:  *     execution and protecting architectural state from the effects of speculation. It </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   9:  *     contains 3 main components: the Scheduler, the Director and the Detector. </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10:  *   The Scheduler accepts PC/instruction pairs from the FE and issues them to the Calculator. </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11:  *   The Detector detects structural, control and data hazards and generates control signals </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  12:  *     for the Calculator to flush or inserts bubbles into the execution pipeline.</pre>
<pre style="margin:0; padding:0 ">  13:  *   The Director maintains the true PC, as well as sending redirection commands to the FE.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14:  *</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15:  * Notes:</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:  *</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:  */</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19: module bp_be_checker_top </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:  import bp_common_pkg::*;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:  import bp_common_aviary_pkg::*;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:  import bp_common_rv64_pkg::*;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23:  import bp_be_pkg::*;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:  import bp_cfg_link_pkg::*;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:  #(parameter bp_cfg_e cfg_p = e_bp_inv_cfg</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:     `declare_bp_proc_params(cfg_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27:     `declare_bp_fe_be_if_widths(vaddr_width_p, paddr_width_p, asid_width_p, branch_metadata_fwd_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:    // Generated parameters</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:    , localparam isd_status_width_lp = `bp_be_isd_status_width</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:    , localparam calc_status_width_lp = `bp_be_calc_status_width(vaddr_width_p, branch_metadata_fwd_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:    , localparam issue_pkt_width_lp   = `bp_be_issue_pkt_width(vaddr_width_p, branch_metadata_fwd_width_p)</pre>
<pre style="margin:0; padding:0 ">  33: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:    // VM parameters</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:    , localparam tlb_entry_width_lp = `bp_pte_entry_leaf_width(paddr_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:    )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   (input                              clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:    , input                            reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:    , input                            freeze_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:    // Config channel</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:    , input                            cfg_w_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:    , input [cfg_addr_width_p-1:0]     cfg_addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:    , input [cfg_data_width_p-1:0]     cfg_data_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:    // FE cmd interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:    , output [fe_cmd_width_lp-1:0]     fe_cmd_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:    , output                           fe_cmd_v_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:    , input                            fe_cmd_ready_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:    // FE queue interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:    , output                           fe_queue_roll_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53:    , output                           fe_queue_deq_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54: </pre>
<pre style="margin:0; padding:0 ">  55:    , input [fe_queue_width_lp-1:0]    fe_queue_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:    , input                            fe_queue_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:    , output                           fe_queue_yumi_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:    // Instruction issue interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:    , output [issue_pkt_width_lp-1:0]  issue_pkt_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:    , output                           issue_pkt_v_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:    , input                            issue_pkt_ready_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:    // Dependency information</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:    , input [isd_status_width_lp-1:0]  isd_status_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:    , input [calc_status_width_lp-1:0] calc_status_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:    , input                            mmu_cmd_ready_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:    , input                            credits_full_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:    , input                            credits_empty_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:    // Checker pipeline control information</pre>
<pre style="margin:0; padding:0 ">  72:    , output                           chk_dispatch_v_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:    , output                           chk_roll_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:    , output                           chk_poison_iss_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:    , output                           chk_poison_isd_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:    , output                           chk_poison_ex1_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:    , output                           chk_poison_ex2_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:    // CSR interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:    , input                            trap_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:    , input                            ret_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:    , output [vaddr_width_p-1:0]       pc_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:    , input [vaddr_width_p-1:0]        tvec_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:    , input [vaddr_width_p-1:0]        epc_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:    , input                            tlb_fence_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:    </pre>
<pre style="margin:0; padding:0 ">  87:    //iTLB fill interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88:     , input                           itlb_fill_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:     , input [vaddr_width_p-1:0]       itlb_fill_vaddr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90:     , input [tlb_entry_width_lp-1:0]  itlb_fill_entry_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:    );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93: // Declare parameterizable structures</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94: `declare_bp_be_internal_if_structs(vaddr_width_p, paddr_width_p, asid_width_p, branch_metadata_fwd_width_p); </pre>
<pre style="margin:0; padding:0 ">  95: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96: bp_be_calc_status_s calc_status_cast_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97: assign calc_status_cast_i = calc_status_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98: </pre>
<pre id="id99" style="background-color: #FFB6C1; margin:0; padding:0 ">  99: // Intermediate connections</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100: logic [vaddr_width_p-1:0] expected_npc_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101: logic flush;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103: // Datapath</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104: bp_be_director </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:  #(.cfg_p(cfg_p))</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:  director</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:   (.clk_i(clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:    ,.reset_i(reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:    ,.freeze_i(freeze_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:    ,.cfg_w_v_i(cfg_w_v_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:    ,.cfg_addr_i(cfg_addr_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:    ,.cfg_data_i(cfg_data_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:    ,.calc_status_i(calc_status_i) </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116:    ,.expected_npc_o(expected_npc_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:    ,.flush_o(flush)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:    ,.fe_cmd_o(fe_cmd_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:    ,.fe_cmd_v_o(fe_cmd_v_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:    ,.fe_cmd_ready_i(fe_cmd_ready_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:    ,.trap_v_i(trap_v_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:    ,.ret_v_i(ret_v_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:    ,.pc_o(pc_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:    ,.tvec_i(tvec_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:    ,.epc_i(epc_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:    ,.tlb_fence_i(tlb_fence_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129: </pre>
<pre style="margin:0; padding:0 "> 130:    ,.itlb_fill_v_i(itlb_fill_v_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:    ,.itlb_fill_vaddr_i(itlb_fill_vaddr_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:    ,.itlb_fill_entry_i(itlb_fill_entry_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:    );</pre>
<pre style="margin:0; padding:0 "> 134: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135: bp_be_detector </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:  #(.cfg_p(cfg_p))</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:  detector</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:   (.clk_i(clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:    ,.reset_i(reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:    ,.isd_status_i(isd_status_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:    ,.calc_status_i(calc_status_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:    ,.expected_npc_i(expected_npc_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:    ,.mmu_cmd_ready_i(mmu_cmd_ready_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145:    ,.credits_full_i(credits_full_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:    ,.credits_empty_i(credits_empty_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:    ,.flush_i(flush)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:    ,.chk_dispatch_v_o(chk_dispatch_v_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:    ,.chk_roll_o(chk_roll_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:    ,.chk_poison_iss_o(chk_poison_iss_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:    ,.chk_poison_isd_o(chk_poison_isd_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154:    ,.chk_poison_ex1_o(chk_poison_ex1_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:    ,.chk_poison_ex2_o(chk_poison_ex2_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:    );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157: </pre>
<pre id="id158" style="background-color: #FFB6C1; margin:0; padding:0 "> 158: bp_be_scheduler </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 159:  #(.cfg_p(cfg_p))</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 160:  scheduler</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:   (.clk_i(clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:    ,.reset_i(reset_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163: </pre>
<pre style="margin:0; padding:0 "> 164:    ,.cache_miss_v_i(calc_status_cast_i.mem3_miss_v)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165:    ,.cmt_v_i(calc_status_cast_i.mem3_cmt_v)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166: </pre>
<pre style="margin:0; padding:0 "> 167:    ,.fe_queue_deq_o(fe_queue_deq_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 168:    ,.fe_queue_roll_o(fe_queue_roll_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169: </pre>
<pre style="margin:0; padding:0 "> 170:    ,.fe_queue_i(fe_queue_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:    ,.fe_queue_v_i(fe_queue_v_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:    ,.fe_queue_yumi_o(fe_queue_yumi_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173: </pre>
<pre style="margin:0; padding:0 "> 174:    ,.issue_pkt_o(issue_pkt_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 175:    ,.issue_pkt_v_o(issue_pkt_v_o)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176:    ,.issue_pkt_ready_i(issue_pkt_ready_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 177:    );</pre>
<pre style="margin:0; padding:0 "> 178: </pre>
<pre style="margin:0; padding:0 "> 179: endmodule</pre>
<pre style="margin:0; padding:0 "> 180: </pre>
<pre style="margin:0; padding:0 "> 181: </pre>
</body>
</html>
