<h4><strong>Step 1:</strong></h4><div class="answer"> <p>Consider that a particular 1 M-bit square memory array has its peripheral circuits reorganized to allow for the readout of a 16-bit word.</p> <p>Since the array is square, there are about <img src="images/3657-15-13P-i1.png" /> or 1000 word lines.</p> <p>More precisely there are, <img src="images/3657-15-13P-i2.png" /></p> <p>Thus, the number of word lines supplied by the row decoder is, <img src="images/3657-15-13P-i3.png" />.</p> <p>For a 1 M-bit square array, there are 1024 bits.</p> <p>Thus, a straight forward design uses <img src="images/3657-15-13P-i4.png" />.</p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>Consider that the chip power dissipation, <img src="images/3657-15-13P-i5.png" /> is 500 mW, supply voltage, <img src="images/3657-15-13P-i6.png" /> is 5 V, and the cycle time, <img src="images/3657-15-13P-i7.png" /> is 200 ns.</p> <p>Find the frequency, <img src="images/3657-15-13P-i8.png" />.</p> <p> <img src="images/3657-15-13P-i9.png" /> </p> <p>For dynamic storage of <i>C</i> operating at frequency <i>f</i> in voltage <i>V</i>, the dynamic power is,</p> <p> <img src="images/3657-15-13P-i10.png" /> </p> <p>Substitute 500 mW for <img src="images/3657-15-13P-i11.png" />, 5 MHz for <img src="images/3657-15-13P-i12.png" />, 5 V for <img src="images/3657-15-13P-i13.png" /> to find the value of <img src="images/3657-15-13P-i14.png" />.</p> <p> <img src="images/3657-15-13P-i15.png" /> </p> <p> <img src="images/3657-15-13P-i16.png" /> </p> <p>Thus, the value of capacitance, <img src="images/3657-15-13P-i17.png" /> is <img src="images/3657-15-13P-i18.png" />.</p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>If 90% of the dynamic power loss is in the array, the array capacitance is,</p> <p> <img src="images/3657-15-13P-i19.png" /> </p> <p>Consider that 16-bit lines selected and active at a time.</p> <p>The capacitance per bit time is,</p> <p> <img src="images/3657-15-13P-i20.png" /> </p> <p>Thus, the array capacitance is, <img src="images/3657-15-13P-i21.png" />.</p> <p>The capacitance per bit for the design is,</p> <p> <img src="images/3657-15-13P-i22.png" /> </p> <p>Thus, the capacitance per bit is <img src="images/3657-15-13P-i23.png" />.</p> <p>Consider that the voltage reduced to 3 V.</p> <p>The corresponding reduction in the power is,</p> <p> <img src="images/3657-15-13P-i24.png" /> </p> <p>The factor of power level is,</p> <p> <img src="images/3657-15-13P-i25.png" /> </p> <p>Thus, the array could be larger by a factor of <img src="images/3657-15-13P-i26.png" />.</p></div>