[{"DBLP title": "Write-optimized reliable design of STT MRAM.", "DBLP authors": ["Yusung Kim", "Sumeet Kumar Gupta", "Sang Phill Park", "Georgios Panagopoulos", "Kaushik Roy"], "year": 2012, "MAG papers": [{"PaperId": 2087461437, "PaperTitle": "write optimized reliable design of stt mram", "Year": 2012, "CitationCount": 41, "EstimatedCitation": 59, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "High-performance low-energy STT MRAM based on balanced write scheme.", "DBLP authors": ["Dongsoo Lee", "Sumeet Kumar Gupta", "Kaushik Roy"], "year": 2012, "MAG papers": [{"PaperId": 1983562124, "PaperTitle": "high performance low energy stt mram based on balanced write scheme", "Year": 2012, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Design benchmarking to 7nm with FinFET predictive technology models.", "DBLP authors": ["Saurabh Sinha", "Brian Cline", "Greg Yeric", "Vikas Chandra", "Yu Cao"], "year": 2012, "MAG papers": [{"PaperId": 2017050778, "PaperTitle": "design benchmarking to 7nm with finfet predictive technology models", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": [null, null, null, null, "arizona state university"]}], "source": "ES"}, {"DBLP title": "TSV array utilization in low-power 3D clock network design.", "DBLP authors": ["Xin Zhao", "Sung Kyu Lim"], "year": 2012, "MAG papers": [{"PaperId": 1968812826, "PaperTitle": "tsv array utilization in low power 3d clock network design", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Practically scalable floorplanning with voltage island generation.", "DBLP authors": ["Song Chen", "Xiaolin Zhang", "Takeshi Yoshimura"], "year": 2012, "MAG papers": [{"PaperId": 2006341808, "PaperTitle": "practically scalable floorplanning with voltage island generation", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["waseda university", "waseda university", "waseda university"]}], "source": "ES"}, {"DBLP title": "Thermal-aware sampling in architectural simulation.", "DBLP authors": ["Ehsan K. Ardestani", "Elnaz Ebrahimi", "Gabriel Southern", "Jose Renau"], "year": 2012, "MAG papers": [{"PaperId": 2105249097, "PaperTitle": "thermal aware sampling in architectural simulation", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of california santa cruz", "university of california santa cruz", "university of california santa cruz", "university of california santa cruz"]}], "source": "ES"}, {"DBLP title": "ER: elastic RESET for low power and long endurance MLC based phase change memory.", "DBLP authors": ["Lei Jiang", "Youtao Zhang", "Jun Yang"], "year": 2012, "MAG papers": [{"PaperId": 2028300596, "PaperTitle": "er elastic reset for low power and long endurance mlc based phase change memory", "Year": 2012, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "A dual-mode architecture for fast-switching STT-RAM.", "DBLP authors": ["Zhenyu Sun", "Hai Li", "Wenqing Wu"], "year": 2012, "MAG papers": [{"PaperId": 2054431636, "PaperTitle": "a dual mode architecture for fast switching stt ram", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["new york university", "qualcomm", "new york university"]}], "source": "ES"}, {"DBLP title": "ASCIB: adaptive selection of cache indexing bits for removing conflict misses.", "DBLP authors": ["Alberto Ros", "Polychronis Xekalakis", "Marcelo Cintra", "Manuel E. Acacio", "Jos\u00e9 M. Garc\u00eda"], "year": 2012, "MAG papers": [{"PaperId": 2058639684, "PaperTitle": "ascib adaptive selection of cache indexing bits for removing conflict misses", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of murcia", "university of murcia", "university of edinburgh", "university of murcia", "intel"]}], "source": "ES"}, {"DBLP title": "Energy-efficient non-minimal path on-chip interconnection network for heterogeneous systems.", "DBLP authors": ["Jieming Yin", "Pingqiang Zhou", "Anup Holey", "Sachin S. Sapatnekar", "Antonia Zhai"], "year": 2012, "MAG papers": [{"PaperId": 2129163257, "PaperTitle": "energy efficient non minimal path on chip interconnection network for heterogeneous systems", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Commercial low-power EDA tools: a review.", "DBLP authors": ["Renu Mehra"], "year": 2012, "MAG papers": [{"PaperId": 2043471479, "PaperTitle": "commercial low power eda tools a review", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["synopsys"]}], "source": "ES"}, {"DBLP title": "An ARM perspective on addressing low-power energy-efficient SoC designs.", "DBLP authors": ["David Flynn"], "year": 2012, "MAG papers": [{"PaperId": 1994019222, "PaperTitle": "an arm perspective on addressing low power energy efficient soc designs", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "A 55nm 0.55v 6T SRAM with variation-tolerant dual-tracking word-line under-drive and data-aware write-assist.", "DBLP authors": ["Yi-Wei Lin", "Hao-I Yang", "Geng-Cing Lin", "Chi-Shin Chang", "Ching-Te Chuang", "Wei Hwang", "Chia-Cheng Chen", "Willis Shih", "Huan-Shun Huang"], "year": 2012, "MAG papers": [{"PaperId": 2137143041, "PaperTitle": "a 55nm 0 55v 6t sram with variation tolerant dual tracking word line under drive and data aware write assist", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university", null, "national chiao tung university", "national chiao tung university", null, null]}], "source": "ES"}, {"DBLP title": "A 40-nm 256-Kb Sub-10 pJ/Access 8t SRAM with read bitline amplitude limiting (RBAL) scheme.", "DBLP authors": ["Shusuke Yoshimoto", "Masaharu Terada", "Youhei Umeki", "Shunsuke Okumura", "Atsushi Kawasumi", "Toshikazu Suzuki", "Shinichi Moriwaki", "Shinji Miyano", "Hiroshi Kawaguchi", "Masahiko Yoshimoto"], "year": 2012, "MAG papers": [{"PaperId": 2138827900, "PaperTitle": "a 40 nm 256 kb sub 10 pj access 8t sram with read bitline amplitude limiting rbal scheme", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, "kobe university", "kobe university", "kobe university", "kobe university", null, "kobe university", null, "kobe university"]}], "source": "ES"}, {"DBLP title": "An adaptive write word-line pulse width and voltage modulation architecture for bit-interleaved 8T SRAMs.", "DBLP authors": ["Daeyeon Kim", "Vikas Chandra", "Robert C. Aitken", "David T. Blaauw", "Dennis Sylvester"], "year": 2012, "MAG papers": [{"PaperId": 2154881884, "PaperTitle": "an adaptive write word line pulse width and voltage modulation architecture for bit interleaved 8t srams", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, "university of michigan", "university of michigan", "university of michigan", null]}], "source": "ES"}, {"DBLP title": "Power-aware performance increase via core/uncore reinforcement control for chip-multiprocessors.", "DBLP authors": ["Da-Cheng Juan", "Diana Marculescu"], "year": 2012, "MAG papers": [{"PaperId": 1985018624, "PaperTitle": "power aware performance increase via core uncore reinforcement control for chip multiprocessors", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Power conversion efficiency characterization and optimization for smartphones.", "DBLP authors": ["Woojoo Lee", "Yanzhi Wang", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "year": 2012, "MAG papers": [{"PaperId": 2000083068, "PaperTitle": "power conversion efficiency characterization and optimization for smartphones", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of southern california", "university of southern california", "university of southern california", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Dynamic reconfiguration of photovoltaic energy harvesting system in hybrid electric vehicles.", "DBLP authors": ["Yanzhi Wang", "Xue Lin", "Naehyuck Chang", "Massoud Pedram"], "year": 2012, "MAG papers": [{"PaperId": 2064506735, "PaperTitle": "dynamic reconfiguration of photovoltaic energy harvesting system in hybrid electric vehicles", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of southern california", "university of southern california", "university of southern california", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Battery management for grid-connected PV systems with a battery.", "DBLP authors": ["Sangyoung Park", "Yanzhi Wang", "Younghyun Kim", "Naehyuck Chang", "Massoud Pedram"], "year": 2012, "MAG papers": [{"PaperId": 1971445518, "PaperTitle": "battery management for grid connected pv systems with a battery", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["seoul national university", "university of southern california", "seoul national university", "seoul national university", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Modeling, design and cross-layer optimization of polysilicon solar cell based micro-scale energy harvesting systems.", "DBLP authors": ["Elif S. Mungan", "Chao Lu", "Vijay Raghunathan", "Kaushik Roy"], "year": 2012, "MAG papers": [{"PaperId": 1976015120, "PaperTitle": "modeling design and cross layer optimization of polysilicon solar cell based micro scale energy harvesting systems", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Static low power verification at transistor level for SoC design.", "DBLP authors": ["J\u00e9r\u00f4me Lescot", "Vincent Bligny", "Dina Medhat", "Didier Chollat-Namy", "Ziyang Lu", "Sophie Billy", "Mark Hofmann"], "year": 2012, "MAG papers": [{"PaperId": 1986844197, "PaperTitle": "static low power verification at transistor level for soc design", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["mentor graphics", null, null, "mentor graphics", "mentor graphics", null, "mentor graphics"]}], "source": "ES"}, {"DBLP title": "CCP: common case promotion for improved timing error resilience with energy efficiency.", "DBLP authors": ["Lu Wan", "Deming Chen"], "year": 2012, "MAG papers": [{"PaperId": 2078866603, "PaperTitle": "ccp common case promotion for improved timing error resilience with energy efficiency", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Energy-optimal caches with guaranteed lifetime.", "DBLP authors": ["Mirko Loghi", "Haroon Mahmood", "Andrea Calimera", "Massimo Poncino", "Enrico Macii"], "year": 2012, "MAG papers": [{"PaperId": 1965854431, "PaperTitle": "energy optimal caches with guaranteed lifetime", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", null]}], "source": "ES"}, {"DBLP title": "Register file write data gating techniques and break-even analysis model.", "DBLP authors": ["Eric Donkoh", "Teck Siong Ong", "Yan Nee Too", "Patrick Chiang"], "year": 2012, "MAG papers": [{"PaperId": 2169137980, "PaperTitle": "register file write data gating techniques and break even analysis model", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["intel", "intel", "oregon state university", "intel"]}], "source": "ES"}, {"DBLP title": "A low-leakage dynamic register file with unclocked wordline and sub-segmentation for improved bitline scalability.", "DBLP authors": ["Eric Donkoh", "Patrick Chiang"], "year": 2012, "MAG papers": [{"PaperId": 2093986775, "PaperTitle": "a low leakage dynamic register file with unclocked wordline and sub segmentation for improved bitline scalability", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["intel", "oregon state university"]}], "source": "ES"}, {"DBLP title": "A fine-grained many VT design methodology for ultra low voltage operations.", "DBLP authors": ["Mingoo Seok"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "A programmable resistive power grid for post-fabrication flexibility and energy tradeoffs.", "DBLP authors": ["Kyle Craig", "Yousef Shakhsheer", "Sudhanshu Khanna", "Saad Arrabi", "John Lach", "Benton H. Calhoun", "Stephen Kosonocky"], "year": 2012, "MAG papers": [{"PaperId": 2052053011, "PaperTitle": "a programmable resistive power grid for post fabrication flexibility and energy tradeoffs", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of virginia", "university of virginia", "university of virginia", "university of virginia", "university of virginia", "university of virginia", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Improving energy efficiency of write-asymmetric memories by log style write.", "DBLP authors": ["Guangyu Sun", "Yaojun Zhang", "Yu Wang", "Yiran Chen"], "year": 2012, "MAG papers": [{"PaperId": 2056858041, "PaperTitle": "improving energy efficiency of write asymmetric memories by log style write", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["tsinghua university", "university of pittsburgh", "university of pittsburgh", "peking university"]}], "source": "ES"}, {"DBLP title": "Process variation aware data management for STT-RAM cache design.", "DBLP authors": ["Zhenyu Sun", "Xiuyuan Bi", "Hai Li"], "year": 2012, "MAG papers": [{"PaperId": 1992063709, "PaperTitle": "process variation aware data management for stt ram cache design", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["new york university", "new york university", "new york university"]}], "source": "ES"}, {"DBLP title": "TapeCache: a high density, energy efficient cache based on domain wall memory.", "DBLP authors": ["Rangharajan Venkatesan", "Vivek Joy Kozhikkottu", "Charles Augustine", "Arijit Raychowdhury", "Kaushik Roy", "Anand Raghunathan"], "year": 2012, "MAG papers": [{"PaperId": 2005242923, "PaperTitle": "tapecache a high density energy efficient cache based on domain wall memory", "Year": 2012, "CitationCount": 66, "EstimatedCitation": 92, "Affiliations": ["purdue university", "intel", "purdue university", "intel", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "A software approach for combating asymmetries of non-volatile memories.", "DBLP authors": ["Yong Li", "Yiran Chen", "Alex K. Jones"], "year": 2012, "MAG papers": [{"PaperId": 2072816445, "PaperTitle": "a software approach for combating asymmetries of non volatile memories", "Year": 2012, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Design of low power 3D hybrid memory by non-volatile CBRAM-crossbar with block-level data-retention.", "DBLP authors": ["Yuhao Wang", "Chun Zhang", "Hao Yu", "Wei Zhang"], "year": 2012, "MAG papers": [{"PaperId": 2144691765, "PaperTitle": "design of low power 3d hybrid memory by non volatile cbram crossbar with block level data retention", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "TAP: token-based adaptive power gating.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Tajana Rosing", "Richard D. Strong"], "year": 2012, "MAG papers": [{"PaperId": 1997976031, "PaperTitle": "tap token based adaptive power gating", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Design trade-offs for high density cross-point resistive memory.", "DBLP authors": ["Dimin Niu", "Cong Xu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"], "year": 2012, "MAG papers": [{"PaperId": 2125514677, "PaperTitle": "design trade offs for high density cross point resistive memory", "Year": 2012, "CitationCount": 52, "EstimatedCitation": 72, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "hewlett packard", "pennsylvania state university", "hewlett packard"]}], "source": "ES"}, {"DBLP title": "Performance and energy-efficiency improvement through modified CPL in organic transistor integrated circuits.", "DBLP authors": ["Mingoo Seok"], "year": 2012, "MAG papers": [{"PaperId": 2006607759, "PaperTitle": "performance and energy efficiency improvement through modified cpl in organic transistor integrated circuits", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["columbia university"]}], "source": "ES"}, {"DBLP title": "Optimal power switch design for dynamic voltage scaling from high performance to subthreshold operation.", "DBLP authors": ["Kyle Craig", "Yousef Shakhsheer", "Benton H. Calhoun"], "year": 2012, "MAG papers": [{"PaperId": 2056455502, "PaperTitle": "optimal power switch design for dynamic voltage scaling from high performance to subthreshold operation", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of virginia", "university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "BiN: a buffer-in-NUCA scheme for accelerator-rich CMPs.", "DBLP authors": ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Chunyue Liu", "Glenn Reinman"], "year": 2012, "MAG papers": [{"PaperId": 2074357199, "PaperTitle": "bin a buffer in nuca scheme for accelerator rich cmps", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Adopting TLB index-based tagging to data caches for tag energy reduction.", "DBLP authors": ["Jongmin Lee", "Soontae Kim"], "year": 2012, "MAG papers": [{"PaperId": 2095739332, "PaperTitle": "adopting tlb index based tagging to data caches for tag energy reduction", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Static and dynamic co-optimizations for blocks mapping in hybrid caches.", "DBLP authors": ["Yu-Ting Chen", "Jason Cong", "Hui Huang", "Chunyue Liu", "Raghu Prabhakar", "Glenn Reinman"], "year": 2012, "MAG papers": [{"PaperId": 1973459854, "PaperTitle": "static and dynamic co optimizations for blocks mapping in hybrid caches", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Design space exploration of workload-specific last-level caches.", "DBLP authors": ["Karthik Swaminathan", "Emre Kultursay", "Vinay Saripalli", "Vijaykrishnan Narayanan", "Mahmut T. Kandemir"], "year": 2012, "MAG papers": [{"PaperId": 2028502366, "PaperTitle": "design space exploration of workload specific last level caches", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Low-power adaptive RF system design using real-time fuzzy noise-distortion control.", "DBLP authors": ["Debashis Banerjee", "Shreyas Sen", "Aritra Banerjee", "Abhijit Chatterjee"], "year": 2012, "MAG papers": [{"PaperId": 2054813835, "PaperTitle": "low power adaptive rf system design using real time fuzzy noise distortion control", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "intel"]}], "source": "ES"}, {"DBLP title": "Designing for dark silicon: a methodological perspective on energy efficient systems.", "DBLP authors": ["Jason M. Allred", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2012, "MAG papers": [{"PaperId": 2081166399, "PaperTitle": "designing for dark silicon a methodological perspective on energy efficient systems", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["utah state university", "utah state university", "utah state university"]}], "source": "ES"}, {"DBLP title": "HANDS: heterogeneous architectures and networks-on-chip design and simulation.", "DBLP authors": ["Davide Zoni", "Simone Corbetta", "William Fornaciari"], "year": 2012, "MAG papers": [{"PaperId": 2151003232, "PaperTitle": "hands heterogeneous architectures and networks on chip design and simulation", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan"]}], "source": "ES"}, {"DBLP title": "XIOSim: power-performance modeling of mobile x86 cores.", "DBLP authors": ["Svilen Kanev", "Gu-Yeon Wei", "David M. Brooks"], "year": 2012, "MAG papers": [{"PaperId": 2148709764, "PaperTitle": "xiosim power performance modeling of mobile x86 cores", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["harvard university", "harvard university", "harvard university"]}], "source": "ES"}, {"DBLP title": "LogStore: toward energy-proportional storage servers.", "DBLP authors": ["Wei Zheng", "Ana Paula Centeno", "Frederic T. Chong", "Ricardo Bianchini"], "year": 2012, "MAG papers": [{"PaperId": 2157842420, "PaperTitle": "logstore toward energy proportional storage servers", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["rutgers university", "university of california santa barbara", "rutgers university", "rutgers university"]}], "source": "ES"}, {"DBLP title": "A game theoretic resource allocation for overall energy minimization in mobile cloud computing system.", "DBLP authors": ["Yang Ge", "Yukan Zhang", "Qinru Qiu", "Yung-Hsiang Lu"], "year": 2012, "MAG papers": [{"PaperId": 2081565715, "PaperTitle": "a game theoretic resource allocation for overall energy minimization in mobile cloud computing system", "Year": 2012, "CitationCount": 48, "EstimatedCitation": 75, "Affiliations": ["syracuse university", "purdue university", "syracuse university", "syracuse university"]}], "source": "ES"}, {"DBLP title": "A low-power \"near-threshold\" epileptic seizure detection processor with multiple algorithm programmability.", "DBLP authors": ["Himanshu Markandeya", "Shriram Raghunathan", "Pedro P. Irazoqui", "Kaushik Roy"], "year": 2012, "MAG papers": [{"PaperId": 1985844258, "PaperTitle": "a low power near threshold epileptic seizure detection processor with multiple algorithm programmability", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["purdue university", "purdue university", null, "purdue university"]}], "source": "ES"}, {"DBLP title": "Understanding the impact of laptop power saving options on user satisfaction using physiological sensors.", "DBLP authors": ["Matthew Schuchhardt", "Benjamin Scholbrock", "Utku Pamuksuz", "Gokhan Memik", "Peter A. Dinda", "Robert P. Dick"], "year": 2012, "MAG papers": [{"PaperId": 1983639497, "PaperTitle": "understanding the impact of laptop power saving options on user satisfaction using physiological sensors", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["northwestern university", "northwestern university", "northwestern university", "northwestern university", "northwestern university", "university of michigan"]}], "source": "ES"}, {"DBLP title": "MultiScale: memory system DVFS with multiple memory controllers.", "DBLP authors": ["Qingyuan Deng", "David Meisner", "Abhishek Bhattacharjee", "Thomas F. Wenisch", "Ricardo Bianchini"], "year": 2012, "MAG papers": [{"PaperId": 2009411324, "PaperTitle": "multiscale memory system dvfs with multiple memory controllers", "Year": 2012, "CitationCount": 42, "EstimatedCitation": 68, "Affiliations": ["rutgers university", "rutgers university", "university of michigan", "facebook", "rutgers university"]}], "source": "ES"}, {"DBLP title": "Semantics-driven sensor configuration for energy reduction in medical sensor networks.", "DBLP authors": ["James Bradley Wendt", "Saro Meguerdichian", "Hyduke Noshadi", "Miodrag Potkonjak"], "year": 2012, "MAG papers": [{"PaperId": 2043781300, "PaperTitle": "semantics driven sensor configuration for energy reduction in medical sensor networks", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Voltage droop reduction for multiple-power domain SoCs with on-die LDO using output voltage boost and adaptive response scaling.", "DBLP authors": ["Tetsutaro Hashimoto", "Satoshi Tanabe", "Kouichi Nakayama", "Hisanori Fujisawa"], "year": 2012, "MAG papers": [{"PaperId": 2014459649, "PaperTitle": "voltage droop reduction for multiple power domain socs with on die ldo using output voltage boost and adaptive response scaling", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["fujitsu", "fujitsu", "fujitsu", "fujitsu"]}], "source": "ES"}, {"DBLP title": "A 33\u03bcW 42 GOPS/W 64x64 pixel vision sensor with dynamic background subtraction for scene interpretation.", "DBLP authors": ["Nicola Cottini", "Massimo Gottardi", "Nicola Massari", "Roberto Passerone", "Zeev Smilansky"], "year": 2012, "MAG papers": [{"PaperId": 2085158568, "PaperTitle": "a 33\u03bcw 42 gops w 64x64 pixel vision sensor with dynamic background subtraction for scene interpretation", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, "university of trento", "fondazione bruno kessler", "fondazione bruno kessler", "fondazione bruno kessler"]}], "source": "ES"}, {"DBLP title": "Process and temperature invariant bandwidth and gain, low-area, low-power and high swing Gm-C filter for multichannel neuro-potential signal conditioning.", "DBLP authors": ["Anvesha Amaravati", "Maryam Shojaei Baghini"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "A charge pump based receiver circuit for voltage scaled interconnect.", "DBLP authors": ["Aatmesh Shrivastava", "John Lach", "Benton H. Calhoun"], "year": 2012, "MAG papers": [{"PaperId": 2092608978, "PaperTitle": "a charge pump based receiver circuit for voltage scaled interconnect", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of virginia", "university of virginia", null]}], "source": "ES"}, {"DBLP title": "0.35V, 4.1\u03bcW, 39MHz crystal oscillator in 40nm CMOS.", "DBLP authors": ["Akira Saito", "Yun Fei Zheng", "Kazunori Watanabe", "Takayasu Sakurai", "Makoto Takamiya"], "year": 2012, "MAG papers": [{"PaperId": 1999409128, "PaperTitle": "0 35v 4 1\u03bcw 39mhz crystal oscillator in 40nm cmos", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of tokyo", "university of tokyo", null, "university of tokyo", null]}], "source": "ES"}, {"DBLP title": "A study of the effectiveness of CPU consolidation in a virtualized multi-core server system.", "DBLP authors": ["Inkwon Hwang", "Timothy Kam", "Massoud Pedram"], "year": 2012, "MAG papers": [{"PaperId": 2042075624, "PaperTitle": "a study of the effectiveness of cpu consolidation in a virtualized multi core server system", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Energy-efficient scheduling on heterogeneous multi-core architectures.", "DBLP authors": ["Jason Cong", "Bo Yuan"], "year": 2012, "MAG papers": [{"PaperId": 2121297016, "PaperTitle": "energy efficient scheduling on heterogeneous multi core architectures", "Year": 2012, "CitationCount": 40, "EstimatedCitation": 67, "Affiliations": ["university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "MAC: migration-aware compilation for STT-RAM based hybrid cache in embedded systems.", "DBLP authors": ["Qing'an Li", "Jianhua Li", "Liang Shi", "Chun Jason Xue", "Yanxiang He"], "year": 2012, "MAG papers": [{"PaperId": 1964044001, "PaperTitle": "mac migration aware compilation for stt ram based hybrid cache in embedded systems", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["city university of hong kong", "city university of hong kong", "university of science and technology of china", "university of science and technology of china", "wuhan university"]}], "source": "ES"}, {"DBLP title": "Energy-efficient signal processing in wearable embedded systems: an optimal feature selection approach.", "DBLP authors": ["Hassan Ghasemzadeh", "Navid Amini", "Majid Sarrafzadeh"], "year": 2012, "MAG papers": [{"PaperId": 1972084551, "PaperTitle": "energy efficient signal processing in wearable embedded systems an optimal feature selection approach", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "The core-C6 (CC6) sleep state of the AMD bobcat x86 microprocessor.", "DBLP authors": ["Aaron Rogers", "David Kaplan", "Eric Quinnell", "Bill Kwan"], "year": 2012, "MAG papers": [{"PaperId": 2000193047, "PaperTitle": "the core c6 cc6 sleep state of the amd bobcat x86 microprocessor", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["advanced micro devices", "advanced micro devices", "advanced micro devices", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Evaluation of voltage stacking for near-threshold multicore computing.", "DBLP authors": ["Sae Kyu Lee", "David M. Brooks", "Gu-Yeon Wei"], "year": 2012, "MAG papers": [{"PaperId": 1989797406, "PaperTitle": "evaluation of voltage stacking for near threshold multicore computing", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["harvard university", "harvard university", "harvard university"]}], "source": "ES"}, {"DBLP title": "CHARM: a composable heterogeneous accelerator-rich microprocessor.", "DBLP authors": ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Glenn Reinman"], "year": 2012, "MAG papers": [{"PaperId": 2128317332, "PaperTitle": "charm a composable heterogeneous accelerator rich microprocessor", "Year": 2012, "CitationCount": 52, "EstimatedCitation": 79, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Something old and something new: P-states can borrow microarchitecture techniques too.", "DBLP authors": ["Yasuko Eckert", "Srilatha Manne", "Michael J. Schulte", "David A. Wood"], "year": 2012, "MAG papers": [{"PaperId": 2086855821, "PaperTitle": "something old and something new p states can borrow microarchitecture techniques too", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["advanced micro devices", "university of wisconsin madison", "advanced micro devices", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Reducing L1 caches power by exploiting software semantics.", "DBLP authors": ["Zhen Fang", "Li Zhao", "Xiaowei Jiang", "Shih-Lien Lu", "Ravi R. Iyer", "Tong Li", "Seung Eun Lee"], "year": 2012, "MAG papers": [{"PaperId": 2121883392, "PaperTitle": "reducing l1 caches power by exploiting software semantics", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["intel", "intel", "nvidia", "intel", "seoul national university of science and technology", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "DRAM power-aware rank scheduling.", "DBLP authors": ["Sukki Kim", "Soontae Kim", "Yebin Lee"], "year": 2012, "MAG papers": [{"PaperId": 2006979068, "PaperTitle": "dram power aware rank scheduling", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["kaist", "kaist", "lg electronics"]}], "source": "ES"}, {"DBLP title": "Energy-efficient GPU design with reconfigurable in-package graphics memory.", "DBLP authors": ["Jishen Zhao", "Guangyu Sun", "Gabriel H. Loh", "Yuan Xie"], "year": 2012, "MAG papers": [{"PaperId": 2167357818, "PaperTitle": "energy efficient gpu design with reconfigurable in package graphics memory", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["peking university", "advanced micro devices", "advanced micro devices", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Fan-speed-aware scheduling of data intensive jobs.", "DBLP authors": ["Christine S. Chan", "Yanqin Jin", "Yen-Kuan Wu", "Kenny C. Gross", "Kalyan Vaidyanathan", "Tajana Simunic Rosing"], "year": 2012, "MAG papers": [{"PaperId": 2066840709, "PaperTitle": "fan speed aware scheduling of data intensive jobs", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of california san diego", "university of california san diego", "oracle corporation", "university of california san diego", "university of california san diego", "oracle corporation"]}], "source": "ES"}, {"DBLP title": "Procedure hopping: a low overhead solution to mitigate variability in shared-L1 processor clusters.", "DBLP authors": ["Abbas Rahimi", "Luca Benini", "Rajesh Gupta"], "year": 2012, "MAG papers": [{"PaperId": 2031968927, "PaperTitle": "procedure hopping a low overhead solution to mitigate variability in shared l1 processor clusters", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of california san diego", "university of bologna", "university of california san diego"]}], "source": "ES"}]