/*
   MODIFICATION HISTORY:
   Ver   Who Date     Changes
   ----- -------- -------- -----------------------------------------------
   1.0	 Sakinder 06/01/22 Initial Release
   1.5   Sakinder 07/06/22 Added IMX682 Camera functions.
   -----------------------------------------------------------------------
*/
#include "imx682.h"
#include <xil_types.h>
#include <stdio.h>
#include <xstatus.h>
#include "xiicps.h"
#include "xparameters.h"
#include "sleep.h"
#include <xil_printf.h>
#include "parameters.h"
#include "../I2c_transections.h"
#include "../init_camera.h"
#include "../imx_registers.h"
#define IIC_IMX682_ADDR  	        0x9A
#define SENSOR_GW1_WBGAIN_RED		0x0D82
#define SENSOR_GW1_WBGAIN_GREEN		0x0D84
#define SENSOR_GW1_WBGAIN_BLUE		0x0D86
struct reginfo cfg_imx682_mode_common_setting_part1_regs[] =
{
		{0x33F0, 0x01},
		{0x33F1, 0x06},
		{0x0111, 0x03},
		{0x3076, 0x00},
		{0x3077, 0x30},
		{0x31C0, 0x01},
		{0x328B, 0x29},
		{0x32D9, 0x01},
		{0x33BC, 0x00},
		{0x4008, 0x10},
		{0x4009, 0x10},
		{0x400A, 0x10},
		{0x400B, 0x10},
		{0x400C, 0x10},
		{0x400F, 0x01},
		{0x4011, 0x01},
		{0x4013, 0x01},
		{0x4015, 0x01},
		{0x4017, 0x40},
		{0x4328, 0x00},
		{0x4329, 0xB4},
		{0x4E08, 0x4B},
		{0x4E21, 0x35},
		{0x4E25, 0x10},
		{0x4E2F, 0x25},
		{0x4E3B, 0xB5},
		{0x4E49, 0x21},
		{0x4E57, 0x3F},
		{0x4E63, 0xAB},
		{0x4E6B, 0x44},
		{0x4E6F, 0x19},
		{0x4E71, 0x62},
		{0x4E73, 0x5D},
		{0x4E75, 0xAB},
		{0x4E87, 0x2B},
		{0x4E8B, 0x10},
		{0x4E91, 0xAF},
		{0x4E95, 0x4E},
		{0x4EA1, 0xF1},
		{0x4EAB, 0x4C},
		{0x4EBF, 0x4E},
		{0x4EC3, 0x19},
		{0x4EC5, 0x71},
		{0x4EC7, 0x5D},
		{0x4EC9, 0xF1},
		{0x4ECB, 0x6F},
		{0x4ECD, 0x5D},
		{0x4EDF, 0x2B},
		{0x4EE3, 0x0E},
		{0x4EED, 0x27},
		{0x4EF9, 0xAB},
		{0x4F01, 0x4E},
		{0x4F05, 0x19},
		{0x4F07, 0x4A},
		{0x4F09, 0x5D},
		{0x4F0B, 0xAB},
		{0x4F19, 0x83},
		{0x4F1D, 0x3C},
		{0x4F26, 0x01},
		{0x4F27, 0x07},
		{0x4F32, 0x04},
		{0x4F33, 0x11},
		{0x4F3C, 0x4B},
		{0x4F59, 0x2D},
		{0x4F5D, 0x5A},
		{0x4F63, 0x46},
		{0x4F69, 0x9E},
		{0x4F6E, 0x03},
		{0x4F6F, 0x23},
		{0x4F81, 0x27},
		{0x4F85, 0x5A},
		{0x4F8B, 0x62},
		{0x4F91, 0x9E},
		{0x4F96, 0x03},
		{0x4F97, 0x39},
		{0x4F9F, 0x41},
		{0x4FA3, 0x19},
		{0x4FA5, 0xA3},
		{0x4FA7, 0x5D},
		{0x4FA8, 0x03},
		{0x4FA9, 0x39},
		{0x4FBF, 0x4A},
		{0x4FC3, 0x5A},
		{0x4FC5, 0xE5},
		{0x4FC9, 0x83},
		{0x4FCF, 0x9E},
		{0x4FD5, 0xD0},
		{0x4FE5, 0x9E},
		{0x4FE9, 0xE5},
		{0x4FF3, 0x41},
		{0x4FF7, 0x19},
		{0x4FF9, 0x98},
		{0x4FFB, 0x5D},
		{0x4FFD, 0xD0},
		{0x4FFF, 0xA5},
		{0x5001, 0x5D},
		{0x5003, 0xE5},
		{0x5017, 0x07},
		{0x5021, 0x36},
		{0x5035, 0x2D},
		{0x5039, 0x19},
		{0x503B, 0x63},
		{0x503D, 0x5D},
		{0x5051, 0x42},
		{0x5055, 0x5A},
		{0x505B, 0xC7},
		{0x5061, 0x9E},
		{0x5067, 0xD5},
		{0x5079, 0x15},
		{0x5083, 0x20},
		{0x509D, 0x5A},
		{0x509F, 0x5A},
		{0x50A1, 0x5A},
		{0x50A5, 0x5A},
		{0x50B5, 0x9E},
		{0x50B7, 0x9E},
		{0x50B9, 0x9E},
		{0x50BD, 0x9E},
		{0x50C7, 0x9E},
		{0x544A, 0xE0},
		{0x544D, 0xE2},
		{0x551C, 0x03},
		{0x551F, 0x64},
		{0x5521, 0xD2},
		{0x5523, 0x64},
		{0x5549, 0x5A},
		{0x554B, 0x9E},
		{0x554D, 0x5A},
		{0x554F, 0x9E},
		{0x5551, 0x5A},
		{0x5553, 0x9E},
		{0x5559, 0x5A},
		{0x555B, 0x9E},
		{0x5561, 0x9E},
		{0x55CD, 0x5A},
		{0x55CF, 0x9E},
		{0x55D1, 0x5A},
		{0x55D3, 0x9E},
		{0x55D5, 0x5A},
		{0x55D7, 0x9E},
		{0x55DD, 0x5A},
		{0x55DF, 0x9E},
		{0x55E7, 0x9E},
		{0x571A, 0x00},
		{0x581B, 0x46},
		{0x5839, 0x8A},
		{0x5852, 0x00},
		{0x59C7, 0x10},
		{0x59CB, 0x40},
		{0x59D1, 0x01},
		{0x59EB, 0x00},
		{0x5A27, 0x01},
		{0x5A46, 0x09},
		{0x5A47, 0x09},
		{0x5A48, 0x09},
		{0x5A49, 0x13},
		{0x5A50, 0x0D},
		{0x5A51, 0x0D},
		{0x5A52, 0x0D},
		{0x5A53, 0x0D},
		{0x5A54, 0x03},
		{0x5B0A, 0x04},
		{0x5B0B, 0x04},
		{0x5B0C, 0x04},
		{0x5B0D, 0x04},
		{0x5B0E, 0x04},
		{0x5B0F, 0x04},
		{0x5B10, 0x04},
		{0x5B11, 0x04},
		{0x5B12, 0x04},
		{0x5B13, 0x04},
		{0x5B1A, 0x08},
		{0x5B1E, 0x04},
		{0x5B1F, 0x04},
		{0x5B20, 0x04},
		{0x5B21, 0x04},
		{0x5B22, 0x08},
		{0x5B23, 0x08},
		{0x5B24, 0x04},
		{0x5B25, 0x08},
		{0x5B26, 0x04},
		{0x5B27, 0x08},
		{0x5B32, 0x04},
		{0x5B33, 0x04},
		{0x5B34, 0x04},
		{0x5B35, 0x04},
		{0x5B38, 0x04},
		{0x5B3A, 0x04},
		{0x5B3E, 0x10},
		{0x5B40, 0x10},
		{0x5B46, 0x08},
		{0x5B47, 0x04},
		{0x5B48, 0x04},
		{0x5B49, 0x08},
		{0x5B4C, 0x08},
		{0x5B4E, 0x08},
		{0x5B52, 0x1F},
		{0x5B53, 0x1F},
		{0x5B57, 0x04},
		{0x5B58, 0x04},
		{0x5B5E, 0x1F},
		{0x5B5F, 0x1F},
		{0x5B63, 0x08},
		{0x5B64, 0x08},
		{0x5B68, 0x1F},
		{0x5B69, 0x1F},
		{0x5B6C, 0x1F},
		{0x5B6D, 0x1F},
		{0x5B72, 0x06},
		{0x5B76, 0x07},
		{0x5B7E, 0x10},
		{0x5B7F, 0x10},
		{0x5B81, 0x10},
		{0x5B83, 0x10},
		{0x5B86, 0x07},
		{0x5B88, 0x07},
		{0x5B8A, 0x07},
		{0x5B98, 0x08},
		{0x5B99, 0x08},
		{0x5B9A, 0x09},
		{0x5B9B, 0x08},
		{0x5B9C, 0x07},
		{0x5B9D, 0x08},
		{0x5B9F, 0x10},
		{0x5BA2, 0x10},
		{0x5BA5, 0x10},
		{0x5BA8, 0x10},
		{0x5BAA, 0x10},
		{0x5BAC, 0x0C},
		{0x5BAD, 0x0C},
		{0x5BAE, 0x0A},
		{0x5BAF, 0x0C},
		{0x5BB0, 0x07},
		{0x5BB1, 0x0C},
		{0x5BC0, 0x11},
		{0x5BC1, 0x10},
		{0x5BC4, 0x10},
		{0x5BC5, 0x10},
		{0x5BC7, 0x10},
		{0x5BC8, 0x10},
		{0x5BCC, 0x0B},
		{0x5BCD, 0x0C},
		{0x5BE5, 0x03},
		{0x5BE6, 0x03},
		{0x5BE7, 0x03},
		{0x5BE8, 0x03},
		{0x5BE9, 0x03},
		{0x5BEA, 0x03},
		{0x5BEB, 0x03},
		{0x5BEC, 0x03},
		{0x5BED, 0x03},
		{0x5BF3, 0x03},
		{0x5BF4, 0x03},
		{0x5BF5, 0x03},
		{0x5BF6, 0x03},
		{0x5BF7, 0x03},
		{0x5BF8, 0x03},
		{0x5BF9, 0x03},
		{0x5BFA, 0x03},
		{0x5BFB, 0x03},
		{0x5C01, 0x03},
		{0x5C02, 0x03},
		{0x5C03, 0x03},
		{0x5C04, 0x03},
		{0x5C05, 0x03},
		{0x5C06, 0x03},
		{0x5C07, 0x03},
		{0x5C08, 0x03},
		{0x5C09, 0x03},
		{0x5C0F, 0x03},
		{0x5C10, 0x03},
		{0x5C11, 0x03},
		{0x5C12, 0x03},
		{0x5C13, 0x03},
		{0x5C14, 0x03},
		{0x5C15, 0x03},
		{0x5C16, 0x03},
		{0x5C17, 0x03},
		{0x5C1A, 0x03},
		{0x5C1B, 0x03},
		{0x5C1C, 0x03},
		{0x5C1D, 0x03},
		{0x5C1E, 0x03},
		{0x5C1F, 0x03},
		{0x5C20, 0x03},
		{0x5C21, 0x03},
		{0x5C22, 0x03},
		{0x5C25, 0x03},
		{0x5C26, 0x03},
		{0x5C27, 0x03},
		{0x5C28, 0x03},
		{0x5C29, 0x03},
		{0x5C2A, 0x03},
		{0x5C2B, 0x03},
		{0x5C2C, 0x03},
		{0x5C2D, 0x03},
		{0x5C2E, 0x03},
		{0x5C2F, 0x03},
		{0x5C30, 0x03},
		{0x5C31, 0x03},
		{0x5C32, 0x03},
		{0x5C33, 0x03},
		{0x5C34, 0x03},
		{0x5C35, 0x03},
		{0x5C46, 0x62},
		{0x5C4D, 0x6C},
		{0x5C53, 0x62},
		{0x5C58, 0x62},
		{0x5EDD, 0x05},
		{0x5EDE, 0x05},
		{0x5EDF, 0x05},
		{0x5EE3, 0x05},
		{0x5EEA, 0x05},
		{0x5EEB, 0x05},
		{0x5EEC, 0x05},
		{0x5EF0, 0x05},
		{0x5EF7, 0x05},
		{0x5EF8, 0x05},
		{0x5EF9, 0x05},
		{0x5EFD, 0x05},
		{0x5F04, 0x05},
		{0x5F05, 0x05},
		{0x5F06, 0x05},
		{0x5F0A, 0x05},
		{0x5F0E, 0x05},
		{0x5F0F, 0x05},
		{0x5F10, 0x05},
		{0x5F14, 0x05},
		{0x5F18, 0x05},
		{0x5F19, 0x05},
		{0x5F1A, 0x05},
		{0x5F1E, 0x05},
		{0x5F20, 0x05},
		{0x5F24, 0x05},
		{0x5F36, 0x1E},
		{0x5F38, 0x1E},
		{0x5F3A, 0x1E},
		{0x6081, 0x10},
		{0x6082, 0x10},
		{0x6085, 0x10},
		{0x6088, 0x10},
		{0x608B, 0x10},
		{0x608D, 0x10},
		{0x6095, 0x0C},
		{0x6096, 0x0C},
		{0x6099, 0x0C},
		{0x609C, 0x0C},
		{0x609D, 0x04},
		{0x609E, 0x04},
		{0x609F, 0x0C},
		{0x60A1, 0x0C},
		{0x60A2, 0x04},
		{0x60A9, 0x0C},
		{0x60AA, 0x0C},
		{0x60AB, 0x10},
		{0x60AC, 0x10},
		{0x60AD, 0x0C},
		{0x60AE, 0x10},
		{0x60AF, 0x10},
		{0x60B0, 0x0C},
		{0x60B1, 0x04},
		{0x60B2, 0x04},
		{0x60B3, 0x0C},
		{0x60B5, 0x0C},
		{0x60B6, 0x04},
		{0x60B9, 0x04},
		{0x60BA, 0x04},
		{0x60BB, 0x0C},
		{0x60BC, 0x0C},
		{0x60BE, 0x0C},
		{0x60BF, 0x0C},
		{0x60C0, 0x04},
		{0x60C1, 0x04},
		{0x60C5, 0x04},
		{0x60C6, 0x04},
		{0x60C7, 0x0C},
		{0x60C8, 0x0C},
		{0x60CA, 0x0C},
		{0x60CB, 0x0C},
		{0x60CC, 0x04},
		{0x60CD, 0x04},
		{0x60CF, 0x04},
		{0x60D0, 0x04},
		{0x60D3, 0x04},
		{0x60D4, 0x04},
		{0x60DD, 0x19},
		{0x60E1, 0x19},
		{0x60E9, 0x19},
		{0x60EB, 0x19},
		{0x60EF, 0x19},
		{0x60F1, 0x19},
		{0x60F9, 0x19},
		{0x60FD, 0x19},
		{0x610D, 0x2D},
		{0x610F, 0x2D},
		{0x6115, 0x2D},
		{0x611B, 0x2D},
		{0x6121, 0x2D},
		{0x6125, 0x2D},
		{0x6135, 0x3C},
		{0x6137, 0x3C},
		{0x613D, 0x3C},
		{0x6143, 0x3C},
		{0x6145, 0x5A},
		{0x6147, 0x5A},
		{0x6149, 0x3C},
		{0x614D, 0x3C},
		{0x614F, 0x5A},
		{0x615D, 0x3C},
		{0x615F, 0x3C},
		{0x6161, 0x2D},
		{0x6163, 0x2D},
		{0x6165, 0x3C},
		{0x6167, 0x2D},
		{0x6169, 0x2D},
		{0x616B, 0x3C},
		{0x616D, 0x5A},
		{0x616F, 0x5A},
		{0x6171, 0x3C},
		{0x6175, 0x3C},
		{0x6177, 0x5A},
		{0x617D, 0x5A},
		{0x617F, 0x5A},
		{0x6181, 0x3C},
		{0x6183, 0x3C},
		{0x6187, 0x3C},
		{0x6189, 0x3C},
		{0x618B, 0x5A},
		{0x618D, 0x5A},
		{0x6195, 0x5A},
		{0x6197, 0x5A},
		{0x6199, 0x3C},
		{0x619B, 0x3C},
		{0x619F, 0x3C},
		{0x61A1, 0x3C},
		{0x61A3, 0x5A},
		{0x61A5, 0x5A},
		{0x61A9, 0x5A},
		{0x61AB, 0x5A},
		{0x61B1, 0x5A},
		{0x61B3, 0x5A},
		{0x61BD, 0x5D},
		{0x61C1, 0x5D},
		{0x61C9, 0x5D},
		{0x61CB, 0x5D},
		{0x61CF, 0x5D},
		{0x61D1, 0x5D},
		{0x61D9, 0x5D},
		{0x61DD, 0x5D},
		{0x61ED, 0x71},
		{0x61EF, 0x71},
		{0x61F5, 0x71},
		{0x61FB, 0x71},
		{0x6201, 0x71},
		{0x6205, 0x71},
		{0x6215, 0x80},
		{0x6217, 0x80},
		{0x621D, 0x80},
		{0x6223, 0x80},
		{0x6225, 0x9E},
		{0x6227, 0x9E},
		{0x6229, 0x80},
		{0x622D, 0x80},
		{0x622F, 0x9E},
		{0x623D, 0x80},
		{0x623F, 0x80},
		{0x6241, 0x71},
		{0x6243, 0x71},
		{0x6245, 0x80},
		{0x6247, 0x71},
		{0x6249, 0x71},
		{0x624B, 0x80},
		{0x624D, 0x9E},
		{0x624F, 0x9E},
		{0x6251, 0x80},
		{0x6255, 0x80},
		{0x6257, 0x9E},
		{0x625D, 0x9E},
		{0x625F, 0x9E},
		{0x6261, 0x80},
		{0x6263, 0x80},
		{0x6267, 0x80},
		{0x6269, 0x80},
		{0x626B, 0x9E},
		{0x626D, 0x9E},
		{0x6275, 0x9E},
		{0x6277, 0x9E},
		{0x6279, 0x80},
		{0x627B, 0x80},
		{0x627F, 0x80},
		{0x6281, 0x80},
		{0x6283, 0x9E},
		{0x6285, 0x9E},
		{0x6289, 0x9E},
		{0x628B, 0x9E},
		{0x6291, 0x9E},
		{0x6293, 0x9E},
		{0x629B, 0x5D},
		{0x629F, 0x5D},
		{0x62A1, 0x5D},
		{0x62A5, 0x5D},
		{0x62BF, 0x9E},
		{0x62CD, 0x9E},
		{0x62D3, 0x9E},
		{0x62D9, 0x9E},
		{0x62DD, 0x9E},
		{0x62E3, 0x9E},
		{0x62E5, 0x9E},
		{0x62E7, 0x9E},
		{0x62E9, 0x9E},
		{0x62EB, 0x9E},
		{0x62F3, 0x28},
		{0x630E, 0x28},
		{0x6481, 0x0D},
		{0x648A, 0x0D},
		{0x648B, 0x0D},
		{0x64A3, 0x0B},
		{0x64A4, 0x0B},
		{0x64A5, 0x0B},
		{0x64A9, 0x0B},
		{0x64AF, 0x0B},
		{0x64B0, 0x0B},
		{0x64B1, 0x0B},
		{0x64B5, 0x0B},
		{0x64BB, 0x0B},
		{0x64BC, 0x0B},
		{0x64BD, 0x0B},
		{0x64C1, 0x0B},
		{0x64C7, 0x0B},
		{0x64C8, 0x0B},
		{0x64C9, 0x0B},
		{0x64CD, 0x0B},
		{0x64D0, 0x0B},
		{0x64D1, 0x0B},
		{0x64D2, 0x0B},
		{0x64D6, 0x0B},
		{0x64D9, 0x0B},
		{0x64DA, 0x0B},
		{0x64DB, 0x0B},
		{0x64DF, 0x0B},
		{0x64E0, 0x0B},
		{0x64E4, 0x0B},
		{0x64ED, 0x05},
		{0x64EE, 0x05},
		{0x64EF, 0x05},
		{0x64F3, 0x05},
		{0x64F9, 0x05},
		{0x64FA, 0x05},
		{0x64FB, 0x05},
		{0x64FF, 0x05},
		{0x6505, 0x05},
		{0x6506, 0x05},
		{0x6507, 0x05},
		{0x650B, 0x05},
		{0x6511, 0x05},
		{0x6512, 0x05},
		{0x6513, 0x05},
		{0x6517, 0x05},
		{0x651A, 0x05},
		{0x651B, 0x05},
		{0x651C, 0x05},
		{0x6520, 0x05},
		{0x6523, 0x05},
		{0x6524, 0x05},
		{0x6525, 0x05},
		{0x6529, 0x05},
		{0x652A, 0x05},
		{0x652E, 0x05},
		{0x7314, 0x02},
		{0x7315, 0x40},
		{0x7600, 0x03},
		{0x7630, 0x04},
		{0x8744, 0x00},
		{0x9003, 0x08},
		{0x9004, 0x18},
		{0x9210, 0xEA},
		{0x9211, 0x7A},
		{0x9212, 0xEA},
		{0x9213, 0x7D},
		{0x9214, 0xEA},
		{0x9215, 0x80},
		{0x9216, 0xEA},
		{0x9217, 0x83},
		{0x9218, 0xEA},
		{0x9219, 0x86},
		{0x921A, 0xEA},
		{0x921B, 0xB8},
		{0x921C, 0xEA},
		{0x921D, 0xB9},
		{0x921E, 0xEA},
		{0x921F, 0xBE},
		{0x9220, 0xEA},
		{0x9221, 0xBF},
		{0x9222, 0xEA},
		{0x9223, 0xC4},
		{0x9224, 0xEA},
		{0x9225, 0xC5},
		{0x9226, 0xEA},
	    {SEQUENCE_END, 0x00}
};
struct reginfo cfg_imx682_mode_common_setting_part2_regs[] =
{
		{0x9227, 0xCA},
		{0x9228, 0xEA},
		{0x9229, 0xCB},
		{0x922A, 0xEA},
		{0x922B, 0xD0},
		{0x922C, 0xEA},
		{0x922D, 0xD1},
		{0x922E, 0x91},
		{0x922F, 0x2A},
		{0x9230, 0xE2},
		{0x9231, 0xC0},
		{0x9232, 0xE2},
		{0x9233, 0xC1},
		{0x9234, 0xE2},
		{0x9235, 0xC2},
		{0x9236, 0xE2},
		{0x9237, 0xC3},
		{0x9238, 0xE2},
		{0x9239, 0xD4},
		{0x923A, 0xE2},
		{0x923B, 0xD5},
		{0xB0BE, 0x04},
		{0xC5C6, 0x01},
		{0xC5D8, 0x3F},
		{0xC5DA, 0x35},
		{0xE70E, 0x06},
		{0xE70F, 0x0C},
		{0xE710, 0x00},
		{0xE711, 0x00},
		{0xE712, 0x00},
		{0xE713, 0x00},
		{0x3547, 0x00},
		{0x3549, 0x00},
		{0x354B, 0x00},
		{0x354D, 0x00},
		{0x85B1, 0x01},
		{0x9865, 0xA0},
		{0x9866, 0x14},
		{0x9867, 0x0A},
		{0x98DA, 0xA0},
		{0x98DB, 0x78},
		{0x98DC, 0x50},
		{0x99B8, 0x17},
		{0x99BA, 0x17},
		{0x9A12, 0x15},
		{0x9A13, 0x15},
		{0x9A14, 0x15},
		{0x9A15, 0x0B},
		{0x9A16, 0x0B},
		{0x9A49, 0x0B},
		{0x9A4A, 0x0B},
		{0xA539, 0x03},
		{0xA53A, 0x03},
		{0xA53B, 0x03},
		{0xA575, 0x03},
		{0xA576, 0x03},
		{0xA577, 0x03},
		{0xA57D, 0x80},
		{0xA660, 0x01},
		{0xA661, 0x69},
		{0xA66C, 0x01},
		{0xA66D, 0x27},
		{0xA673, 0x40},
		{0xA675, 0x40},
		{0xA677, 0x43},
		{0xA67D, 0x06},
		{0xA6DE, 0x01},
		{0xA6DF, 0x69},
		{0xA6EA, 0x01},
		{0xA6EB, 0x27},
		{0xA6F1, 0x40},
		{0xA6F3, 0x40},
		{0xA6F5, 0x43},
		{0xA6FB, 0x06},
		{0xA773, 0x40},
		{0xA775, 0x40},
		{0xA777, 0x43},
		{0xAA37, 0x76},
		{0xAA39, 0xAC},
		{0xAA3B, 0xC8},
		{0xAA3D, 0x76},
		{0xAA3F, 0xAC},
		{0xAA41, 0xC8},
		{0xAA43, 0x76},
		{0xAA45, 0xAC},
		{0xAA47, 0xC8},
		{0xAD1C, 0x01},
		{0xAD1D, 0x3D},
		{0xAD23, 0x4F},
		{0xAD4C, 0x01},
		{0xAD4D, 0x3D},
		{0xAD53, 0x4F},
		{0xAD7C, 0x01},
		{0xAD7D, 0x3D},
		{0xAD83, 0x4F},
		{0xADAC, 0x01},
		{0xADAD, 0x3D},
		{0xADB3, 0x4F},
		{0xAE00, 0x01},
		{0xAE01, 0xA9},
		{0xAE02, 0x01},
		{0xAE03, 0xA9},
		{0xAE05, 0x86},
		{0xAE0D, 0x10},
		{0xAE0F, 0x10},
		{0xAE11, 0x10},
		{0xAE24, 0x03},
		{0xAE25, 0x03},
		{0xAE26, 0x02},
		{0xAE27, 0x49},
		{0xAE28, 0x01},
		{0xAE29, 0x3B},
		{0xAE31, 0x10},
		{0xAE33, 0x10},
		{0xAE35, 0x10},
		{0xAE48, 0x02},
		{0xAE4A, 0x01},
		{0xAE4B, 0x80},
		{0xAE4D, 0x80},
		{0xAE55, 0x10},
		{0xAE57, 0x10},
		{0xAE59, 0x10},
		{0xAE6C, 0x01},
		{0xAE6D, 0xC1},
		{0xAE6F, 0xA5},
		{0xAE79, 0x10},
		{0xAE7B, 0x10},
		{0xAE7D, 0x13},
		{0xAE90, 0x04},
		{0xAE91, 0xB0},
		{0xAE92, 0x01},
		{0xAE93, 0x70},
		{0xAE94, 0x01},
		{0xAE95, 0x3B},
		{0xAE9D, 0x10},
		{0xAE9F, 0x10},
		{0xAEA1, 0x10},
		{0xAEB4, 0x02},
		{0xAEB5, 0xCB},
		{0xAEB6, 0x01},
		{0xAEB7, 0x58},
		{0xAEB9, 0xB4},
		{0xAEC1, 0x10},
		{0xAEC3, 0x10},
		{0xAEC5, 0x10},
		{0xAF01, 0x13},
		{0xAF02, 0x00},
		{0xAF08, 0x78},
		{0xAF09, 0x6E},
		{0xAF0A, 0x64},
		{0xAF0B, 0x5A},
		{0xAF0C, 0x50},
		{0xAF0D, 0x46},
		{0xAF0E, 0x3C},
		{0xAF0F, 0x32},
		{0xAF10, 0x28},
		{0xAF11, 0x00},
		{0xAF17, 0x50},
		{0xAF18, 0x3C},
		{0xAF19, 0x28},
		{0xAF1A, 0x14},
		{0xAF1B, 0x00},
		{0xAF26, 0xA0},
		{0xAF27, 0x96},
		{0xAF28, 0x8C},
		{0xAF29, 0x82},
		{0xAF2A, 0x78},
		{0xAF2B, 0x6E},
		{0xAF2C, 0x64},
		{0xAF2D, 0x5A},
		{0xAF2E, 0x50},
		{0xAF2F, 0x00},
		{0xAF31, 0x96},
		{0xAF32, 0x8C},
		{0xAF33, 0x82},
		{0xAF34, 0x78},
		{0xAF35, 0x6E},
		{0xAF36, 0x64},
		{0xAF38, 0x3C},
		{0xAF39, 0x00},
		{0xAF3A, 0xA0},
		{0xAF3B, 0x96},
		{0xAF3C, 0x8C},
		{0xAF3D, 0x82},
		{0xAF3E, 0x78},
		{0xAF3F, 0x6E},
		{0xAF40, 0x64},
		{0xAF41, 0x50},
		{0xAF94, 0x03},
		{0xAF95, 0x02},
		{0xAF96, 0x02},
		{0xAF99, 0x01},
		{0xAF9B, 0x02},
		{0xAFA5, 0x01},
		{0xAFA7, 0x03},
		{0xAFB4, 0x02},
		{0xAFB5, 0x02},
		{0xAFB6, 0x03},
		{0xAFB7, 0x03},
		{0xAFB8, 0x03},
		{0xAFB9, 0x04},
		{0xAFBA, 0x04},
		{0xAFBC, 0x03},
		{0xAFBD, 0x03},
		{0xAFBE, 0x02},
		{0xAFBF, 0x02},
		{0xAFC0, 0x02},
		{0xAFC3, 0x01},
		{0xAFC5, 0x03},
		{0xAFC6, 0x04},
		{0xAFC7, 0x04},
		{0xAFC8, 0x03},
		{0xAFC9, 0x03},
		{0xAFCA, 0x02},
		{0xAFCC, 0x01},
		{0xAFCE, 0x02},
		{0xB02A, 0x00},
		{0xB02E, 0x02},
		{0xB030, 0x02},
		{0xB501, 0x02},
		{0xB503, 0x02},
		{0xB505, 0x02},
		{0xB507, 0x02},
		{0xB515, 0x00},
		{0xB517, 0x00},
		{0xB519, 0x02},
		{0xB51F, 0x00},
		{0xB521, 0x01},
		{0xB527, 0x02},
		{0xB53D, 0x01},
		{0xB53F, 0x02},
		{0xB541, 0x02},
		{0xB543, 0x02},
		{0xB545, 0x02},
		{0xB547, 0x02},
		{0xB54B, 0x03},
		{0xB54D, 0x03},
		{0xB551, 0x02},
		{0xB553, 0x02},
		{0xB555, 0x02},
		{0xB557, 0x02},
		{0xB559, 0x02},
		{0xB55B, 0x02},
		{0xB55D, 0x01},
		{0xB563, 0x02},
		{0xB565, 0x03},
		{0xB567, 0x03},
		{0xB569, 0x02},
		{0xB56B, 0x02},
		{0xB58D, 0xE7},
		{0xB58F, 0xCC},
		{0xB591, 0xAD},
		{0xB593, 0x88},
		{0xB595, 0x66},
		{0xB597, 0x88},
		{0xB599, 0xAD},
		{0xB59B, 0xCC},
		{0xB59D, 0xE7},
		{0xB5A1, 0x2A},
		{0xB5A3, 0x1A},
		{0xB5A5, 0x27},
		{0xB5A7, 0x1A},
		{0xB5A9, 0x2A},
		{0xB5AB, 0x3C},
		{0xB5AD, 0x59},
		{0xB5AF, 0x77},
		{0xB5B1, 0x9A},
		{0xB5B3, 0xE9},
		{0xB5C9, 0x5B},
		{0xB5CB, 0x73},
		{0xB5CD, 0x9D},
		{0xB5CF, 0xBA},
		{0xB5D1, 0xD9},
		{0xB5D3, 0xED},
		{0xB5D5, 0xF9},
		{0xB5D7, 0xFE},
		{0xB5D8, 0x01},
		{0xB5D9, 0x00},
		{0xB5DA, 0x01},
		{0xB5DB, 0x00},
		{0xB5DD, 0xF6},
		{0xB5DF, 0xE9},
		{0xB5E1, 0xD1},
		{0xB5E3, 0xBB},
		{0xB5E5, 0x9A},
		{0xB5E7, 0x77},
		{0xB5E9, 0x59},
		{0xB5EB, 0x77},
		{0xB5ED, 0x9A},
		{0xB5EF, 0xE9},
		{0xB600, 0x01},
		{0xB601, 0x00},
		{0xB603, 0xFE},
		{0xB605, 0xF8},
		{0xB607, 0xED},
		{0xB609, 0xD4},
		{0xB60B, 0xB7},
		{0xB60D, 0x93},
		{0xB60F, 0xB7},
		{0xB611, 0xD4},
		{0xB612, 0x00},
		{0xB613, 0xFE},
		{0xB628, 0x00},
		{0xB629, 0xAA},
		{0xB62A, 0x00},
		{0xB62B, 0x78},
		{0xB62D, 0x55},
		{0xB62F, 0x3E},
		{0xB631, 0x2B},
		{0xB633, 0x20},
		{0xB635, 0x18},
		{0xB637, 0x12},
		{0xB639, 0x0E},
		{0xB63B, 0x06},
		{0xB63C, 0x02},
		{0xB63D, 0xAA},
		{0xB63E, 0x02},
		{0xB63F, 0x00},
		{0xB640, 0x01},
		{0xB641, 0x99},
		{0xB642, 0x01},
		{0xB643, 0x24},
		{0xB645, 0xCC},
		{0xB647, 0x66},
		{0xB649, 0x38},
		{0xB64B, 0x21},
		{0xB64D, 0x14},
		{0xB64F, 0x0E},
		{0xB664, 0x00},
		{0xB665, 0xCC},
		{0xB666, 0x00},
		{0xB667, 0x92},
		{0xB669, 0x66},
		{0xB66B, 0x4B},
		{0xB66D, 0x34},
		{0xB66F, 0x28},
		{0xB671, 0x1E},
		{0xB673, 0x18},
		{0xB675, 0x11},
		{0xB677, 0x08},
		{0xB678, 0x04},
		{0xB679, 0x00},
		{0xB67A, 0x04},
		{0xB67B, 0x00},
		{0xB67C, 0x02},
		{0xB67D, 0xAA},
		{0xB67E, 0x02},
		{0xB67F, 0x00},
		{0xB680, 0x01},
		{0xB681, 0x99},
		{0xB682, 0x01},
		{0xB683, 0x24},
		{0xB685, 0xCC},
		{0xB687, 0x66},
		{0xB689, 0x38},
		{0xB68B, 0x0E},
		{0xB68C, 0x02},
		{0xB68D, 0xAA},
		{0xB68E, 0x02},
		{0xB68F, 0x00},
		{0xB690, 0x01},
		{0xB691, 0x99},
		{0xB692, 0x01},
		{0xB693, 0x24},
		{0xB695, 0xE3},
		{0xB697, 0x9D},
		{0xB699, 0x71},
		{0xB69B, 0x37},
		{0xB69D, 0x1F},
		{0xE869, 0x00},
		{0xE877, 0x00},
		{0xEE01, 0x30},
		{0xEE03, 0x30},
		{0xEE07, 0x08},
		{0xEE09, 0x08},
		{0xEE0B, 0x08},
		{0xEE0D, 0x30},
		{0xEE0F, 0x30},
		{0xEE12, 0x00},
		{0xEE13, 0x10},
		{0xEE14, 0x00},
		{0xEE15, 0x10},
		{0xEE16, 0x00},
		{0xEE17, 0x10},
		{0xEE31, 0x30},
		{0xEE33, 0x30},
		{0xEE3D, 0x30},
		{0xEE3F, 0x30},
		{0xF645, 0x40},
		{0xF646, 0x01},
		{0xF647, 0x00},
		{REG_IMG_ORIENT, 0x03},
		{REG_CSI_FORMAT_C, 0x0A},
		{REG_CSI_FORMAT_D, 0x0A},
		{REG_CSI_LANE,      0x02},
		{REG_LINE_LEN_MSB, 0x27},
		{REG_LINE_LEN_LSB, 0xE0},
		{REG_FRAME_LEN_MSB, 0x0D},
		{REG_FRAME_LEN_LSB, 0xAC},
		{REG_X_ADD_STA_MSB, 0x00},
		{REG_X_ADD_STA_LSB, 0x00},
		{REG_Y_ADD_STA_MSB, 0x00},
		{REG_Y_ADD_STA_LSB, 0x10},
		{REG_X_ADD_END_MSB, 0x24},
		{REG_X_ADD_END_LSB, 0x1F},
		{REG_Y_ADD_END_MSB, 0x1B},
		{REG_Y_ADD_END_LSB, 0x0F},
		{0x0220, 0x62},
		{0x0221, 0x11},
		{0x0222, 0x01},
		{REG_BINNING_MODE, 0x01},
		{REG_BINNING_HV, 0x22},
		{REG_BINNING_WEIGHTING, 0x08},
		{0x30D8, 0x04},
		{0x3200, 0x41},
		{0x3201, 0x41},
		{0x350C, 0x00},
		{0x350D, 0x00},
		{REG_DIG_CROP_X_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_X_OFFSET_LSB, 0x08},
		{REG_DIG_CROP_Y_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_Y_OFFSET_LSB, 0x00},
		{REG_DIG_CROP_WIDTH_MSB,    0x12},
		{REG_DIG_CROP_WIDTH_LSB,    0x00},
		{REG_DIG_CROP_HEIGHT_MSB,   0x0D},
		{REG_DIG_CROP_HEIGHT_LSB,   0x80},
		{REG_X_OUT_SIZE_MSB,        0x12},
		{REG_X_OUT_SIZE_LSB,        0x00},
		{REG_Y_OUT_SIZE_MSB,        0x0D},
		{REG_Y_OUT_SIZE_LSB,        0x80},
		{REG_IVTPXCK_DIV, 0x08},
		{REG_IVTSYCK_DIV, 0x04},
		{REG_IVT_PREPLLCK_DIV, 0x03},
		{REG_PLL_IVT_MPY_MSB, 0x01},
		{REG_PLL_IVT_MPY_LSB, 0x4F},
		{REG_IOPSYCK_DIV, 0x04},
		{REG_IOP_PREPLLCK_DIV, 0x03},
		{REG_IOP_MPY_MSB, 0x02},
		{REG_IOP_MPY_LSB, 0x6B},
		{REG_PLL_MULTI_DRV, 0x01},
		{0x30D9, 0x00},
		{0x32D5, 0x00},
		{0x32D6, 0x00},
		{0x403D, 0x05},
		{0x403E, 0x00},
		{0x403F, 0x78},
		{0x40A0, 0x00},
		{0x40A1, 0x00},
		{0x40A4, 0x00},
		{0x40A5, 0x00},
		{0x40A6, 0x00},
		{0x40A7, 0x00},
		{0x40B8, 0x01},
		{0x40B9, 0x54},
		{0x40BC, 0x01},
		{0x40BD, 0x6D},
		{0x40BE, 0x00},
		{0x40BF, 0x00},
		{0x40AA, 0x00},
		{0x40AB, 0x00},
		{0xAF06, 0x07},
		{0xAF07, 0xF1},
		{REG_COARSE_INTEGRATION_TIME_MSB, 0x0D},
		{REG_COARSE_INTEGRATION_TIME_LSB, 0x6C},
		{0x0224, 0x01},
		{0x0225, 0xF4},
		{0x3116, 0x01},
		{0x3117, 0xF4},
		{0x0204, 0x00},
		{0x0205, 0x00},
		{0x0216, 0x00},
		{0x0217, 0x00},
		{0x0218, 0x01},
		{0x0219, 0x00},
		{0x020E, 0x01},
		{0x020F, 0x00},
		{0x3118, 0x00},
		{0x3119, 0x00},
		{0x311A, 0x01},
		{0x311B, 0x00},
		{0x4018, 0x04},
		{0x4019, 0x80},
		{0x401A, 0x00},
		{0x401B, 0x01},
		{0x3400, 0x02},
		{0x3092, 0x01},
        /* Signaling mode setting */
        {0x0111,  0x02},
        /* External Clock Setting */
        {REG_EXCK_FREQ_MSB,  0x1A},
        {REG_EXCK_FREQ_LSB,  0x00},
        /* MIPI output setting */
        {REG_CSI_FORMAT_C,  0x0A},
        {REG_CSI_FORMAT_D,  0x0A},
        {REG_CSI_LANE,  0x02},
        /* Other Setting */
        {0x30D9,  0x01},
        {0x32D5,  0x00},
        {0x32D6,  0x00},
        {0x401E,  0x00},
        {0x40B8,  0x04},
        {0x40B9,  0xC4},
        {0x40BC,  0x00},
        {0x40BD,  0xB4},
        {0x40BE,  0x00},
        {0x40BF,  0xB4},
        {0x41A4,  0x06},
        {0x5A09,  0x01},
        {0x5A17,  0x01},
        {0x5A25,  0x01},
        {0x5A33,  0x01},
        {0x98D7,  0xB4},
        {0x98D8,  0x8C},
        {0x98D9,  0x0A},
        {0x99C4,  0x16},
	    {SEQUENCE_END, 0x00}
};
///////////////////////////////////////////////////////////////////////////////
struct reginfo sensor_imx682_setfile_B_Global[] = {
	/* External Clock Setting */
	{REG_EXCK_FREQ_MSB,  0x1A}, 
	{REG_EXCK_FREQ_LSB,  0x00}, 
	/* Register version */
	{0x33F0,  0x04}, 
	{0x33F1,  0x04}, 
	/* Signaling mode setting */
	{0x0111,  0x02}, 
	/* PDAF TYPE2 data type Setting */
	{0x3076,  0x01},
	{0x3077,  0x2B}, 
	/* Global Setting for 123 */
	{0x1F06,  0x06}, 
	{0x1F07,  0x82}, 
	{0x1F04,  0x71}, 
	{0x1F05,  0x01},
	{0x1F08,  0x01},
	{0x5BFE,  0x14}, 
	{0x5C0D,  0x2D}, 
	{0x5C1C,  0x30}, 
	{0x5C2B,  0x32}, 
	{0x5C37,  0x2E}, 
	{0x5C40,  0x30}, 
	{0x5C50,  0x14}, 
	{0x5C5F,  0x28}, 
	{0x5C6E,  0x28}, 
	{0x5C7D,  0x32}, 
	{0x5C89,  0x37}, 
	{0x5C92,  0x56}, 
	{0x5BFC,  0x12}, 
	{0x5C0B,  0x2A}, 
	{0x5C1A,  0x2C}, 
	{0x5C29,  0x2F}, 
	{0x5C36,  0x2E}, 
	{0x5C3F,  0x2E}, 
	{0x5C4E,  0x06}, 
	{0x5C5D,  0x1E}, 
	{0x5C6C,  0x20}, 
	{0x5C7B,  0x1E}, 
	{0x5C88,  0x32}, 
	{0x5C91,  0x32}, 
	{0x5C02,  0x14}, 
	{0x5C11,  0x2F}, 
	{0x5C20,  0x32}, 
	{0x5C2F,  0x34}, 
	{0x5C39,  0x31}, 
	{0x5C42,  0x31}, 
	{0x5C8B,  0x28}, 
	{0x5C94,  0x28}, 
	{0x5C00,  0x10}, 
	{0x5C0F,  0x2C}, 
	{0x5C1E,  0x2E}, 
	{0x5C2D,  0x32}, 
	{0x5C38,  0x2E}, 
	{0x5C41,  0x2B}, 
	{0x5C61,  0x0A}, 
	{0x5C70,  0x0A}, 
	{0x5C7F,  0x0A}, 
	{0x5C8A,  0x1E}, 
	{0x5C93,  0x2A}, 
	{0x5BFA,  0x2B}, 
	{0x5C09,  0x2D}, 
	{0x5C18,  0x2E}, 
	{0x5C27,  0x30}, 
	{0x5C5B,  0x28}, 
	{0x5C6A,  0x22}, 
	{0x5C79,  0x42}, 
	{0x5BFB,  0x2C}, 
	{0x5C0A,  0x2F}, 
	{0x5C19,  0x2E}, 
	{0x5C28,  0x2E}, 
	{0x5C4D,  0x20}, 
	{0x5C5C,  0x1E}, 
	{0x5C6B,  0x32}, 
	{0x5C7A,  0x32}, 
	{0x5BFD,  0x30}, 
	{0x5C0C,  0x32}, 
	{0x5C1B,  0x2E}, 
	{0x5C2A,  0x30}, 
	{0x5C4F,  0x28}, 
	{0x5C5E,  0x32}, 
	{0x5C6D,  0x37}, 
	{0x5C7C,  0x56}, 
	{0x5BFF,  0x2E}, 
	{0x5C0E,  0x32}, 
	{0x5C1D,  0x2E}, 
	{0x5C2C,  0x2B}, 
	{0x5C51,  0x0A}, 
	{0x5C60,  0x0A}, 
	{0x5C6F,  0x1E}, 
	{0x5C7E,  0x2A}, 
	{0x5C01,  0x32}, 
	{0x5C10,  0x34}, 
	{0x5C1F,  0x31}, 
	{0x5C2E,  0x31}, 
	{0x5C71,  0x28}, 
	{0x5C80,  0x28}, 
	{0x5C4C,  0x2A}, 
	{0x33F2,  0x01},
	{0x1F04,  0x73}, 
	{0x1F05,  0x01},
	{0x5BFA,  0x35}, 
	{0x5C09,  0x38}, 
	{0x5C18,  0x3A}, 
	{0x5C27,  0x38}, 
	{0x5C5B,  0x25}, 
	{0x5C6A,  0x24}, 
	{0x5C79,  0x47}, 
	{0x5BFC,  0x15}, 
	{0x5C0B,  0x2E}, 
	{0x5C1A,  0x36}, 
	{0x5C29,  0x38}, 
	{0x5C36,  0x36}, 
	{0x5C3F,  0x36}, 
	{0x5C4E,  0x0B}, 
	{0x5C5D,  0x20}, 
	{0x5C6C,  0x2A}, 
	{0x5C7B,  0x25}, 
	{0x5C88,  0x25}, 
	{0x5C91,  0x22}, 
	{0x5BFE,  0x15}, 
	{0x5C0D,  0x32}, 
	{0x5C1C,  0x36}, 
	{0x5C2B,  0x36}, 
	{0x5C37,  0x3A}, 
	{0x5C40,  0x39}, 
	{0x5C50,  0x06}, 
	{0x5C5F,  0x22}, 
	{0x5C6E,  0x23}, 
	{0x5C7D,  0x2E}, 
	{0x5C89,  0x44}, 
	{0x5C92,  0x51}, 
	{0x5D7F,  0x0A}, 
	{0x5C00,  0x17}, 
	{0x5C0F,  0x36}, 
	{0x5C1E,  0x38}, 
	{0x5C2D,  0x3C}, 
	{0x5C38,  0x38}, 
	{0x5C41,  0x36}, 
	{0x5C52,  0x0A}, 
	{0x5C61,  0x21}, 
	{0x5C70,  0x23}, 
	{0x5C7F,  0x1B}, 
	{0x5C8A,  0x22}, 
	{0x5C93,  0x20}, 
	{0x5C02,  0x1A}, 
	{0x5C11,  0x3E}, 
	{0x5C20,  0x3F}, 
	{0x5C2F,  0x3D}, 
	{0x5C39,  0x3E}, 
	{0x5C42,  0x3C}, 
	{0x5C54,  0x02}, 
	{0x5C63,  0x12}, 
	{0x5C72,  0x14}, 
	{0x5C81,  0x24}, 
	{0x5C8B,  0x1C}, 
	{0x5C94,  0x4E}, 
	{0x5D8A,  0x09}, 
	{0x5BFB,  0x36}, 
	{0x5C0A,  0x38}, 
	{0x5C19,  0x36}, 
	{0x5C28,  0x36}, 
	{0x5C4D,  0x2A}, 
	{0x5C5C,  0x25}, 
	{0x5C6B,  0x25}, 
	{0x5C7A,  0x22}, 
	{0x5BFD,  0x36}, 
	{0x5C0C,  0x36}, 
	{0x5C1B,  0x3A}, 
	{0x5C2A,  0x39}, 
	{0x5C4F,  0x23}, 
	{0x5C5E,  0x2E}, 
	{0x5C6D,  0x44}, 
	{0x5C7C,  0x51}, 
	{0x5D63,  0x0A}, 
	{0x5BFF,  0x38}, 
	{0x5C0E,  0x3C}, 
	{0x5C1D,  0x38}, 
	{0x5C2C,  0x36}, 
	{0x5C51,  0x23}, 
	{0x5C60,  0x1B}, 
	{0x5C6F,  0x22}, 
	{0x5C7E,  0x20}, 
	{0x5C01,  0x3F}, 
	{0x5C10,  0x3D}, 
	{0x5C1F,  0x3E}, 
	{0x5C2E,  0x3C}, 
	{0x5C53,  0x14}, 
	{0x5C62,  0x24}, 
	{0x5C71,  0x1C}, 
	{0x5C80,  0x4E}, 
	{0x5D76,  0x09}, 
	{0x5C4C,  0x2A}, 
	{0x33F2,  0x02}, 
	{0x1F04,  0x78}, 
	{0x1F05,  0x01},
	{0x5BFA,  0x37}, 
	{0x5C09,  0x36}, 
	{0x5C18,  0x39}, 
	{0x5C27,  0x38}, 
	{0x5C5B,  0x27}, 
	{0x5C6A,  0x2B}, 
	{0x5C79,  0x48}, 
	{0x5BFC,  0x16}, 
	{0x5C0B,  0x32}, 
	{0x5C1A,  0x33}, 
	{0x5C29,  0x37}, 
	{0x5C36,  0x36}, 
	{0x5C3F,  0x35}, 
	{0x5C4E,  0x0D}, 
	{0x5C5D,  0x2D}, 
	{0x5C6C,  0x23}, 
	{0x5C7B,  0x25}, 
	{0x5C88,  0x31}, 
	{0x5C91,  0x2E}, 
	{0x5BFE,  0x15}, 
	{0x5C0D,  0x31}, 
	{0x5C1C,  0x35}, 
	{0x5C2B,  0x36}, 
	{0x5C37,  0x35}, 
	{0x5C40,  0x37}, 
	{0x5C50,  0x0F}, 
	{0x5C5F,  0x31}, 
	{0x5C6E,  0x30}, 
	{0x5C7D,  0x33}, 
	{0x5C89,  0x36}, 
	{0x5C92,  0x5B}, 
	{0x5C00,  0x13}, 
	{0x5C0F,  0x2F}, 
	{0x5C1E,  0x2E}, 
	{0x5C2D,  0x34}, 
	{0x5C38,  0x33}, 
	{0x5C41,  0x32}, 
	{0x5C52,  0x0D}, 
	{0x5C61,  0x27}, 
	{0x5C70,  0x28}, 
	{0x5C7F,  0x1F}, 
	{0x5C8A,  0x25}, 
	{0x5C93,  0x2C}, 
	{0x5C02,  0x15}, 
	{0x5C11,  0x36}, 
	{0x5C20,  0x39}, 
	{0x5C2F,  0x3A}, 
	{0x5C39,  0x37}, 
	{0x5C42,  0x37}, 
	{0x5C54,  0x04}, 
	{0x5C63,  0x1C}, 
	{0x5C72,  0x1C}, 
	{0x5C81,  0x1C}, 
	{0x5C8B,  0x28}, 
	{0x5C94,  0x24}, 
	{0x5BFB,  0x33}, 
	{0x5C0A,  0x37}, 
	{0x5C19,  0x36}, 
	{0x5C28,  0x35}, 
	{0x5C4D,  0x23}, 
	{0x5C5C,  0x25}, 
	{0x5C6B,  0x31}, 
	{0x5C7A,  0x2E}, 
	{0x5BFD,  0x35}, 
	{0x5C0C,  0x36}, 
	{0x5C1B,  0x35}, 
	{0x5C2A,  0x37}, 
	{0x5C4F,  0x30}, 
	{0x5C5E,  0x33}, 
	{0x5C6D,  0x36}, 
	{0x5C7C,  0x5B}, 
	{0x5BFF,  0x2E}, 
	{0x5C0E,  0x34}, 
	{0x5C1D,  0x33}, 
	{0x5C2C,  0x32}, 
	{0x5C51,  0x28}, 
	{0x5C60,  0x1F}, 
	{0x5C6F,  0x25}, 
	{0x5C7E,  0x2C}, 
	{0x5C01,  0x39}, 
	{0x5C10,  0x3A}, 
	{0x5C1F,  0x37}, 
	{0x5C2E,  0x37}, 
	{0x5C53,  0x1C}, 
	{0x5C62,  0x1C}, 
	{0x5C71,  0x28}, 
	{0x5C80,  0x24}, 
	{0x5C4C,  0x2C}, 
	{0x33F2,  0x03}, 
	{0x1F08,  0x00}, 
	/* Global Setting */
	{0x32C8,  0x00}, 
	{0x4017,  0x40}, 
	{0x40A2,  0x01},
	{0x40AC,  0x01},
	{0x4328,  0x00}, 
	{0x4329,  0xB3}, 
	{0x4E15,  0x10}, 
	{0x4E19,  0x2F}, 
	{0x4E21,  0x0F}, 
	{0x4E2F,  0x10}, 
	{0x4E3D,  0x10}, 
	{0x4E41,  0x2F}, 
	{0x4E57,  0x29}, 
	{0x4FFB,  0x2F}, 
	{0x5011,  0x24}, 
	{0x501D,  0x03}, 
	{0x505F,  0x41}, 
	{0x5060,  0xDF}, 
	{0x5065,  0xDF}, 
	{0x5066,  0x37}, 
	{0x506E,  0x57}, 
	{0x5070,  0xC5}, 
	{0x5072,  0x57}, 
	{0x5075,  0x53}, 
	{0x5076,  0x55}, 
	{0x5077,  0xC1}, 
	{0x5078,  0xC3}, 
	{0x5079,  0x53}, 
	{0x507A,  0x55}, 
	{0x507D,  0x57}, 
	{0x507E,  0xDF}, 
	{0x507F,  0xC5}, 
	{0x5081,  0x57}, 
	{0x53C8,  0x01},
	{0x53C9,  0xE2}, 
	{0x53CA,  0x03}, 
	{0x5422,  0x7A}, 
	{0x548E,  0x40}, 
	{0x5497,  0x5E}, 
	{0x54A1,  0x40}, 
	{0x54A9,  0x40}, 
	{0x54B2,  0x5E}, 
	{0x54BC,  0x40}, 
	{0x57C6,  0x00}, 
	{0x583D,  0x0E}, 
	{0x583E,  0x0E}, 
	{0x583F,  0x0E}, 
	{0x5840,  0x0E}, 
	{0x5841,  0x0E}, 
	{0x5842,  0x0E}, 
	{0x5900,  0x12}, 
	{0x5901,  0x12}, 
	{0x5902,  0x14}, 
	{0x5903,  0x12}, 
	{0x5904,  0x14}, 
	{0x5905,  0x12}, 
	{0x5906,  0x14}, 
	{0x5907,  0x12}, 
	{0x590F,  0x12}, 
	{0x5911,  0x12}, 
	{0x5913,  0x12}, 
	{0x591C,  0x12}, 
	{0x591E,  0x12}, 
	{0x5920,  0x12}, 
	{0x5948,  0x08}, 
	{0x5949,  0x08}, 
	{0x594A,  0x08}, 
	{0x594B,  0x08}, 
	{0x594C,  0x08}, 
	{0x594D,  0x08}, 
	{0x594E,  0x08}, 
	{0x594F,  0x08}, 
	{0x595C,  0x08}, 
	{0x595E,  0x08}, 
	{0x5960,  0x08}, 
	{0x596E,  0x08}, 
	{0x5970,  0x08}, 
	{0x5972,  0x08}, 
	{0x597E,  0x0F}, 
	{0x597F,  0x0F}, 
	{0x599A,  0x0F}, 
	{0x59DE,  0x08}, 
	{0x59DF,  0x08}, 
	{0x59FA,  0x08}, 
	{0x5A59,  0x22}, 
	{0x5A5B,  0x22}, 
	{0x5A5D,  0x1A}, 
	{0x5A5F,  0x22}, 
	{0x5A61,  0x1A}, 
	{0x5A63,  0x22}, 
	{0x5A65,  0x1A}, 
	{0x5A67,  0x22}, 
	{0x5A77,  0x22}, 
	{0x5A7B,  0x22}, 
	{0x5A7F,  0x22}, 
	{0x5A91,  0x22}, 
	{0x5A95,  0x22}, 
	{0x5A99,  0x22}, 
	{0x5AE9,  0x66}, 
	{0x5AEB,  0x66}, 
	{0x5AED,  0x5E}, 
	{0x5AEF,  0x66}, 
	{0x5AF1,  0x5E}, 
	{0x5AF3,  0x66}, 
	{0x5AF5,  0x5E}, 
	{0x5AF7,  0x66}, 
	{0x5B07,  0x66}, 
	{0x5B0B,  0x66}, 
	{0x5B0F,  0x66}, 
	{0x5B21,  0x66}, 
	{0x5B25,  0x66}, 
	{0x5B29,  0x66}, 
	{0x5B79,  0x46}, 
	{0x5B7B,  0x3E}, 
	{0x5B7D,  0x3E}, 
	{0x5B89,  0x46}, 
	{0x5B8B,  0x46}, 
	{0x5B97,  0x46}, 
	{0x5B99,  0x46}, 
	{0x5C9E,  0x0A}, 
	{0x5C9F,  0x08}, 
	{0x5CA0,  0x0A}, 
	{0x5CA1,  0x0A}, 
	{0x5CA2,  0x0B}, 
	{0x5CA3,  0x06}, 
	{0x5CA4,  0x04}, 
	{0x5CA5,  0x06}, 
	{0x5CA6,  0x04}, 
	{0x5CAD,  0x0B}, 
	{0x5CAE,  0x0A}, 
	{0x5CAF,  0x0C}, 
	{0x5CB0,  0x0A}, 
	{0x5CB1,  0x0B}, 
	{0x5CB2,  0x08}, 
	{0x5CB3,  0x06}, 
	{0x5CB4,  0x08}, 
	{0x5CB5,  0x04}, 
	{0x5CBC,  0x0B}, 
	{0x5CBD,  0x09}, 
	{0x5CBE,  0x08}, 
	{0x5CBF,  0x09}, 
	{0x5CC0,  0x0A}, 
	{0x5CC1,  0x08}, 
	{0x5CC2,  0x06}, 
	{0x5CC3,  0x08}, 
	{0x5CC4,  0x06}, 
	{0x5CCB,  0x0A}, 
	{0x5CCC,  0x09}, 
	{0x5CCD,  0x0A}, 
	{0x5CCE,  0x08}, 
	{0x5CCF,  0x0A}, 
	{0x5CD0,  0x08}, 
	{0x5CD1,  0x08}, 
	{0x5CD2,  0x08}, 
	{0x5CD3,  0x08}, 
	{0x5CDA,  0x09}, 
	{0x5CDB,  0x09}, 
	{0x5CDC,  0x08}, 
	{0x5CDD,  0x08}, 
	{0x5CE3,  0x09}, 
	{0x5CE4,  0x08}, 
	{0x5CE5,  0x08}, 
	{0x5CE6,  0x08}, 
	{0x5CF4,  0x04}, 
	{0x5D04,  0x04}, 
	{0x5D13,  0x06}, 
	{0x5D22,  0x06}, 
	{0x5D23,  0x04}, 
	{0x5D2E,  0x06}, 
	{0x5D37,  0x06}, 
	{0x5D6F,  0x09}, 
	{0x5D72,  0x0F}, 
	{0x5D88,  0x0F}, 
	{0x5DE6,  0x01},
	{0x5DE7,  0x01},
	{0x5DE8,  0x01},
	{0x5DE9,  0x01},
	{0x5DEA,  0x01},
	{0x5DEB,  0x01},
	{0x5DEC,  0x01},
	{0x5DF2,  0x01},
	{0x5DF3,  0x01},
	{0x5DF4,  0x01},
	{0x5DF5,  0x01},
	{0x5DF6,  0x01},
	{0x5DF7,  0x01},
	{0x5DF8,  0x01},
	{0x5DFE,  0x01},
	{0x5DFF,  0x01},
	{0x5E00,  0x01},
	{0x5E01,  0x01},
	{0x5E02,  0x01},
	{0x5E03,  0x01},
	{0x5E04,  0x01},
	{0x5E0A,  0x01},
	{0x5E0B,  0x01},
	{0x5E0C,  0x01},
	{0x5E0D,  0x01},
	{0x5E0E,  0x01},
	{0x5E0F,  0x01},
	{0x5E10,  0x01},
	{0x5E16,  0x01},
	{0x5E17,  0x01},
	{0x5E18,  0x01},
	{0x5E1E,  0x01},
	{0x5E1F,  0x01},
	{0x5E20,  0x01},
	{0x5E6E,  0x5A}, 
	{0x5E6F,  0x46}, 
	{0x5E70,  0x46}, 
	{0x5E71,  0x3C}, 
	{0x5E72,  0x3C}, 
	{0x5E73,  0x28}, 
	{0x5E74,  0x28}, 
	{0x5E75,  0x6E}, 
	{0x5E76,  0x6E}, 
	{0x5E81,  0x46}, 
	{0x5E83,  0x3C}, 
	{0x5E85,  0x28}, 
	{0x5E87,  0x6E}, 
	{0x5E92,  0x46}, 
	{0x5E94,  0x3C}, 
	{0x5E96,  0x28}, 
	{0x5E98,  0x6E}, 
	{0x5ECB,  0x26}, 
	{0x5ECC,  0x26}, 
	{0x5ECD,  0x26}, 
	{0x5ECE,  0x26}, 
	{0x5ED2,  0x26}, 
	{0x5ED3,  0x26}, 
	{0x5ED4,  0x26}, 
	{0x5ED5,  0x26}, 
	{0x5ED9,  0x26}, 
	{0x5EDA,  0x26}, 
	{0x5EE5,  0x08}, 
	{0x5EE6,  0x08}, 
	{0x5EE7,  0x08}, 
	{0x6006,  0x14}, 
	{0x6007,  0x14}, 
	{0x6008,  0x14}, 
	{0x6009,  0x14}, 
	{0x600A,  0x14}, 
	{0x600B,  0x14}, 
	{0x600C,  0x14}, 
	{0x600D,  0x22}, 
	{0x600E,  0x22}, 
	{0x600F,  0x14}, 
	{0x601A,  0x14}, 
	{0x601B,  0x14}, 
	{0x601C,  0x14}, 
	{0x601D,  0x14}, 
	{0x601E,  0x14}, 
	{0x601F,  0x14}, 
	{0x6020,  0x14}, 
	{0x6021,  0x22}, 
	{0x6022,  0x22}, 
	{0x6023,  0x14}, 
	{0x602E,  0x14}, 
	{0x602F,  0x14}, 
	{0x6030,  0x14}, 
	{0x6031,  0x22}, 
	{0x6039,  0x14}, 
	{0x603A,  0x14}, 
	{0x603B,  0x14}, 
	{0x603C,  0x22}, 
	{0x6132,  0x0F}, 
	{0x6133,  0x0F}, 
	{0x6134,  0x0F}, 
	{0x6135,  0x0F}, 
	{0x6136,  0x0F}, 
	{0x6137,  0x0F}, 
	{0x6138,  0x0F}, 
	{0x613E,  0x0F}, 
	{0x613F,  0x0F}, 
	{0x6140,  0x0F}, 
	{0x6141,  0x0F}, 
	{0x6142,  0x0F}, 
	{0x6143,  0x0F}, 
	{0x6144,  0x0F}, 
	{0x614A,  0x0F}, 
	{0x614B,  0x0F}, 
	{0x614C,  0x0F}, 
	{0x614D,  0x0F}, 
	{0x614E,  0x0F}, 
	{0x614F,  0x0F}, 
	{0x6150,  0x0F}, 
	{0x6156,  0x0F}, 
	{0x6157,  0x0F}, 
	{0x6158,  0x0F}, 
	{0x6159,  0x0F}, 
	{0x615A,  0x0F}, 
	{0x615B,  0x0F}, 
	{0x615C,  0x0F}, 
	{0x6162,  0x0F}, 
	{0x6163,  0x0F}, 
	{0x6164,  0x0F}, 
	{0x616A,  0x0F}, 
	{0x616B,  0x0F}, 
	{0x616C,  0x0F}, 
	{0x6226,  0x00}, 
	{0x84F8,  0x01},
	{0x8501,  0x00}, 
	{0x8502,  0x01},
	{0x8505,  0x00}, 
	{0x8744,  0x00}, 
	{0x883C,  0x01},
	{0x8845,  0x00}, 
	{0x8846,  0x01},
	{0x8849,  0x00}, 
	{0x9004,  0x1F}, 
	{0x9064,  0x4D}, 
	{0x9065,  0x3D}, 
	{0x922E,  0x91}, 
	{0x922F,  0x2A}, 
	{0x9230,  0xE2}, 
	{0x9231,  0xC0}, 
	{0x9232,  0xE2}, 
	{0x9233,  0xC1}, 
	{0x9234,  0xE2}, 
	{0x9235,  0xC2}, 
	{0x9236,  0xE2}, 
	{0x9237,  0xC3}, 
	{0x9238,  0xE2}, 
	{0x9239,  0xD4}, 
	{0x923A,  0xE2}, 
	{0x923B,  0xD5}, 
	{0x923C,  0x90}, 
	{0x923D,  0x64}, 
	{0xB0B9,  0x10}, 
	{0xBC76,  0x00}, 
	{0xBC77,  0x00}, 
	{0xBC78,  0x00}, 
	{0xBC79,  0x00}, 
	{0xBC7B,  0x28}, 
	{0xBC7C,  0x00}, 
	{0xBC7D,  0x00}, 
	{0xBC7F,  0xC0}, 
	{0xC6B9,  0x01},
	{0xECB5,  0x04}, 
	{0xECBF,  0x04}, 
	/* Image Quality adjustment setting */
	{0x32D9,  0x01},
	{0x85C0,  0x01},
	{0xA503,  0x04}, 
	{0xA533,  0x3F}, 
	{0xA53C,  0x06}, 
	{0xA53F,  0x04}, 
	{0xA56F,  0x3F}, 
	{0xA654,  0x01},
	{0xA655,  0x68}, 
	{0xA6D2,  0x01},
	{0xA6D3,  0x68}, 
	{0xA6D6,  0x00}, 
	{0xA6D7,  0x4C}, 
	{0xA737,  0x20}, 
	{0xAC2C,  0x05}, 
	{0xAC5C,  0x05}, 
	{0xAC8C,  0x05}, 
	{0xB026,  0x00}, 
	{SEQUENCE_END, 0x00}
};
struct reginfo sensor_imx682_setfile_B_REMOSAIC_FULL_9248x6936_13FPS[] = {
	/* reg_Full */
	/* Full_Remosaic */
	/* H: 9248 */
	/* W: 6936 */
	/* MIPI output setting */
	{REG_CSI_FORMAT_C,  0x0A}, 
	{REG_CSI_FORMAT_D,  0x0A}, 
	{REG_CSI_LANE,      0x02},
	/* Line Length PCK Setting */
	{REG_LINE_LEN_MSB,  0x42}, 
	{REG_LINE_LEN_LSB,  0x40},  
	/* Frame Length Lines Setting */
	{REG_FRAME_LEN_MSB,  0x1B}, 
	{REG_FRAME_LEN_LSB,  0xB8}, 
	/* ROI Setting */
	{REG_X_ADD_STA_MSB,  0x00}, 
	{REG_X_ADD_STA_LSB,  0x00}, 
	{REG_Y_ADD_STA_MSB,  0x00}, 
	{REG_Y_ADD_STA_LSB,  0x00}, 
	{REG_X_ADD_END_MSB,  0x24}, 
	{REG_X_ADD_END_LSB,  0x1F}, 
	{REG_Y_ADD_END_MSB,  0x1B}, 
	{REG_Y_ADD_END_LSB,  0x1F}, 
	/* Mode Setting */
	{REG_BINNING_MODE,       0x00}, 
	{REG_BINNING_HV,         0x11}, 
	{REG_BINNING_WEIGHTING,  0x0A}, 
	{0x30D8,  0x00}, 
	{0x3200,  0x01},
	{0x3201,  0x01},
	/* Digital Crop & Scaling */
	{REG_DIG_CROP_X_OFFSET_MSB,  0x00}, 
	{REG_DIG_CROP_X_OFFSET_LSB,  0x00}, 
	{REG_DIG_CROP_Y_OFFSET_MSB,  0x00}, 
	{REG_DIG_CROP_Y_OFFSET_LSB,  0x04}, 
	{REG_DIG_CROP_WIDTH_MSB,     0x24}, 
	{REG_DIG_CROP_WIDTH_LSB,     0x20}, 
	{REG_DIG_CROP_HEIGHT_MSB,    0x1B}, 
	{REG_DIG_CROP_HEIGHT_LSB,    0x18}, 
	/* Output Size Setting */
	{REG_X_OUT_SIZE_MSB,  0x24}, 
	{REG_X_OUT_SIZE_LSB,  0x20}, 
	{REG_Y_OUT_SIZE_MSB,  0x1B}, 
	{REG_Y_OUT_SIZE_LSB,  0x18}, 
	/* Clock Setting */
	{REG_IVTPXCK_DIV,       0x08}, 
	{REG_IVTSYCK_DIV,       0x02}, 
	{REG_IVT_PREPLLCK_DIV,  0x04}, 
	{REG_PLL_IVT_MPY_MSB,   0x01},
	{REG_PLL_IVT_MPY_LSB,   0x4F}, 
	{REG_IOPSYCK_DIV,       0x01},
	{REG_IOP_PREPLLCK_DIV,  0x04}, 
	{REG_IOP_MPY_MSB,       0x01},
	{REG_IOP_MPY_LSB,       0x5C}, 
	{REG_PLL_MULTI_DRV,     0x01},
	/* Other Setting */
	{0x30D9,  0x01},
	{0x32D5,  0x01},
	{0x32D6,  0x01},
	{0x401E,  0x00}, 
	{0x40B8,  0x01},
	{0x40B9,  0x90}, 
	{0x40BC,  0x00}, 
	{0x40BD,  0xAE}, 
	{0x40BE,  0x00}, 
	{0x40BF,  0xAE}, 
	{0x41A4,  0x00}, 
	{0x5A09,  0x01},
	{0x5A17,  0x01},
	{0x5A25,  0x01},
	{0x5A33,  0x01},
	{0x98D7,  0x14}, 
	{0x98D8,  0x14}, 
	{0x98D9,  0x00}, 
	{0x99C4,  0x00}, 
	/* Integration Setting */
	{REG_COARSE_INTEGRATION_TIME_MSB,  0x1B}, 
	{REG_COARSE_INTEGRATION_TIME_LSB,  0x88}, 
	/* Gain Setting */
	{0x0204,  0x00}, 
	{0x0205,  0x00}, 
	{0x020E,  0x01},
	{0x020F,  0x00}, 
	/* PDAF Setting */
	{0x4018,  0x04}, 
	{0x4019,  0x80}, 
	{0x401A,  0x00}, 
	{0x401B,  0x01},
	/* DPC correction ctrl Setting */
	{REG_SING_DYNAMIC_CORR,  0x01},
	/* PDAF TYPE Setting */
	{0x3400,             0x02}, 
	/* PDAF TYPE2 Setting */
	{0x3093,             0x01}, 
	/* Signaling mode setting */
	{0x0111,             0x02},
	/* External Clock Setting */
	{REG_EXCK_FREQ_MSB,  0x1A},
	{REG_EXCK_FREQ_LSB,  0x00},
	{REG_MODE_SEL,       0x01},
	{SEQUENCE_END,       0x00}
};
struct reginfo sensor_imx682_setfile_B_2X2BIN_FULL_4624x3468_30FPS[] = {
	/* reg_2Bin_A */
	/* 2x2 Binning mode A 4624x3468 30fps */
	/* H: 4624 */
	/* W: 3468 */
	/* MIPI output setting */
	{REG_CSI_FORMAT_C,  0x0A}, 
	{REG_CSI_FORMAT_D,  0x0A}, 
	{REG_CSI_LANE,  0x02}, 
	/* Line Length PCK Setting */
	{REG_LINE_LEN_MSB,  0x24}, 
	{REG_LINE_LEN_LSB,  0xD8}, 
	/* Frame Length Lines Setting */
	{REG_FRAME_LEN_MSB,  0x0F}, 
	{REG_FRAME_LEN_LSB,  0x1E}, 
	/* ROI Setting */
	{REG_X_ADD_STA_MSB,  0x00}, 
	{REG_X_ADD_STA_LSB,  0x00}, 
	{REG_Y_ADD_STA_MSB,  0x00}, 
	{REG_Y_ADD_STA_LSB,  0x00}, 
	{REG_X_ADD_END_MSB,  0x24}, 
	{REG_X_ADD_END_LSB,  0x1F}, 
	{REG_Y_ADD_END_MSB,  0x1B}, 
	{REG_Y_ADD_END_LSB,  0x1F}, 
	/* Mode Setting */
	{REG_BINNING_MODE,  0x01},
	{REG_BINNING_HV,  0x22}, 
	{REG_BINNING_WEIGHTING,  0x08}, 
	{0x30D8,  0x04}, 
	{0x3200,  0x41}, 
	{0x3201,  0x41}, 
	/* Digital Crop & Scaling */
	{REG_DIG_CROP_X_OFFSET_MSB,  0x00}, 
	{REG_DIG_CROP_X_OFFSET_LSB,  0x00}, 
	{REG_DIG_CROP_Y_OFFSET_MSB,  0x00}, 
	{REG_DIG_CROP_Y_OFFSET_LSB,  0x02}, 
	{REG_DIG_CROP_WIDTH_MSB,  0x12}, 
	{REG_DIG_CROP_WIDTH_LSB,  0x10}, 
	{REG_DIG_CROP_HEIGHT_MSB,  0x0D}, 
	{REG_DIG_CROP_HEIGHT_LSB,  0x8C}, 
	/* Output Size Setting */
	{REG_X_OUT_SIZE_MSB,  0x12}, 
	{REG_X_OUT_SIZE_LSB,  0x10}, 
	{REG_Y_OUT_SIZE_MSB,  0x0D}, 
	{REG_Y_OUT_SIZE_LSB,  0x8C}, 
	/* Clock Setting */
	{REG_IVTPXCK_DIV,  0x08}, 
	{REG_IVTSYCK_DIV,  0x02}, 
	{REG_IVT_PREPLLCK_DIV,  0x04}, 
	{REG_PLL_IVT_MPY_MSB,  0x01},
	{REG_PLL_IVT_MPY_LSB,  0x51}, 
	{REG_IOPSYCK_DIV,  0x01},
	{REG_IOP_PREPLLCK_DIV,  0x04}, 
	{REG_IOP_MPY_MSB,  0x01},
	{REG_IOP_MPY_LSB,  0x5C}, 
	{REG_PLL_MULTI_DRV,  0x01},
	/* Other Setting */
	{0x30D9,  0x00}, 
	{0x32D5,  0x00}, 
	{0x32D6,  0x00}, 
	{0x401E,  0x00}, 
	{0x40B8,  0x05}, 
	{0x40B9,  0x7C}, 
	{0x40BC,  0x00}, 
	{0x40BD,  0xFF}, 
	{0x40BE,  0x00}, 
	{0x40BF,  0x0F}, 
	{0x41A4,  0x00}, 
	{0x5A09,  0x01},
	{0x5A17,  0x01},
	{0x5A25,  0x01},
	{0x5A33,  0x01},
	{0x98D7,  0xB4}, 
	{0x98D8,  0x8C}, 
	{0x98D9,  0x0A}, 
	{0x99C4,  0x16}, 
	/* Integration Setting */
	{REG_COARSE_INTEGRATION_TIME_MSB,  0x0E}, 
	{REG_COARSE_INTEGRATION_TIME_LSB,  0xEE}, 
	/* Gain Setting */
	{0x0204,  0x00}, 
	{0x0205,  0x00}, 
	{0x020E,  0x01},
	{0x020F,  0x00}, 
	/* PDAF Setting */
	{0x4018,  0x04}, 
	{0x4019,  0x80}, 
	{0x401A,  0x00}, 
	{0x401B,  0x01},
	/* DPC correction ctrl Setting */
	{REG_SING_DYNAMIC_CORR,  0x00}, 
	/* PDAF TYPE Setting */
	{0x3400,  0x02}, 
	/* PDAF TYPE2 Setting */
	{0x3093,  0x01},
	/* Signaling mode setting */
	{0x0111,  0x02},
	/* External Clock Setting */
	{REG_EXCK_FREQ_MSB,  0x1A},
	{REG_EXCK_FREQ_LSB,  0x00},
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};
struct reginfo sensor_imx682_setfile_B_2X2BIN_FULL_4624x2604_30FPS[] = {
	/* reg_2Bin_B */
	/* 2x2 Binning mode B 4624x2604 30fps */
	/* H: 4624 */
	/* W: 2604 */
	/* MIPI output setting */
	{REG_CSI_FORMAT_C,  0x0A}, 
	{REG_CSI_FORMAT_D,  0x0A}, 
	{REG_CSI_LANE,  0x02}, 
	/* Line Length PCK Setting */
	{REG_LINE_LEN_MSB,  0x24}, 
	{REG_LINE_LEN_LSB,  0xD8}, 
	/* Frame Length Lines Setting */
	{REG_FRAME_LEN_MSB,  0x0F}, 
	{REG_FRAME_LEN_LSB,  0x1E}, 
	/* ROI Setting */
	{REG_X_ADD_STA_MSB,  0x00}, 
	{REG_X_ADD_STA_LSB,  0x00}, 
	{REG_Y_ADD_STA_MSB,  0x03}, 
	{REG_Y_ADD_STA_LSB,  0x60}, 
	{REG_X_ADD_END_MSB,  0x24}, 
	{REG_X_ADD_END_LSB,  0x1F}, 
	{REG_Y_ADD_END_MSB,  0x17}, 
	{REG_Y_ADD_END_LSB,  0xBF}, 
	/* Mode Setting */
	{REG_BINNING_MODE,  0x01},
	{REG_BINNING_HV,  0x22}, 
	{REG_BINNING_WEIGHTING,  0x08}, 
	{0x30D8,  0x04}, 
	{0x3200,  0x41}, 
	{0x3201,  0x41}, 
	/* Digital Crop & Scaling */
	{REG_DIG_CROP_X_OFFSET_MSB,  0x00}, 
	{REG_DIG_CROP_X_OFFSET_LSB,  0x00}, 
	{REG_DIG_CROP_Y_OFFSET_MSB,  0x00}, 
	{REG_DIG_CROP_Y_OFFSET_LSB,  0x02}, 
	{REG_DIG_CROP_WIDTH_MSB,  0x12}, 
	{REG_DIG_CROP_WIDTH_LSB,  0x10}, 
	{REG_DIG_CROP_HEIGHT_MSB,  0x0A}, 
	{REG_DIG_CROP_HEIGHT_LSB,  0x2C}, 
	/* Output Size Setting */
	{REG_X_OUT_SIZE_MSB,  0x12}, 
	{REG_X_OUT_SIZE_LSB,  0x10}, 
	{REG_Y_OUT_SIZE_MSB,  0x0A}, 
	{REG_Y_OUT_SIZE_LSB,  0x2C}, 
	/* Clock Setting */
	{REG_IVTPXCK_DIV,  0x08}, 
	{REG_IVTSYCK_DIV,  0x02}, 
	{REG_IVT_PREPLLCK_DIV,  0x04}, 
	{REG_PLL_IVT_MPY_MSB,  0x01},
	{REG_PLL_IVT_MPY_LSB,  0x51}, 
	{REG_IOPSYCK_DIV,  0x01},
	{REG_IOP_PREPLLCK_DIV,  0x04}, 
	{REG_IOP_MPY_MSB,  0x01},
	{REG_IOP_MPY_LSB,  0x5C}, 
	{REG_PLL_MULTI_DRV,  0x01},
	/* Other Setting */
	{0x30D9,  0x00}, 
	{0x32D5,  0x00}, 
	{0x32D6,  0x00}, 
	{0x401E,  0x00}, 
	{0x40B8,  0x05}, 
	{0x40B9,  0x7C}, 
	{0x40BC,  0x00}, 
	{0x40BD,  0xFF}, 
	{0x40BE,  0x00}, 
	{0x40BF,  0x0F}, 
	{0x41A4,  0x00}, 
	{0x5A09,  0x01},
	{0x5A17,  0x01},
	{0x5A25,  0x01},
	{0x5A33,  0x01},
	{0x98D7,  0xB4}, 
	{0x98D8,  0x8C}, 
	{0x98D9,  0x0A}, 
	{0x99C4,  0x16}, 
	/* Integration Setting */
	{REG_COARSE_INTEGRATION_TIME_MSB,  0x0E}, 
	{REG_COARSE_INTEGRATION_TIME_LSB,  0xEE}, 
	/* Gain Setting */
	{0x0204,  0x00}, 
	{0x0205,  0x00}, 
	{0x020E,  0x01},
	{0x020F,  0x00}, 
	/* PDAF Setting */
	{0x4018,  0x04}, 
	{0x4019,  0x80}, 
	{0x401A,  0x00}, 
	{0x401B,  0x01},
	/* DPC correction ctrl Setting */
	{REG_SING_DYNAMIC_CORR,  0x00}, 
	/* PDAF TYPE Setting */
	{0x3400,  0x02}, 
	/* PDAF TYPE2 Setting */
	{0x3093,  0x01},
	/* Signaling mode setting */
	{0x0111,  0x02},
	/* External Clock Setting */
	{REG_EXCK_FREQ_MSB,  0x1A},
	{REG_EXCK_FREQ_LSB,  0x00},
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};
struct reginfo sensor_imx682_setfile_B_2X2BIN_FULL_4000x3000_30FPS[] = {
	/* reg_2Bin_D */
	/* 2x2 Binning mode D 4000x3000 30fps */
	/* H: 4000 */
	/* W: 3000 */
	/* MIPI output setting */
	{REG_CSI_FORMAT_C,  0x0A}, 
	{REG_CSI_FORMAT_D,  0x0A}, 
	{REG_CSI_LANE,  0x02},
	/* Line Length PCK Setting */
	{REG_LINE_LEN_MSB,  0x24}, 
	{REG_LINE_LEN_LSB,  0xD8}, 
	/* Frame Length Lines Setting */
	{REG_FRAME_LEN_MSB,  0x0F}, 
	{REG_FRAME_LEN_LSB,  0x1E}, 
	/* ROI Setting */
	{REG_X_ADD_STA_MSB,  0x00}, 
	{REG_X_ADD_STA_LSB,  0x00}, 
	{REG_Y_ADD_STA_MSB,  0x01},
	{REG_Y_ADD_STA_LSB,  0xD0}, 
	{REG_X_ADD_END_MSB,  0x24}, 
	{REG_X_ADD_END_LSB,  0x1F}, 
	{REG_Y_ADD_END_MSB,  0x19}, 
	{REG_Y_ADD_END_LSB,  0x4F}, 
	/* Mode Setting */
	{REG_BINNING_MODE,  0x01},
	{REG_BINNING_HV,  0x22}, 
	{REG_BINNING_WEIGHTING,  0x08}, 
	{0x30D8,  0x04}, 
	{0x3200,  0x41}, 
	{0x3201,  0x41}, 
	/* Digital Crop & Scaling */
	{REG_DIG_CROP_X_OFFSET_MSB,  0x01},
	{REG_DIG_CROP_X_OFFSET_LSB,  0x38}, 
	{REG_DIG_CROP_Y_OFFSET_MSB,  0x00}, 
	{REG_DIG_CROP_Y_OFFSET_LSB,  0x04}, 
	{REG_DIG_CROP_WIDTH_MSB,  0x0F}, 
	{REG_DIG_CROP_WIDTH_LSB,  0xA0}, 
	{REG_DIG_CROP_HEIGHT_MSB,  0x0B}, 
	{REG_DIG_CROP_HEIGHT_LSB,  0xB8}, 
	/* Output Size Setting */
	{REG_X_OUT_SIZE_MSB,  0x0F}, 
	{REG_X_OUT_SIZE_LSB,  0xA0}, 
	{REG_Y_OUT_SIZE_MSB,  0x0B}, 
	{REG_Y_OUT_SIZE_LSB,  0xB8}, 
	/* Clock Setting */
	{REG_IVTPXCK_DIV,  0x08}, 
	{REG_IVTSYCK_DIV,  0x02}, 
	{REG_IVT_PREPLLCK_DIV,  0x04}, 
	{REG_PLL_IVT_MPY_MSB,  0x01},
	{REG_PLL_IVT_MPY_LSB,  0x51}, 
	{REG_IOPSYCK_DIV,  0x01},
	{REG_IOP_PREPLLCK_DIV,  0x04}, 
	{REG_IOP_MPY_MSB,  0x01},
	{REG_IOP_MPY_LSB,  0x5C}, 
	{REG_PLL_MULTI_DRV,  0x01},
	/* Other Setting */
	{0x30D9,  0x00}, 
	{0x32D5,  0x00}, 
	{0x32D6,  0x00}, 
	{0x401E,  0x00}, 
	{0x40B8,  0x05}, 
	{0x40B9,  0x7C}, 
	{0x40BC,  0x00}, 
	{0x40BD,  0xFF}, 
	{0x40BE,  0x00}, 
	{0x40BF,  0x0F}, 
	{0x41A4,  0x00}, 
	{0x5A09,  0x01},
	{0x5A17,  0x01},
	{0x5A25,  0x01},
	{0x5A33,  0x01},
	{0x98D7,  0xB4}, 
	{0x98D8,  0x8C}, 
	{0x98D9,  0x0A}, 
	{0x99C4,  0x16}, 
	/* Integration Setting */
	{REG_COARSE_INTEGRATION_TIME_MSB,  0x0E}, 
	{REG_COARSE_INTEGRATION_TIME_LSB,  0xEE}, 
	/* Gain Setting */
	{0x0204,  0x00}, 
	{0x0205,  0x00}, 
	{0x020E,  0x01},
	{0x020F,  0x00}, 
	/* PDAF Setting */
	{0x4018,  0x03}, 
	{0x4019,  0xE8}, 
	{0x401A,  0x00}, 
	{0x401B,  0x01},
	/* DPC correction ctrl Setting */
	{REG_SING_DYNAMIC_CORR,  0x00}, 
	/* PDAF TYPE Setting */
	{0x3400,  0x02}, 
	/* PDAF TYPE2 Setting */
	{0x3093,  0x01},
	/* Signaling mode setting */
	{0x0111,  0x02},
	/* External Clock Setting */
	{REG_EXCK_FREQ_MSB,  0x1A},
	{REG_EXCK_FREQ_LSB,  0x00},
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};

struct reginfo sensor_imx682_setfile_B_2X2BIN_FULL_4624x2604_60FPS_V7_BK[] = {
	/* MIPI output setting */
	{REG_CSI_FORMAT_C, 0x0a},
	{REG_CSI_FORMAT_D, 0x0a},
	{REG_CSI_LANE,      0x02},
	/* Frame Length Lines Setting */
	{REG_FRAME_LEN_MSB, 0x09},
	{REG_FRAME_LEN_LSB, 0xac},
	/* ROI Setting */
	{REG_X_ADD_STA_MSB, 0x00},
	{REG_X_ADD_STA_LSB, 0x00},
	{REG_Y_ADD_STA_MSB, 0x00},
	{REG_Y_ADD_STA_LSB, 0x00},
	{REG_X_ADD_END_MSB, 0x12},
	{REG_X_ADD_END_LSB, 0x2f},
	{0x034a, 0x0d},
	{0x034b, 0xa7},
	/* Mode Setting */
	{REG_BINNING_MODE,  0x01},
	{REG_BINNING_HV,  0x22},
	{REG_BINNING_WEIGHTING,  0x0a},
	{0x30D8,  0x04}, 
	{0x3200,  0x41}, 
	{0x3201,  0x41}, 
	/* Digital Crop & Scaling */
	{REG_DIG_CROP_X_OFFSET_MSB, 0x00},
	{REG_DIG_CROP_X_OFFSET_LSB, 0x00},
	{0x040a, 0x00},
	{0x040b, 0x00},
	{0x040c, 0x09},
	{0x040d, 0x18},
	{0x040e, 0x06},
	{0x040f, 0xd4},
	/* Output Size Setting */
	{0x034c, 0x09},
	{0x034d, 0x18},
	{0x034e, 0x06},
	{0x034f, 0xd4},
	/* Signaling mode setting */
	{0x0111,  0x03},
	/* External Clock Setting */
	{REG_EXCK_FREQ_MSB, 0x18},
	{REG_EXCK_FREQ_LSB, 0x00},
    /* Line Length PCK Setting */
	{REG_LINE_LEN_MSB, 0x24},
	{REG_LINE_LEN_LSB, 0x12},
    /* Clock Setting */
	{REG_IVTPXCK_DIV, 0x06},
	{REG_IVTSYCK_DIV, 0x04},
	{REG_IVT_PREPLLCK_DIV, 0x04},
	{REG_PLL_IVT_MPY_MSB, 0x01},
	{REG_PLL_IVT_MPY_LSB, 0x57},
	{REG_IOPPXCK_DIV, 0x0a},
	{REG_IOPSYCK_DIV, 0x02},
	{REG_IOP_PREPLLCK_DIV, 0x04},
	{REG_IOP_MPY_MSB, 0x01},
	{REG_IOP_MPY_LSB, 0x49},
	{REG_PLL_MULTI_DRV, 0x01},
    /* ------------ */
	/* Other Setting */
	{0x30D9,  0x01},
	{0x32D5,  0x01},
	{0x32D6,  0x01},
	{0x401E,  0x00},
	{0x40B8,  0x01},
	{0x40B9,  0x90},
	{0x40BC,  0x00},
	{0x40BD,  0xAE},
	{0x40BE,  0x00},
	{0x40BF,  0xAE},
	{0x41A4,  0x00},
	{0x5A09,  0x01},
	{0x5A17,  0x01},
	{0x5A25,  0x01},
	{0x5A33,  0x01},
	{0x98D7,  0x14},
	{0x98D8,  0x14},
	{0x98D9,  0x00},
	{0x99C4,  0x00},
	/* Integration Setting */
	{REG_COARSE_INTEGRATION_TIME_MSB,  0x1B},
	{REG_COARSE_INTEGRATION_TIME_LSB,  0x88},
	/* Gain Setting */
	{0x0204,  0x00},
	{0x0205,  0x00},
	{0x020E,  0x01},
	{0x020F,  0x00},
	/* PDAF Setting */
	{0x4018,  0x04},
	{0x4019,  0x80},
	{0x401A,  0x00},
	{0x401B,  0x01},
	/* DPC correction ctrl Setting */
	{REG_SING_DYNAMIC_CORR,  0x01},
	/* PDAF TYPE Setting */
	{0x3400,  0x02},
	/* PDAF TYPE2 Setting */
	{0x3093,  0x01},
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};


struct reginfo sensor_imx682_setfile_B_2X2BIN_FULL_4624x2604_60FPS_V5_BK[] = {
	/* MIPI output setting */
	{REG_CSI_FORMAT_C,  0x0A},
	{REG_CSI_FORMAT_D,  0x0A},
	{REG_CSI_LANE,  0x02},
	/* Frame Length Lines Setting */
	{REG_FRAME_LEN_MSB, 0x08},
	{REG_FRAME_LEN_LSB, 0xff},
	/* ROI Setting */
	{REG_X_ADD_STA_MSB, 0x01},
	{REG_X_ADD_STA_LSB, 0x98},
	{REG_Y_ADD_STA_MSB, 0x02},
	{REG_Y_ADD_STA_LSB, 0xa2},
	{REG_X_ADD_END_MSB, 0x10},
	{REG_X_ADD_END_LSB, 0x97},
	{0x034a, 0x0b},
	{0x034b, 0x15},
	{0x0220, 0x00},
	{0x0221, 0x11},
	{0x0222, 0x01},
	/* Mode Setting */
	{REG_BINNING_MODE, 0x01},
	{REG_BINNING_HV, 0x22},
	{REG_BINNING_WEIGHTING, 0x0a},
	{0x30D8, 0x00},
	{0x3200, 0x41},
	{0x3201, 0x41},
	/* Digital Crop & Scaling */
	{REG_DIG_CROP_X_OFFSET_MSB, 0x00},
	{REG_DIG_CROP_X_OFFSET_LSB, 0x00},
	{0x040a, 0x00},
	{0x040b, 0x00},
	{0x040c, 0x07},
	{0x040d, 0x80},
	{0x040e, 0x04},
	{0x040f, 0x38},
	/* Output Size Setting */
	{0x034c, 0x07},
	{0x034d, 0x80},
	{0x034e, 0x04},
	{0x034f, 0x38},
	/* Signaling mode setting */
	{0x0111,  0x02},
	/* External Clock Setting */
	{REG_EXCK_FREQ_MSB,  0x1A},
	{REG_EXCK_FREQ_LSB,  0x00},
    /* Line Length PCK Setting */
	{REG_LINE_LEN_MSB, 0x25},
	{REG_LINE_LEN_LSB, 0xd9},
    /* Clock Setting */
	{REG_IVTPXCK_DIV, 0x06},
	{REG_IVTSYCK_DIV, 0x04},
	{REG_IVT_PREPLLCK_DIV, 0x04},
	{REG_PLL_IVT_MPY_MSB, 0x01},
	{REG_PLL_IVT_MPY_LSB, 0x57},
	{REG_IOPPXCK_DIV, 0x0a},
	{REG_IOPSYCK_DIV, 0x02},
	{REG_IOP_PREPLLCK_DIV, 0x04},
	{REG_IOP_MPY_MSB, 0x01},
	{REG_IOP_MPY_LSB, 0x49},
	{REG_PLL_MULTI_DRV, 0x01},
    /* ------------ */
	{REG_REQ_LINK_BIT_RATE_MSB, 0x07},
	{REG_REQ_LINK_BIT_RATE_LMSB, 0xb6},
	{REG_REQ_LINK_BIT_RATE_MLSB, 0x00},
	{REG_REQ_LINK_BIT_RATE_LSB, 0x00},
	{0x3e20, 0x01},
	{0x3e37, 0x00},
	{0x3e3b, 0x00},
	{0x0106, 0x00},
	{0x0b00, 0x00},
	{0x3230, 0x00},
	{0x3f14, 0x01},
	{0x3f3c, 0x01},
	{REG_ADC_BIT_SETTING, 0x0a},
	{0x3fbc, 0x00},
	{0x3c06, 0x00},
	{0x3c07, 0x48},
	{0x3c0a, 0x00},
	{0x3c0b, 0x00},
	{0x3f78, 0x00},
	{0x3f79, 0x40},
	{0x3f7c, 0x00},
	{0x3f7d, 0x00},
	/* Other Setting */
	{0x30D9,  0x01},
	{0x32D5,  0x00},
	{0x32D6,  0x00},
	{0x401E,  0x00},
	{0x40B8,  0x04},
	{0x40B9,  0xC4},
	{0x40BC,  0x00},
	{0x40BD,  0xB4},
	{0x40BE,  0x00},
	{0x40BF,  0xB4},
	{0x41A4,  0x06},
	{0x5A09,  0x01},
	{0x5A17,  0x01},
	{0x5A25,  0x01},
	{0x5A33,  0x01},
	{0x98D7,  0xB4},
	{0x98D8,  0x8C},
	{0x98D9,  0x0A},
	{0x99C4,  0x16},
	/* Integration Setting */
	{REG_COARSE_INTEGRATION_TIME_MSB,  0x0B},
	{REG_COARSE_INTEGRATION_TIME_LSB,  0x33},
	/* Gain Setting */
	{0x0204,  0x00},
	{0x0205,  0x00},
	{0x020E,  0x01},
	{0x020F,  0x00},
	/* PDAF Setting */
	{0x4018,  0x00},
	{0x4019,  0x00},
	{0x401A,  0x00},
	{0x401B,  0x00},
	/* DPC correction ctrl Setting */
	{REG_SING_DYNAMIC_CORR,  0x00},
	/* PDAF TYPE Setting */
	{0x3400,  0x01},//{0x3400,  0x02},
	/* PDAF TYPE2 Setting */
	{0x3093,  0x00},
	/* Image Quality adjustment setting */
	{0x32D9,  0x01},
	{0x85C0,  0x01},
	{0xA503,  0x04}, 
	{0xA533,  0x3F}, 
	{0xA53C,  0x06}, 
	{0xA53F,  0x04}, 
	{0xA56F,  0x3F}, 
	{0xA654,  0x01},
	{0xA655,  0x68}, 
	{0xA6D2,  0x01},
	{0xA6D3,  0x68}, 
	{0xA6D6,  0x00}, 
	{0xA6D7,  0x4C}, 
	{0xA737,  0x20}, 
	{0xAC2C,  0x05}, 
	{0xAC5C,  0x05}, 
	{0xAC8C,  0x05}, 
	{0xB026,  0x00},
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};
struct reginfo sensor_imx682_setfile_B_2X2BIN_FULL_4624x2604_60FPS_V6_BK[] = {
	/* MIPI output setting */
	{REG_CSI_FORMAT_C,  0x0A},
	{REG_CSI_FORMAT_D,  0x0A},
	{REG_CSI_LANE,  0x02},
	/* Frame Length Lines Setting */
	{REG_FRAME_LEN_MSB,  0x0B},
	{REG_FRAME_LEN_LSB,  0x63},
	/* ROI Setting */
	{REG_X_ADD_STA_MSB,  0x00}, /*	x_addr_start[15:8]	*/
	{REG_X_ADD_STA_LSB,  0x00}, /*	x_addr_start[7:0]	*/
	{REG_Y_ADD_STA_MSB,  0x03}, /*	y_addr_start[15:8]	*/
	{REG_Y_ADD_STA_LSB,  0x60}, /*	y_addr_start[7:0]	*/
	{REG_X_ADD_END_MSB,  0x24}, /*	x_addr_end[15:8]	*/
	{REG_X_ADD_END_LSB,  0x1F}, /*	x_addr_end[7:0]	*/
	{REG_Y_ADD_END_MSB,  0x17}, /*	y_addr_end[15:8]	*/
	{REG_Y_ADD_END_LSB,  0xBF},  /*y_addr_end[7:0]	*/
	/* Mode Setting */
	{REG_BINNING_MODE,  0x01},  /* Binning mode: Enable */
	{REG_BINNING_HV,  0x02},  /* Binning Type for Horizontal */
	{REG_BINNING_WEIGHTING,  0x08},  /* Binning Type for Vertical   */
	{0x30D8,  0x00},
	{0x3200,  0x41},
	{0x3201,  0x41},
	/* Digital Crop & Scaling */
	{REG_DIG_CROP_X_OFFSET_MSB,  0x00},
	{REG_DIG_CROP_X_OFFSET_LSB,  0x00},
	{REG_DIG_CROP_Y_OFFSET_MSB,  0x00},
	{REG_DIG_CROP_Y_OFFSET_LSB,  0x02},
	{REG_DIG_CROP_WIDTH_MSB,  0x12},
	{REG_DIG_CROP_WIDTH_LSB,  0x10},
	{REG_DIG_CROP_HEIGHT_MSB,  0x0A},
	{REG_DIG_CROP_HEIGHT_LSB,  0x2C},
	/* Output Size Setting */
	{REG_X_OUT_SIZE_MSB,  0x12},  /*	x_output_size[15:8]	*/
	{REG_X_OUT_SIZE_LSB,  0x10},  /*	x_output_size[7:0]	*/
	{REG_Y_OUT_SIZE_MSB,  0x0A},  /*	y_output_size[15:8]	*/
	{REG_Y_OUT_SIZE_LSB,  0x2C},  /*	y_output_size[7:0]	*/
	/* Signaling mode setting */
	{0x0111,  0x02},
	/* External Clock Setting */
	{REG_EXCK_FREQ_MSB,  0x1A},
	{REG_EXCK_FREQ_LSB,  0x00},
    /* Line Length PCK Setting */
	{REG_LINE_LEN_MSB, 0x25},
	{REG_LINE_LEN_LSB, 0xd9},
    /* Clock Setting */
	{REG_IVTPXCK_DIV, 0x06},
	{REG_IVTSYCK_DIV, 0x04},
	{REG_IVT_PREPLLCK_DIV, 0x04},
	{REG_PLL_IVT_MPY_MSB, 0x01},
	{REG_PLL_IVT_MPY_LSB, 0x57},
	{REG_IOPPXCK_DIV, 0x0a},
	{REG_IOPSYCK_DIV, 0x02},
	{REG_IOP_PREPLLCK_DIV, 0x04},
	{REG_IOP_MPY_MSB, 0x01},
	{REG_IOP_MPY_LSB, 0x49},
	{REG_PLL_MULTI_DRV, 0x01},
    /* ------------ */
	{REG_REQ_LINK_BIT_RATE_MSB, 0x07},
	{REG_REQ_LINK_BIT_RATE_LMSB, 0xb6},
	{REG_REQ_LINK_BIT_RATE_MLSB, 0x00},
	{REG_REQ_LINK_BIT_RATE_LSB, 0x00},
	{0x3e20, 0x01},
	{0x3e37, 0x00},
	{0x3e3b, 0x00},
	{0x0106, 0x00},
	{0x0b00, 0x00},
	{0x3230, 0x00},
	{0x3f14, 0x01},
	{0x3f3c, 0x01},
	{REG_ADC_BIT_SETTING, 0x0a},
	{0x3fbc, 0x00},
	{0x3c06, 0x00},
	{0x3c07, 0x48},
	{0x3c0a, 0x00},
	{0x3c0b, 0x00},
	{0x3f78, 0x00},
	{0x3f79, 0x40},
	{0x3f7c, 0x00},
	{0x3f7d, 0x00},
	/* Other Setting */
	{0x30D9,  0x01},
	{0x32D5,  0x00},
	{0x32D6,  0x00},
	{0x401E,  0x00},
	{0x40B8,  0x04},
	{0x40B9,  0xC4},
	{0x40BC,  0x00},
	{0x40BD,  0xB4},
	{0x40BE,  0x00},
	{0x40BF,  0xB4},
	{0x41A4,  0x06},
	{0x5A09,  0x01},
	{0x5A17,  0x01},
	{0x5A25,  0x01},
	{0x5A33,  0x01},
	{0x98D7,  0xB4},
	{0x98D8,  0x8C},
	{0x98D9,  0x0A},
	{0x99C4,  0x16},
	/* Integration Setting */
	{REG_COARSE_INTEGRATION_TIME_MSB,  0x0B},
	{REG_COARSE_INTEGRATION_TIME_LSB,  0x33},
	/* Gain Setting */
	{0x0204,  0x00},
	{0x0205,  0x00},
	{0x020E,  0x01},
	{0x020F,  0x00},
	/* PDAF Setting */
	{0x4018,  0x00},
	{0x4019,  0x00},
	{0x401A,  0x00},
	{0x401B,  0x00},
	/* DPC correction ctrl Setting */
	{REG_SING_DYNAMIC_CORR,  0x00},
	/* PDAF TYPE Setting */
	{0x3400,  0x01},
	/* PDAF TYPE2 Setting */
	{0x3093,  0x00},
	/* Image Quality adjustment setting */
	{0x32D9,  0x01},
	{0x85C0,  0x01},
	{0xA503,  0x04}, 
	{0xA533,  0x3F}, 
	{0xA53C,  0x06}, 
	{0xA53F,  0x04}, 
	{0xA56F,  0x3F}, 
	{0xA654,  0x01},
	{0xA655,  0x68}, 
	{0xA6D2,  0x01},
	{0xA6D3,  0x68}, 
	{0xA6D6,  0x00}, 
	{0xA6D7,  0x4C}, 
	{0xA737,  0x20}, 
	{0xAC2C,  0x05}, 
	{0xAC5C,  0x05}, 
	{0xAC8C,  0x05}, 
	{0xB026,  0x00},
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};
struct reginfo sensor_imx682_2X2BIN_2000x1128_60FPS[] = 
{
    /* Line Length PCK Setting */
	{REG_LINE_LEN_MSB,  0x42}, 
	{REG_LINE_LEN_LSB,  0x40}, 
	/* Frame Length Lines Setting */
	{REG_FRAME_LEN_MSB,  0x0B}, 
	{REG_FRAME_LEN_LSB,  0x63}, 
	/*ROI Setting*/
	{REG_X_ADD_STA_MSB, 0x00},
	{REG_X_ADD_STA_LSB, 0x00},
	{REG_Y_ADD_STA_MSB, 0x02},
	{REG_Y_ADD_STA_LSB, 0xE8},
	{REG_X_ADD_END_MSB, 0x1F},
	{REG_X_ADD_END_LSB, 0x3F},
	{REG_Y_ADD_END_MSB, 0x14},
	{REG_Y_ADD_END_LSB, 0x87},
	/* Mode Setting */
	{REG_BINNING_MODE,  0x01},  /* Binning mode: Enable        */
	{REG_BINNING_HV,    0x22},  /* Binning Type for Horizontal */
	{REG_BINNING_WEIGHTING,  0x08},  /* Binning Type for Vertical   */
	{0x30D8,  0x00},
	{0x3200,  0x41},
	{0x3201,  0x41},
	/*Digital Crop & Scaling*/
	{0x0401, 0x00},
	{0x0404, 0x00},
	{0x0405, 0x10},
	{REG_DIG_CROP_X_OFFSET_MSB, 0x00},
	{REG_DIG_CROP_X_OFFSET_LSB, 0x00},
	{REG_DIG_CROP_Y_OFFSET_MSB, 0x00},
	{REG_DIG_CROP_Y_OFFSET_LSB, 0x00},
	{REG_DIG_CROP_WIDTH_MSB, 0x07},
	{REG_DIG_CROP_WIDTH_LSB, 0xD0},
	{REG_DIG_CROP_HEIGHT_MSB, 0x04},
	{REG_DIG_CROP_HEIGHT_LSB, 0x68},
	/*Output Size Setting*/
	{REG_X_OUT_SIZE_MSB, 0x07},
	{REG_X_OUT_SIZE_LSB, 0xD0},
	{REG_Y_OUT_SIZE_MSB, 0x04},
	{REG_Y_OUT_SIZE_LSB, 0x68},
	/*Clock Setting*/
	{REG_IVTPXCK_DIV, 0x06},
	{REG_IVTSYCK_DIV, 0x04},
	{REG_IVT_PREPLLCK_DIV, 0x04},
	{REG_PLL_IVT_MPY_MSB, 0x01},
	{REG_PLL_IVT_MPY_LSB, 0x57},
	{REG_IOPPXCK_DIV, 0x0a},
	{REG_IOPSYCK_DIV, 0x02},
	{REG_IOP_PREPLLCK_DIV, 0x04},
	{REG_IOP_MPY_MSB, 0x01},
	{REG_IOP_MPY_LSB, 0x49},
	{REG_PLL_MULTI_DRV, 0x01},
	/*Integration Setting*/
	{REG_COARSE_INTEGRATION_TIME_MSB, 0x04},
	{REG_COARSE_INTEGRATION_TIME_LSB, 0xFC},
	{0x0224, 0x01},
	{0x0225, 0xF4},
	{0x3FE0, 0x01},
	{0x3FE1, 0xF4},
	/*Gain Setting*/
	{0x0204, 0x00},
	{0x0205, 0x70},
	{0x0216, 0x00},
	{0x0217, 0x70},
	{0x0218, 0x01},
	{0x0219, 0x00},
	{0x020E, 0x01},
	{0x020F, 0x00},
	{0x0210, 0x01},
	{0x0211, 0x00},
	{0x0212, 0x01},
	{0x0213, 0x00},
	{0x0214, 0x01},
	{0x0215, 0x00},
	{0x3FE2, 0x00},
	{0x3FE3, 0x70},
	{0x3FE4, 0x01},
	{0x3FE5, 0x00},
	/*PDAF TYPE2 Setting*/
	{0x3E20, 0x01},
	{0x3E3B, 0x00},
	{0x4434, 0x00},
	{0x4435, 0xF8},
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};

struct reginfo sensor_imx682_2X2BIN_4624x2604_60FPS[] = 
{
	/* Frame Length Lines Setting */
	{REG_FRAME_LEN_MSB,  0x0B}, 
	{REG_FRAME_LEN_LSB,  0x63}, 
	/* ROI Setting */
	{REG_X_ADD_STA_MSB,  0x00}, /*	x_addr_start[15:8]	*/
	{REG_X_ADD_STA_LSB,  0x00}, /*	x_addr_start[7:0]	*/
	{REG_Y_ADD_STA_MSB,  0x03}, /*	y_addr_start[15:8]	*/
	{REG_Y_ADD_STA_LSB,  0x60}, /*	y_addr_start[7:0]	*/
	{REG_X_ADD_END_MSB,  0x24}, /*	x_addr_end[15:8]	*/
	{REG_X_ADD_END_LSB,  0x1F}, /*	x_addr_end[7:0]	    */
	{REG_Y_ADD_END_MSB,  0x17}, /*	y_addr_end[15:8]	*/
	{REG_Y_ADD_END_LSB,  0xBF}, /*	y_addr_end[7:0]	    */
	/* Mode Setting */
	{REG_BINNING_MODE,  0x01},  /* Binning mode: Enable        */
	{REG_BINNING_HV,  0x22},  /* Binning Type for Horizontal */
	{REG_BINNING_WEIGHTING,  0x08},  /* Binning Type for Vertical   */
	{0x30D8,  0x00},
	{0x3200,  0x41},
	{0x3201,  0x41},
	/* Digital Crop & Scaling */
	{REG_DIG_CROP_X_OFFSET_MSB,  0x00},
	{REG_DIG_CROP_X_OFFSET_LSB,  0x00},
	{REG_DIG_CROP_Y_OFFSET_MSB,  0x00},
	{REG_DIG_CROP_Y_OFFSET_LSB,  0x00},
	{REG_DIG_CROP_WIDTH_MSB,  0x12},
	{REG_DIG_CROP_WIDTH_LSB,  0x10},
	{REG_DIG_CROP_HEIGHT_MSB,  0x0A},
	{REG_DIG_CROP_HEIGHT_LSB,  0x2C},
	/* Output Size Setting */
	{REG_X_OUT_SIZE_MSB,  0x12},  /*	x_output_size[15:8]	*/
	{REG_X_OUT_SIZE_LSB,  0x10},  /*	x_output_size[7:0]	*/
	{REG_Y_OUT_SIZE_MSB,  0x0A},  /*	y_output_size[15:8]	*/
	{REG_Y_OUT_SIZE_LSB,  0x2C},  /*	y_output_size[7:0]	*/
	/* External Clock Setting */
	{REG_EXCK_FREQ_MSB,  0x1A},
	{REG_EXCK_FREQ_LSB,  0x00},
    /* Line Length PCK Setting */
	{REG_LINE_LEN_MSB,  0x42}, 
	{REG_LINE_LEN_LSB,  0x40}, 
    /* Clock Setting */
	{REG_IVTPXCK_DIV, 0x06},
	{REG_IVTSYCK_DIV, 0x04},
	{REG_IVT_PREPLLCK_DIV, 0x04},
	{REG_PLL_IVT_MPY_MSB, 0x01},
	{REG_PLL_IVT_MPY_LSB, 0x57},
	{REG_IOPPXCK_DIV, 0x0a},
	{REG_IOPSYCK_DIV, 0x02},
	{REG_IOP_PREPLLCK_DIV, 0x04},
	{REG_IOP_MPY_MSB, 0x01},
	{REG_IOP_MPY_LSB, 0x49},
	{REG_PLL_MULTI_DRV, 0x01},
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};
struct reginfo sensor_imx682_setfile_B_2X2BIN_FULL_4624x2604_60FPS_V2_BK[] = {
	/* MIPI output setting */
	{REG_CSI_FORMAT_C,  0x0A},
	{REG_CSI_FORMAT_D,  0x0A},
	{REG_CSI_LANE,  0x02},
	/* Frame Length Lines Setting */
	{REG_FRAME_LEN_MSB,  0x0B},
	{REG_FRAME_LEN_LSB,  0x63},
	/* ROI Setting */
	{REG_X_ADD_STA_MSB,  0x00}, /*	x_addr_start[15:8]	*/
	{REG_X_ADD_STA_LSB,  0x00}, /*	x_addr_start[7:0]	*/
	{REG_Y_ADD_STA_MSB,  0x03}, /*	y_addr_start[15:8]	*/
	{REG_Y_ADD_STA_LSB,  0x60}, /*	y_addr_start[7:0]	*/
	{REG_X_ADD_END_MSB,  0x24}, /*	x_addr_end[15:8]	*/
	{REG_X_ADD_END_LSB,  0x1F}, /*	x_addr_end[7:0]	*/
	{REG_Y_ADD_END_MSB,  0x17}, /*	y_addr_end[15:8]	*/
	{REG_Y_ADD_END_LSB,  0xBF},  /*	y_addr_end[7:0]	*/
	/* Mode Setting */
	{REG_BINNING_MODE,  0x01},  /* Binning mode: Enable */
	{REG_BINNING_HV,  0x22},  /* Binning Type for Horizontal */
	{REG_BINNING_WEIGHTING,  0x08},  /* Binning Type for Vertical   */
	{0x30D8,  0x00},
	{0x3200,  0x41},
	{0x3201,  0x41},
	/* Digital Crop & Scaling */
	{REG_DIG_CROP_X_OFFSET_MSB,  0x00},
	{REG_DIG_CROP_X_OFFSET_LSB,  0x00},
	{REG_DIG_CROP_Y_OFFSET_MSB,  0x00},
	{REG_DIG_CROP_Y_OFFSET_LSB,  0x02},
	{REG_DIG_CROP_WIDTH_MSB,  0x12},
	{REG_DIG_CROP_WIDTH_LSB,  0x10},
	{REG_DIG_CROP_HEIGHT_MSB,  0x0A},
	{REG_DIG_CROP_HEIGHT_LSB,  0x2C},
	/* Output Size Setting */
	{REG_X_OUT_SIZE_MSB,  0x12},  /*	x_output_size[15:8]	*/
	{REG_X_OUT_SIZE_LSB,  0x10},  /*	x_output_size[7:0]	*/
	{REG_Y_OUT_SIZE_MSB,  0x0A},  /*	y_output_size[15:8]	*/
	{REG_Y_OUT_SIZE_LSB,  0x2C},  /*	y_output_size[7:0]	*/
    /* Line Length PCK Setting */
	{REG_LINE_LEN_MSB, 0x25},
	{REG_LINE_LEN_LSB, 0xd9},
    /* Clock Setting */
	{REG_IVTPXCK_DIV, 0x06},
	{REG_IVTSYCK_DIV, 0x04},
	{REG_IVT_PREPLLCK_DIV, 0x04},
	{REG_PLL_IVT_MPY_MSB, 0x01},
	{REG_PLL_IVT_MPY_LSB, 0x57},
	{REG_IOPPXCK_DIV, 0x0a},
	{REG_IOPSYCK_DIV, 0x02},
	{REG_IOP_PREPLLCK_DIV, 0x04},
	{REG_IOP_MPY_MSB, 0x01},
	{REG_IOP_MPY_LSB, 0x49},
	{REG_PLL_MULTI_DRV, 0x01},
    /* ------------ */
	///* Line Length PCK Setting */
	//{REG_LINE_LEN_MSB,  0x17},
	//{REG_LINE_LEN_LSB,  0x70},
	///* PLL Clock Setting */
	//{REG_IVTPXCK_DIV,  0x08}, /*	vt_pix_clk_div[7:0]	    The Pixel Clock Divider for IVTS   */
	//{REG_IVTSYCK_DIV,  0x02}, /*	vt_sys_clk_div[7:0]	    The System Clock Divider*/
	//{REG_IVT_PREPLLCK_DIV,  0x04}, /*	pre_pll_clk_div[7:0]	The pre-PLL Clock Divider */
	//{REG_PLL_IVT_MPY_MSB,  0x01}, /* PLL_VT_MPY[10:8]        The PLL multiplier*/
	//{REG_PLL_IVT_MPY_LSB,  0x43}, /* PLL_VT_MPY[7:0]         The PLL multiplier*/
	//{REG_IOPSYCK_DIV,  0x01}, /* OPSYCK_DIV              The System Clock Divider*/
	//{REG_IOP_PREPLLCK_DIV,  0x04}, /* The pre-PLL Clock Divider for IOPS */
	//{REG_IOP_MPY_MSB,  0x01}, /* The PLL multiplier for IOPS [10:8] */
	//{REG_IOP_MPY_LSB,  0x5C}, /* The PLL multiplier for IOPS [7:0]  */
	//{REG_PLL_MULTI_DRV,  0x01}, /* PLL mode select: Dual Mode         */
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};

/* 1080p 60fps mode */
struct reginfo imx682_1920x1080_regs[] =
{
	{REG_CSI_LANE,  0x01},
    /* Line Length PCK Setting */
	{REG_LINE_LEN_MSB, 0x25},
	{REG_LINE_LEN_LSB, 0xd9},
    /* Frame Length Lines Setting */
	{REG_FRAME_LEN_MSB, 0x08},
	{REG_FRAME_LEN_LSB, 0xff},
    /* ROI Setting */
	{REG_X_ADD_STA_MSB, 0x01},
	{REG_X_ADD_STA_LSB, 0x98},
	{REG_Y_ADD_STA_MSB, 0x02},
	{REG_Y_ADD_STA_LSB, 0xa2},
	{REG_X_ADD_END_MSB, 0x10},
	{REG_X_ADD_END_LSB, 0x97},
	{0x034a, 0x0b},
	{0x034b, 0x15},
    /* Mode Setting */
	{REG_BINNING_MODE, 0x01},
	{REG_BINNING_HV, 0x22},
	{REG_BINNING_WEIGHTING, 0x08},
	{0x30D8, 0x00},
	{0x3200, 0x41},
	{0x3201, 0x41},
    /* Digital Crop & Scaling */
	{REG_DIG_CROP_X_OFFSET_MSB, 0x00},
	{REG_DIG_CROP_X_OFFSET_LSB, 0x00},
	{0x040a, 0x00},
	{0x040b, 0x00},
	{0x040c, 0x07},
	{0x040d, 0x80},
	{0x040e, 0x04},
	{0x040f, 0x38},
    /* Output Size Setting */
	{0x034c, 0x07},
	{0x034d, 0x80},
	{0x034e, 0x04},
	{0x034f, 0x38},
    /* Clock Setting */
	{REG_IVTPXCK_DIV, 0x06},
	{REG_IVTSYCK_DIV, 0x04},
	{REG_IVT_PREPLLCK_DIV, 0x04},
	{REG_PLL_IVT_MPY_MSB, 0x01},
	{REG_PLL_IVT_MPY_LSB, 0x57},
	{REG_IOPPXCK_DIV, 0x0a},
	{REG_IOPSYCK_DIV, 0x02},
	{REG_IOP_PREPLLCK_DIV, 0x04},
	{REG_IOP_MPY_MSB, 0x01},
	{REG_IOP_MPY_LSB, 0x49},
	{REG_PLL_MULTI_DRV, 0x01},
	{SENSOR_GW1_WBGAIN_RED, 0x03},
	{SENSOR_GW1_WBGAIN_GREEN, 0x1},
	{SENSOR_GW1_WBGAIN_BLUE, 0x03},
	/* Image Tuning */
	{0x3D8A, 0x01},
	{0x7B3B, 0x01},
	{0x7B4C, 0x00},
	{0x9905, 0x00},
	{0x9907, 0x00},
	{0x9909, 0x00},
	{0x990B, 0x00},
	{0x9944, 0x3C},
	{0x9947, 0x3C},
	{0x994A, 0x8C},
	{0x994B, 0x50},
	{0x994C, 0x1B},
	{0x994D, 0x8C},
	{0x994E, 0x50},
	{0x994F, 0x1B},
	{0x9950, 0x8C},
	{0x9951, 0x1B},
	{0x9952, 0x0A},
	{0x9953, 0x8C},
	{0x9954, 0x1B},
	{0x9955, 0x0A},
	{0x9A13, 0x04},
	{0x9A14, 0x04},
	{0x9A19, 0x00},
	{0x9A1C, 0x04},
	{0x9A1D, 0x04},
	{0x9A26, 0x05},
	{0x9A27, 0x05},
	{0x9A2C, 0x01},
	{0x9A2D, 0x03},
	{0x9A2F, 0x05},
	{0x9A30, 0x05},
	{0x9A41, 0x00},
	{0x9A46, 0x00},
	{0x9A47, 0x00},
	{0x9C17, 0x35},
	{0x9C1D, 0x31},
	{0x9C29, 0x50},
	{0x9C3B, 0x2F},
	{0x9C41, 0x6B},
	{0x9C47, 0x2D},
	{0x9C4D, 0x40},
	{0x9C6B, 0x00},
	{0x9C71, 0xC8},
	{0x9C73, 0x32},
	{0x9C75, 0x04},
	{0x9C7D, 0x2D},
	{0x9C83, 0x40},
	{0x9C94, 0x3F},
	{0x9C95, 0x3F},
	{0x9C96, 0x3F},
	{0x9C97, 0x00},
	{0x9C98, 0x00},
	{0x9C99, 0x00},
	{0x9C9A, 0x3F},
	{0x9C9B, 0x3F},
	{0x9C9C, 0x3F},
	{0x9CA0, 0x0F},
	{0x9CA1, 0x0F},
	{0x9CA2, 0x0F},
	{0x9CA3, 0x00},
	{0x9CA4, 0x00},
	{0x9CA5, 0x00},
	{0x9CA6, 0x1E},
	{0x9CA7, 0x1E},
	{0x9CA8, 0x1E},
	{0x9CA9, 0x00},
	{0x9CAA, 0x00},
	{0x9CAB, 0x00},
	{0x9CAC, 0x09},
	{0x9CAD, 0x09},
	{0x9CAE, 0x09},
	{0x9CBD, 0x50},
	{0x9CBF, 0x50},
	{0x9CC1, 0x50},
	{0x9CC3, 0x40},
	{0x9CC5, 0x40},
	{0x9CC7, 0x40},
	{0x9CC9, 0x0A},
	{0x9CCB, 0x0A},
	{0x9CCD, 0x0A},
	{0x9D17, 0x35},
	{0x9D1D, 0x31},
	{0x9D29, 0x50},
	{0x9D3B, 0x2F},
	{0x9D41, 0x6B},
	{0x9D47, 0x42},
	{0x9D4D, 0x5A},
	{0x9D6B, 0x00},
	{0x9D71, 0xC8},
	{0x9D73, 0x32},
	{0x9D75, 0x04},
	{0x9D7D, 0x42},
	{0x9D83, 0x5A},
	{0x9D94, 0x3F},
	{0x9D95, 0x3F},
	{0x9D96, 0x3F},
	{0x9D97, 0x00},
	{0x9D98, 0x00},
	{0x9D99, 0x00},
	{0x9D9A, 0x3F},
	{0x9D9B, 0x3F},
	{0x9D9C, 0x3F},
	{0x9D9D, 0x1F},
	{0x9D9E, 0x1F},
	{0x9D9F, 0x1F},
	{0x9DA0, 0x0F},
	{0x9DA1, 0x0F},
	{0x9DA2, 0x0F},
	{0x9DA3, 0x00},
	{0x9DA4, 0x00},
	{0x9DA5, 0x00},
	{0x9DA6, 0x1E},
	{0x9DA7, 0x1E},
	{0x9DA8, 0x1E},
	{0x9DA9, 0x00},
	{0x9DAA, 0x00},
	{0x9DAB, 0x00},
	{0x9DAC, 0x09},
	{0x9DAD, 0x09},
	{0x9DAE, 0x09},
	{0x9DC9, 0x0A},
	{0x9DCB, 0x0A},
	{0x9DCD, 0x0A},
	{0x9E17, 0x35},
	{0x9E1D, 0x31},
	{0x9E29, 0x50},
	{0x9E3B, 0x2F},
	{0x9E41, 0x6B},
	{0x9E47, 0x2D},
	{0x9E4D, 0x40},
	{0x9E6B, 0x00},
	{0x9E71, 0xC8},
	{0x9E73, 0x32},
	{0x9E75, 0x04},
	{0x9E94, 0x0F},
	{0x9E95, 0x0F},
	{0x9E96, 0x0F},
	{0x9E97, 0x00},
	{0x9E98, 0x00},
	{0x9E99, 0x00},
	{0x9EA0, 0x0F},
	{0x9EA1, 0x0F},
	{0x9EA2, 0x0F},
	{0x9EA3, 0x00},
	{0x9EA4, 0x00},
	{0x9EA5, 0x00},
	{0x9EA6, 0x3F},
	{0x9EA7, 0x3F},
	{0x9EA8, 0x3F},
	{0x9EA9, 0x00},
	{0x9EAA, 0x00},
	{0x9EAB, 0x00},
	{0x9EAC, 0x09},
	{0x9EAD, 0x09},
	{0x9EAE, 0x09},
	{0x9EC9, 0x0A},
	{0x9ECB, 0x0A},
	{0x9ECD, 0x0A},
	{0x9F17, 0x35},
	{0x9F1D, 0x31},
	{0x9F29, 0x50},
	{0x9F3B, 0x2F},
	{0x9F41, 0x6B},
	{0x9F47, 0x42},
	{0x9F4D, 0x5A},
	{0x9F6B, 0x00},
	{0x9F71, 0xC8},
	{0x9F73, 0x32},
	{0x9F75, 0x04},
	{0x9F94, 0x0F},
	{0x9F95, 0x0F},
	{0x9F96, 0x0F},
	{0x9F97, 0x00},
	{0x9F98, 0x00},
	{0x9F99, 0x00},
	{0x9F9A, 0x2F},
	{0x9F9B, 0x2F},
	{0x9F9C, 0x2F},
	{0x9F9D, 0x00},
	{0x9F9E, 0x00},
	{0x9F9F, 0x00},
	{0x9FA0, 0x0F},
	{0x9FA1, 0x0F},
	{0x9FA2, 0x0F},
	{0x9FA3, 0x00},
	{0x9FA4, 0x00},
	{0x9FA5, 0x00},
	{0x9FA6, 0x1E},
	{0x9FA7, 0x1E},
	{0x9FA8, 0x1E},
	{0x9FA9, 0x00},
	{0x9FAA, 0x00},
	{0x9FAB, 0x00},
	{0x9FAC, 0x09},
	{0x9FAD, 0x09},
	{0x9FAE, 0x09},
	{0x9FC9, 0x0A},
	{0x9FCB, 0x0A},
	{0x9FCD, 0x0A},
	{0xA14B, 0xFF},
	{0xA151, 0x0C},
	{0xA153, 0x50},
	{0xA155, 0x02},
	{0xA157, 0x00},
	{0xA1AD, 0xFF},
	{0xA1B3, 0x0C},
	{0xA1B5, 0x50},
	{0xA1B9, 0x00},
	{0xA24B, 0xFF},
	{0xA257, 0x00},
	{0xA2AD, 0xFF},
	{0xA2B9, 0x00},
	{0xB21F, 0x04},
	{0xB35C, 0x00},
	{0xB35E, 0x08},
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};


struct reginfo sensor_imx682_setfile_B_2X2BIN_FULL_4624x2604_60FPS[] = {
	/* reg_2Bin_C */
	/* 2x2 Binning mode C 4624x2604 60fps */
	/* H: 4624 */
	/* W: 2604 */
	/* MIPI output setting */
	{REG_CSI_FORMAT_C,  0x0A}, 
	{REG_CSI_FORMAT_D,  0x0A}, 
	{REG_CSI_LANE,  0x02},
	/* Line Length PCK Setting */
	{REG_LINE_LEN_MSB,  0x17}, 
	{REG_LINE_LEN_LSB,  0x70}, 
	/* Frame Length Lines Setting */
	{REG_FRAME_LEN_MSB,  0x0B}, 
	{REG_FRAME_LEN_LSB,  0x63}, 
	/* ROI Setting */
	{REG_X_ADD_STA_MSB,  0x00}, 
	{REG_X_ADD_STA_LSB,  0x00}, 
	{REG_Y_ADD_STA_MSB,  0x03}, 
	{REG_Y_ADD_STA_LSB,  0x60}, 
	{REG_X_ADD_END_MSB,  0x24}, 
	{REG_X_ADD_END_LSB,  0x1F}, 
	{REG_Y_ADD_END_MSB,  0x17}, 
	{REG_Y_ADD_END_LSB,  0xBF}, 
	/* Mode Setting */
	{REG_BINNING_MODE,  0x01},
	{REG_BINNING_HV,  0x22}, 
	{REG_BINNING_WEIGHTING,  0x08}, 
	{0x30D8,  0x00}, 
	{0x3200,  0x41}, 
	{0x3201,  0x41}, 
	/* Digital Crop & Scaling */
	{REG_DIG_CROP_X_OFFSET_MSB,  0x00},
	{REG_DIG_CROP_X_OFFSET_LSB,  0x00},
	{REG_DIG_CROP_Y_OFFSET_MSB,  0x00},
	{REG_DIG_CROP_Y_OFFSET_LSB,  0x02},
	{REG_DIG_CROP_WIDTH_MSB,  0x12},
	{REG_DIG_CROP_WIDTH_LSB,  0x10},
	{REG_DIG_CROP_HEIGHT_MSB,  0x0A},
	{REG_DIG_CROP_HEIGHT_LSB,  0x2C},
	/* Output Size Setting */
	{REG_X_OUT_SIZE_MSB,  0x12}, 
	{REG_X_OUT_SIZE_LSB,  0x10}, 
	{REG_Y_OUT_SIZE_MSB,  0x0A}, 
	{REG_Y_OUT_SIZE_LSB,  0x2C}, 
	/* Clock Setting */
	{REG_IVTPXCK_DIV,  0x08}, 
	{REG_IVTSYCK_DIV,  0x02}, 
	{REG_IVT_PREPLLCK_DIV,  0x04}, 
	{REG_PLL_IVT_MPY_MSB,  0x01},
	{REG_PLL_IVT_MPY_LSB,  0x43}, 
	{REG_IOPSYCK_DIV,  0x01},
	{REG_IOP_PREPLLCK_DIV,  0x04}, 
	{REG_IOP_MPY_MSB,  0x01},
	{REG_IOP_MPY_LSB,  0x5C}, 
	{REG_PLL_MULTI_DRV,  0x01},
	/* Other Setting */
	{0x30D9,  0x01},
	{0x32D5,  0x00}, 
	{0x32D6,  0x00}, 
	{0x401E,  0x00}, 
	{0x40B8,  0x04}, 
	{0x40B9,  0xC4}, 
	{0x40BC,  0x00}, 
	{0x40BD,  0xB4}, 
	{0x40BE,  0x00}, 
	{0x40BF,  0xB4}, 
	{0x41A4,  0x06}, 
	{0x5A09,  0x01},
	{0x5A17,  0x01},
	{0x5A25,  0x01},
	{0x5A33,  0x01},
	{0x98D7,  0xB4}, 
	{0x98D8,  0x8C}, 
	{0x98D9,  0x0A}, 
	{0x99C4,  0x16}, 
	/* Integration Setting */
	{REG_COARSE_INTEGRATION_TIME_MSB,  0x0B}, 
	{REG_COARSE_INTEGRATION_TIME_LSB,  0x33}, 
	/* Gain Setting */
	{0x0204,  0x00}, 
	{0x0205,  0x00}, 
	{0x020E,  0x01},
	{0x020F,  0x00}, 
	/* PDAF Setting */
	{0x4018,  0x00}, 
	{0x4019,  0x00}, 
	{0x401A,  0x00}, 
	{0x401B,  0x00}, 
	/* DPC correction ctrl Setting */
	{REG_SING_DYNAMIC_CORR,  0x00}, 
	/* PDAF TYPE Setting */
	{0x3400,  0x02}, 
	/* PDAF TYPE2 Setting */
	{0x3093,  0x00}, 
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};
struct reginfo sensor_imx682_setfile_B_2X2BIN_FULL_2304x1728_120FPS[] = {
	/* Signaling mode setting */
	{0x0111,  0x02},
	/* External Clock Setting */
	{REG_EXCK_FREQ_MSB,  0x1A},
	{REG_EXCK_FREQ_LSB,  0x00},
	/* reg_V2H2_FAE */
	/* 2x2 Binning mode V2H2 Fast AE */
	/* H: 2304 */
	/* W: 1728 */
	/* MIPI output setting */
	{REG_CSI_FORMAT_C,  0x0A}, 
	{REG_CSI_FORMAT_D,  0x0A}, 
	{REG_CSI_LANE,  0x02}, 
	/* Line Length PCK Setting */
	{REG_LINE_LEN_MSB,  0x0C}, 
	{REG_LINE_LEN_LSB,  0xD8}, 
	/* Frame Length Lines Setting */
	{REG_FRAME_LEN_MSB,  0x08}, 
	{REG_FRAME_LEN_LSB,  0x22}, 
	/* ROI Setting */
	{REG_X_ADD_STA_MSB,  0x00}, 
	{REG_X_ADD_STA_LSB,  0x00}, 
	{REG_Y_ADD_STA_MSB,  0x00}, 
	{REG_Y_ADD_STA_LSB,  0x10}, 
	{REG_X_ADD_END_MSB,  0x24}, 
	{REG_X_ADD_END_LSB,  0x1F}, 
	{REG_Y_ADD_END_MSB,  0x1B}, 
	{REG_Y_ADD_END_LSB,  0x0F}, 
	/* Mode Setting */
	{REG_BINNING_MODE,          0x01},
	{REG_BINNING_HV,            0x44}, 
	{REG_BINNING_WEIGHTING,     0x08}, 
	{0x30D8,  0x00}, 
	{0x3200,  0x43}, 
	{0x3201,  0x43}, 
	/* Digital Crop & Scaling */
	{REG_DIG_CROP_X_OFFSET_MSB,  0x00}, 
	{REG_DIG_CROP_X_OFFSET_LSB,  0x04}, 
	{REG_DIG_CROP_Y_OFFSET_MSB,  0x00}, 
	{REG_DIG_CROP_Y_OFFSET_LSB,  0x00}, 
	{REG_DIG_CROP_WIDTH_MSB,  0x09}, 
	{REG_DIG_CROP_WIDTH_LSB,  0x00}, 
	{REG_DIG_CROP_HEIGHT_MSB,  0x06}, 
	{REG_DIG_CROP_HEIGHT_LSB,  0xC0}, 
	/* Output Size Setting */
	{REG_X_OUT_SIZE_MSB,  0x09}, 
	{REG_X_OUT_SIZE_LSB,  0x00}, 
	{REG_Y_OUT_SIZE_MSB,  0x06}, 
	{REG_Y_OUT_SIZE_LSB,  0xC0}, 
	/* Clock Setting */
	{REG_IVTPXCK_DIV,  0x08}, 
	{REG_IVTSYCK_DIV,  0x02}, 
	{REG_IVT_PREPLLCK_DIV,  0x04}, 
	{REG_PLL_IVT_MPY_MSB,  0x00}, 
	{REG_PLL_IVT_MPY_LSB,  0xFD}, 
	{REG_IOPSYCK_DIV,  0x01},
	{REG_IOP_PREPLLCK_DIV,  0x04}, 
	{REG_IOP_MPY_MSB,  0x01},
	{REG_IOP_MPY_LSB,  0x5C}, 
	{REG_PLL_MULTI_DRV,  0x01},
	/* Other Setting */
	{0x30D9,  0x01},
	{0x32D5,  0x00}, 
	{0x32D6,  0x00}, 
	{0x401E,  0x4D}, 
	{0x40B8,  0x02}, 
	{0x40B9,  0x76}, 
	{0x40BC,  0x00}, 
	{0x40BD,  0x0A}, 
	{0x40BE,  0x00}, 
	{0x40BF,  0x0A}, 
	{0x41A4,  0x04}, 
	{0x5A09,  0x00}, 
	{0x5A17,  0x00}, 
	{0x5A25,  0x00}, 
	{0x5A33,  0x00}, 
	{0x98D7,  0xB4}, 
	{0x98D8,  0x8C}, 
	{0x98D9,  0x0A}, 
	{0x99C4,  0x16}, 
	/* Integration Setting */
	{REG_COARSE_INTEGRATION_TIME_MSB,  0x07}, 
	{REG_COARSE_INTEGRATION_TIME_LSB,  0xF2}, 
	/* Gain Setting */
	{0x0204,  0x00}, 
	{0x0205,  0x00}, 
	{0x020E,  0x01},
	{0x020F,  0x00}, 
	/* PDAF Setting */
	{0x4018,  0x00}, 
	{0x4019,  0x00}, 
	{0x401A,  0x00}, 
	{0x401B,  0x00}, 
	/* DPC correction ctrl Setting */
	{REG_SING_DYNAMIC_CORR,  0x00}, 
	/* PDAF TYPE Setting */
	{0x3400,  0x02}, 
	/* PDAF TYPE2 Setting */
	{0x3093,  0x00}, 
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};
struct reginfo sensor_imx682_setfile_B_2X2BIN_FULL_2000x1128_240FPS[] = {
	/* reg_V2H2_SSL_3 */
	/* 2x2 Binning mode V2H2 Slow Motion */
	/* H: 2000 */
	/* V: 1128 */
	/* MIPI output setting */
	{REG_CSI_FORMAT_C,                 0x0A}, 
	{REG_CSI_FORMAT_D,                 0x0A}, 
	{REG_CSI_LANE,                     0x02}, 
	/* Line Length PCK Setting */
	{REG_LINE_LEN_MSB,                 0xAD}, 
	{REG_LINE_LEN_LSB,                 0xC0}, 
	/* Frame Length Lines Setting */
	{REG_FRAME_LEN_MSB,                0x1B}, 
	{REG_FRAME_LEN_LSB,                0x1F}, 
	/* ROI Setting */
	{REG_X_ADD_STA_MSB,                0x00}, /*	x_addr_start[15:8]	*/
	{REG_X_ADD_STA_LSB,                0x00}, /*	x_addr_start[7:0]	*/
	{REG_Y_ADD_STA_MSB,                0x00}, /*	y_addr_start[15:8]	*/
	{REG_Y_ADD_STA_LSB,                0x00}, /*	y_addr_start[7:0]	*/
	{REG_X_ADD_END_MSB,                0x24}, /*	x_addr_end[15:8]	*/
	{REG_X_ADD_END_LSB,                0x1F}, /*	x_addr_end[7:0]	    */
	{REG_Y_ADD_END_MSB,                0x1B}, /*	y_addr_end[15:8]	*/
	{REG_Y_ADD_END_LSB,                0x1F}, /*	y_addr_end[7:0]	    */
	/* Mode Setting */
	{REG_BINNING_MODE,                 0x01},
	{REG_BINNING_HV,                   0x44}, 
	{REG_BINNING_WEIGHTING,            0x0A},
	{0x30D8,                           0x00}, 
	{0x3200,                           0x43}, 
	{0x3201,                           0x43}, 
	/* Digital Crop & Scaling */
	{REG_DIG_CROP_X_OFFSET_MSB,        0x01},
	{REG_DIG_CROP_X_OFFSET_LSB,        0x38},
	{REG_DIG_CROP_Y_OFFSET_MSB,        0x00},
	{REG_DIG_CROP_Y_OFFSET_LSB,        0x04},
	{REG_DIG_CROP_WIDTH_MSB,           0x0F},
	{REG_DIG_CROP_WIDTH_LSB,           0xA0},
	{REG_DIG_CROP_HEIGHT_MSB,          0x3E},
	{REG_DIG_CROP_HEIGHT_LSB,          0x08},
	/* Output Size Setting */
	{REG_X_OUT_SIZE_MSB,               0x0F},  /*	x_output_size[15:8]	*/
	{REG_X_OUT_SIZE_LSB,               0xA0},  /*	x_output_size[7:0]	*/
	{REG_Y_OUT_SIZE_MSB,               0x3E},  /*	y_output_size[15:8]	*/
	{REG_Y_OUT_SIZE_LSB,               0x08},  /*	y_output_size[7:0]	*/
	/* Integration Setting */
	{REG_COARSE_INTEGRATION_TIME_MSB,  0x02}, 
	{REG_COARSE_INTEGRATION_TIME_LSB,  0x2E}, 
	/* Clock Setting */
	{REG_IVTPXCK_DIV,                  0x08}, 
	{REG_IVTSYCK_DIV,                  0x02}, 
	{REG_IVT_PREPLLCK_DIV,             0x04}, 
	{REG_PLL_IVT_MPY_MSB,              0x01},
	{REG_PLL_IVT_MPY_LSB,              0x4E}, 
	{REG_IOPSYCK_DIV,                  0x01},
	{REG_IOP_PREPLLCK_DIV,             0x04}, 
	{REG_IOP_MPY_MSB,                  0x01},
	{REG_IOP_MPY_LSB,                  0x5C}, 
	{REG_PLL_MULTI_DRV,                0x01},
	/* Other Setting */
	{0x30D9,  0x01},
	{0x32D5,  0x00}, 
	{0x32D6,  0x00}, 
	{0x401E,  0x4D}, 
	{0x40B8,  0x02}, 
	{0x40B9,  0x76}, 
	{0x40BC,  0x00}, 
	{0x40BD,  0x0A}, 
	{0x40BE,  0x00}, 
	{0x40BF,  0x0A}, 
	{0x41A4,  0x04}, 
	{0x5A09,  0x00}, 
	{0x5A17,  0x00}, 
	{0x5A25,  0x00}, 
	{0x5A33,  0x00}, 
	{0x98D7,  0xB4}, 
	{0x98D8,  0x8C}, 
	{0x98D9,  0x0A}, 
	{0x99C4,  0x16}, 
	/* Gain Setting */
	{0x0204,  0x00}, 
	{0x0205,  0x00}, 
	{0x020E,  0x01},
	{0x020F,  0x00}, 
	/* PDAF Setting */
	{0x4018,  0x00}, 
	{0x4019,  0x00}, 
	{0x401A,  0x00}, 
	{0x401B,  0x00}, 
	/* DPC correction ctrl Setting */
	{REG_SING_DYNAMIC_CORR,  0x00}, 
	/* PDAF TYPE Setting */
	{0x3400,  0x02}, 
	/* PDAF TYPE2 Setting */
	{0x3093,  0x00}, 
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};
struct reginfo sensor_imx682_setfile_B_REMOSAIC_CROP_4624x3468_30FPS[] = {
	/* reg_Full_CropA */
	/* Full_Remosaic_Crop A 4624x3468 */
	/* H: 4624 */
	/* W: 3468 */
	/* MIPI output setting */
	{0x0111, 0x02},
	{REG_CSI_FORMAT_C,  0x0A}, 
	{REG_CSI_FORMAT_D,  0x0A}, 
	//{REG_CSI_LANE,  0x02}, 
	{REG_CSI_LANE,  0x02}, 
	/* Line Length PCK Setting */
	//{REG_LINE_LEN_MSB,  0x31}, 
	//{REG_LINE_LEN_LSB,  0x40}, 
	//{REG_LINE_LEN_MSB, 0x25},
	//{REG_LINE_LEN_LSB, 0xd9},
	{REG_LINE_LEN_MSB,  0x42}, 
	{REG_LINE_LEN_LSB,  0x40}, 
	/* Frame Length Lines Setting */
	//{REG_FRAME_LEN_MSB,  0x10}, 
	//{REG_FRAME_LEN_LSB,  0xF7}, 
	{REG_FRAME_LEN_MSB, 0x08},
	{REG_FRAME_LEN_LSB, 0xff},
	/* ROI Setting */
	//{REG_X_ADD_STA_MSB,  0x00}, 
	//{REG_X_ADD_STA_LSB,  0x00}, 
	//{REG_Y_ADD_STA_MSB,  0x06}, 
	//{REG_Y_ADD_STA_LSB,  0xC0}, 
	//{REG_X_ADD_END_MSB,  0x24}, 
	//{REG_X_ADD_END_LSB,  0x1F}, 
	//{REG_Y_ADD_END_MSB,  0x14}, 
	//{REG_Y_ADD_END_LSB,  0x5F}, 
	{REG_X_ADD_STA_MSB, 0x01},
	{REG_X_ADD_STA_LSB, 0x98},
	{REG_Y_ADD_STA_MSB, 0x02},
	{REG_Y_ADD_STA_LSB, 0xa2},
	{REG_X_ADD_END_MSB, 0x10},
	{REG_X_ADD_END_LSB, 0x97},
	{0x034a, 0x0b},
	{0x034b, 0x15},
	/* Mode Setting */
	//{REG_BINNING_MODE,  0x00}, 
	//{REG_BINNING_HV,  0x11}, 
	//{REG_BINNING_WEIGHTING,  0x0A}, 
	//{0x30D8,  0x00}, 
	//{0x3200,  0x01},
	//{0x3201,  0x01},
	{REG_BINNING_MODE, 0x01},
	{REG_BINNING_HV, 0x22},
	{REG_BINNING_WEIGHTING, 0x0a},
	{0x3f4c, 0x01},
	{0x3f4d, 0x01},
	{0x4254, 0x7f},
	{0x0401, 0x00},
	{0x0404, 0x00},
	{0x0405, 0x10},
	/* Digital Crop & Scaling */
	//{REG_DIG_CROP_X_OFFSET_MSB,  0x09}, 
	//{REG_DIG_CROP_X_OFFSET_LSB,  0x08}, 
	//{REG_DIG_CROP_Y_OFFSET_MSB,  0x00}, 
	//{REG_DIG_CROP_Y_OFFSET_LSB,  0x0A}, 
	//{REG_DIG_CROP_WIDTH_MSB,  0x12}, 
	//{REG_DIG_CROP_WIDTH_LSB,  0x10}, 
	//{REG_DIG_CROP_HEIGHT_MSB,  0x0D}, 
	//{REG_DIG_CROP_HEIGHT_LSB,  0x8C}, 
	{REG_DIG_CROP_X_OFFSET_MSB, 0x00},
	{REG_DIG_CROP_X_OFFSET_LSB, 0x00},
	{0x040a, 0x00},
	{0x040b, 0x00},
	{0x040c, 0x07},
	{0x040d, 0x80},
	{0x040e, 0x04},
	{0x040f, 0x38},
	/* Output Size Setting */
	//{REG_X_OUT_SIZE_MSB,  0x12}, 
	//{REG_X_OUT_SIZE_LSB,  0x10}, 
	//{REG_Y_OUT_SIZE_MSB,  0x0D}, 
	//{REG_Y_OUT_SIZE_LSB,  0x8C}, 
	{0x034c, 0x07},
	{0x034d, 0x80},
	{0x034e, 0x04},
	{0x034f, 0x38},
	/* Clock Setting */
	//{REG_IVTPXCK_DIV,  0x08}, 
	//{REG_IVTSYCK_DIV,  0x02}, 
	//{REG_IVT_PREPLLCK_DIV,  0x04}, 
	//{REG_PLL_IVT_MPY_MSB,  0x01},
	//{REG_PLL_IVT_MPY_LSB,  0x51}, 
	//{REG_IOPSYCK_DIV,  0x01},
	//{REG_IOP_PREPLLCK_DIV,  0x04}, 
	//{REG_IOP_MPY_MSB,  0x01},
	//{REG_IOP_MPY_LSB,  0x5C}, 
	//{REG_PLL_MULTI_DRV,  0x01},
	{REG_IVTPXCK_DIV, 0x06},
	{REG_IVTSYCK_DIV, 0x04},
	{REG_IVT_PREPLLCK_DIV, 0x04},
	{REG_PLL_IVT_MPY_MSB, 0x01},
	{REG_PLL_IVT_MPY_LSB, 0x57},
	{REG_IOPPXCK_DIV, 0x0a},
	{REG_IOPSYCK_DIV, 0x02},
	{REG_IOP_PREPLLCK_DIV, 0x04},
	{REG_IOP_MPY_MSB, 0x01},
	{REG_IOP_MPY_LSB, 0x49},
	{REG_PLL_MULTI_DRV, 0x01},
	/* Other Setting */
	{0x30D9,  0x01},
	{0x32D5,  0x01},
	{0x32D6,  0x01},
	{0x401E,  0x00}, 
	{0x40B8,  0x01},
	{0x40B9,  0x90}, 
	{0x40BC,  0x00}, 
	{0x40BD,  0xAE}, 
	{0x40BE,  0x00}, 
	{0x40BF,  0xAE}, 
	{0x41A4,  0x00}, 
	{0x5A09,  0x01},
	{0x5A17,  0x01},
	{0x5A25,  0x01},
	{0x5A33,  0x01},
	{0x98D7,  0x14}, 
	{0x98D8,  0x14}, 
	{0x98D9,  0x00}, 
	{0x99C4,  0x00}, 
	/* Integration Setting */
	{REG_COARSE_INTEGRATION_TIME_MSB,  0x10}, 
	{REG_COARSE_INTEGRATION_TIME_LSB,  0xC7}, 
	/* Gain Setting */
	{0x0204,  0x00}, 
	{0x0205,  0x00}, 
	{0x020E,  0x01},
	{0x020F,  0x00}, 
	/* PDAF Setting */
	{0x4018,  0x02}, 
	{0x4019,  0x40}, 
	{0x401A,  0x00}, 
	{0x401B,  0x01},
	/* DPC correction ctrl Setting */
	{REG_SING_DYNAMIC_CORR,  0x01},
	/* PDAF TYPE Setting */
	{0x3400,  0x02}, 
	/* PDAF TYPE2 Setting */
	{0x3093,  0x01},
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};
struct reginfo sensor_imx682_setfile_B_REMOSAIC_CROP_4624x2604_30FPS[] = {
	/* reg_Full_CropB_2 */
	/* Full_Remosaic_Crop B 4624x2604 */
	/* H: 4624 */
	/* W: 2604 */
	/* MIPI output setting */
	{REG_CSI_FORMAT_C,  0x0A}, 
	{REG_CSI_FORMAT_D,  0x0A}, 
	{REG_CSI_LANE,  0x02}, 
	/* Line Length PCK Setting */
	{REG_LINE_LEN_MSB,  0x31}, 
	{REG_LINE_LEN_LSB,  0x40}, 
	/* Frame Length Lines Setting */
	{REG_FRAME_LEN_MSB,  0x10}, 
	{REG_FRAME_LEN_LSB,  0xF7}, 
	/* ROI Setting */
	{REG_X_ADD_STA_MSB,  0x00}, 
	{REG_X_ADD_STA_LSB,  0x00}, 
	{REG_Y_ADD_STA_MSB,  0x08}, 
	{REG_Y_ADD_STA_LSB,  0x70}, 
	{REG_X_ADD_END_MSB,  0x24}, 
	{REG_X_ADD_END_LSB,  0x1F}, 
	{REG_Y_ADD_END_MSB,  0x12}, 
	{REG_Y_ADD_END_LSB,  0xAF}, 
	/* Mode Setting */
	{REG_BINNING_MODE,  0x00}, 
	{REG_BINNING_HV,  0x11}, 
	{REG_BINNING_WEIGHTING,  0x0A}, 
	{0x30D8,  0x00}, 
	{0x3200,  0x01},
	{0x3201,  0x01},
	/* Digital Crop & Scaling */
	{REG_DIG_CROP_X_OFFSET_MSB,  0x09}, 
	{REG_DIG_CROP_X_OFFSET_LSB,  0x08}, 
	{REG_DIG_CROP_Y_OFFSET_MSB,  0x00}, 
	{REG_DIG_CROP_Y_OFFSET_LSB,  0x0A}, 
	{REG_DIG_CROP_WIDTH_MSB,  0x12}, 
	{REG_DIG_CROP_WIDTH_LSB,  0x10}, 
	{REG_DIG_CROP_HEIGHT_MSB,  0x0A}, 
	{REG_DIG_CROP_HEIGHT_LSB,  0x2C}, 
	/* Output Size Setting */
	{REG_X_OUT_SIZE_MSB,  0x12}, 
	{REG_X_OUT_SIZE_LSB,  0x10}, 
	{REG_Y_OUT_SIZE_MSB,  0x0A}, 
	{REG_Y_OUT_SIZE_LSB,  0x2C}, 
	/* Clock Setting */
	{REG_IVTPXCK_DIV,  0x08}, 
	{REG_IVTSYCK_DIV,  0x02}, 
	{REG_IVT_PREPLLCK_DIV,  0x04}, 
	{REG_PLL_IVT_MPY_MSB,  0x01},
	{REG_PLL_IVT_MPY_LSB,  0x51}, 
	{REG_IOPSYCK_DIV,  0x01},
	{REG_IOP_PREPLLCK_DIV,  0x04}, 
	{REG_IOP_MPY_MSB,  0x01},
	{REG_IOP_MPY_LSB,  0x5C}, 
	{REG_PLL_MULTI_DRV,  0x01},
	/* Other Setting */
	{0x30D9,  0x01},
	{0x32D5,  0x01},
	{0x32D6,  0x01},
	{0x401E,  0x00}, 
	{0x40B8,  0x01},
	{0x40B9,  0x90}, 
	{0x40BC,  0x00}, 
	{0x40BD,  0xAE}, 
	{0x40BE,  0x00}, 
	{0x40BF,  0xAE}, 
	{0x41A4,  0x00}, 
	{0x5A09,  0x01},
	{0x5A17,  0x01},
	{0x5A25,  0x01},
	{0x5A33,  0x01},
	{0x98D7,  0x14}, 
	{0x98D8,  0x14}, 
	{0x98D9,  0x00}, 
	{0x99C4,  0x00}, 
	/* Integration Setting */
	{REG_COARSE_INTEGRATION_TIME_MSB,  0x10}, 
	{REG_COARSE_INTEGRATION_TIME_LSB,  0xC7}, 
	/* Gain Setting */
	{0x0204,  0x00}, 
	{0x0205,  0x00}, 
	{0x020E,  0x01},
	{0x020F,  0x00}, 
	/* PDAF Setting */
	{0x4018,  0x02}, 
	{0x4019,  0x40}, 
	{0x401A,  0x00}, 
	{0x401B,  0x01},
	/* DPC correction ctrl Setting */
	{REG_SING_DYNAMIC_CORR,  0x01},
	/* PDAF TYPE Setting */
	{0x3400,  0x02}, 
	/* PDAF TYPE2 Setting */
	{0x3093,  0x01},
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};
struct reginfo cfg_imx519_mode_common_reg[] =
{
	{REG_EXCK_FREQ_MSB, 0x18},
	{REG_EXCK_FREQ_LSB, 0x00},
	{0x3c7e, 0x01},
	{0x3c7f, 0x07},
	{0x3020, 0x00},
	{0x3e35, 0x01},
	{0x3f7f, 0x01},
	{0x5609, 0x57},
	{0x5613, 0x51},
	{0x561f, 0x5e},
	{0x5623, 0xd2},
	{0x5637, 0x11},
	{0x5657, 0x11},
	{0x5659, 0x12},
	{0x5733, 0x60},
	{0x5905, 0x57},
	{0x590f, 0x51},
	{0x591b, 0x5e},
	{0x591f, 0xd2},
	{0x5933, 0x11},
	{0x5953, 0x11},
	{0x5955, 0x12},
	{0x5a2f, 0x60},
	{0x5a85, 0x57},
	{0x5a8f, 0x51},
	{0x5a9b, 0x5e},
	{0x5a9f, 0xd2},
	{0x5ab3, 0x11},
	{0x5ad3, 0x11},
	{0x5ad5, 0x12},
	{0x5baf, 0x60},
	{0x5c15, 0x2a},
	{0x5c17, 0x80},
	{0x5c19, 0x31},
	{0x5c1b, 0x87},
	{0x5c25, 0x25},
	{0x5c27, 0x7b},
	{0x5c29, 0x2a},
	{0x5c2b, 0x80},
	{0x5c2d, 0x31},
	{0x5c2f, 0x87},
	{0x5c35, 0x2b},
	{0x5c37, 0x81},
	{0x5c39, 0x31},
	{0x5c3b, 0x87},
	{0x5c45, 0x25},
	{0x5c47, 0x7b},
	{0x5c49, 0x2a},
	{0x5c4b, 0x80},
	{0x5c4d, 0x31},
	{0x5c4f, 0x87},
	{0x5c55, 0x2d},
	{0x5c57, 0x83},
	{0x5c59, 0x32},
	{0x5c5b, 0x88},
	{0x5c65, 0x29},
	{0x5c67, 0x7f},
	{0x5c69, 0x2e},
	{0x5c6b, 0x84},
	{0x5c6d, 0x32},
	{0x5c6f, 0x88},
	{0x5e69, 0x04},
	{0x5e9d, 0x00},
	{0x5f18, 0x10},
	{0x5f1a, 0x0e},
	{0x5f20, 0x12},
	{0x5f22, 0x10},
	{0x5f24, 0x0e},
	{0x5f28, 0x10},
	{0x5f2a, 0x0e},
	{0x5f30, 0x12},
	{0x5f32, 0x10},
	{0x5f34, 0x0e},
	{0x5f38, 0x0f},
	{0x5f39, 0x0d},
	{0x5f3c, 0x11},
	{0x5f3d, 0x0f},
	{0x5f3e, 0x0d},
	{0x5f61, 0x07},
	{0x5f64, 0x05},
	{0x5f67, 0x03},
	{0x5f6a, 0x03},
	{0x5f6d, 0x07},
	{0x5f70, 0x07},
	{0x5f73, 0x05},
	{0x5f76, 0x02},
	{0x5f79, 0x07},
	{0x5f7c, 0x07},
	{0x5f7f, 0x07},
	{0x5f82, 0x07},
	{0x5f85, 0x03},
	{0x5f88, 0x02},
	{0x5f8b, 0x01},
	{0x5f8e, 0x01},
	{0x5f91, 0x04},
	{0x5f94, 0x05},
	{0x5f97, 0x02},
	{0x5f9d, 0x07},
	{0x5fa0, 0x07},
	{0x5fa3, 0x07},
	{0x5fa6, 0x07},
	{0x5fa9, 0x03},
	{0x5fac, 0x01},
	{0x5faf, 0x01},
	{0x5fb5, 0x03},
	{0x5fb8, 0x02},
	{0x5fbb, 0x01},
	{0x5fc1, 0x07},
	{0x5fc4, 0x07},
	{0x5fc7, 0x07},
	{0x5fd1, 0x00},
	{0x6302, 0x79},
	{0x6305, 0x78},
	{0x6306, 0xa5},
	{0x6308, 0x03},
	{0x6309, 0x20},
	{0x630b, 0x0a},
	{0x630d, 0x48},
	{0x630f, 0x06},
	{0x6311, 0xa4},
	{0x6313, 0x03},
	{0x6314, 0x20},
	{0x6316, 0x0a},
	{0x6317, 0x31},
	{0x6318, 0x4a},
	{0x631a, 0x06},
	{0x631b, 0x40},
	{0x631c, 0xa4},
	{0x631e, 0x03},
	{0x631f, 0x20},
	{0x6321, 0x0a},
	{0x6323, 0x4a},
	{0x6328, 0x80},
	{0x6329, 0x01},
	{0x632a, 0x30},
	{0x632b, 0x02},
	{0x632c, 0x20},
	{0x632d, 0x02},
	{0x632e, 0x30},
	{0x6330, 0x60},
	{0x6332, 0x90},
	{0x6333, 0x01},
	{0x6334, 0x30},
	{0x6335, 0x02},
	{0x6336, 0x20},
	{0x6338, 0x80},
	{0x633a, 0xa0},
	{0x633b, 0x01},
	{0x633c, 0x60},
	{0x633d, 0x02},
	{0x633e, 0x60},
	{0x633f, 0x01},
	{0x6340, 0x30},
	{0x6341, 0x02},
	{0x6342, 0x20},
	{0x6343, 0x03},
	{0x6344, 0x80},
	{0x6345, 0x03},
	{0x6346, 0x90},
	{0x6348, 0xf0},
	{0x6349, 0x01},
	{0x634a, 0x20},
	{0x634b, 0x02},
	{0x634c, 0x10},
	{0x634d, 0x03},
	{0x634e, 0x60},
	{0x6350, 0xa0},
	{0x6351, 0x01},
	{0x6352, 0x60},
	{0x6353, 0x02},
	{0x6354, 0x50},
	{0x6355, 0x02},
	{0x6356, 0x60},
	{0x6357, 0x01},
	{0x6358, 0x30},
	{0x6359, 0x02},
	{0x635a, 0x30},
	{0x635b, 0x03},
	{0x635c, 0x90},
	{0x635f, 0x01},
	{0x6360, 0x10},
	{0x6361, 0x01},
	{0x6362, 0x40},
	{0x6363, 0x02},
	{0x6364, 0x50},
	{0x6368, 0x70},
	{0x636a, 0xa0},
	{0x636b, 0x01},
	{0x636c, 0x50},
	{0x637d, 0xe4},
	{0x637e, 0xb4},
	{0x638c, 0x8e},
	{0x638d, 0x38},
	{0x638e, 0xe3},
	{0x638f, 0x4c},
	{0x6390, 0x30},
	{0x6391, 0xc3},
	{0x6392, 0xae},
	{0x6393, 0xba},
	{0x6394, 0xeb},
	{0x6395, 0x6e},
	{0x6396, 0x34},
	{0x6397, 0xe3},
	{0x6398, 0xcf},
	{0x6399, 0x3c},
	{0x639a, 0xf3},
	{0x639b, 0x0c},
	{0x639c, 0x30},
	{0x639d, 0xc1},
	{0x63b9, 0xa3},
	{0x63ba, 0xfe},
	{0x7600, 0x01},
	{0x79a0, 0x01},
	{0x79a1, 0x01},
	{0x79a2, 0x01},
	{0x79a3, 0x01},
	{0x79a4, 0x01},
	{0x79a5, 0x20},
	{0x79a9, 0x00},
	{0x79aa, 0x01},
	{0x79ad, 0x00},
	{0x79af, 0x00},
	{0x8173, 0x01},
	{0x835c, 0x01},
	{0x8a74, 0x01},
	{0x8c1f, 0x00},
	{0x8c27, 0x00},
	{0x8c3b, 0x03},
	{0x9004, 0x0b},
	{0x920c, 0x6a},
	{0x920d, 0x22},
	{0x920e, 0x6a},
	{0x920f, 0x23},
	{0x9214, 0x6a},
	{0x9215, 0x20},
	{0x9216, 0x6a},
	{0x9217, 0x21},
	{0x9385, 0x3e},
	{0x9387, 0x1b},
	{0x938d, 0x4d},
	{0x938f, 0x43},
	{0x9391, 0x1b},
	{0x9395, 0x4d},
	{0x9397, 0x43},
	{0x9399, 0x1b},
	{0x939d, 0x3e},
	{0x939f, 0x2f},
	{0x93a5, 0x43},
	{0x93a7, 0x2f},
	{0x93a9, 0x2f},
	{0x93ad, 0x34},
	{0x93af, 0x2f},
	{0x93b5, 0x3e},
	{0x93b7, 0x2f},
	{0x93bd, 0x4d},
	{0x93bf, 0x43},
	{0x93c1, 0x2f},
	{0x93c5, 0x4d},
	{0x93c7, 0x43},
	{0x93c9, 0x2f},
	{0x974b, 0x02},
	{0x995c, 0x8c},
	{0x995d, 0x00},
	{0x995e, 0x00},
	{0x9963, 0x64},
	{0x9964, 0x50},
	{0xaa0a, 0x26},
	{0xae03, 0x04},
	{0xae04, 0x03},
	{0xae05, 0x03},
	{0xbc1c, 0x08},
	{0xbcf1, 0x02},
	{SEQUENCE_END, 0x00}
};
/* 1080p 60fps mode */
struct reginfo cfg_imx519_mode_1920x1080_reg[] =
{
	{REG_EXCK_FREQ_MSB, 0x18},
	{REG_EXCK_FREQ_LSB, 0x00},
	/* MIPI output setting */
	{0x0111, 0x02},
	{REG_CSI_FORMAT_C, 0x0a},
	{REG_CSI_FORMAT_D, 0x0a},
	{REG_CSI_LANE,      0x02},
    /* Line Length PCK Setting */
	{REG_LINE_LEN_MSB, 0x25},
	{REG_LINE_LEN_LSB, 0xd9},
    /* Frame Length Lines Setting */
	{REG_FRAME_LEN_MSB, 0x08},
	{REG_FRAME_LEN_LSB, 0xff},
    /* ROI Setting */
	{REG_X_ADD_STA_MSB, 0x01},
	{REG_X_ADD_STA_LSB, 0x98},
	{REG_Y_ADD_STA_MSB, 0x02},
	{REG_Y_ADD_STA_LSB, 0xa2},
	{REG_X_ADD_END_MSB, 0x10},
	{REG_X_ADD_END_LSB, 0x97},
	{0x034a, 0x0b},
	{0x034b, 0x15},
	{0x0220, 0x00},
	{0x0221, 0x11},
	{0x0222, 0x01},
    /* Mode Setting */
	{REG_BINNING_MODE, 0x01},
	{REG_BINNING_HV, 0x22},
	{REG_BINNING_WEIGHTING, 0x0a},
	{0x3f4c, 0x01},
	{0x3f4d, 0x01},
	{0x4254, 0x7f},
	{0x0401, 0x00},
	{0x0404, 0x00},
	{0x0405, 0x10},
    /* Digital Crop & Scaling */
	{REG_DIG_CROP_X_OFFSET_MSB, 0x00},
	{REG_DIG_CROP_X_OFFSET_LSB, 0x00},
	{0x040a, 0x00},
	{0x040b, 0x00},
	{0x040c, 0x07},
	{0x040d, 0x80},
	{0x040e, 0x04},
	{0x040f, 0x38},
    /* Output Size Setting */
	{0x034c, 0x07},
	{0x034d, 0x80},
	{0x034e, 0x04},
	{0x034f, 0x38},
    /* Clock Setting */
	{REG_IVTPXCK_DIV, 0x06},
	{REG_IVTSYCK_DIV, 0x04},
	{REG_IVT_PREPLLCK_DIV, 0x04},
	{REG_PLL_IVT_MPY_MSB, 0x01},
	{REG_PLL_IVT_MPY_LSB, 0x57},
	{REG_IOPPXCK_DIV, 0x0a},
	{REG_IOPSYCK_DIV, 0x02},
	{REG_IOP_PREPLLCK_DIV, 0x04},
	{REG_IOP_MPY_MSB, 0x01},
	{REG_IOP_MPY_LSB, 0x49},
	{REG_PLL_MULTI_DRV, 0x01},
    /* ------------ */
	{REG_REQ_LINK_BIT_RATE_MSB, 0x07},
	{REG_REQ_LINK_BIT_RATE_LMSB, 0xb6},
	{REG_REQ_LINK_BIT_RATE_MLSB, 0x00},
	{REG_REQ_LINK_BIT_RATE_LSB, 0x00},
	{0x3e20, 0x01},
	{0x3e37, 0x00},
	{0x3e3b, 0x00},
	{0x0106, 0x00},
	{0x0b00, 0x00},
	{0x3230, 0x00},
	{0x3f14, 0x01},
	{0x3f3c, 0x01},
	{REG_ADC_BIT_SETTING, 0x0a},
	{0x3fbc, 0x00},
	{0x3c06, 0x00},
	{0x3c07, 0x48},
	{0x3c0a, 0x00},
	{0x3c0b, 0x00},
	{0x3f78, 0x00},
	{0x3f79, 0x40},
	{0x3f7c, 0x00},
	{0x3f7d, 0x00},
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};
struct reginfo imx682_init_setting[] = {
	    /*External Clock Setting*/
		{REG_EXCK_FREQ_MSB, 0x18},
		{REG_EXCK_FREQ_LSB, 0x00},
	    /*Register version*/
		{0x033F0, 0x05},
		{0x033F1, 0x03},
	    /*Signaling mode setting*/
		{0x0111, 0x03},
	    /*PDAF TYPE2 data type Setting*/
		{0x03076, 0x00},
		{0x03077, 0x30},
	    /*Global Setting*/
		{0x01F06, 0x06},
		{0x01F07, 0x82},
		{0x01F04, 0x71},
		{0x01F05, 0x01},
		{0x01F08, 0x01},
		{0x05BFE, 0x14},
		{0x05C0D, 0x2D},
		{0x05C1C, 0x30},
		{0x05C2B, 0x32},
		{0x05C37, 0x2E},
		{0x05C40, 0x30},
		{0x05C50, 0x14},
		{0x05C5F, 0x28},
		{0x05C6E, 0x28},
		{0x05C7D, 0x32},
		{0x05C89, 0x37},
		{0x05C92, 0x56},
		{0x05BFC, 0x12},
		{0x05C0B, 0x2A},
		{0x05C1A, 0x2C},
		{0x05C29, 0x2F},
		{0x05C36, 0x2E},
		{0x05C3F, 0x2E},
		{0x05C4E, 0x06},
		{0x05C5D, 0x1E},
		{0x05C6C, 0x20},
		{0x05C7B, 0x1E},
		{0x05C88, 0x32},
		{0x05C91, 0x32},
		{0x05C02, 0x14},
		{0x05C11, 0x2F},
		{0x05C20, 0x32},
		{0x05C2F, 0x34},
		{0x05C39, 0x31},
		{0x05C42, 0x31},
		{0x05C8B, 0x28},
		{0x05C94, 0x28},
		{0x05C00, 0x10},
		{0x05C0F, 0x2C},
		{0x05C1E, 0x2E},
		{0x05C2D, 0x32},
		{0x05C38, 0x2E},
		{0x05C41, 0x2B},
		{0x05C61, 0x0A},
		{0x05C70, 0x0A},
		{0x05C7F, 0x0A},
		{0x05C8A, 0x1E},
		{0x05C93, 0x2A},
		{0x05BFA, 0x2B},
		{0x05C09, 0x2D},
		{0x05C18, 0x2E},
		{0x05C27, 0x30},
		{0x05C5B, 0x28},
		{0x05C6A, 0x22},
		{0x05C79, 0x42},
		{0x05BFB, 0x2C},
		{0x05C0A, 0x2F},
		{0x05C19, 0x2E},
		{0x05C28, 0x2E},
		{0x05C4D, 0x20},
		{0x05C5C, 0x1E},
		{0x05C6B, 0x32},
		{0x05C7A, 0x32},
		{0x05BFD, 0x30},
		{0x05C0C, 0x32},
		{0x05C1B, 0x2E},
		{0x05C2A, 0x30},
		{0x05C4F, 0x28},
		{0x05C5E, 0x32},
		{0x05C6D, 0x37},
		{0x05C7C, 0x56},
		{0x05BFF, 0x2E},
		{0x05C0E, 0x32},
		{0x05C1D, 0x2E},
		{0x05C2C, 0x2B},
		{0x05C51, 0x0A},
		{0x05C60, 0x0A},
		{0x05C6F, 0x1E},
		{0x05C7E, 0x2A},
		{0x05C01, 0x32},
		{0x05C10, 0x34},
		{0x05C1F, 0x31},
		{0x05C2E, 0x31},
		{0x05C71, 0x28},
		{0x05C80, 0x28},
		{0x05C4C, 0x2A},
		{0x033F2, 0x01},
		{0x01F04, 0x73},
		{0x01F05, 0x01},
		{0x05BFA, 0x35},
		{0x05C09, 0x38},
		{0x05C18, 0x3A},
		{0x05C27, 0x38},
		{0x05C5B, 0x25},
		{0x05C6A, 0x24},
		{0x05C79, 0x47},
		{0x05BFC, 0x15},
		{0x05C0B, 0x2E},
		{0x05C1A, 0x36},
		{0x05C29, 0x38},
		{0x05C36, 0x36},
		{0x05C3F, 0x36},
		{0x05C4E, 0x0B},
		{0x05C5D, 0x20},
		{0x05C6C, 0x2A},
		{0x05C7B, 0x25},
		{0x05C88, 0x25},
		{0x05C91, 0x22},
		{0x05BFE, 0x15},
		{0x05C0D, 0x32},
		{0x05C1C, 0x36},
		{0x05C2B, 0x36},
		{0x05C37, 0x3A},
		{0x05C40, 0x39},
		{0x05C50, 0x06},
		{0x05C5F, 0x22},
		{0x05C6E, 0x23},
		{0x05C7D, 0x2E},
		{0x05C89, 0x44},
		{0x05C92, 0x51},
		{0x05D7F, 0x0A},
		{0x05C00, 0x17},
		{0x05C0F, 0x36},
		{0x05C1E, 0x38},
		{0x05C2D, 0x3C},
		{0x05C38, 0x38},
		{0x05C41, 0x36},
		{0x05C52, 0x0A},
		{0x05C61, 0x21},
		{0x05C70, 0x23},
		{0x05C7F, 0x1B},
		{0x05C8A, 0x22},
		{0x05C93, 0x20},
		{0x05C02, 0x1A},
		{0x05C11, 0x3E},
		{0x05C20, 0x3F},
		{0x05C2F, 0x3D},
		{0x05C39, 0x3E},
		{0x05C42, 0x3C},
		{0x05C54, 0x02},
		{0x05C63, 0x12},
		{0x05C72, 0x14},
		{0x05C81, 0x24},
		{0x05C8B, 0x1C},
		{0x05C94, 0x4E},
		{0x05D8A, 0x09},
		{0x05BFB, 0x36},
		{0x05C0A, 0x38},
		{0x05C19, 0x36},
		{0x05C28, 0x36},
		{0x05C4D, 0x2A},
		{0x05C5C, 0x25},
		{0x05C6B, 0x25},
		{0x05C7A, 0x22},
		{0x05BFD, 0x36},
		{0x05C0C, 0x36},
		{0x05C1B, 0x3A},
		{0x05C2A, 0x39},
		{0x05C4F, 0x23},
		{0x05C5E, 0x2E},
		{0x05C6D, 0x44},
		{0x05C7C, 0x51},
		{0x05D63, 0x0A},
		{0x05BFF, 0x38},
		{0x05C0E, 0x3C},
		{0x05C1D, 0x38},
		{0x05C2C, 0x36},
		{0x05C51, 0x23},
		{0x05C60, 0x1B},
		{0x05C6F, 0x22},
		{0x05C7E, 0x20},
		{0x05C01, 0x3F},
		{0x05C10, 0x3D},
		{0x05C1F, 0x3E},
		{0x05C2E, 0x3C},
		{0x05C53, 0x14},
		{0x05C62, 0x24},
		{0x05C71, 0x1C},
		{0x05C80, 0x4E},
		{0x05D76, 0x09},
		{0x05C4C, 0x2A},
		{0x033F2, 0x02},
		{0x01F04, 0x78},
		{0x01F05, 0x01},
		{0x05BFA, 0x37},
		{0x05C09, 0x36},
		{0x05C18, 0x39},
		{0x05C27, 0x38},
		{0x05C5B, 0x27},
		{0x05C6A, 0x2B},
		{0x05C79, 0x48},
		{0x05BFC, 0x16},
		{0x05C0B, 0x32},
		{0x05C1A, 0x33},
		{0x05C29, 0x37},
		{0x05C36, 0x36},
		{0x05C3F, 0x35},
		{0x05C4E, 0x0D},
		{0x05C5D, 0x2D},
		{0x05C6C, 0x23},
		{0x05C7B, 0x25},
		{0x05C88, 0x31},
		{0x05C91, 0x2E},
		{0x05BFE, 0x15},
		{0x05C0D, 0x31},
		{0x05C1C, 0x35},
		{0x05C2B, 0x36},
		{0x05C37, 0x35},
		{0x05C40, 0x37},
		{0x05C50, 0x0F},
		{0x05C5F, 0x31},
		{0x05C6E, 0x30},
		{0x05C7D, 0x33},
		{0x05C89, 0x36},
		{0x05C92, 0x5B},
		{0x05C00, 0x13},
		{0x05C0F, 0x2F},
		{0x05C1E, 0x2E},
		{0x05C2D, 0x34},
		{0x05C38, 0x33},
		{0x05C41, 0x32},
		{0x05C52, 0x0D},
		{0x05C61, 0x27},
		{0x05C70, 0x28},
		{0x05C7F, 0x1F},
		{0x05C8A, 0x25},
		{0x05C93, 0x2C},
		{0x05C02, 0x15},
		{0x05C11, 0x36},
		{0x05C20, 0x39},
		{0x05C2F, 0x3A},
		{0x05C39, 0x37},
		{0x05C42, 0x37},
		{0x05C54, 0x04},
		{0x05C63, 0x1C},
		{0x05C72, 0x1C},
		{0x05C81, 0x1C},
		{0x05C8B, 0x28},
		{0x05C94, 0x24},
		{0x05BFB, 0x33},
		{0x05C0A, 0x37},
		{0x05C19, 0x36},
		{0x05C28, 0x35},
		{0x05C4D, 0x23},
		{0x05C5C, 0x25},
		{0x05C6B, 0x31},
		{0x05C7A, 0x2E},
		{0x05BFD, 0x35},
		{0x05C0C, 0x36},
		{0x05C1B, 0x35},
		{0x05C2A, 0x37},
		{0x05C4F, 0x30},
		{0x05C5E, 0x33},
		{0x05C6D, 0x36},
		{0x05C7C, 0x5B},
		{0x05BFF, 0x2E},
		{0x05C0E, 0x34},
		{0x05C1D, 0x33},
		{0x05C2C, 0x32},
		{0x05C51, 0x28},
		{0x05C60, 0x1F},
		{0x05C6F, 0x25},
		{0x05C7E, 0x2C},
		{0x05C01, 0x39},
		{0x05C10, 0x3A},
		{0x05C1F, 0x37},
		{0x05C2E, 0x37},
		{0x05C53, 0x1C},
		{0x05C62, 0x1C},
		{0x05C71, 0x28},
		{0x05C80, 0x24},
		{0x05C4C, 0x2C},
		{0x033F2, 0x03},
		{0x01F08, 0x00},
		{0x032C8, 0x00},
		{0x04017, 0x40},
		{0x040A2, 0x01},
		{0x040AC, 0x01},
		{0x04328, 0x00},
		{0x04329, 0xB3},
		{0x04E15, 0x10},
		{0x04E19, 0x2F},
		{0x04E21, 0x0F},
		{0x04E2F, 0x10},
		{0x04E3D, 0x10},
		{0x04E41, 0x2F},
		{0x04E57, 0x29},
		{0x04FFB, 0x2F},
		{0x05011, 0x24},
		{0x0501D, 0x03},
		{0x0505F, 0x41},
		{0x05060, 0xDF},
		{0x05065, 0xDF},
		{0x05066, 0x37},
		{0x0506E, 0x57},
		{0x05070, 0xC5},
		{0x05072, 0x57},
		{0x05075, 0x53},
		{0x05076, 0x55},
		{0x05077, 0xC1},
		{0x05078, 0xC3},
		{0x05079, 0x53},
		{0x0507A, 0x55},
		{0x0507D, 0x57},
		{0x0507E, 0xDF},
		{0x0507F, 0xC5},
		{0x05081, 0x57},
		{0x053C8, 0x01},
		{0x053C9, 0xE2},
		{0x053CA, 0x03},
		{0x05422, 0x7A},
		{0x0548E, 0x40},
		{0x05497, 0x5E},
		{0x054A1, 0x40},
		{0x054A9, 0x40},
		{0x054B2, 0x5E},
		{0x054BC, 0x40},
		{0x057C6, 0x00},
		{0x0583D, 0x0E},
		{0x0583E, 0x0E},
		{0x0583F, 0x0E},
		{0x05840, 0x0E},
		{0x05841, 0x0E},
		{0x05842, 0x0E},
		{0x05900, 0x12},
		{0x05901, 0x12},
		{0x05902, 0x14},
		{0x05903, 0x12},
		{0x05904, 0x14},
		{0x05905, 0x12},
		{0x05906, 0x14},
		{0x05907, 0x12},
		{0x0590F, 0x12},
		{0x05911, 0x12},
		{0x05913, 0x12},
		{0x0591C, 0x12},
		{0x0591E, 0x12},
		{0x05920, 0x12},
		{0x05948, 0x08},
		{0x05949, 0x08},
		{0x0594A, 0x08},
		{0x0594B, 0x08},
		{0x0594C, 0x08},
		{0x0594D, 0x08},
		{0x0594E, 0x08},
		{0x0594F, 0x08},
		{0x0595C, 0x08},
		{0x0595E, 0x08},
		{0x05960, 0x08},
		{0x0596E, 0x08},
		{0x05970, 0x08},
		{0x05972, 0x08},
		{0x0597E, 0x0F},
		{0x0597F, 0x0F},
		{0x0599A, 0x0F},
		{0x059DE, 0x08},
		{0x059DF, 0x08},
		{0x059FA, 0x08},
		{0x05A59, 0x22},
		{0x05A5B, 0x22},
		{0x05A5D, 0x1A},
		{0x05A5F, 0x22},
		{0x05A61, 0x1A},
		{0x05A63, 0x22},
		{0x05A65, 0x1A},
		{0x05A67, 0x22},
		{0x05A77, 0x22},
		{0x05A7B, 0x22},
		{0x05A7F, 0x22},
		{0x05A91, 0x22},
		{0x05A95, 0x22},
		{0x05A99, 0x22},
		{0x05AE9, 0x66},
		{0x05AEB, 0x66},
		{0x05AED, 0x5E},
		{0x05AEF, 0x66},
		{0x05AF1, 0x5E},
		{0x05AF3, 0x66},
		{0x05AF5, 0x5E},
		{0x05AF7, 0x66},
		{0x05B07, 0x66},
		{0x05B0B, 0x66},
		{0x05B0F, 0x66},
		{0x05B21, 0x66},
		{0x05B25, 0x66},
		{0x05B29, 0x66},
		{0x05B79, 0x46},
		{0x05B7B, 0x3E},
		{0x05B7D, 0x3E},
		{0x05B89, 0x46},
		{0x05B8B, 0x46},
		{0x05B97, 0x46},
		{0x05B99, 0x46},
		{0x05C9E, 0x0A},
		{0x05C9F, 0x08},
		{0x05CA0, 0x0A},
		{0x05CA1, 0x0A},
		{0x05CA2, 0x0B},
		{0x05CA3, 0x06},
		{0x05CA4, 0x04},
		{0x05CA5, 0x06},
		{0x05CA6, 0x04},
		{0x05CAD, 0x0B},
		{0x05CAE, 0x0A},
		{0x05CAF, 0x0C},
		{0x05CB0, 0x0A},
		{0x05CB1, 0x0B},
		{0x05CB2, 0x08},
		{0x05CB3, 0x06},
		{0x05CB4, 0x08},
		{0x05CB5, 0x04},
		{0x05CBC, 0x0B},
		{0x05CBD, 0x09},
		{0x05CBE, 0x08},
		{0x05CBF, 0x09},
		{0x05CC0, 0x0A},
		{0x05CC1, 0x08},
		{0x05CC2, 0x06},
		{0x05CC3, 0x08},
		{0x05CC4, 0x06},
		{0x05CCB, 0x0A},
		{0x05CCC, 0x09},
		{0x05CCD, 0x0A},
		{0x05CCE, 0x08},
		{0x05CCF, 0x0A},
		{0x05CD0, 0x08},
		{0x05CD1, 0x08},
		{0x05CD2, 0x08},
		{0x05CD3, 0x08},
		{0x05CDA, 0x09},
		{0x05CDB, 0x09},
		{0x05CDC, 0x08},
		{0x05CDD, 0x08},
		{0x05CE3, 0x09},
		{0x05CE4, 0x08},
		{0x05CE5, 0x08},
		{0x05CE6, 0x08},
		{0x05CF4, 0x04},
		{0x05D04, 0x04},
		{0x05D13, 0x06},
		{0x05D22, 0x06},
		{0x05D23, 0x04},
		{0x05D2E, 0x06},
		{0x05D37, 0x06},
		{0x05D6F, 0x09},
		{0x05D72, 0x0F},
		{0x05D88, 0x0F},
		{0x05DE6, 0x01},
		{0x05DE7, 0x01},
		{0x05DE8, 0x01},
		{0x05DE9, 0x01},
		{0x05DEA, 0x01},
		{0x05DEB, 0x01},
		{0x05DEC, 0x01},
		{0x05DF2, 0x01},
		{0x05DF3, 0x01},
		{0x05DF4, 0x01},
		{0x05DF5, 0x01},
		{0x05DF6, 0x01},
		{0x05DF7, 0x01},
		{0x05DF8, 0x01},
		{0x05DFE, 0x01},
		{0x05DFF, 0x01},
		{0x05E00, 0x01},
		{0x05E01, 0x01},
		{0x05E02, 0x01},
		{0x05E03, 0x01},
		{0x05E04, 0x01},
		{0x05E0A, 0x01},
		{0x05E0B, 0x01},
		{0x05E0C, 0x01},
		{0x05E0D, 0x01},
		{0x05E0E, 0x01},
		{0x05E0F, 0x01},
		{0x05E10, 0x01},
		{0x05E16, 0x01},
		{0x05E17, 0x01},
		{0x05E18, 0x01},
		{0x05E1E, 0x01},
		{0x05E1F, 0x01},
		{0x05E20, 0x01},
		{0x05E6E, 0x5A},
		{0x05E6F, 0x46},
		{0x05E70, 0x46},
		{0x05E71, 0x3C},
		{0x05E72, 0x3C},
		{0x05E73, 0x28},
		{0x05E74, 0x28},
		{0x05E75, 0x6E},
		{0x05E76, 0x6E},
		{0x05E81, 0x46},
		{0x05E83, 0x3C},
		{0x05E85, 0x28},
		{0x05E87, 0x6E},
		{0x05E92, 0x46},
		{0x05E94, 0x3C},
		{0x05E96, 0x28},
		{0x05E98, 0x6E},
		{0x05ECB, 0x26},
		{0x05ECC, 0x26},
		{0x05ECD, 0x26},
		{0x05ECE, 0x26},
		{0x05ED2, 0x26},
		{0x05ED3, 0x26},
		{0x05ED4, 0x26},
		{0x05ED5, 0x26},
		{0x05ED9, 0x26},
		{0x05EDA, 0x26},
		{0x05EE5, 0x08},
		{0x05EE6, 0x08},
		{0x05EE7, 0x08},
		{0x06006, 0x14},
		{0x06007, 0x14},
		{0x06008, 0x14},
		{0x06009, 0x14},
		{0x0600A, 0x14},
		{0x0600B, 0x14},
		{0x0600C, 0x14},
		{0x0600D, 0x22},
		{0x0600E, 0x22},
		{0x0600F, 0x14},
		{0x0601A, 0x14},
		{0x0601B, 0x14},
		{0x0601C, 0x14},
		{0x0601D, 0x14},
		{0x0601E, 0x14},
		{0x0601F, 0x14},
		{0x06020, 0x14},
		{0x06021, 0x22},
		{0x06022, 0x22},
		{0x06023, 0x14},
		{0x0602E, 0x14},
		{0x0602F, 0x14},
		{0x06030, 0x14},
		{0x06031, 0x22},
		{0x06039, 0x14},
		{0x0603A, 0x14},
		{0x0603B, 0x14},
		{0x0603C, 0x22},
		{0x06132, 0x0F},
		{0x06133, 0x0F},
		{0x06134, 0x0F},
		{0x06135, 0x0F},
		{0x06136, 0x0F},
		{0x06137, 0x0F},
		{0x06138, 0x0F},
		{0x0613E, 0x0F},
		{0x0613F, 0x0F},
		{0x06140, 0x0F},
		{0x06141, 0x0F},
		{0x06142, 0x0F},
		{0x06143, 0x0F},
		{0x06144, 0x0F},
		{0x0614A, 0x0F},
		{0x0614B, 0x0F},
		{0x0614C, 0x0F},
		{0x0614D, 0x0F},
		{0x0614E, 0x0F},
		{0x0614F, 0x0F},
		{0x06150, 0x0F},
		{0x06156, 0x0F},
		{0x06157, 0x0F},
		{0x06158, 0x0F},
		{0x06159, 0x0F},
		{0x0615A, 0x0F},
		{0x0615B, 0x0F},
		{0x0615C, 0x0F},
		{0x06162, 0x0F},
		{0x06163, 0x0F},
		{0x06164, 0x0F},
		{0x0616A, 0x0F},
		{0x0616B, 0x0F},
		{0x0616C, 0x0F},
		{0x06226, 0x00},
		{0x084F8, 0x01},
		{0x08501, 0x00},
		{0x08502, 0x01},
		{0x08505, 0x00},
		{0x08744, 0x00},
		{0x0883C, 0x01},
		{0x08845, 0x00},
		{0x08846, 0x01},
		{0x08849, 0x00},
		{0x09004, 0x1F},
		{0x09064, 0x4D},
		{0x09065, 0x3D},
		{0x0922E, 0x91},
		{0x0922F, 0x2A},
		{0x09230, 0xE2},
		{0x09231, 0xC0},
		{0x09232, 0xE2},
		{0x09233, 0xC1},
		{0x09234, 0xE2},
		{0x09235, 0xC2},
		{0x09236, 0xE2},
		{0x09237, 0xC3},
		{0x09238, 0xE2},
		{0x09239, 0xD4},
		{0x0923A, 0xE2},
		{0x0923B, 0xD5},
		{0x0923C, 0x90},
		{0x0923D, 0x64},
		{0x0B0B9, 0x10},
		{0x0BC76, 0x00},
		{0x0BC77, 0x00},
		{0x0BC78, 0x00},
		{0x0BC79, 0x00},
		{0x0BC7B, 0x28},
		{0x0BC7C, 0x00},
		{0x0BC7D, 0x00},
		{0x0BC7F, 0xC0},
		{0x0C6B9, 0x01},
		{0x0ECB5, 0x04},
		{0x0ECBF, 0x04},
	    /*Image Quality adjustment setting*/
		{0x032D9, 0x01},
		{0x085C0, 0x01},
		{0x0A503, 0x04},
		{0x0A533, 0x3F},
		{0x0A53C, 0x06},
		{0x0A53F, 0x04},
		{0x0A56F, 0x3F},
		{0x0A654, 0x01},
		{0x0A655, 0x68},
		{0x0A6D2, 0x01},
		{0x0A6D3, 0x68},
		{0x0A6D6, 0x00},
		{0x0A6D7, 0x4C},
		{0x0A737, 0x20},
		{0x0AC2C, 0x05},
		{0x0AC5C, 0x05},
		{0x0AC8C, 0x05},
		{0x0B026, 0x00},
		{SEQUENCE_END, 0x00}
};
struct reginfo imx682_preview_setting[] = {
	    /*MIPI output setting*/
		{REG_CSI_FORMAT_C, 0x0A},
		{REG_CSI_FORMAT_D, 0x0A},
		{REG_CSI_LANE,  0x02},
	    /*Line Length PCK Setting*/
		{REG_LINE_LEN_MSB, 0x24},
		{REG_LINE_LEN_LSB, 0xD8},
	    /*Frame Length Lines Setting*/
		{REG_FRAME_LEN_MSB, 0x0E},
		{REG_FRAME_LEN_LSB, 0xA9},
	    /*ROI Setting*/
		{REG_X_ADD_STA_MSB, 0x00},
		{REG_X_ADD_STA_LSB, 0x00},
		{REG_Y_ADD_STA_MSB, 0x00},
		{REG_Y_ADD_STA_LSB, 0x00},
		{REG_X_ADD_END_MSB, 0x24},
		{REG_X_ADD_END_LSB, 0x1F},
		{REG_Y_ADD_END_MSB, 0x1B},
		{REG_Y_ADD_END_LSB, 0x1F},
	    /*Mode Setting*/
		{REG_BINNING_MODE, 0x01},
		{REG_BINNING_HV, 0x22},
		{REG_BINNING_WEIGHTING, 0x08},
		{0x030D8, 0x04},
		{0x03200, 0x41},
		{0x03201, 0x41},
	    /*Digital Crop & Scaling*/
		{REG_DIG_CROP_X_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_X_OFFSET_LSB, 0x00},
		{REG_DIG_CROP_Y_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_Y_OFFSET_LSB, 0x00},
		{REG_DIG_CROP_WIDTH_MSB, 0x12},
		{REG_DIG_CROP_WIDTH_LSB, 0x10},
		{REG_DIG_CROP_HEIGHT_MSB, 0x0D},
		{REG_DIG_CROP_HEIGHT_LSB, 0x90},
	    /*Output Size Setting*/
		{REG_X_OUT_SIZE_MSB, 0x12},
		{REG_X_OUT_SIZE_LSB, 0x10},
		{REG_Y_OUT_SIZE_MSB, 0x0D},
		{REG_Y_OUT_SIZE_LSB, 0x90},
	    /*Clock Setting*/
		{REG_IVTPXCK_DIV, 0x08},
		{REG_IVTSYCK_DIV, 0x02},
		{REG_IVT_PREPLLCK_DIV, 0x04},
		{REG_PLL_IVT_MPY_MSB, 0x01},
		{REG_PLL_IVT_MPY_LSB, 0x62},
		{REG_IOPSYCK_DIV, 0x02},
		{REG_IOP_PREPLLCK_DIV, 0x04},
		{REG_IOP_MPY_MSB, 0x01},
		{REG_IOP_MPY_LSB, 0x85},
		{REG_PLL_MULTI_DRV, 0x01},
	    /*Other Setting*/
		{0x030D9, 0x00},
		{0x032D5, 0x00},
		{0x032D6, 0x00},
		{0x0401E, 0x00},
		{0x040B8, 0x01},
		{0x040B9, 0x2C},
		{0x040BC, 0x01},
		{0x040BD, 0x18},
		{0x040BE, 0x00},
		{0x040BF, 0x00},
		{0x041A4, 0x00},
		{0x05A09, 0x01},
		{0x05A17, 0x01},
		{0x05A25, 0x01},
		{0x05A33, 0x01},
		{0x098D7, 0xB4},
		{0x098D8, 0x8C},
		{0x098D9, 0x0A},
		{0x099C4, 0x16},
	    /*Integration Setting*/
		{REG_COARSE_INTEGRATION_TIME_MSB, 0x0E},
		{REG_COARSE_INTEGRATION_TIME_LSB, 0x79},
	    /*Gain Setting*/
		{0x0204, 0x00},
		{0x0205, 0x00},
		{0x020E, 0x01},
		{0x020F, 0x00},
	    /*PDAF Setting*/
		{0x04018, 0x04},
		{0x04019, 0x80},
		{0x0401A, 0x00},
		{0x0401B, 0x01},
	    /*PDAF TYPE Setting*/
		{0x03400, 0x02},
	    /*PDAF TYPE2 Setting*/
		{0x03093, 0x01},
		{REG_MODE_SEL, 0x01},
		{SEQUENCE_END, 0x00}
};
struct reginfo imx682_capture_setting[] = {
	    /*MIPI output setting*/
		{REG_CSI_FORMAT_C, 0x0A},
		{REG_CSI_FORMAT_D, 0x0A},
		{REG_CSI_LANE,  0x02},
	    /*Line Length PCK Setting*/
		{REG_LINE_LEN_MSB, 0x24},
		{REG_LINE_LEN_LSB, 0xD8},
	    /*Frame Length Lines Setting*/
		{REG_FRAME_LEN_MSB, 0x0E},
		{REG_FRAME_LEN_LSB, 0xA9},
	    /*ROI Setting*/
		{REG_X_ADD_STA_MSB, 0x00},
		{REG_X_ADD_STA_LSB, 0x00},
		{REG_Y_ADD_STA_MSB, 0x00},
		{REG_Y_ADD_STA_LSB, 0x00},
		{REG_X_ADD_END_MSB, 0x24},
		{REG_X_ADD_END_LSB, 0x1F},
		{REG_Y_ADD_END_MSB, 0x1B},
		{REG_Y_ADD_END_LSB, 0x1F},
	    /*Mode Setting*/
		{REG_BINNING_MODE, 0x01},
		{REG_BINNING_HV, 0x22},
		{REG_BINNING_WEIGHTING, 0x08},
		{0x030D8, 0x04},
		{0x03200, 0x41},
		{0x03201, 0x41},
	    /*Digital Crop & Scaling*/
		{REG_DIG_CROP_X_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_X_OFFSET_LSB, 0x00},
		{REG_DIG_CROP_Y_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_Y_OFFSET_LSB, 0x00},
		{REG_DIG_CROP_WIDTH_MSB, 0x12},
		{REG_DIG_CROP_WIDTH_LSB, 0x10},
		{REG_DIG_CROP_HEIGHT_MSB, 0x0D},
		{REG_DIG_CROP_HEIGHT_LSB, 0x90},
	    /*Output Size Setting*/
		{REG_X_OUT_SIZE_MSB, 0x12},
		{REG_X_OUT_SIZE_LSB, 0x10},
		{REG_Y_OUT_SIZE_MSB, 0x0D},
		{REG_Y_OUT_SIZE_LSB, 0x90},
	    /*Clock Setting*/
		{REG_IVTPXCK_DIV, 0x08},
		{REG_IVTSYCK_DIV, 0x02},
		{REG_IVT_PREPLLCK_DIV, 0x04},
		{REG_PLL_IVT_MPY_MSB, 0x01},
		{REG_PLL_IVT_MPY_LSB, 0x62},
		{REG_IOPSYCK_DIV, 0x02},
		{REG_IOP_PREPLLCK_DIV, 0x04},
		{REG_IOP_MPY_MSB, 0x01},
		{REG_IOP_MPY_LSB, 0x85},
		{REG_PLL_MULTI_DRV, 0x01},
	    /*Other Setting*/
		{0x030D9, 0x00},
		{0x032D5, 0x00},
		{0x032D6, 0x00},
		{0x0401E, 0x00},
		{0x040B8, 0x01},
		{0x040B9, 0x2C},
		{0x040BC, 0x01},
		{0x040BD, 0x18},
		{0x040BE, 0x00},
		{0x040BF, 0x00},
		{0x041A4, 0x00},
		{0x05A09, 0x01},
		{0x05A17, 0x01},
		{0x05A25, 0x01},
		{0x05A33, 0x01},
		{0x098D7, 0xB4},
		{0x098D8, 0x8C},
		{0x098D9, 0x0A},
		{0x099C4, 0x16},
	    /*Integration Setting*/
		{REG_COARSE_INTEGRATION_TIME_MSB, 0x0E},
		{REG_COARSE_INTEGRATION_TIME_LSB, 0x79},
	    /*Gain Setting*/
		{0x0204, 0x00},
		{0x0205, 0x00},
		{0x020E, 0x01},
		{0x020F, 0x00},
	    /*PDAF Setting*/
		{0x04018, 0x04},
		{0x04019, 0x80},
		{0x0401A, 0x00},
		{0x0401B, 0x01},
	    /*PDAF TYPE Setting*/
		{0x03400, 0x02},
	    /*PDAF TYPE2 Setting*/
		{0x03093, 0x01},
		{REG_MODE_SEL, 0x01},
		{SEQUENCE_END, 0x00}
};
struct reginfo imx682_normal_video_setting[] = {
	    /*MIPI output setting*/
		{REG_CSI_FORMAT_C, 0x0A},
		{REG_CSI_FORMAT_D, 0x0A},
		{REG_CSI_LANE,  0x02},
	    /*Line Length PCK Setting*/
		{REG_LINE_LEN_MSB,  0x42}, 
		{REG_LINE_LEN_LSB,  0x40}, 
	    /*Frame Length Lines Setting*/
		{REG_FRAME_LEN_MSB, 0x0B},
		{REG_FRAME_LEN_LSB, 0x04},
	    /*ROI Setting*/
		{REG_X_ADD_STA_MSB, 0x00},
		{REG_X_ADD_STA_LSB, 0x00},
		{REG_Y_ADD_STA_MSB, 0x03},
		{REG_Y_ADD_STA_LSB, 0x70},
		{REG_X_ADD_END_MSB, 0x24},
		{REG_X_ADD_END_LSB, 0x1F},
		{REG_Y_ADD_END_MSB, 0x17},
		{REG_Y_ADD_END_LSB, 0xAF},
	    /*Mode Setting*/
		{REG_BINNING_MODE, 0x01},
		{REG_BINNING_HV, 0x22},
		{REG_BINNING_WEIGHTING, 0x08},
		{0x030D8, 0x04},
		{0x03200, 0x41},
		{0x03201, 0x41},
	    /*Digital Crop & Scaling*/
		{REG_DIG_CROP_X_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_X_OFFSET_LSB, 0x08},
		{REG_DIG_CROP_Y_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_Y_OFFSET_LSB, 0x00},
		{REG_DIG_CROP_WIDTH_MSB, 0x12},
		{REG_DIG_CROP_WIDTH_LSB, 0x00},
		{REG_DIG_CROP_HEIGHT_MSB, 0x0A},
		{REG_DIG_CROP_HEIGHT_LSB, 0x20},
	    /*Output Size Setting*/
		{REG_X_OUT_SIZE_MSB, 0x12},
		{REG_X_OUT_SIZE_LSB, 0x00},
		{REG_Y_OUT_SIZE_MSB, 0x0A},
		{REG_Y_OUT_SIZE_LSB, 0x20},
	    /*Clock Setting*/
		{REG_IVTPXCK_DIV, 0x08},
		{REG_IVTSYCK_DIV, 0x02},
		{REG_IVT_PREPLLCK_DIV, 0x04},
		{REG_PLL_IVT_MPY_MSB, 0x01},
		{REG_PLL_IVT_MPY_LSB, 0x0A},
		{REG_IOPSYCK_DIV, 0x02},
		{REG_IOP_PREPLLCK_DIV, 0x04},
		{REG_IOP_MPY_MSB, 0x01},
		{REG_IOP_MPY_LSB, 0x1E},
		{REG_PLL_MULTI_DRV, 0x01},
	    /*Other Setting*/
		{0x030D9, 0x00},
		{0x032D5, 0x00},
		{0x032D6, 0x00},
		{0x0401E, 0x00},
		{0x040B8, 0x01},
		{0x040B9, 0x2C},
		{0x040BC, 0x01},
		{0x040BD, 0x18},
		{0x040BE, 0x00},
		{0x040BF, 0x00},
		{0x041A4, 0x00},
		{0x05A09, 0x01},
		{0x05A17, 0x01},
		{0x05A25, 0x01},
		{0x05A33, 0x01},
		{0x098D7, 0xB4},
		{0x098D8, 0x8C},
		{0x098D9, 0x0A},
		{0x099C4, 0x16},
	    /*Integration Setting*/
		{REG_COARSE_INTEGRATION_TIME_MSB, 0x0A},
		{REG_COARSE_INTEGRATION_TIME_LSB, 0xD4},
	    /*Gain Setting*/
		{0x0204, 0x00},
		{0x0205, 0x00},
		{0x020E, 0x01},
		{0x020F, 0x00},
	    /*PDAF Setting*/
		{0x04018, 0x04},
		{0x04019, 0x80},
		{0x0401A, 0x00},
		{0x0401B, 0x01},
	    /*PDAF TYPE Setting*/
		{0x03400, 0x02},
	    /*PDAF TYPE2 Setting*/
		{0x03093, 0x01},
		{REG_MODE_SEL, 0x01},
		{SEQUENCE_END, 0x00}
};
struct reginfo imx682_slim_video_setting[] = {
	    /*MIPI output setting*/
		{REG_CSI_FORMAT_C, 0x0A},
		{REG_CSI_FORMAT_D, 0x0A},
		{REG_CSI_LANE,  0x02},
	    /*Line Length PCK Setting*/
		{REG_LINE_LEN_MSB, 0x48},
		{REG_LINE_LEN_LSB, 0xD8},
	    /*Frame Length Lines Setting*/
		{REG_FRAME_LEN_MSB, 0x0A},
		{REG_FRAME_LEN_LSB, 0xA4},
	    /*ROI Setting*/
		{REG_X_ADD_STA_MSB, 0x00},
		{REG_X_ADD_STA_LSB, 0x00},
		{REG_Y_ADD_STA_MSB, 0x03},
		{REG_Y_ADD_STA_LSB, 0x70},
		{REG_X_ADD_END_MSB, 0x24},
		{REG_X_ADD_END_LSB, 0x1F},
		{REG_Y_ADD_END_MSB, 0x17},
		{REG_Y_ADD_END_LSB, 0xAF},
	    /*Mode Setting*/
		{REG_BINNING_MODE, 0x01},
		{REG_BINNING_HV, 0x22},
		{REG_BINNING_WEIGHTING, 0x08},
		{0x030D8, 0x04},
		{0x03200, 0x41},
		{0x03201, 0x41},
	    /*Digital Crop & Scaling*/
		{REG_DIG_CROP_X_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_X_OFFSET_LSB, 0x08},
		{REG_DIG_CROP_Y_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_Y_OFFSET_LSB, 0x00},
		{REG_DIG_CROP_WIDTH_MSB, 0x12},
		{REG_DIG_CROP_WIDTH_LSB, 0x00},
		{REG_DIG_CROP_HEIGHT_MSB, 0x0A},
		{REG_DIG_CROP_HEIGHT_LSB, 0x20},
	    /*Output Size Setting*/
		{REG_X_OUT_SIZE_MSB, 0x12},
		{REG_X_OUT_SIZE_LSB, 0x00},
		{REG_Y_OUT_SIZE_MSB, 0x0A},
		{REG_Y_OUT_SIZE_LSB, 0x20},
	    /*Clock Setting*/
		{REG_IVTPXCK_DIV, 0x08},
		{REG_IVTSYCK_DIV, 0x02},
		{REG_IVT_PREPLLCK_DIV, 0x04},
		{REG_PLL_IVT_MPY_MSB, 0x01},
		{REG_PLL_IVT_MPY_LSB, 0x01},
		{REG_IOPSYCK_DIV, 0x02},
		{REG_IOP_PREPLLCK_DIV, 0x04},
		{REG_IOP_MPY_MSB, 0x00},
		{REG_IOP_MPY_LSB, 0xFA},
		{REG_PLL_MULTI_DRV, 0x01},
	    /*Other Setting*/
		{0x030D9, 0x00},
		{0x032D5, 0x00},
		{0x032D6, 0x00},
		{0x0401E, 0x00},
		{0x040B8, 0x01},
		{0x040B9, 0x2C},
		{0x040BC, 0x01},
		{0x040BD, 0x18},
		{0x040BE, 0x00},
		{0x040BF, 0x00},
		{0x041A4, 0x00},
		{0x05A09, 0x01},
		{0x05A17, 0x01},
		{0x05A25, 0x01},
		{0x05A33, 0x01},
		{0x098D7, 0xB4},
		{0x098D8, 0x8C},
		{0x098D9, 0x0A},
		{0x099C4, 0x16},
	    /*Integration Setting*/
		{REG_COARSE_INTEGRATION_TIME_MSB, 0x0A},
		{REG_COARSE_INTEGRATION_TIME_LSB, 0x74},
	    /*Gain Setting*/
		{0x0204, 0x00},
		{0x0205, 0x00},
		{0x020E, 0x01},
		{0x020F, 0x00},
	    /*PDAF Setting*/
		{0x04018, 0x04},
		{0x04019, 0x80},
		{0x0401A, 0x00},
		{0x0401B, 0x01},
	    /*PDAF TYPE Setting*/
		{0x03400, 0x02},
	    /*PDAF TYPE2 Setting*/
		{0x03093, 0x01},
		{REG_MODE_SEL, 0x01},
		{SEQUENCE_END, 0x00}
};
struct reginfo imx682_hs_video_setting[] = {
	    /*MIPI output setting*/
		{REG_CSI_FORMAT_C, 0x0A},
		{REG_CSI_FORMAT_D, 0x0A},
		{REG_CSI_LANE,  0x02},
	    /*Line Length PCK Setting*/
		{REG_LINE_LEN_MSB, 0x82},
		{REG_LINE_LEN_LSB, 0xA8},
	    /*Frame Length Lines Setting*/
		{REG_FRAME_LEN_MSB, 0x06},
		{REG_FRAME_LEN_LSB, 0x8C},
	    /*ROI Setting*/
		{REG_X_ADD_STA_MSB, 0x00},
		{REG_X_ADD_STA_LSB, 0x00},
		{REG_Y_ADD_STA_MSB, 0x03},
		{REG_Y_ADD_STA_LSB, 0x70},
		{REG_X_ADD_END_MSB, 0x24},
		{REG_X_ADD_END_LSB, 0x1F},
		{REG_Y_ADD_END_MSB, 0x17},
		{REG_Y_ADD_END_LSB, 0xAF},
	    /*Mode Setting*/
		{REG_BINNING_MODE, 0x01},
		{REG_BINNING_HV, 0x44},
		{REG_BINNING_WEIGHTING, 0x08},
		{0x030D8, 0x00},
		{0x03200, 0x43},
		{0x03201, 0x43},
	    /*Digital Crop & Scaling*/
		{REG_DIG_CROP_X_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_X_OFFSET_LSB, 0x04},
		{REG_DIG_CROP_Y_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_Y_OFFSET_LSB, 0x00},
		{REG_DIG_CROP_WIDTH_MSB, 0x09},
		{REG_DIG_CROP_WIDTH_LSB, 0x00},
		{REG_DIG_CROP_HEIGHT_MSB, 0x05},
		{REG_DIG_CROP_HEIGHT_LSB, 0x10},
	    /*Output Size Setting*/
		{REG_X_OUT_SIZE_MSB, 0x09},
		{REG_X_OUT_SIZE_LSB, 0x00},
		{REG_Y_OUT_SIZE_MSB, 0x05},
		{REG_Y_OUT_SIZE_LSB, 0x10},
	    /*Clock Setting*/
		{REG_IVTPXCK_DIV, 0x08},
		{REG_IVTSYCK_DIV, 0x02},
		{REG_IVT_PREPLLCK_DIV, 0x04},
		{REG_PLL_IVT_MPY_MSB, 0x01},
		{REG_PLL_IVT_MPY_LSB, 0x6E},
		{REG_IOPSYCK_DIV, 0x01},
		{REG_IOP_PREPLLCK_DIV, 0x04},
		{REG_IOP_MPY_MSB, 0x01},
		{REG_IOP_MPY_LSB, 0x27},
		{REG_PLL_MULTI_DRV, 0x01},
	    /*Other Setting*/
		{0x030D9, 0x01},
		{0x032D5, 0x00},
		{0x032D6, 0x00},
		{0x0401E, 0x4D},
		{0x040B8, 0x00},
		{0x040B9, 0xC6},
		{0x040BC, 0x00},
		{0x040BD, 0xB2},
		{0x040BE, 0x00},
		{0x040BF, 0xB2},
		{0x041A4, 0x00},
		{0x05A09, 0x00},
		{0x05A17, 0x00},
		{0x05A25, 0x00},
		{0x05A33, 0x00},
		{0x098D7, 0xB4},
		{0x098D8, 0x8C},
		{0x098D9, 0x0A},
		{0x099C4, 0x16},
	    /*Integration Setting*/
		{REG_COARSE_INTEGRATION_TIME_MSB, 0x06},
		{REG_COARSE_INTEGRATION_TIME_LSB, 0x5C},
	    /*Gain Setting*/
		{0x0204, 0x00},
		{0x0205, 0x00},
		{0x020E, 0x01},
		{0x020F, 0x00},
	    /*PDAF Setting*/
		{0x04018, 0x00},
		{0x04019, 0x00},
		{0x0401A, 0x00},
		{0x0401B, 0x00},
	    /*PDAF TYPE Setting*/
		{0x03400, 0x02},
	    /*PDAF TYPE2 Setting*/
		{0x03093, 0x00},
		{REG_MODE_SEL, 0x01},
		{SEQUENCE_END, 0x00}
};
struct reginfo imx682_custom1_setting[] = {
	    /*MIPI output setting*/
		{REG_CSI_FORMAT_C, 0x0A},
		{REG_CSI_FORMAT_D, 0x0A},
		{REG_CSI_LANE,  0x02},
	    /*Line Length PCK Setting*/
		{REG_LINE_LEN_MSB, 0x88},
		{REG_LINE_LEN_LSB, 0xD8},
	    /*Frame Length Lines Setting*/
		{REG_FRAME_LEN_MSB, 0x0E},
		{REG_FRAME_LEN_LSB, 0x22},
	    /*ROI Setting*/
		{REG_X_ADD_STA_MSB, 0x00},
		{REG_X_ADD_STA_LSB, 0x00},
		{REG_Y_ADD_STA_MSB, 0x00},
		{REG_Y_ADD_STA_LSB, 0x00},
		{REG_X_ADD_END_MSB, 0x24},
		{REG_X_ADD_END_LSB, 0x1F},
		{REG_Y_ADD_END_MSB, 0x1B},
		{REG_Y_ADD_END_LSB, 0x1F},
	    /*Mode Setting*/
		{REG_BINNING_MODE, 0x01},
		{REG_BINNING_HV, 0x22},
		{REG_BINNING_WEIGHTING, 0x08},
		{0x030D8, 0x04},
		{0x03200, 0x41},
		{0x03201, 0x41},
	    /*Digital Crop & Scaling*/
		{REG_DIG_CROP_X_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_X_OFFSET_LSB, 0x00},
		{REG_DIG_CROP_Y_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_Y_OFFSET_LSB, 0x00},
		{REG_DIG_CROP_WIDTH_MSB, 0x12},
		{REG_DIG_CROP_WIDTH_LSB, 0x10},
		{REG_DIG_CROP_HEIGHT_MSB, 0x0D},
		{REG_DIG_CROP_HEIGHT_LSB, 0x90},
	    /*Output Size Setting*/
		{REG_X_OUT_SIZE_MSB, 0x12},
		{REG_X_OUT_SIZE_LSB, 0x10},
		{REG_Y_OUT_SIZE_MSB, 0x0D},
		{REG_Y_OUT_SIZE_LSB, 0x90},
	    /*Clock Setting*/
		{REG_IVTPXCK_DIV, 0x08},
		{REG_IVTSYCK_DIV, 0x02},
		{REG_IVT_PREPLLCK_DIV, 0x04},
		{REG_PLL_IVT_MPY_MSB, 0x01},
		{REG_PLL_IVT_MPY_LSB, 0x11},
		{REG_IOPSYCK_DIV, 0x02},
		{REG_IOP_PREPLLCK_DIV, 0x04},
		{REG_IOP_MPY_MSB, 0x01},
		{REG_IOP_MPY_LSB, 0x0B},
		{REG_PLL_MULTI_DRV, 0x01},
	    /*Other Setting*/
		{0x030D9, 0x00},
		{0x032D5, 0x00},
		{0x032D6, 0x00},
		{0x0401E, 0x00},
		{0x040B8, 0x01},
		{0x040B9, 0x2C},
		{0x040BC, 0x01},
		{0x040BD, 0x18},
		{0x040BE, 0x00},
		{0x040BF, 0x00},
		{0x041A4, 0x00},
		{0x05A09, 0x01},
		{0x05A17, 0x01},
		{0x05A25, 0x01},
		{0x05A33, 0x01},
		{0x098D7, 0xB4},
		{0x098D8, 0x8C},
		{0x098D9, 0x0A},
		{0x099C4, 0x16},
	    /*Integration Setting*/
		{REG_COARSE_INTEGRATION_TIME_MSB, 0x0D},
		{REG_COARSE_INTEGRATION_TIME_LSB, 0xF2},
	    /*Gain Setting*/
		{0x0204, 0x00},
		{0x0205, 0x00},
		{0x020E, 0x01},
		{0x020F, 0x00},
	    /*PDAF Setting*/
		{0x04018, 0x04},
		{0x04019, 0x80},
		{0x0401A, 0x00},
		{0x0401B, 0x01},
	    /*PDAF TYPE Setting*/
		{0x03400, 0x02},
	    /*PDAF TYPE2 Setting*/
		{0x03093, 0x01},
		{REG_MODE_SEL, 0x01},
		{SEQUENCE_END, 0x00}
};
struct reginfo imx682_custom2_setting[] = {
	    /*MIPI output setting*/
		{REG_CSI_FORMAT_C, 0x0A},
		{REG_CSI_FORMAT_D, 0x0A},
		{REG_CSI_LANE,  0x02},
	    /*Line Length PCK Setting*/
		{REG_LINE_LEN_MSB, 0x0A},
		{REG_LINE_LEN_LSB, 0xA8},
	    /*Frame Length Lines Setting*/
		{REG_FRAME_LEN_MSB, 0x06},
		{REG_FRAME_LEN_LSB, 0x8C},
	    /*ROI Setting*/
		{REG_X_ADD_STA_MSB, 0x00},
		{REG_X_ADD_STA_LSB, 0x00},
		{REG_Y_ADD_STA_MSB, 0x03},
		{REG_Y_ADD_STA_LSB, 0x70},
		{REG_X_ADD_END_MSB, 0x24},
		{REG_X_ADD_END_LSB, 0x1F},
		{REG_Y_ADD_END_MSB, 0x17},
		{REG_Y_ADD_END_LSB, 0xAF},
	    /*Mode Setting*/
		{REG_BINNING_MODE, 0x01},
		{REG_BINNING_HV, 0x44},
		{REG_BINNING_WEIGHTING, 0x08},
		{0x030D8, 0x00},
		{0x03200, 0x43},
		{0x03201, 0x43},
	    /*Digital Crop & Scaling*/
		{REG_DIG_CROP_X_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_X_OFFSET_LSB, 0x04},
		{REG_DIG_CROP_Y_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_Y_OFFSET_LSB, 0x00},
		{REG_DIG_CROP_WIDTH_MSB, 0x09},
		{REG_DIG_CROP_WIDTH_LSB, 0x00},
		{REG_DIG_CROP_HEIGHT_MSB, 0x05},
		{REG_DIG_CROP_HEIGHT_LSB, 0x10},
	    /*Output Size Setting*/
		{REG_X_OUT_SIZE_MSB, 0x09},
		{REG_X_OUT_SIZE_LSB, 0x00},
		{REG_Y_OUT_SIZE_MSB, 0x05},
		{REG_Y_OUT_SIZE_LSB, 0x10},
	    /*Clock Setting*/
		{REG_IVTPXCK_DIV, 0x08},
		{REG_IVTSYCK_DIV, 0x04},
		{REG_IVT_PREPLLCK_DIV, 0x04},
		{REG_PLL_IVT_MPY_MSB, 0x01},
		{REG_PLL_IVT_MPY_LSB, 0x6E},
		{REG_IOPSYCK_DIV, 0x02},
		{REG_IOP_PREPLLCK_DIV, 0x04},
		{REG_IOP_MPY_MSB, 0x01},
		{REG_IOP_MPY_LSB, 0x21},
		{REG_PLL_MULTI_DRV, 0x01},
	    /*Other Setting*/
		{0x030D9, 0x01},
		{0x032D5, 0x00},
		{0x032D6, 0x00},
		{0x0401E, 0x4D},
		{0x040B8, 0x00},
		{0x040B9, 0x32},
		{0x040BC, 0x00},
		{0x040BD, 0x08},
		{0x040BE, 0x00},
		{0x040BF, 0x08},
		{0x041A4, 0x00},
		{0x05A09, 0x00},
		{0x05A17, 0x00},
		{0x05A25, 0x00},
		{0x05A33, 0x00},
		{0x098D7, 0xB4},
		{0x098D8, 0x8C},
		{0x098D9, 0x0A},
		{0x099C4, 0x16},
	    /*Integration Setting*/
		{REG_COARSE_INTEGRATION_TIME_MSB, 0x06},
		{REG_COARSE_INTEGRATION_TIME_LSB, 0x5C},
	    /*Gain Setting*/
		{0x0204, 0x00},
		{0x0205, 0x00},
		{0x020E, 0x01},
		{0x020F, 0x00},
	    /*PDAF Setting*/
		{0x04018, 0x00},
		{0x04019, 0x00},
		{0x0401A, 0x00},
		{0x0401B, 0x00},
	    /*PDAF TYPE Setting*/
		{0x03400, 0x02},
	    /*PDAF TYPE2 Setting*/
		{0x03093, 0x00},
		{REG_MODE_SEL, 0x01},
		{SEQUENCE_END, 0x00}
};
struct reginfo imx682_custom3_setting[] = {
	    /*MIPI output setting*/
		{REG_CSI_FORMAT_C, 0x0A},
		{REG_CSI_FORMAT_D, 0x0A},
		{REG_CSI_LANE,  0x02},
	    /*Line Length PCK Setting*/
	    {REG_LINE_LEN_MSB,  0x42}, 
	    {REG_LINE_LEN_LSB,  0x40},                    		
	    //{REG_LINE_LEN_MSB, 0x24},
	    //{REG_LINE_LEN_LSB, 0xD8},
	    /*Frame Length Lines Setting*/
		{REG_FRAME_LEN_MSB, 0x07},
		{REG_FRAME_LEN_LSB, 0x64},
	    /*ROI Setting*/
		{REG_X_ADD_STA_MSB, 0x00},
		{REG_X_ADD_STA_LSB, 0x00},
		{REG_Y_ADD_STA_MSB, 0x06},
		{REG_Y_ADD_STA_LSB, 0xD0},
		{REG_X_ADD_END_MSB, 0x24},
		{REG_X_ADD_END_LSB, 0x1F},
		{REG_Y_ADD_END_MSB, 0x14},
		{REG_Y_ADD_END_LSB, 0x4F},
	    /*Mode Setting*/
		{REG_BINNING_MODE, 0x01},
		{REG_BINNING_HV, 0x22},
		{REG_BINNING_WEIGHTING, 0x08},
		{0x030D8, 0x04},
		{0x03200, 0x41},
		{0x03201, 0x41},
	    /*Digital Crop & Scaling*/
		{REG_DIG_CROP_X_OFFSET_MSB, 0x03},
		{REG_DIG_CROP_X_OFFSET_LSB, 0x10},
		{REG_DIG_CROP_Y_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_Y_OFFSET_LSB, 0x00},
		{REG_DIG_CROP_WIDTH_MSB, 0x0B},
		{REG_DIG_CROP_WIDTH_LSB, 0xF0},
		{REG_DIG_CROP_HEIGHT_MSB, 0x06},
		{REG_DIG_CROP_HEIGHT_LSB, 0xC0},
	    /*Output Size Setting*/
		{REG_X_OUT_SIZE_MSB, 0x0B},
		{REG_X_OUT_SIZE_LSB, 0xF0},
		{REG_Y_OUT_SIZE_MSB, 0x06},
		{REG_Y_OUT_SIZE_LSB, 0xC0},
	    /*Clock Setting*/
		{REG_IVTPXCK_DIV, 0x08},
		{REG_IVTSYCK_DIV, 0x02},
		{REG_IVT_PREPLLCK_DIV, 0x04},
		{REG_PLL_IVT_MPY_MSB, 0x01},
		{REG_PLL_IVT_MPY_LSB, 0x65},
		{REG_IOPSYCK_DIV, 0x02},
		{REG_IOP_PREPLLCK_DIV, 0x04},
		{REG_IOP_MPY_MSB, 0x00},
		{REG_IOP_MPY_LSB, 0xF2},
		{REG_PLL_MULTI_DRV, 0x01},
	    /*Other Setting*/
		{0x030D9, 0x00},
		{0x032D5, 0x00},
		{0x032D6, 0x00},
		{0x0401E, 0x00},
		{0x040B8, 0x01},
		{0x040B9, 0x2C},
		{0x040BC, 0x01},
		{0x040BD, 0x18},
		{0x040BE, 0x00},
		{0x040BF, 0x00},
		{0x041A4, 0x00},
		{0x05A09, 0x01},
		{0x05A17, 0x01},
		{0x05A25, 0x01},
		{0x05A33, 0x01},
		{0x098D7, 0xB4},
		{0x098D8, 0x8C},
		{0x098D9, 0x0A},
		{0x099C4, 0x16},
	    /*Integration Setting*/
		{REG_COARSE_INTEGRATION_TIME_MSB, 0x07},
		{REG_COARSE_INTEGRATION_TIME_LSB, 0x34},
	    /*Gain Setting*/
		{0x0204, 0x00},
		{0x0205, 0x00},
		{0x020E, 0x01},
		{0x020F, 0x00},
	    /*PDAF Setting*/
		{0x04018, 0x02},
		{0x04019, 0xF8},
		{0x0401A, 0x00},
		{0x0401B, 0x01},
	    /*PDAF TYPE Setting*/
		{0x03400, 0x02},
	    /*PDAF TYPE2 Setting*/
		{0x03093, 0x01},
		{REG_MODE_SEL, 0x01},
		{SEQUENCE_END, 0x00}
};
struct reginfo imx682_custom4_setting[] = {
	    /*MIPI output setting*/
		{REG_CSI_FORMAT_C, 0x0A},
		{REG_CSI_FORMAT_D, 0x0A},
		{REG_CSI_LANE,      0x02},
	    /*Line Length PCK Setting*/
	    {REG_LINE_LEN_MSB,  0x42}, 
	    {REG_LINE_LEN_LSB,  0x40},  
		//{REG_LINE_LEN_MSB, 0x28},
		//{REG_LINE_LEN_LSB, 0x30},
	    /*Frame Length Lines Setting*/
		{REG_FRAME_LEN_MSB, 0x1B},
		{REG_FRAME_LEN_LSB, 0xCB},
	    /*ROI Setting*/
		{REG_X_ADD_STA_MSB, 0x00},
		{REG_X_ADD_STA_LSB, 0x00},
		{REG_Y_ADD_STA_MSB, 0x00},
		{REG_Y_ADD_STA_LSB, 0x00},
		{REG_X_ADD_END_MSB, 0x24},
		{REG_X_ADD_END_LSB, 0x1F},
		{REG_Y_ADD_END_MSB, 0x1B},
		{REG_Y_ADD_END_LSB, 0x1F},
	    /*Mode Setting*/
		{REG_BINNING_MODE, 0x00},
		{REG_BINNING_HV, 0x11},
		{REG_BINNING_WEIGHTING, 0x0A},
		{0x030D8, 0x00},
		{0x03200, 0x01},
		{0x03201, 0x01},
	    /*Digital Crop & Scaling*/
		{REG_DIG_CROP_X_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_X_OFFSET_LSB, 0x00},
		{REG_DIG_CROP_Y_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_Y_OFFSET_LSB, 0x00},
		{REG_DIG_CROP_WIDTH_MSB, 0x24},
		{REG_DIG_CROP_WIDTH_LSB, 0x20},
		{REG_DIG_CROP_HEIGHT_MSB, 0x1B},
		{REG_DIG_CROP_HEIGHT_LSB, 0x20},
	    /*Output Size Setting*/
		{REG_X_OUT_SIZE_MSB, 0x24},
		{REG_X_OUT_SIZE_LSB, 0x20},
		{REG_Y_OUT_SIZE_MSB, 0x1B},
		{REG_Y_OUT_SIZE_LSB, 0x20},
	    /*Clock Setting*/
		{REG_IVTPXCK_DIV, 0x08},
		{REG_IVTSYCK_DIV, 0x02},
		{REG_IVT_PREPLLCK_DIV, 0x04},
		{REG_PLL_IVT_MPY_MSB, 0x01},
		{REG_PLL_IVT_MPY_LSB, 0x6E},
		{REG_IOPSYCK_DIV, 0x01},
		{REG_IOP_PREPLLCK_DIV, 0x04},
		{REG_IOP_MPY_MSB, 0x01},
		{REG_IOP_MPY_LSB, 0x2F},
		{REG_PLL_MULTI_DRV, 0x01},
	    /*Other Setting*/
		{0x030D9, 0x01},
		{0x032D5, 0x01},
		{0x032D6, 0x01},
		{0x0401E, 0x00},
		{0x040B8, 0x02},
		{0x040B9, 0x1C},
		{0x040BC, 0x00},
		{0x040BD, 0xB0},
		{0x040BE, 0x00},
		{0x040BF, 0xB0},
		{0x041A4, 0x00},
		{0x05A09, 0x01},
		{0x05A17, 0x01},
		{0x05A25, 0x01},
		{0x05A33, 0x01},
		{0x098D7, 0x14},
		{0x098D8, 0x14},
		{0x098D9, 0x00},
		{0x099C4, 0x00},
	    /*Integration Setting*/
		{REG_COARSE_INTEGRATION_TIME_MSB, 0x1B},
		{REG_COARSE_INTEGRATION_TIME_LSB, 0x9B},
	    /*Gain Setting*/
		{0x0204, 0x00},
		{0x0205, 0x00},
		{0x020E, 0x01},
		{0x020F, 0x00},
	    /*PDAF Setting*/
		{0x04018, 0x04},
		{0x04019, 0x80},
		{0x0401A, 0x00},
		{0x0401B, 0x01},
	    /*PDAF TYPE Setting*/
		{0x03400, 0x02},
	    /*PDAF TYPE2 Setting*/
		{0x03093, 0x01},
		{REG_MODE_SEL, 0x01},
		{SEQUENCE_END, 0x00}
};
struct reginfo imx682_custom5_setting[] = {
	    /*MIPI output setting*/
		{REG_CSI_FORMAT_C, 0x0A},
		{REG_CSI_FORMAT_D, 0x0A},
		{REG_CSI_LANE,  0x02},
	    /*Line Length PCK Setting*/
	    {REG_LINE_LEN_MSB,  0x42}, 
	    {REG_LINE_LEN_LSB,  0x40},  
		//{REG_LINE_LEN_MSB, 0x24},
		//{REG_LINE_LEN_LSB, 0xD8},
	    /*Frame Length Lines Setting*/
		{REG_FRAME_LEN_MSB, 0x0E},
		{REG_FRAME_LEN_LSB, 0xA9},
	    /*ROI Setting*/
		{REG_X_ADD_STA_MSB, 0x00},
		{REG_X_ADD_STA_LSB, 0x00},
		{REG_Y_ADD_STA_MSB, 0x00},
		{REG_Y_ADD_STA_LSB, 0x00},
		{REG_X_ADD_END_MSB, 0x24},
		{REG_X_ADD_END_LSB, 0x1F},
		{REG_Y_ADD_END_MSB, 0x1B},
		{REG_Y_ADD_END_LSB, 0x1F},
	    /*Mode Setting*/
		{REG_BINNING_MODE, 0x01},
		{REG_BINNING_HV, 0x22},
		{REG_BINNING_WEIGHTING, 0x08},
		{0x030D8, 0x04},
		{0x03200, 0x41},
		{0x03201, 0x41},
	    /*Digital Crop & Scaling*/
		{REG_DIG_CROP_X_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_X_OFFSET_LSB, 0x00},
		{REG_DIG_CROP_Y_OFFSET_MSB, 0x00},
		{REG_DIG_CROP_Y_OFFSET_LSB, 0x00},
		{REG_DIG_CROP_WIDTH_MSB, 0x12},
		{REG_DIG_CROP_WIDTH_LSB, 0x10},
		{REG_DIG_CROP_HEIGHT_MSB, 0x0D},
		{REG_DIG_CROP_HEIGHT_LSB, 0x90},
	    /*Output Size Setting*/
		{REG_X_OUT_SIZE_MSB, 0x12},
		{REG_X_OUT_SIZE_LSB, 0x10},
		{REG_Y_OUT_SIZE_MSB, 0x0D},
		{REG_Y_OUT_SIZE_LSB, 0x90},
	    /*Clock Setting*/
		{REG_IVTPXCK_DIV, 0x08},
		{REG_IVTSYCK_DIV, 0x02},
		{REG_IVT_PREPLLCK_DIV, 0x04},
		{REG_PLL_IVT_MPY_MSB, 0x01},
		{REG_PLL_IVT_MPY_LSB, 0x62},
		{REG_IOPSYCK_DIV, 0x02},
		{REG_IOP_PREPLLCK_DIV, 0x04},
		{REG_IOP_MPY_MSB, 0x01},
		{REG_IOP_MPY_LSB, 0x85},
		{REG_PLL_MULTI_DRV, 0x01},
	    /*Other Setting*/
		{0x030D9, 0x00},
		{0x032D5, 0x00},
		{0x032D6, 0x00},
		{0x0401E, 0x00},
		{0x040B8, 0x01},
		{0x040B9, 0x2C},
		{0x040BC, 0x01},
		{0x040BD, 0x18},
		{0x040BE, 0x00},
		{0x040BF, 0x00},
		{0x041A4, 0x00},
		{0x05A09, 0x01},
		{0x05A17, 0x01},
		{0x05A25, 0x01},
		{0x05A33, 0x01},
		{0x098D7, 0xB4},
		{0x098D8, 0x8C},
		{0x098D9, 0x0A},
		{0x099C4, 0x16},
	    /*Integration Setting*/
		{REG_COARSE_INTEGRATION_TIME_MSB, 0x0E},
		{REG_COARSE_INTEGRATION_TIME_LSB, 0x79},
	    /*Gain Setting*/
		{0x0204, 0x00},
		{0x0205, 0x00},
		{0x020E, 0x01},
		{0x020F, 0x00},
	    /*PDAF Setting*/
		{0x04018, 0x04},
		{0x04019, 0x80},
		{0x0401A, 0x00},
		{0x0401B, 0x01},
	    /*PDAF TYPE Setting*/
		{0x03400, 0x02},
	    /*PDAF TYPE2 Setting*/
		{0x03093, 0x01},
		{REG_MODE_SEL, 0x01},
		{SEQUENCE_END, 0x00}
};

struct reginfo sensor_imx682_1920x1080_60FPS[] = {
	/* MIPI output setting */
	{REG_CSI_FORMAT_C,  0x0A},
	{REG_CSI_FORMAT_D,  0x0A},
	{REG_CSI_LANE,  0x02},
	/* Frame Length Lines Setting */
	{REG_FRAME_LEN_MSB, 0x08},
	{REG_FRAME_LEN_LSB, 0xff},
	/* ROI Setting */
	{REG_X_ADD_STA_MSB,  0x00}, /*	x_addr_start[15:8]	*/
	{REG_X_ADD_STA_LSB,  0x00}, /*	x_addr_start[7:0]	*/
	{REG_Y_ADD_STA_MSB,  0x03}, /*	y_addr_start[15:8]	*/
	{REG_Y_ADD_STA_LSB,  0x60}, /*	y_addr_start[7:0]	*/
	{REG_X_ADD_END_MSB,  0x24}, /*	x_addr_end[15:8]	*/
	{REG_X_ADD_END_LSB,  0x1F}, /*	x_addr_end[7:0]	    */
	{REG_Y_ADD_END_MSB,  0x17}, /*	y_addr_end[15:8]	*/
	{REG_Y_ADD_END_LSB,  0xBF}, /* y_addr_end[7:0]	    */
	{0x0220, 0x00},
	{0x0221, 0x11},
	{0x0222, 0x01},
	/* Mode Setting */
	{REG_BINNING_MODE, 0x01},
	{REG_BINNING_HV, 0x22},
	{REG_BINNING_WEIGHTING, 0x0a},
	{0x30D8, 0x00},
	{0x3200, 0x41},
	{0x3201, 0x41},
	/* Digital Crop & Scaling */
	{REG_DIG_CROP_X_OFFSET_MSB, 0x00},
	{REG_DIG_CROP_X_OFFSET_LSB, 0x00},
	{0x040a, 0x00},
	{0x040b, 0x00},
	{0x040c, 0x07},
	{0x040d, 0x80},
	{0x040e, 0x04},
	{0x040f, 0x38},
	/* Output Size Setting */
	{0x034c, 0x07},
	{0x034d, 0x80},
	{0x034e, 0x04},
	{0x034f, 0x38},
	/* Signaling mode setting */
	{0x0111,  0x02},
	/* External Clock Setting */
	{REG_EXCK_FREQ_MSB,  0x1A},
	{REG_EXCK_FREQ_LSB,  0x00},
    /* Line Length PCK Setting */
	{REG_LINE_LEN_MSB, 0x25},
	{REG_LINE_LEN_LSB, 0xd9},
    /* Clock Setting */
	{REG_IVTPXCK_DIV, 0x06},
	{REG_IVTSYCK_DIV, 0x04},
	{REG_IVT_PREPLLCK_DIV, 0x04},
	{REG_PLL_IVT_MPY_MSB, 0x01},
	{REG_PLL_IVT_MPY_LSB, 0x57},
	{REG_IOPPXCK_DIV, 0x0a},
	{REG_IOPSYCK_DIV, 0x02},
	{REG_IOP_PREPLLCK_DIV, 0x04},
	{REG_IOP_MPY_MSB, 0x01},
	{REG_IOP_MPY_LSB, 0x49},
	{REG_PLL_MULTI_DRV, 0x01},
    /* ------------ */
	{REG_REQ_LINK_BIT_RATE_MSB, 0x07},
	{REG_REQ_LINK_BIT_RATE_LMSB, 0xb6},
	{REG_REQ_LINK_BIT_RATE_MLSB, 0x00},
	{REG_REQ_LINK_BIT_RATE_LSB, 0x00},
	{0x3e20, 0x01},
	{0x3e37, 0x00},
	{0x3e3b, 0x00},
	{0x0106, 0x00},
	{0x0b00, 0x00},
	{0x3230, 0x00},
	{0x3f14, 0x01},
	{0x3f3c, 0x01},
	{REG_ADC_BIT_SETTING, 0x0a},
	{0x3fbc, 0x00},
	{0x3c06, 0x00},
	{0x3c07, 0x48},
	{0x3c0a, 0x00},
	{0x3c0b, 0x00},
	{0x3f78, 0x00},
	{0x3f79, 0x40},
	{0x3f7c, 0x00},
	{0x3f7d, 0x00},
	/* Other Setting */
	{0x30D9,  0x01},
	{0x32D5,  0x00},
	{0x32D6,  0x00},
	{0x401E,  0x00},
	{0x40B8,  0x04},
	{0x40B9,  0xC4},
	{0x40BC,  0x00},
	{0x40BD,  0xB4},
	{0x40BE,  0x00},
	{0x40BF,  0xB4},
	{0x41A4,  0x06},
	{0x5A09,  0x01},
	{0x5A17,  0x01},
	{0x5A25,  0x01},
	{0x5A33,  0x01},
	{0x98D7,  0xB4},
	{0x98D8,  0x8C},
	{0x98D9,  0x0A},
	{0x99C4,  0x16},
	/* Integration Setting */
	{REG_COARSE_INTEGRATION_TIME_MSB,  0x0B},
	{REG_COARSE_INTEGRATION_TIME_LSB,  0x33},
	/* Gain Setting */
	{0x0204,  0x00},
	{0x0205,  0x00},
	{0x020E,  0x01},
	{0x020F,  0x00},
	/* PDAF Setting */
	{0x4018,  0x00},
	{0x4019,  0x00},
	{0x401A,  0x00},
	{0x401B,  0x00},
	/* DPC correction ctrl Setting */
	{REG_SING_DYNAMIC_CORR,  0x00},
	/* PDAF TYPE Setting */
	{0x3400,  0x01},//{0x3400,  0x02},
	/* PDAF TYPE2 Setting */
	{0x3093,  0x00},
	/* Image Quality adjustment setting */
	{0x32D9,  0x01},
	{0x85C0,  0x01},
	{0xA503,  0x04}, 
	{0xA533,  0x3F}, 
	{0xA53C,  0x06}, 
	{0xA53F,  0x04}, 
	{0xA56F,  0x3F}, 
	{0xA654,  0x01},
	{0xA655,  0x68}, 
	{0xA6D2,  0x01},
	{0xA6D3,  0x68}, 
	{0xA6D6,  0x00}, 
	{0xA6D7,  0x4C}, 
	{0xA737,  0x20}, 
	{0xAC2C,  0x05}, 
	{0xAC5C,  0x05}, 
	{0xAC8C,  0x05}, 
	{0xB026,  0x00},
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};

struct reginfo min_sensor_imx682_1920x1080_60FPS[] = {
	/* MIPI output setting */
	{REG_CSI_FORMAT_C,  0x0A},
	{REG_CSI_FORMAT_D,  0x0A},
	{REG_CSI_LANE,  0x02},
	/* Frame Length Lines Setting */
	{REG_FRAME_LEN_MSB, 0x08},
	{REG_FRAME_LEN_LSB, 0xff},
	/* ROI Setting */
	{REG_X_ADD_STA_MSB,  0x00}, /*	x_addr_start[15:8]	*/
	{REG_X_ADD_STA_LSB,  0x00}, /*	x_addr_start[7:0]	*/
	{REG_Y_ADD_STA_MSB,  0x03}, /*	y_addr_start[15:8]	*/
	{REG_Y_ADD_STA_LSB,  0x60}, /*	y_addr_start[7:0]	*/
	{REG_X_ADD_END_MSB,  0x24}, /*	x_addr_end[15:8]	*/
	{REG_X_ADD_END_LSB,  0x1F}, /*	x_addr_end[7:0]	    */
	{REG_Y_ADD_END_MSB,  0x17}, /*	y_addr_end[15:8]	*/
	{REG_Y_ADD_END_LSB,  0xBF}, /* y_addr_end[7:0]	    */
    {0x0220, 0x00},
    {0x0221, 0x11},
    {0x0222, 0x01},
	/* Mode Setting */
	{REG_BINNING_MODE, 0x01},
	{REG_BINNING_HV, 0x22},
	{REG_BINNING_WEIGHTING, 0x0a},
	{0x30D8, 0x00},
	{0x3200, 0x41},
	{0x3201, 0x41},
	/* Digital Crop & Scaling */
	{REG_DIG_CROP_X_OFFSET_MSB, 0x00},
	{REG_DIG_CROP_X_OFFSET_LSB, 0x00},
	{0x040a, 0x00},
	{0x040b, 0x00},
	{0x040c, 0x07},
	{0x040d, 0x80},
	{0x040e, 0x04},
	{0x040f, 0x38},
	/* Output Size Setting */
	{0x034c, 0x07},
	{0x034d, 0x80},
	{0x034e, 0x04},
	{0x034f, 0x38},
	/* Signaling mode setting */
	{0x0111,  0x02},
	/* External Clock Setting */
	{REG_EXCK_FREQ_MSB,  0x1A},
	{REG_EXCK_FREQ_LSB,  0x00},
    /* Line Length PCK Setting */
	{REG_LINE_LEN_MSB, 0x25},
	{REG_LINE_LEN_LSB, 0xd9},
    /* Clock Setting */
	{REG_IVTPXCK_DIV, 0x06},
	{REG_IVTSYCK_DIV, 0x04},
	{REG_IVT_PREPLLCK_DIV, 0x04},
	{REG_PLL_IVT_MPY_MSB, 0x01},
	{REG_PLL_IVT_MPY_LSB, 0x57},
	{REG_IOPPXCK_DIV, 0x0a},
	{REG_IOPSYCK_DIV, 0x02},
	{REG_IOP_PREPLLCK_DIV, 0x04},
	{REG_IOP_MPY_MSB, 0x01},
	{REG_IOP_MPY_LSB, 0x49},
	{REG_PLL_MULTI_DRV, 0x01},
	/* Other Setting */
	{0x30D9,  0x01},
	{0x32D5,  0x00},
	{0x32D6,  0x00},
	{0x401E,  0x00},
	{0x40B8,  0x04},
	{0x40B9,  0xC4},
	{0x40BC,  0x00},
	{0x40BD,  0xB4},
	{0x40BE,  0x00},
	{0x40BF,  0xB4},
	{0x41A4,  0x06},
	{0x5A09,  0x01},
	{0x5A17,  0x01},
	{0x5A25,  0x01},
	{0x5A33,  0x01},
	{0x98D7,  0xB4},
	{0x98D8,  0x8C},
	{0x98D9,  0x0A},
	{0x99C4,  0x16},
	/* Integration Setting */
	{REG_COARSE_INTEGRATION_TIME_MSB,  0x0B},
	{REG_COARSE_INTEGRATION_TIME_LSB,  0x33},
	/* Gain Setting */
	{0x0204,  0x00},
	{0x0205,  0x00},
	{0x020E,  0x01},
	{0x020F,  0x00},
	/* PDAF Setting */
	{0x4018,  0x00},
	{0x4019,  0x00},
	{0x401A,  0x00},
	{0x401B,  0x00},
	/* DPC correction ctrl Setting */
	{REG_SING_DYNAMIC_CORR,  0x00},
	/* PDAF TYPE Setting */
	{0x3400,  0x01},//{0x3400,  0x02},
	/* PDAF TYPE2 Setting */
	{0x3093,  0x00},
	/* Image Quality adjustment setting */
	{0x32D9,  0x01},
	{0x85C0,  0x01},
	{0xA503,  0x04}, 
	{0xA533,  0x3F}, 
	{0xA53C,  0x06}, 
	{0xA53F,  0x04}, 
	{0xA56F,  0x3F}, 
	{0xA654,  0x01},
	{0xA655,  0x68}, 
	{0xA6D2,  0x01},
	{0xA6D3,  0x68}, 
	{0xA6D6,  0x00}, 
	{0xA6D7,  0x4C}, 
	{0xA737,  0x20}, 
	{0xAC2C,  0x05}, 
	{0xAC5C,  0x05}, 
	{0xAC8C,  0x05}, 
	{0xB026,  0x00},
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};

struct reginfo imx682_seamless_preivew[] = {
    {0x0104,0x01},//enable group param hold
	/* MIPI output setting */
	{REG_CSI_FORMAT_C,  0x0A}, 
	{REG_CSI_FORMAT_D,  0x0A}, 
	{REG_CSI_LANE,  0x02}, 
    {0x0342,0x24},
    {0x0343,0xD8},
    {0x0340,0x0F},
    {0x0341,0x28},
    {0x0344,0x00},
    {0x0345,0x00},
    {0x0346,0x00},
    {0x0347,0x10},
    {0x0348,0x24},
    {0x0349,0x1F},
    {0x034A,0x1B},
    {0x034B,0x0F},
    {0x0900,0x01},
    {0x0901,0x22},
    {0x0902,0x08},
    {0x30D8,0x04},
    {0x3200,0x41},
    {0x3201,0x41},
    {0x0408,0x00},
    {0x0409,0x08},
    {0x040A,0x00},
    {0x040B,0x00},
    {0x040C,0x12},
    {0x040D,0x00},
    {0x040E,0x0D},
    {0x040F,0x80},
    {0x034C,0x12},
    {0x034D,0x00},
    {0x034E,0x0D},
    {0x034F,0x80},
    {0x0301,0x08},
    {0x0303,0x02},
    {0x0305,0x04},
    {0x0306,0x01},
    {0x0307,0x6E},
    {0x030B,0x02},
    {0x030D,0x04},
    {0x030E,0x01},
    {0x030F,0x5E},
    {0x0310,0x01},
    {0x30D9,0x00},
    {0x32D5,0x00},
    {0x32D6,0x00},
    {0x401E,0x00},
    {0x40B8,0x01},
    {0x40B9,0x2C},
    {0x40BC,0x01},
    {0x40BD,0x18},
    {0x40BE,0x00},
    {0x40BF,0x00},
    {0x41A4,0x00},
    {0x5A09,0x01},
    {0x5A17,0x01},
    {0x5A25,0x01},
    {0x5A33,0x01},
    {0x98D7,0xB4},
    {0x98D8,0x8C},
    {0x98D9,0x0A},
    {0x99C4,0x16},
    {0x0202,0x0E},
    {0x0203,0xF8},
    {0x0204,0x00},
    {0x0205,0x00},
    {0x020E,0x01},
    {0x020F,0x00},
    {0x4018,0x04},
    {0x4019,0x80},
    {0x401A,0x00},
    {0x401B,0x01},
    {0x3400,0x02},
    {0x3093,0x01},
    {0x0104,0x00},// group param hold
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};

struct reginfo imx682_seamless_custom5[] = {
    {0x0104,0x01},//enable group param hold
    {0x0112,0x0A},
    {0x0113,0x0A},
    {0x0114,0x02},
    {0x0342,0x28},
    {0x0343,0x30},
    {0x0340,0x0D},
    {0x0341,0xE5},
    {0x0344,0x00},
    {0x0345,0x00},
    {0x0346,0x06},
    {0x0347,0xD0},
    {0x0348,0x24},
    {0x0349,0x1F},
    {0x034A,0x14},
    {0x034B,0x4F},
    {0x0900,0x00},
    {0x0901,0x11},
    {0x0902,0x0A},
    {0x30D8,0x00},
    {0x3200,0x01},
    {0x3201,0x01},
    {0x0408,0x09},
    {0x0409,0x10},
    {0x040A,0x00},
    {0x040B,0x00},
    {0x040C,0x12},
    {0x040D,0x00},
    {0x040E,0x0D},
    {0x040F,0x80},
    {0x034C,0x12},
    {0x034D,0x00},
    {0x034E,0x0D},
    {0x034F,0x80},
    {0x0301,0x08},
    {0x0303,0x02},
    {0x0305,0x04},
    {0x0306,0x01},
    {0x0307,0x6E},
    {0x030B,0x02},
    {0x030D,0x04},
    {0x030E,0x01},
    {0x030F,0x5E},
    {0x0310,0x01},
    {0x30D9,0x01},
    {0x32D5,0x01},
    {0x32D6,0x01},
    {0x401E,0x00},
    {0x40B8,0x02},
    {0x40B9,0x1C},
    {0x40BC,0x00},
    {0x40BD,0xB0},
    {0x40BE,0x00},
    {0x40BF,0xB0},
    {0x41A4,0x00},
    {0x5A09,0x01},
    {0x5A17,0x01},
    {0x5A25,0x01},
    {0x5A33,0x01},
    {0x98D7,0x14},
    {0x98D8,0x14},
    {0x98D9,0x00},
    {0x99C4,0x00},
    {0x0202,0x0D},
    {0x0203,0xB5},
    {0x0204,0x00},
    {0x0205,0x00},
    {0x020E,0x01},
    {0x020F,0x00},
    {0x4018,0x02},
    {0x4019,0x40},
    {0x401A,0x00},
    {0x401B,0x01},
    {0x3400,0x02},
    {0x3093,0x00},// close pdaf
    {0x0104,0x00},// group param hold
	{REG_MODE_SEL, 0x01},
	{SEQUENCE_END, 0x00}
};


int imx682_read(XIicPs *IicInstance,u16 addr,u8 *read_buf)
{
	*read_buf=i2c_reg16_read(IicInstance,IIC_IMX682_ADDR,addr);
	return XST_SUCCESS;
}
int imx682_write(XIicPs *IicInstance,u16 addr,u8 data)
{
	return i2c_reg16_write(IicInstance,IIC_IMX682_ADDR,addr,data);
}
void imx_682_sensor_write_array(XIicPs *IicInstance, struct reginfo *regarray)
{
	int i = 0;
	while (regarray[i].reg != SEQUENCE_END) {
		imx682_write(IicInstance,regarray[i].reg,regarray[i].val);
		i++;
	}
}
int imx682_sensor_init(XIicPs *IicInstance,u16 config_number)
{
	u8 sensor_id[2];
	imx682_read(IicInstance, 0x0016, &sensor_id[0]);
	imx682_read(IicInstance, 0x0017, &sensor_id[1]);
	if (sensor_id[0] == 0x6 || sensor_id[1] == 0x82)
	{
		printf("Got IMX682 Camera Sensor ID: %x%x\r\n", sensor_id[0], sensor_id[1]);
            //imx_682_sensor_write_array(IicInstance,cfg_imx682_mode_common_setting_part1_regs);
            //imx_682_sensor_write_array(IicInstance,cfg_imx682_mode_common_setting_part2_regs);
            //imx_682_sensor_write_array(IicInstance,sensor_imx682_setfile_B_Global);
            imx_682_sensor_write_array(IicInstance,cfg_imx682_mode_common_setting_part2_regs);
        if(config_number == 0) {
            imx_682_sensor_write_array(IicInstance,sensor_imx682_2X2BIN_2000x1128_60FPS);
        } else if (config_number == 1) {
            imx_682_sensor_write_array(IicInstance,imx682_1920x1080_regs);
        } else if (config_number == 2) {
            imx_682_sensor_write_array(IicInstance,imx682_hs_video_setting);//not working
        } else if (config_number == 3) {
            imx_682_sensor_write_array(IicInstance,imx682_normal_video_setting);
        } else if (config_number == 4) {
            imx_682_sensor_write_array(IicInstance,imx682_slim_video_setting);
        } else if (config_number == 5) {
            imx_682_sensor_write_array(IicInstance,imx682_custom1_setting);//not working
        } else if (config_number == 6) {
            imx_682_sensor_write_array(IicInstance,imx682_custom2_setting);//not working
        } else if (config_number == 7) {
            imx_682_sensor_write_array(IicInstance,imx682_custom3_setting);
        } else if (config_number == 8) {
            imx_682_sensor_write_array(IicInstance,imx682_custom4_setting);//not working
        } else if (config_number == 9) {
            imx_682_sensor_write_array(IicInstance,imx682_custom5_setting);
        } else if (config_number == 10) {
            imx_682_sensor_write_array(IicInstance,sensor_imx682_setfile_B_2X2BIN_FULL_4624x2604_60FPS_V5_BK);
        } else if (config_number == 11) {
            imx_682_sensor_write_array(IicInstance,sensor_imx682_setfile_B_2X2BIN_FULL_4624x2604_60FPS_V6_BK);
        } else if (config_number == 12) {
            imx_682_sensor_write_array(IicInstance,sensor_imx682_setfile_B_2X2BIN_FULL_4624x2604_60FPS_V7_BK);//not working grids
        } else if (config_number == 13) {
            imx_682_sensor_write_array(IicInstance,sensor_imx682_setfile_B_2X2BIN_FULL_4000x3000_30FPS);//not working
        } else if (config_number == 14) {
            imx_682_sensor_write_array(IicInstance,sensor_imx682_setfile_B_2X2BIN_FULL_4624x2604_30FPS);//not working
        } else if (config_number == 15) {
            imx_682_sensor_write_array(IicInstance,sensor_imx682_setfile_B_2X2BIN_FULL_4624x3468_30FPS);//not working
        } else if (config_number == 16) {
            imx_682_sensor_write_array(IicInstance,sensor_imx682_setfile_B_REMOSAIC_FULL_9248x6936_13FPS);//not working
        } else if (config_number == 17) {
            imx_682_sensor_write_array(IicInstance,sensor_imx682_2X2BIN_4624x2604_60FPS);
        } else if (config_number == 18) {
            imx_682_sensor_write_array(IicInstance,sensor_imx682_setfile_B_2X2BIN_FULL_4624x2604_60FPS_V2_BK);//not working
        } else if (config_number == 19) {
            imx_682_sensor_write_array(IicInstance,sensor_imx682_setfile_B_2X2BIN_FULL_4624x2604_60FPS);//not working
        } else if (config_number == 20) {
            imx_682_sensor_write_array(IicInstance,sensor_imx682_setfile_B_2X2BIN_FULL_2304x1728_120FPS);//not working
        } else if (config_number == 21) {
            imx_682_sensor_write_array(IicInstance,sensor_imx682_setfile_B_2X2BIN_FULL_2000x1128_240FPS);
        } else if (config_number == 22) {
            imx_682_sensor_write_array(IicInstance,sensor_imx682_setfile_B_REMOSAIC_CROP_4624x3468_30FPS);//not working grids
        } else if (config_number == 23) {
            imx_682_sensor_write_array(IicInstance,sensor_imx682_setfile_B_REMOSAIC_CROP_4624x2604_30FPS);//not working
        } else if (config_number == 24) {
            imx_682_sensor_write_array(IicInstance,imx682_preview_setting);//not working
        } else if (config_number == 25) {
            imx_682_sensor_write_array(IicInstance,imx682_capture_setting);//not working
        } else if (config_number == 26) {
            imx_682_sensor_write_array(IicInstance,cfg_imx519_mode_1920x1080_reg);//not working grids
        } else if (config_number == 27) {
            imx_682_sensor_write_array(IicInstance,min_sensor_imx682_1920x1080_60FPS);
        } else if (config_number == 28) {
            imx_682_sensor_write_array(IicInstance,imx682_seamless_preivew);
        } else if (config_number == 29) {
            imx_682_sensor_write_array(IicInstance,imx682_seamless_custom5);
        } else {
            imx_682_sensor_write_array(IicInstance,sensor_imx682_2X2BIN_2000x1128_60FPS);
        }
        return 682;
	}
	
}

int imx682_read_register(XIicPs *IicInstance,u16 addr)
{
	u8 sensor_id[1];
    imx682_read(IicInstance, addr, &sensor_id[0]);
    printf("Read imx682 Read Reg Address  =  %x   Value = %x\n",addr,sensor_id[0]);
	return 0;
}
int imx682_write_register(XIicPs *IicInstance,u16 addr,u8 data)
{
	imx682_write(IicInstance,REG_MODE_SEL,0x00);
	imx682_write(IicInstance,addr,data);
	imx682_write(IicInstance,REG_MODE_SEL,0x01);
    printf("Read imx682 Write Reg Address  =  %x   Value = %x\n",addr,data);
	return 0;
}
int imx682_write_read_register(XIicPs *IicInstance,u16 addr,u8 data)
{
	imx682_write_register(IicInstance,addr,data);
	imx682_read_register(IicInstance,addr);
	return 0;
}
