NDSummary.OnToolTipsLoaded("File:mvau_stream/mvau_stream_control_block.sv",{239:"<div class=\"NDToolTip TModule LSystemVerilog\"><div class=\"TTSummary\">Author(s): Syed Asad Alam syed&#46;as<span style=\"display: none\">[xxx]</span>ad&#46;alam<span>&#64;</span>tcd<span style=\"display: none\">[xxx]</span>&#46;ie</div></div>",241:"<div class=\"NDToolTip TParameter LSystemVerilog\"><div class=\"TTSummary\">Word length of the NF counter to control reading and writing from the input buffer</div></div>",243:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Internal signal to indicate when input data is active Asserted when input valid and output ready asserted</div></div>",245:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">A sequential \'always\' block for a counter which keeps track when the input buffer is full.&nbsp; Only runs when do_mvau_stream is asserted A counter similar to sf in mvau.hpp</div></div>",247:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Signal to reset the nf_cnt counter Only used when multiple output channel</div></div>",248:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">A counter to keep track how many weight channels have been processed Only used when multiple output channels</div></div>",250:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">A one bit control signal to indicate when nf_cnt == NF</div></div>",251:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">A counter to keep track when we are done writing to the input buffer so that it can be reused again Similar to the variable nf in mvau.hpp Only used when multiple output channels</div></div>",252:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">A sequential \'always\' block for a counter which keeps track when the input buffer is full.&nbsp; Only runs when do_mvau_stream is asserted A counter similar to sf in mvau.hpp</div></div>",253:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">A one bit control signal to indicate when sf_cnt == SF-1</div></div>"});