Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb 26 09:50:47 2026
| Host         : FY-6302-09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |             100 |           30 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               5 |            2 |
| Yes          | No                    | Yes                    |              58 |           16 |
| Yes          | Yes                   | No                     |              14 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                                           Enable Signal                                          |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                  | design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                  |                                                                                |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                  | design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/clk_wiz_0/inst/locked                                                                 |                                                                                |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCmdCnt[4]_i_1_n_0                               | design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_1_n_0                 | design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_1_n_0 | design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDoneFsm                            | design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[7]_i_1_n_0                 | design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/E[0]                                | design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_1                                                 | design_1_i/prbs_axis_master_32_0/U0/u_gen/p_0_in                               |                2 |             14 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_1_n_0               | design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                  | design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/AR[0]           |               11 |             43 |         3.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                  | design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |               17 |             51 |         3.00 |
+-------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+


