[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/-name-_2.13-0.1.0.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	passthrough[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/passthrough[0m
[0m[[0m[0mdebug[0m] [0m[0m	passthrough/Passthrough$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/passthrough/Passthrough$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	passthrough/PassthroughGenerator$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/passthrough/PassthroughGenerator$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	passthrough/Passthrough$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/passthrough/Passthrough$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	passthrough/Passthrough.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/passthrough/Passthrough.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	passthrough/PassthroughGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/passthrough/PassthroughGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	passthrough/Passthrough$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/chengxiaoyu/chisel-riscv-32-cpu/target/scala-2.13/classes/passthrough/Passthrough$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
