#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Apr  8 13:20:22 2018
# Process ID: 3228
# Current directory: C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.runs/synth_1/top.vds
# Journal file: C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 404.848 ; gain = 100.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.runs/synth_1/.Xil/Vivado-3228-DESKTOP-RLAF3FD/realtime/clk_wiz_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz' (1#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.runs/synth_1/.Xil/Vivado-3228-DESKTOP-RLAF3FD/realtime/clk_wiz_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'seg7x16' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/seg7x16.v:16]
INFO: [Synth 8-155] case statement is not full and has no default [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/seg7x16.v:80]
INFO: [Synth 8-256] done synthesizing module 'seg7x16' (2#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/seg7x16.v:16]
INFO: [Synth 8-638] synthesizing module 'pipeCPU' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:13]
INFO: [Synth 8-638] synthesizing module 'pcreg' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pcreg.v:16]
INFO: [Synth 8-638] synthesizing module 'dff32' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/dff32.v:17]
INFO: [Synth 8-256] done synthesizing module 'dff32' (3#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/dff32.v:17]
INFO: [Synth 8-256] done synthesizing module 'pcreg' (4#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pcreg.v:16]
INFO: [Synth 8-638] synthesizing module 'pipeIF' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeIF.v:23]
INFO: [Synth 8-638] synthesizing module 'mux4x32' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/mux4x32.v:35]
INFO: [Synth 8-256] done synthesizing module 'mux4x32' (5#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/mux4x32.v:35]
INFO: [Synth 8-638] synthesizing module 'cla32' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/cla.v:18]
INFO: [Synth 8-256] done synthesizing module 'cla32' (6#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/cla.v:18]
INFO: [Synth 8-638] synthesizing module 'pipeIMEM' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeIMEM.v:13]
INFO: [Synth 8-638] synthesizing module 'IMEM' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.runs/synth_1/.Xil/Vivado-3228-DESKTOP-RLAF3FD/realtime/IMEM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IMEM' (7#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.runs/synth_1/.Xil/Vivado-3228-DESKTOP-RLAF3FD/realtime/IMEM_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (11) of module 'IMEM' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeIMEM.v:16]
INFO: [Synth 8-256] done synthesizing module 'pipeIMEM' (8#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeIMEM.v:13]
INFO: [Synth 8-256] done synthesizing module 'pipeIF' (9#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeIF.v:23]
INFO: [Synth 8-638] synthesizing module 'pipeIR' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeIR.v:11]
INFO: [Synth 8-256] done synthesizing module 'pipeIR' (10#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeIR.v:11]
INFO: [Synth 8-638] synthesizing module 'pipeID' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeID.v:25]
INFO: [Synth 8-638] synthesizing module 'pipeIDcu' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeIDcu.v:14]
INFO: [Synth 8-256] done synthesizing module 'pipeIDcu' (11#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeIDcu.v:14]
INFO: [Synth 8-638] synthesizing module 'mux2x5' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/mux2x5.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2x5' (12#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/mux2x5.v:23]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/regfile.v:19]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/decoder.v:16]
INFO: [Synth 8-256] done synthesizing module 'decoder' (13#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/decoder.v:16]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/selector.v:16]
INFO: [Synth 8-256] done synthesizing module 'selector' (14#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/selector.v:16]
INFO: [Synth 8-256] done synthesizing module 'regfile' (15#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/regfile.v:19]
WARNING: [Synth 8-3848] Net CP0out in module/entity pipeID does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeID.v:71]
WARNING: [Synth 8-3848] Net Hiout in module/entity pipeID does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeID.v:73]
WARNING: [Synth 8-3848] Net Loout in module/entity pipeID does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeID.v:74]
WARNING: [Synth 8-3848] Net cpc in module/entity pipeID does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeID.v:81]
WARNING: [Synth 8-3848] Net cuttersource in module/entity pipeID does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeID.v:82]
WARNING: [Synth 8-3848] Net div in module/entity pipeID does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeID.v:83]
WARNING: [Synth 8-3848] Net hisource in module/entity pipeID does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeID.v:84]
WARNING: [Synth 8-3848] Net losource in module/entity pipeID does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeID.v:85]
WARNING: [Synth 8-3848] Net w_hi in module/entity pipeID does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeID.v:96]
WARNING: [Synth 8-3848] Net w_lo in module/entity pipeID does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeID.v:97]
INFO: [Synth 8-256] done synthesizing module 'pipeID' (16#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeID.v:25]
WARNING: [Synth 8-689] width (32) of port connection 'Ern' does not match port width (5) of module 'pipeID' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:61]
INFO: [Synth 8-638] synthesizing module 'pipeDEreg' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeDEreg.v:15]
INFO: [Synth 8-256] done synthesizing module 'pipeDEreg' (17#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeDEreg.v:15]
WARNING: [Synth 8-689] width (5) of port connection 'Ealuc' does not match port width (4) of module 'pipeDEreg' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:108]
INFO: [Synth 8-638] synthesizing module 'pipeEXE' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEXE.v:15]
INFO: [Synth 8-638] synthesizing module 'mux2x32' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/mux2x32.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2x32' (18#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/mux2x32.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/ALU.v:13]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/adder.v:11]
INFO: [Synth 8-256] done synthesizing module 'Adder' (19#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/adder.v:11]
INFO: [Synth 8-256] done synthesizing module 'ALU' (20#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/ALU.v:13]
WARNING: [Synth 8-3848] Net Ecounter in module/entity pipeEXE does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEXE.v:64]
WARNING: [Synth 8-3848] Net Ecp0 in module/entity pipeEXE does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEXE.v:65]
WARNING: [Synth 8-3848] Net Ecuttersource in module/entity pipeEXE does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEXE.v:66]
WARNING: [Synth 8-3848] Net Ehi in module/entity pipeEXE does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEXE.v:67]
WARNING: [Synth 8-3848] Net Ehisource in module/entity pipeEXE does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEXE.v:68]
WARNING: [Synth 8-3848] Net Elo in module/entity pipeEXE does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEXE.v:70]
WARNING: [Synth 8-3848] Net Elosource in module/entity pipeEXE does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEXE.v:71]
WARNING: [Synth 8-3848] Net Emuler_hi in module/entity pipeEXE does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEXE.v:72]
WARNING: [Synth 8-3848] Net Emuler_lo in module/entity pipeEXE does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEXE.v:73]
WARNING: [Synth 8-3848] Net Eq in module/entity pipeEXE does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEXE.v:75]
WARNING: [Synth 8-3848] Net Er in module/entity pipeEXE does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEXE.v:76]
WARNING: [Synth 8-3848] Net Ew_hi in module/entity pipeEXE does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEXE.v:81]
WARNING: [Synth 8-3848] Net Ew_lo in module/entity pipeEXE does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEXE.v:82]
INFO: [Synth 8-256] done synthesizing module 'pipeEXE' (21#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEXE.v:15]
WARNING: [Synth 8-689] width (5) of port connection 'aluc' does not match port width (4) of module 'pipeEXE' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:130]
WARNING: [Synth 8-689] width (32) of port connection 'Ern' does not match port width (5) of module 'pipeEXE' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:151]
INFO: [Synth 8-638] synthesizing module 'pipeEMreg' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEMreg.v:15]
INFO: [Synth 8-256] done synthesizing module 'pipeEMreg' (22#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEMreg.v:15]
WARNING: [Synth 8-689] width (32) of port connection 'Ern' does not match port width (5) of module 'pipeEMreg' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:173]
INFO: [Synth 8-638] synthesizing module 'pipeMEMreg' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMEM.v:16]
INFO: [Synth 8-638] synthesizing module 'pipeDMEM' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeDMEM.v:23]
INFO: [Synth 8-638] synthesizing module 'DMEM' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.runs/synth_1/.Xil/Vivado-3228-DESKTOP-RLAF3FD/realtime/DMEM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DMEM' (23#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.runs/synth_1/.Xil/Vivado-3228-DESKTOP-RLAF3FD/realtime/DMEM_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (10) of module 'DMEM' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeDMEM.v:29]
INFO: [Synth 8-256] done synthesizing module 'pipeDMEM' (24#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeDMEM.v:23]
WARNING: [Synth 8-3848] Net Mcounter in module/entity pipeMEMreg does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMEM.v:63]
WARNING: [Synth 8-3848] Net Mcp0 in module/entity pipeMEMreg does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMEM.v:64]
WARNING: [Synth 8-3848] Net Mhi in module/entity pipeMEMreg does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMEM.v:66]
WARNING: [Synth 8-3848] Net Mhisource in module/entity pipeMEMreg does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMEM.v:67]
WARNING: [Synth 8-3848] Net Mlo in module/entity pipeMEMreg does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMEM.v:68]
WARNING: [Synth 8-3848] Net Mlosource in module/entity pipeMEMreg does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMEM.v:69]
WARNING: [Synth 8-3848] Net Mmuler_hi in module/entity pipeMEMreg does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMEM.v:70]
WARNING: [Synth 8-3848] Net Mmuler_lo in module/entity pipeMEMreg does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMEM.v:71]
WARNING: [Synth 8-3848] Net Mq in module/entity pipeMEMreg does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMEM.v:73]
WARNING: [Synth 8-3848] Net Mr in module/entity pipeMEMreg does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMEM.v:74]
WARNING: [Synth 8-3848] Net Msign in module/entity pipeMEMreg does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMEM.v:77]
WARNING: [Synth 8-3848] Net Mw_hi in module/entity pipeMEMreg does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMEM.v:78]
WARNING: [Synth 8-3848] Net Mw_lo in module/entity pipeMEMreg does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMEM.v:79]
INFO: [Synth 8-256] done synthesizing module 'pipeMEMreg' (25#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMEM.v:16]
INFO: [Synth 8-638] synthesizing module 'pipeMWreg' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMWreg.v:12]
INFO: [Synth 8-256] done synthesizing module 'pipeMWreg' (26#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMWreg.v:12]
INFO: [Synth 8-638] synthesizing module 'pipeWB' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeWB.v:16]
WARNING: [Synth 8-3848] Net Wdata_hi in module/entity pipeWB does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeWB.v:48]
WARNING: [Synth 8-3848] Net Wdata_lo in module/entity pipeWB does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeWB.v:49]
WARNING: [Synth 8-3848] Net Ww_hi in module/entity pipeWB does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeWB.v:52]
WARNING: [Synth 8-3848] Net Ww_lo in module/entity pipeWB does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeWB.v:53]
INFO: [Synth 8-256] done synthesizing module 'pipeWB' (27#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeWB.v:16]
WARNING: [Synth 8-3848] Net Ew_hi in module/entity pipeCPU does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:38]
WARNING: [Synth 8-3848] Net Ew_lo in module/entity pipeCPU does not have driver. [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:38]
INFO: [Synth 8-256] done synthesizing module 'pipeCPU' (28#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:13]
INFO: [Synth 8-256] done synthesizing module 'top' (29#1) [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[31]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[30]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[29]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[28]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[27]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[26]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[25]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[24]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[23]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[22]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[21]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[20]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[19]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[18]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[17]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[16]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[15]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[14]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[13]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[12]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[11]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[10]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[9]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[8]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[7]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[6]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[5]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[4]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[3]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[2]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[1]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_hi[0]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[31]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[30]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[29]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[28]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[27]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[26]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[25]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[24]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[23]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[22]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[21]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[20]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[19]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[18]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[17]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[16]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[15]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[14]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[13]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[12]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[11]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[10]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[9]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[8]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[7]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[6]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[5]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[4]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[3]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[2]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[1]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Wdata_lo[0]
WARNING: [Synth 8-3331] design pipeWB has unconnected port Ww_hi
WARNING: [Synth 8-3331] design pipeWB has unconnected port Ww_lo
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[31]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[30]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[29]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[28]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[27]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[26]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[25]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[24]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[23]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[22]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[21]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[20]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[19]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[18]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[17]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[16]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[15]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[14]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[13]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[12]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[11]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[10]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[9]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[8]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[7]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[6]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[5]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[4]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[3]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[2]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[1]
WARNING: [Synth 8-3331] design pipeWB has unconnected port a[0]
WARNING: [Synth 8-3331] design pipeWB has unconnected port b[31]
WARNING: [Synth 8-3331] design pipeWB has unconnected port b[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 456.996 ; gain = 152.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DE:Dcuttersource[1] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dcuttersource[0] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Ddiv to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[31] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[30] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[29] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[28] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[27] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[26] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[25] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[24] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[23] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[22] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[21] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[20] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[19] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[18] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[17] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[16] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[15] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[14] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[13] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[12] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[11] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[10] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[9] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[8] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[7] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[6] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[5] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[4] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[3] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[2] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[1] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhi[0] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhisource[1] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dhisource[0] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[31] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[30] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[29] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[28] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[27] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[26] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[25] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[24] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[23] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[22] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[21] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[20] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[19] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[18] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[17] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[16] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[15] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[14] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[13] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[12] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[11] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[10] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[9] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[8] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[7] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[6] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[5] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[4] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[3] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[2] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[1] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlo[0] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlosource[1] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dlosource[0] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dw_hi to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin DE:Dw_lo to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:92]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[31] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[30] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[29] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[28] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[27] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[26] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[25] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[24] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[23] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[22] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[21] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[20] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[19] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[18] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[17] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[16] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[15] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[14] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[13] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[12] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[11] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[10] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[9] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[8] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[7] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[6] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
WARNING: [Synth 8-3295] tying undriven pin EM:Ecounter[5] to constant 0 [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeCPU.v:163]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 456.996 ; gain = 152.672
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.runs/synth_1/.Xil/Vivado-3228-DESKTOP-RLAF3FD/dcp3/DMEM_in_context.xdc] for cell 'CPU/MEM/datamem/d'
Finished Parsing XDC File [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.runs/synth_1/.Xil/Vivado-3228-DESKTOP-RLAF3FD/dcp3/DMEM_in_context.xdc] for cell 'CPU/MEM/datamem/d'
Parsing XDC File [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.runs/synth_1/.Xil/Vivado-3228-DESKTOP-RLAF3FD/dcp4/clk_wiz_in_context.xdc] for cell 'c'
Finished Parsing XDC File [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.runs/synth_1/.Xil/Vivado-3228-DESKTOP-RLAF3FD/dcp4/clk_wiz_in_context.xdc] for cell 'c'
Parsing XDC File [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.runs/synth_1/.Xil/Vivado-3228-DESKTOP-RLAF3FD/dcp5/IMEM_in_context.xdc] for cell 'CPU/IF/imem/i'
Finished Parsing XDC File [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.runs/synth_1/.Xil/Vivado-3228-DESKTOP-RLAF3FD/dcp5/IMEM_in_context.xdc] for cell 'CPU/IF/imem/i'
Parsing XDC File [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/constrs_1/new/pipe_board.xdc]
Finished Parsing XDC File [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/constrs_1/new/pipe_board.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/constrs_1/new/pipe_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 827.758 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 827.758 ; gain = 523.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 827.758 ; gain = 523.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.runs/synth_1/.Xil/Vivado-3228-DESKTOP-RLAF3FD/dcp4/clk_wiz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.runs/synth_1/.Xil/Vivado-3228-DESKTOP-RLAF3FD/dcp4/clk_wiz_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for CPU/IF/imem/i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CPU/MEM/datamem/d. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for c. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 827.758 ; gain = 523.434
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "o_seg_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/seg7x16.v:27]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/cla.v:22]
INFO: [Synth 8-5544] ROM "temp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'tdata_reg' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/decoder.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'tData_reg' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/adder.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'carry_reg' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/adder.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'negative_reg' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/adder.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/adder.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/ALU.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'tc_reg' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/ALU.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'tn_reg' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/ALU.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'to_reg' [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/ALU.v:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 827.758 ; gain = 523.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 68    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 17    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 11    
	   3 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seg7x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module dff32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux4x32 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
Module cla32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pipeIDcu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module mux2x5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module pipeID 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module pipeDEreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
Module mux2x32 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module pipeEMreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module pipeMWreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 13    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element CPU/DE/Ecp0_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeDEreg.v:73]
WARNING: [Synth 8-6014] Unused sequential element CPU/DE/Ecuttersource_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeDEreg.v:74]
WARNING: [Synth 8-6014] Unused sequential element CPU/DE/Ediv_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeDEreg.v:75]
WARNING: [Synth 8-6014] Unused sequential element CPU/DE/Ehi_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeDEreg.v:76]
WARNING: [Synth 8-6014] Unused sequential element CPU/DE/Ehisource_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeDEreg.v:77]
WARNING: [Synth 8-6014] Unused sequential element CPU/DE/Elo_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeDEreg.v:80]
WARNING: [Synth 8-6014] Unused sequential element CPU/DE/Elosource_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeDEreg.v:81]
WARNING: [Synth 8-6014] Unused sequential element CPU/DE/Esign_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeDEreg.v:85]
WARNING: [Synth 8-6014] Unused sequential element CPU/DE/Ew_hi_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeDEreg.v:87]
WARNING: [Synth 8-6014] Unused sequential element CPU/DE/Ew_lo_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeDEreg.v:88]
WARNING: [Synth 8-6014] Unused sequential element CPU/EM/Ma_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEMreg.v:100]
WARNING: [Synth 8-6014] Unused sequential element CPU/EM/Mcounter_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEMreg.v:102]
WARNING: [Synth 8-6014] Unused sequential element CPU/EM/Mcp0_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEMreg.v:103]
WARNING: [Synth 8-6014] Unused sequential element CPU/EM/Mcuttersource_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEMreg.v:104]
WARNING: [Synth 8-6014] Unused sequential element CPU/EM/Mhi_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEMreg.v:105]
WARNING: [Synth 8-6014] Unused sequential element CPU/EM/Mhisource_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEMreg.v:106]
WARNING: [Synth 8-6014] Unused sequential element CPU/EM/Mlo_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEMreg.v:107]
WARNING: [Synth 8-6014] Unused sequential element CPU/EM/Mlosource_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEMreg.v:108]
WARNING: [Synth 8-6014] Unused sequential element CPU/EM/Mmuler_hi_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEMreg.v:109]
WARNING: [Synth 8-6014] Unused sequential element CPU/EM/Mmuler_lo_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEMreg.v:110]
WARNING: [Synth 8-6014] Unused sequential element CPU/EM/Mpc4_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEMreg.v:111]
WARNING: [Synth 8-6014] Unused sequential element CPU/EM/Mq_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEMreg.v:112]
WARNING: [Synth 8-6014] Unused sequential element CPU/EM/Mr_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEMreg.v:113]
WARNING: [Synth 8-6014] Unused sequential element CPU/EM/Msign_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEMreg.v:116]
WARNING: [Synth 8-6014] Unused sequential element CPU/EM/Mw_hi_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEMreg.v:118]
WARNING: [Synth 8-6014] Unused sequential element CPU/EM/Mw_lo_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeEMreg.v:119]
WARNING: [Synth 8-6014] Unused sequential element CPU/MW/Wa_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMWreg.v:63]
WARNING: [Synth 8-6014] Unused sequential element CPU/MW/Wb_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMWreg.v:64]
WARNING: [Synth 8-6014] Unused sequential element CPU/MW/Wcounter_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMWreg.v:65]
WARNING: [Synth 8-6014] Unused sequential element CPU/MW/Wcp0_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMWreg.v:66]
WARNING: [Synth 8-6014] Unused sequential element CPU/MW/Whi_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMWreg.v:68]
WARNING: [Synth 8-6014] Unused sequential element CPU/MW/Whisource_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMWreg.v:69]
WARNING: [Synth 8-6014] Unused sequential element CPU/MW/Wlo_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMWreg.v:70]
WARNING: [Synth 8-6014] Unused sequential element CPU/MW/Wlosource_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMWreg.v:71]
WARNING: [Synth 8-6014] Unused sequential element CPU/MW/Wmuler_hi_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMWreg.v:72]
WARNING: [Synth 8-6014] Unused sequential element CPU/MW/Wmuler_lo_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMWreg.v:73]
WARNING: [Synth 8-6014] Unused sequential element CPU/MW/Wpc4_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMWreg.v:74]
WARNING: [Synth 8-6014] Unused sequential element CPU/MW/Wq_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMWreg.v:75]
WARNING: [Synth 8-6014] Unused sequential element CPU/MW/Wr_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMWreg.v:76]
WARNING: [Synth 8-6014] Unused sequential element CPU/MW/Ww_hi_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMWreg.v:79]
WARNING: [Synth 8-6014] Unused sequential element CPU/MW/Ww_lo_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/pipeMWreg.v:80]
WARNING: [Synth 8-6014] Unused sequential element s/cnt_reg was removed.  [C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.srcs/sources_1/new/seg7x16.v:27]
INFO: [Synth 8-3886] merging instance 'CPU/DE/Eimm_reg[18]' (FDC) to 'CPU/DE/Eimm_reg[16]'
INFO: [Synth 8-3886] merging instance 'CPU/DE/Eimm_reg[26]' (FDC) to 'CPU/DE/Eimm_reg[16]'
INFO: [Synth 8-3886] merging instance 'CPU/DE/Eimm_reg[30]' (FDC) to 'CPU/DE/Eimm_reg[16]'
INFO: [Synth 8-3886] merging instance 'CPU/DE/Eimm_reg[22]' (FDC) to 'CPU/DE/Eimm_reg[16]'
INFO: [Synth 8-3886] merging instance 'CPU/DE/Eimm_reg[16]' (FDC) to 'CPU/DE/Eimm_reg[17]'
INFO: [Synth 8-3886] merging instance 'CPU/DE/Eimm_reg[24]' (FDC) to 'CPU/DE/Eimm_reg[17]'
INFO: [Synth 8-3886] merging instance 'CPU/DE/Eimm_reg[28]' (FDC) to 'CPU/DE/Eimm_reg[17]'
INFO: [Synth 8-3886] merging instance 'CPU/DE/Eimm_reg[20]' (FDC) to 'CPU/DE/Eimm_reg[17]'
INFO: [Synth 8-3886] merging instance 'CPU/DE/Eimm_reg[17]' (FDC) to 'CPU/DE/Eimm_reg[19]'
INFO: [Synth 8-3886] merging instance 'CPU/DE/Eimm_reg[25]' (FDC) to 'CPU/DE/Eimm_reg[19]'
INFO: [Synth 8-3886] merging instance 'CPU/DE/Eimm_reg[29]' (FDC) to 'CPU/DE/Eimm_reg[19]'
INFO: [Synth 8-3886] merging instance 'CPU/DE/Eimm_reg[21]' (FDC) to 'CPU/DE/Eimm_reg[19]'
INFO: [Synth 8-3886] merging instance 'CPU/DE/Eimm_reg[23]' (FDC) to 'CPU/DE/Eimm_reg[19]'
INFO: [Synth 8-3886] merging instance 'CPU/DE/Eimm_reg[27]' (FDC) to 'CPU/DE/Eimm_reg[19]'
INFO: [Synth 8-3886] merging instance 'CPU/DE/Eimm_reg[19]' (FDC) to 'CPU/DE/Eimm_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s/o_seg_r_reg[7] )
WARNING: [Synth 8-3332] Sequential element (tData_reg[31]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[30]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[29]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[28]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[27]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[26]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[25]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[24]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[23]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[22]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[21]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[20]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[19]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[18]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[17]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[16]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[15]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[14]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[13]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[12]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[11]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[10]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[9]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[8]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[7]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[6]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[5]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[4]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[3]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[2]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[1]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tData_reg[0]) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (carry_reg) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (negative_reg) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (overflow_reg) is unused and will be removed from module Adder.
WARNING: [Synth 8-3332] Sequential element (tc_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (tn_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (to_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (CPU/DE/Erfsource_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU/DE/Erfsource_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU/EM/Mrfsource_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU/EM/Mrfsource_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU/MW/Wrfsource_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU/MW/Wrfsource_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (s/o_seg_r_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_reg[31]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[30]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[29]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[28]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[27]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[26]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[25]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[24]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[23]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[22]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[21]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[20]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[19]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[18]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[17]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[16]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[15]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[14]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[13]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[12]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[11]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[10]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[9]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[8]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[7]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[6]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[5]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[4]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[3]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[2]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[1]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (temp_reg[0]) is unused and will be removed from module ALU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 827.758 ; gain = 523.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'c/clk_out1' to pin 'c/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 873.855 ; gain = 569.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 886.617 ; gain = 582.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 942.977 ; gain = 638.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 942.977 ; gain = 638.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 942.977 ; gain = 638.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 942.977 ; gain = 638.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 942.977 ; gain = 638.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 942.977 ; gain = 638.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 942.977 ; gain = 638.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz       |         1|
|2     |IMEM          |         1|
|3     |DMEM          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DMEM    |     1|
|2     |IMEM    |     1|
|3     |clk_wiz |     1|
|4     |BUFG    |     2|
|5     |CARRY4  |    74|
|6     |LUT1    |    17|
|7     |LUT2    |   227|
|8     |LUT3    |   112|
|9     |LUT4    |    35|
|10    |LUT5    |   337|
|11    |LUT6    |  1186|
|12    |MUXF7   |   262|
|13    |MUXF8   |    42|
|14    |FDCE    |  1451|
|15    |FDPE    |     7|
|16    |LD      |    32|
|17    |IBUF    |     1|
|18    |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+------------------+-----------+------+
|      |Instance          |Module     |Cells |
+------+------------------+-----------+------+
|1     |top               |           |  3867|
|2     |  CPU             |pipeCPU    |  3752|
|3     |    DE            |pipeDEreg  |  1093|
|4     |    EM            |pipeEMreg  |    77|
|5     |    EXE           |pipeEXE    |   132|
|6     |      alu_a       |mux2x32_34 |     5|
|7     |      alu_b       |mux2x32_35 |    32|
|8     |      alu_res     |mux2x32_36 |    19|
|9     |    ID            |pipeID     |  1976|
|10    |      rf          |regfile    |  1970|
|11    |        d         |decoder    |    63|
|12    |        u0        |dff32_2    |    32|
|13    |        u1        |dff32_3    |    32|
|14    |        u10       |dff32_4    |    32|
|15    |        u11       |dff32_5    |   160|
|16    |        u12       |dff32_6    |    33|
|17    |        u13       |dff32_7    |    32|
|18    |        u14       |dff32_8    |    33|
|19    |        u15       |dff32_9    |    96|
|20    |        u16       |dff32_10   |    33|
|21    |        u17       |dff32_11   |    32|
|22    |        u18       |dff32_12   |    32|
|23    |        u19       |dff32_13   |   204|
|24    |        u2        |dff32_14   |    32|
|25    |        u20       |dff32_15   |    32|
|26    |        u21       |dff32_16   |    32|
|27    |        u22       |dff32_17   |    32|
|28    |        u23       |dff32_18   |    96|
|29    |        u24       |dff32_19   |    32|
|30    |        u25       |dff32_20   |    32|
|31    |        u26       |dff32_21   |    32|
|32    |        u27       |dff32_22   |   204|
|33    |        u28       |dff32_23   |    32|
|34    |        u29       |dff32_24   |    32|
|35    |        u3        |dff32_25   |   182|
|36    |        u30       |dff32_26   |    32|
|37    |        u31       |dff32_27   |    96|
|38    |        u4        |dff32_28   |    33|
|39    |        u5        |dff32_29   |    32|
|40    |        u6        |dff32_30   |    32|
|41    |        u7        |dff32_31   |    97|
|42    |        u8        |dff32_32   |    32|
|43    |        u9        |dff32_33   |    32|
|44    |    IF            |pipeIF     |    48|
|45    |      imem        |pipeIMEM   |    32|
|46    |      next_pc     |mux4x32    |    16|
|47    |    IR            |pipeIR     |   223|
|48    |      instruction |dff32_0    |   173|
|49    |      pcplus4     |dff32_1    |    50|
|50    |    MEM           |pipeMEMreg |    32|
|51    |      datamem     |pipeDMEM   |    32|
|52    |    MW            |pipeMWreg  |   106|
|53    |    PC            |pcreg      |    33|
|54    |      pc          |dff32      |    33|
|55    |    WB            |pipeWB     |    32|
|56    |      alu_mem     |mux2x32    |    32|
|57    |  s               |seg7x16    |    93|
+------+------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 942.977 ; gain = 638.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 131 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 942.977 ; gain = 267.891
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 942.977 ; gain = 638.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 411 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 378 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 942.977 ; gain = 650.117
INFO: [Common 17-1381] The checkpoint 'C:/02study/11github/my_static_pipeline_CPU/my_static_pipeline_CPU.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 942.977 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr  8 13:21:49 2018...
