Release 14.5 Map P.58f (nt)
Xilinx Map Application Log File for Design 'top'

Design Information
------------------
Command Line   : map -timing -ol high -xe n -register_duplication on -logic_opt
on -p xc3s500e-fg320-4 -o top_map.ncd top.ngd "C:\Users\Jagannath
Paudel\Documents\fpga\alarm\smartxplorer_results\run2\top.pcf" 
Target Device  : xc3s500e
Target Package : fg320
Target Speed   : -4
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Mon Oct 10 13:50:18 2016

Mapping design into LUTs...
Writing file top_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 secs 
Total CPU  time at the beginning of Placer: 5 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f4e54011) REAL time: 6 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f4e54011) REAL time: 6 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f4e54011) REAL time: 6 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:29c74031) REAL time: 7 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:29c74031) REAL time: 7 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:29c74031) REAL time: 7 secs 

Phase 7.8  Global Placement
........
..
Phase 7.8  Global Placement (Checksum:5db3c84f) REAL time: 14 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:5db3c84f) REAL time: 14 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:b42e488b) REAL time: 15 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:b42e488b) REAL time: 15 secs 

Total REAL time to Placer completion: 15 secs 
Total CPU  time to Placer completion: 14 secs 
Running physical synthesis...

Physical synthesis completed.
Running post-placement packing...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:            27 out of   9,312    1%
  Number of 4 input LUTs:                26 out of   9,312    1%
Logic Distribution:
  Number of occupied Slices:             29 out of   4,656    1%
    Number of Slices containing only related logic:      29 out of      29 100%
    Number of Slices containing unrelated logic:          0 out of      29   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:          26 out of   9,312    1%
  Number of bonded IOBs:                 13 out of     232    5%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         1 out of       4   25%

Average Fanout of Non-Clock Nets:                3.02

Peak Memory Usage:  291 MB
Total REAL time to MAP completion:  22 secs 
Total CPU time to MAP completion:   20 secs 

Mapping completed.
See MAP report file "top_map.mrp" for details.
