
Efinix FPGA Placement and Routing.
Version: 2023.2.307.5.10 
Compiled: May 19 2024.

Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Titanium", Device "Ti180M484" ...

***** Beginning stage routing ... *****
WARNING(1): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:40] No clocks matched 'jtag_inst1_TCK'
WARNING(2): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:40] set_output_delay: No valid clock found for -clock
WARNING(3): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:40] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(4): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:41] No clocks matched 'jtag_inst1_TCK'
WARNING(5): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:41] set_output_delay: No valid clock found for -clock
WARNING(6): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:41] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(7): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:42] No clocks matched 'jtag_inst1_TCK'
WARNING(8): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:42] set_input_delay: No valid clock found for -clock
WARNING(9): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:42] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(10): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:43] No clocks matched 'jtag_inst1_TCK'
WARNING(11): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:43] set_input_delay: No valid clock found for -clock
WARNING(12): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:43] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(13): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:44] No clocks matched 'jtag_inst1_TCK'
WARNING(14): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:44] set_input_delay: No valid clock found for -clock
WARNING(15): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:44] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(16): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:45] No clocks matched 'jtag_inst1_TCK'
WARNING(17): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:45] set_input_delay: No valid clock found for -clock
WARNING(18): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:45] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(19): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:46] No clocks matched 'jtag_inst1_TCK'
WARNING(20): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:46] set_input_delay: No valid clock found for -clock
WARNING(21): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:46] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(22): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:47] No clocks matched 'jtag_inst1_TCK'
WARNING(23): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:47] set_input_delay: No valid clock found for -clock
WARNING(24): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:47] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(25): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:48] No clocks matched 'jtag_inst1_TCK'
WARNING(26): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:48] set_input_delay: No valid clock found for -clock
WARNING(27): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:48] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(28): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:49] No clocks matched 'jtag_inst1_TCK'
WARNING(29): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:49] set_input_delay: No valid clock found for -clock
WARNING(30): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:49] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(31): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:50] No clocks matched 'jtag_inst1_TCK'
WARNING(32): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:50] set_input_delay: No valid clock found for -clock
WARNING(33): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:50] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(34): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:51] No clocks matched 'jtag_inst1_TCK'
WARNING(35): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:51] set_input_delay: No valid clock found for -clock
WARNING(36): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:51] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(37): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:65] Invalid option value '<USER_PERIOD>' specified for -period
WARNING(38): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:65] Unable to run 'create_clock' constraint due to warnings found

SDC file 'C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc' parsed successfully.
3 clocks (including virtual clocks), 0 inputs and 12 outputs were constrained.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Router Setup
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[Setup Parallel Routing Scheduler]
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Route Circuit with 8 threads
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
CSS enabled! Optimizing clock skews ... 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Iter  1: overlap=6705    heapops=1126342    (0%) cpd=2445  frr=1.00  msec=1005
[Setup Delay Budgets | 60.0 ms]
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Hold Fixing
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Total min wire delay:    673704
Hold fix wire delay:          0
Hold fix delay ratio:     0.00%
Pins requiring hold fix:  0.00%
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Iter  2: overlap=686     heapops=846468     (50%) cpd=2445  frr=1.00  msec=331
[Rebuild Parallel Routing Scheduler]
Iter  3: overlap=78      heapops=229304     (85%) cpd=2445  frr=1.00  msec=291
Iter  4: overlap=12      heapops=112288     (92%) cpd=2445  frr=1.00  msec=162
Iter  5: overlap=2       heapops=29191      (92%) cpd=2445  frr=1.00  msec=145
Iter  6: overlap=0       heapops=7718       (92%) cpd=2445  frr=1.00  msec=146
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Routing Result
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Routing Succeeded in 2.45 seconds taking 6 iterations! 

First iteration critical path delay = 2.445 ns 
Last iteration critical path delay  = 2.445 ns (ratio = 1.00)
Max Routing Heap Size = 10,519
Routing trace written to file 'C:/FPGA/EFINIX/UDP/UDP/outflow/UDP.troutingtraces' 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Routing took 6.26532 seconds.
	Routing took 8.98438 seconds (approximately) in total CPU time.
Routing virtual memory usage: begin = 467.256 MB, end = 1237.17 MB, delta = 769.912 MB
	Routing peak virtual memory usage = 1253.12 MB
Routing resident set memory usage: begin = 419.868 MB, end = 1108.37 MB, delta = 688.5 MB
	Routing peak resident set memory usage = 1123.85 MB
***** Ending stage routing *****

***** Beginning stage final timing analysis ... *****
WARNING(39): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:40] No clocks matched 'jtag_inst1_TCK'
WARNING(40): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:40] set_output_delay: No valid clock found for -clock
WARNING(41): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:40] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(42): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:41] No clocks matched 'jtag_inst1_TCK'
WARNING(43): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:41] set_output_delay: No valid clock found for -clock
WARNING(44): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:41] Unable to run 'set_output_delay' constraint due to warnings found
WARNING(45): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:42] No clocks matched 'jtag_inst1_TCK'
WARNING(46): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:42] set_input_delay: No valid clock found for -clock
WARNING(47): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:42] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(48): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:43] No clocks matched 'jtag_inst1_TCK'
WARNING(49): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:43] set_input_delay: No valid clock found for -clock
WARNING(50): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:43] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(51): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:44] No clocks matched 'jtag_inst1_TCK'
WARNING(52): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:44] set_input_delay: No valid clock found for -clock
WARNING(53): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:44] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(54): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:45] No clocks matched 'jtag_inst1_TCK'
WARNING(55): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:45] set_input_delay: No valid clock found for -clock
WARNING(56): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:45] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(57): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:46] No clocks matched 'jtag_inst1_TCK'
WARNING(58): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:46] set_input_delay: No valid clock found for -clock
WARNING(59): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:46] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(60): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:47] No clocks matched 'jtag_inst1_TCK'
WARNING(61): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:47] set_input_delay: No valid clock found for -clock
WARNING(62): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:47] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(63): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:48] No clocks matched 'jtag_inst1_TCK'
WARNING(64): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:48] set_input_delay: No valid clock found for -clock
WARNING(65): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:48] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(66): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:49] No clocks matched 'jtag_inst1_TCK'
WARNING(67): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:49] set_input_delay: No valid clock found for -clock
WARNING(68): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:49] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(69): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:50] No clocks matched 'jtag_inst1_TCK'
WARNING(70): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:50] set_input_delay: No valid clock found for -clock
WARNING(71): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:50] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(72): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:51] No clocks matched 'jtag_inst1_TCK'
WARNING(73): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:51] set_input_delay: No valid clock found for -clock
WARNING(74): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:51] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(75): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:65] Invalid option value '<USER_PERIOD>' specified for -period
WARNING(76): [SDC C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc:65] Unable to run 'create_clock' constraint due to warnings found

SDC file 'C:/FPGA/EFINIX/UDP/UDP/../SDC/UDP.sdc' parsed successfully.
3 clocks (including virtual clocks), 0 inputs and 12 outputs were constrained.

Maximum possible analyzed clocks frequency
 Clock Name   Period (ns)  Frequency (MHz)     Edge
PLL_RCLK_0       3.723        268.601         (R-R)
PLL_RCLK_0_90    1.174        851.789         (R-R)
I2C_CLK          5.904        169.377         (R-R)

Geomean max period: 2.955

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
 PLL_RCLK_0       PLL_RCLK_0            8.000            4.277           (R-R)
 PLL_RCLK_0       I2C_CLK               4.000            3.298           (R-R)
 PLL_RCLK_0_90    PLL_RCLK_0_90         8.000            6.826           (R-R)
 I2C_CLK          PLL_RCLK_0            4.000            2.417           (R-R)
 I2C_CLK          I2C_CLK              20.000           14.096           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
 PLL_RCLK_0       PLL_RCLK_0           0.000            0.081            (R-R)
 PLL_RCLK_0       I2C_CLK              0.000            0.099            (R-R)
 PLL_RCLK_0_90    PLL_RCLK_0_90        0.000            0.109            (R-R)
 I2C_CLK          PLL_RCLK_0           0.000            0.179            (R-R)
 I2C_CLK          I2C_CLK              0.000            0.057            (R-R)

Write Timing Report to "C:/FPGA/EFINIX/UDP/UDP/outflow\UDP.timing.rpt" ...
final timing analysis took 0.620341 seconds.
	final timing analysis took 0.296875 seconds (approximately) in total CPU time.
final timing analysis virtual memory usage: begin = 1237.17 MB, end = 1264.72 MB, delta = 27.548 MB
	final timing analysis peak virtual memory usage = 1264.72 MB
final timing analysis resident set memory usage: begin = 1108.42 MB, end = 1133.37 MB, delta = 24.948 MB
	final timing analysis peak resident set memory usage = 1133.37 MB
***** Ending stage final timing analysis *****

***** Beginning stage bitstream generation ... *****
Reading core interface constraints from 'C:/FPGA/EFINIX/UDP/UDP/outflow/UDP.interface.csv'.
Successfully processed interface constraints file "C:/FPGA/EFINIX/UDP/UDP/outflow/UDP.interface.csv".
Finished writing bitstream file C:/FPGA/EFINIX/UDP/UDP/work_pnr\UDP.lbf.
Bitstream generation took 13.1811 seconds.
	Bitstream generation took 7.48438 seconds (approximately) in total CPU time.
Bitstream generation virtual memory usage: begin = 1264.72 MB, end = 2079.75 MB, delta = 815.036 MB
	Bitstream generation peak virtual memory usage = 2305.09 MB
Bitstream generation resident set memory usage: begin = 1133.41 MB, end = 1927.66 MB, delta = 794.248 MB
	Bitstream generation peak resident set memory usage = 2087.1 MB
***** Ending stage bitstream generation *****

The entire flow of EFX_PNR took 93.0266 seconds.
	The entire flow of EFX_PNR took 44.2812 seconds (approximately) in total CPU time.
The entire flow of EFX_PNR virtual memory usage: begin = 5.64 MB, end = 917.472 MB, delta = 911.832 MB
	The entire flow of EFX_PNR peak virtual memory usage = 2305.09 MB
The entire flow of EFX_PNR resident set memory usage: begin = 12.956 MB, end = 837.332 MB, delta = 824.376 MB
	The entire flow of EFX_PNR peak resident set memory usage = 2087.1 MB
