Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Jan 26 12:17:46 2023
| Host         : zach-333-em3-27.engr.tamu.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file counter_timing_summary_routed.rpt -rpx counter_timing_summary_routed.rpx
| Design       : counter
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.307        0.000                      0                   27        0.256        0.000                      0                   27        3.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.307        0.000                      0                   27        0.256        0.000                      0                   27        3.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 2.034ns (75.639%)  route 0.655ns (24.361%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 12.748 - 8.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.352    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.453 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.736     5.189    CLOCK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  count_reg[1]/Q
                         net (fo=1, routed)           0.655     6.300    count_reg_n_0_[1]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.424 r  count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.424    count[0]_i_5_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    count_reg[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    count_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    count_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.316    count_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    count_reg[16]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.544    count_reg[20]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.878 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.878    count_reg[24]_i_1_n_6
    SLICE_X43Y68         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     8.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.553    12.748    CLOCK_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.410    13.158    
                         clock uncertainty           -0.035    13.122    
    SLICE_X43Y68         FDRE (Setup_fdre_C_D)        0.062    13.184    count_reg[25]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 1.939ns (74.746%)  route 0.655ns (25.254%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 12.748 - 8.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.352    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.453 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.736     5.189    CLOCK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  count_reg[1]/Q
                         net (fo=1, routed)           0.655     6.300    count_reg_n_0_[1]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.424 r  count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.424    count[0]_i_5_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    count_reg[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    count_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    count_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.316    count_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    count_reg[16]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.544    count_reg[20]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.783 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.783    count_reg[24]_i_1_n_5
    SLICE_X43Y68         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     8.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.553    12.748    CLOCK_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.410    13.158    
                         clock uncertainty           -0.035    13.122    
    SLICE_X43Y68         FDRE (Setup_fdre_C_D)        0.062    13.184    count_reg[26]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 1.923ns (74.590%)  route 0.655ns (25.410%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 12.748 - 8.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.352    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.453 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.736     5.189    CLOCK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  count_reg[1]/Q
                         net (fo=1, routed)           0.655     6.300    count_reg_n_0_[1]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.424 r  count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.424    count[0]_i_5_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    count_reg[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    count_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    count_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.316    count_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    count_reg[16]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.544    count_reg[20]_i_1_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.767 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.767    count_reg[24]_i_1_n_7
    SLICE_X43Y68         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     8.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.553    12.748    CLOCK_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.410    13.158    
                         clock uncertainty           -0.035    13.122    
    SLICE_X43Y68         FDRE (Setup_fdre_C_D)        0.062    13.184    count_reg[24]
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 1.920ns (74.560%)  route 0.655ns (25.440%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 12.750 - 8.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.352    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.453 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.736     5.189    CLOCK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  count_reg[1]/Q
                         net (fo=1, routed)           0.655     6.300    count_reg_n_0_[1]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.424 r  count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.424    count[0]_i_5_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    count_reg[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    count_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    count_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.316    count_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    count_reg[16]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.764 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.764    count_reg[20]_i_1_n_6
    SLICE_X43Y67         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     8.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.555    12.750    CLOCK_IBUF_BUFG
    SLICE_X43Y67         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.410    13.160    
                         clock uncertainty           -0.035    13.124    
    SLICE_X43Y67         FDRE (Setup_fdre_C_D)        0.062    13.186    count_reg[21]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 1.899ns (74.351%)  route 0.655ns (25.649%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 12.750 - 8.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.352    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.453 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.736     5.189    CLOCK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  count_reg[1]/Q
                         net (fo=1, routed)           0.655     6.300    count_reg_n_0_[1]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.424 r  count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.424    count[0]_i_5_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    count_reg[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    count_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    count_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.316    count_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    count_reg[16]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.743 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.743    count_reg[20]_i_1_n_4
    SLICE_X43Y67         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     8.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.555    12.750    CLOCK_IBUF_BUFG
    SLICE_X43Y67         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.410    13.160    
                         clock uncertainty           -0.035    13.124    
    SLICE_X43Y67         FDRE (Setup_fdre_C_D)        0.062    13.186    count_reg[23]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 1.825ns (73.586%)  route 0.655ns (26.414%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 12.750 - 8.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.352    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.453 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.736     5.189    CLOCK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  count_reg[1]/Q
                         net (fo=1, routed)           0.655     6.300    count_reg_n_0_[1]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.424 r  count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.424    count[0]_i_5_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    count_reg[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    count_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    count_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.316    count_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    count_reg[16]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.669 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.669    count_reg[20]_i_1_n_5
    SLICE_X43Y67         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     8.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.555    12.750    CLOCK_IBUF_BUFG
    SLICE_X43Y67         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.410    13.160    
                         clock uncertainty           -0.035    13.124    
    SLICE_X43Y67         FDRE (Setup_fdre_C_D)        0.062    13.186    count_reg[22]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 1.809ns (73.414%)  route 0.655ns (26.586%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 12.750 - 8.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.352    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.453 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.736     5.189    CLOCK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  count_reg[1]/Q
                         net (fo=1, routed)           0.655     6.300    count_reg_n_0_[1]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.424 r  count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.424    count[0]_i_5_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    count_reg[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    count_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    count_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.316    count_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.430    count_reg[16]_i_1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.653 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.653    count_reg[20]_i_1_n_7
    SLICE_X43Y67         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     8.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.555    12.750    CLOCK_IBUF_BUFG
    SLICE_X43Y67         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.410    13.160    
                         clock uncertainty           -0.035    13.124    
    SLICE_X43Y67         FDRE (Setup_fdre_C_D)        0.062    13.186    count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                          -7.653    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 1.806ns (73.382%)  route 0.655ns (26.618%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns = ( 12.751 - 8.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.352    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.453 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.736     5.189    CLOCK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  count_reg[1]/Q
                         net (fo=1, routed)           0.655     6.300    count_reg_n_0_[1]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.424 r  count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.424    count[0]_i_5_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    count_reg[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    count_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    count_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.316    count_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.650 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.650    count_reg[16]_i_1_n_6
    SLICE_X43Y66         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     8.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.556    12.751    CLOCK_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.410    13.161    
                         clock uncertainty           -0.035    13.125    
    SLICE_X43Y66         FDRE (Setup_fdre_C_D)        0.062    13.187    count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.187    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 1.785ns (73.153%)  route 0.655ns (26.847%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns = ( 12.751 - 8.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.352    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.453 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.736     5.189    CLOCK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  count_reg[1]/Q
                         net (fo=1, routed)           0.655     6.300    count_reg_n_0_[1]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.424 r  count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.424    count[0]_i_5_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    count_reg[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    count_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    count_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.316    count_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.629 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.629    count_reg[16]_i_1_n_4
    SLICE_X43Y66         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     8.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.556    12.751    CLOCK_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.410    13.161    
                         clock uncertainty           -0.035    13.125    
    SLICE_X43Y66         FDRE (Setup_fdre_C_D)        0.062    13.187    count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.187    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 1.711ns (72.313%)  route 0.655ns (27.687%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns = ( 12.751 - 8.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.352    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.453 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.736     5.189    CLOCK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     5.645 r  count_reg[1]/Q
                         net (fo=1, routed)           0.655     6.300    count_reg_n_0_[1]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.424 r  count[0]_i_5/O
                         net (fo=1, routed)           0.000     6.424    count[0]_i_5_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    count_reg[0]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.088    count_reg[4]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.202    count_reg[8]_i_1_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.316    count_reg[12]_i_1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.555 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.555    count_reg[16]_i_1_n_5
    SLICE_X43Y66         FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     8.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.556    12.751    CLOCK_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.410    13.161    
                         clock uncertainty           -0.035    13.125    
    SLICE_X43Y66         FDRE (Setup_fdre_C_D)        0.062    13.187    count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.187    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  5.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.818    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.844 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.428    CLOCK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  count_reg[0]/Q
                         net (fo=1, routed)           0.105     1.674    count_reg_n_0_[0]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.789 r  count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.789    count_reg[0]_i_2_n_7
    SLICE_X43Y62         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.854     1.932    CLOCK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.504     1.428    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.105     1.533    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.818    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.844 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.428    CLOCK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  count_reg[0]/Q
                         net (fo=1, routed)           0.105     1.674    count_reg_n_0_[0]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.825 r  count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.825    count_reg[0]_i_2_n_6
    SLICE_X43Y62         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.854     1.932    CLOCK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.504     1.428    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.105     1.533    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.818    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.844 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.428    CLOCK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  count_reg[3]/Q
                         net (fo=1, routed)           0.158     1.727    count_reg_n_0_[3]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.772 r  count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.772    count[0]_i_3_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.835 r  count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.835    count_reg[0]_i_2_n_4
    SLICE_X43Y62         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.854     1.932    CLOCK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.504     1.428    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.105     1.533    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.818    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.844 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.584     1.427    CLOCK_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  count_reg[11]/Q
                         net (fo=1, routed)           0.158     1.726    count_reg_n_0_[11]
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.045     1.771 r  count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.771    count[8]_i_2_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.834 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    count_reg[8]_i_1_n_4
    SLICE_X43Y64         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     1.931    CLOCK_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.504     1.427    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.105     1.532    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.818    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.844 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.426    CLOCK_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  count_reg[19]/Q
                         net (fo=1, routed)           0.158     1.725    count_reg_n_0_[19]
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.045     1.770 r  count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.770    count[16]_i_2_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.833 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    count_reg[16]_i_1_n_4
    SLICE_X43Y66         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.929    CLOCK_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.503     1.426    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.105     1.531    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.818    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.844 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.584     1.427    CLOCK_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  count_reg[7]/Q
                         net (fo=1, routed)           0.158     1.726    count_reg_n_0_[7]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.045     1.771 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.771    count[4]_i_2_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.834 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    count_reg[4]_i_1_n_4
    SLICE_X43Y63         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     1.931    CLOCK_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.504     1.427    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.105     1.532    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.818    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.844 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.584     1.427    CLOCK_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  count_reg[15]/Q
                         net (fo=1, routed)           0.158     1.726    count_reg_n_0_[15]
    SLICE_X43Y65         LUT2 (Prop_lut2_I1_O)        0.045     1.771 r  count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.771    count[12]_i_2_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.834 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    count_reg[12]_i_1_n_4
    SLICE_X43Y65         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.852     1.930    CLOCK_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.503     1.427    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.105     1.532    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.818    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.844 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.426    CLOCK_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  count_reg[16]/Q
                         net (fo=1, routed)           0.156     1.723    count_reg_n_0_[16]
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.045     1.768 r  count[16]_i_5/O
                         net (fo=1, routed)           0.000     1.768    count[16]_i_5_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.838 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    count_reg[16]_i_1_n_7
    SLICE_X43Y66         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.929    CLOCK_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.503     1.426    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.105     1.531    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.818    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.844 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.584     1.427    CLOCK_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  count_reg[4]/Q
                         net (fo=1, routed)           0.156     1.724    count_reg_n_0_[4]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.045     1.769 r  count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.769    count[4]_i_5_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.839 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    count_reg[4]_i_1_n_7
    SLICE_X43Y63         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     1.931    CLOCK_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.504     1.427    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.105     1.532    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.818    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.844 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.584     1.427    CLOCK_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  count_reg[8]/Q
                         net (fo=1, routed)           0.156     1.724    count_reg_n_0_[8]
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.045     1.769 r  count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.769    count[8]_i_5_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.839 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    count_reg[8]_i_1_n_7
    SLICE_X43Y64         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     1.931    CLOCK_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.504     1.427    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.105     1.532    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y62    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y64    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y64    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y65    count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y65    count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y65    count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y65    count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y66    count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y66    count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y66    count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y66    count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y66    count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y66    count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y67    count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y67    count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y67    count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y67    count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y68    count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y68    count_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y62    count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y64    count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y64    count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y66    count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y66    count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y66    count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y66    count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y62    count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y67    count_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y67    count_reg[21]/C



