Microsemi Libero Software
Version: 11.1.0.14
Release: v11.1

Info: The design C:\Users\Victor
      Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOscVersion_0\designer\impl1\\
      WuPu.adb was last modified by software version 11.1.0.14.
Opened an existing Libero design C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOscVersion_0\designer\impl1\WuPu.a\
db.
'BA_NAME' set to 'WuPu_ba'
'KEEP_EXISTING_PHYSICAL_CONSTRAINTS' set to '1'
'SDC_IMPORT_MERGE' set to '1'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOscVersion_0\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:00 )
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/AO14_0:Y, RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y,
RingOscillator_0/AO14_12:Y, RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y,
RingOscillator_0/AO14_3:Y, RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y,
RingOscillator_0/AO14_17:Y, RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y,
RingOscillator_0/AO14_6:Y, RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y,
RingOscillator_0/AO14_20:Y, RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y,
RingOscillator_0/AO14_9:Y, RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y,
RingOscillator_0/AO14_23:Y, RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops
Warning: The following files already exist:
         
         C:\Users\Victor
         Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOscVersion_0\designer\imp\
         l1\WuPu.pdb
         
         Do you want to replace the files? [YES]
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...

Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Mon Jul 29 11:54:02 2013

Placer Finished: Mon Jul 29 11:54:03 2013
Total Placer CPU Time:     00:00:01

                        o - o - o - o - o - o

INFO: NO_TOP_AGGREGATION option enabled
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/AO14_0:Y, RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y,
RingOscillator_0/AO14_12:Y, RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y,
RingOscillator_0/AO14_3:Y, RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y,
RingOscillator_0/AO14_17:Y, RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y,
RingOscillator_0/AO14_6:Y, RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y,
RingOscillator_0/AO14_20:Y, RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y,
RingOscillator_0/AO14_9:Y, RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y,
RingOscillator_0/AO14_23:Y, RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops

Timing-driven Router 
Design: WuPu                            Started: Mon Jul 29 11:54:05 2013

While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/AO14_0:Y, RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y,
RingOscillator_0/AO14_12:Y, RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y,
RingOscillator_0/AO14_3:Y, RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y,
RingOscillator_0/AO14_17:Y, RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y,
RingOscillator_0/AO14_6:Y, RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y,
RingOscillator_0/AO14_20:Y, RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y,
RingOscillator_0/AO14_9:Y, RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y,
RingOscillator_0/AO14_23:Y, RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info:  Combinational loops have been detected in the design.
       To view the details, go to Tools->Reports->Timing->Combinational_Loops
 
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/AO14_0:Y, RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y,
RingOscillator_0/AO14_12:Y, RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y,
RingOscillator_0/AO14_3:Y, RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y,
RingOscillator_0/AO14_17:Y, RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y,
RingOscillator_0/AO14_6:Y, RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y,
RingOscillator_0/AO14_20:Y, RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y,
RingOscillator_0/AO14_9:Y, RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y,
RingOscillator_0/AO14_23:Y, RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info:  Combinational loops have been detected in the design.
       To view the details, go to Tools->Reports->Timing->Combinational_Loops
Iterative improvement...
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/AO14_0:Y, RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y,
RingOscillator_0/AO14_12:Y, RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y,
RingOscillator_0/AO14_3:Y, RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y,
RingOscillator_0/AO14_17:Y, RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y,
RingOscillator_0/AO14_6:Y, RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y,
RingOscillator_0/AO14_20:Y, RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y,
RingOscillator_0/AO14_9:Y, RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y,
RingOscillator_0/AO14_23:Y, RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info:  Combinational loops have been detected in the design.
       To view the details, go to Tools->Reports->Timing->Combinational_Loops

Timing-driven Router completed successfully.

Design: WuPu                            
Finished: Mon Jul 29 11:54:07 2013
Total CPU Time:     00:00:01            Total Elapsed Time: 00:00:02
Total Memory Usage: 86.9 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/AO14_0:Y, RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y,
RingOscillator_0/AO14_12:Y, RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y,
RingOscillator_0/AO14_3:Y, RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y,
RingOscillator_0/AO14_17:Y, RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y,
RingOscillator_0/AO14_6:Y, RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y,
RingOscillator_0/AO14_20:Y, RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y,
RingOscillator_0/AO14_9:Y, RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y,
RingOscillator_0/AO14_23:Y, RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops
Finished loading the Timing data.

The Layout command succeeded ( 00:00:10 )
INFO: NO_TOP_AGGREGATION option enabled

The Export-map command succeeded ( 00:00:03 )
Warning: Overwriting the existing file: C:\Users\Victor
         Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOscVersion_0\designer\imp\
         l1\WuPu.pdb.
Wrote to the file: C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOscVersion_0\designer\impl1\WuPu.p\
db
CHECKSUM: 9295

The Generate programming file command succeeded ( 00:00:14 )
Design saved to file C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\testAGL30k\RingOscVersion_0\designer\impl1\WuPu.a\
db.
Design closed.

