<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/usr/targeting/common/xmltohb/attribute_types_hb.xml $     -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2012,2021                        -->
<!-- [+] Google Inc.                                                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- =====================================================================
     HOST BOOT ATTRIBUTE TYPES
     Contains the definition of hostboot attributes which should not be
     synced to/from FSP
     ================================================================= -->
<attributes>
  <attribute>
    <id>ALLOW_ATTR_OVERRIDES_IN_SECURE_MODE</id>
    <description>
        Indicates if Attribute Overrides are allowed when the system is booted
        in secure mode.  The default is 0x0, where attribute overrides are not
        allowed.  However, the SBE can read mailbox scratch register 3 bit 7
        to set it to 0x1, meaning that attribute overrides are allowed. The SBE
        passes this information up to hostboot via the bootloader.
            0x00 = Attribute Overrides are not allowed (default)
            0x01 = Attribute Overrides are allowed
    </description>
    <simpleType>
      <uint8_t>
        <default>0x00</default>
      </uint8_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <writeable/>
    <readable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>ASSUME_SBE_QUIESCED</id>
    <description>
        Returns whether to treat SBE as quiesced or not.  When Hostboot goes
        through an SBE update (always during key transition, possibly during
        normal flow), it may attempt to quiesce the SBE.  Whether or not this
        was successful, firmware should treat the SBE as if it had been
        quiesced (and inhibit attribute synchronization during shutdown, etc.)

        Valid values (bool):
             0x00: Do not assume SBE is quiesced
            !0x00: Assume SBE is quiesced
    </description>
    <simpleType>
      <uint8_t>
        <default>0</default>
      </uint8_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>ATTN_CHK_ALL_PROCS</id>
    <description>
      Used to tell ATTN code whether to chk MASTER(0) OR all PROCs(1)
      when the checkForIplAttns routine is called.
    </description>
    <simpleType>
      <uint8_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>ATTN_CHK_OCMBS</id>
    <description>
      Used to tell ATTN code whether to check the OCMBs separately.
    </description>
    <simpleType>
      <uint8_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
  </attribute>

  <attribute>
    <id>ATTN_POLL_PLID</id>
    <description>
      Used to tell ATTN code to poll the PRD_HWP_PLID for OCMB analysis.
    </description>
    <simpleType>
      <uint8_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
  </attribute>

  <attribute>
    <id>CLEAR_DIMM_SPD_ENABLE</id>
    <description>
      Used to enable clearing of SPD on all present DIMMs. This attribute is
      set via attribute override.
    </description>
    <simpleType>
      <uint8_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>DIMM_SPD_BYTE_SIZE</id>
    <description>The size of DIMM (in bytes) within the SPD.  This a raw value,
                 512 = 512 bytes, 1024 = 1024 bytes or 1 kilobyte, etc.
                 This is set programatically, not designed for a static value.
    </description>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <simpleType>
      <uint32_t/>
    </simpleType>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>DO_SBE_READBACK_VERIFICATION</id>
    <description>
        When this attribute is set, Hostboot will perform a read-back verification of the SBE
        images written to SEEPROM. HB will read out the images page-by-page after updating
        the SEEPROM, check that the binaries match the customized SBE image, and check that
        ECC is correct. If the binaries don't match or there is a unrecoverable ECC error,
        Hostboot will throw an error. Note that this greatly slows down the SBE update
        process.
    </description>
    <simpleType>
      <uint8_t>
        <default>0</default>
      </uint8_t>
    </simpleType>
    <range>
      <min>0</min>
      <max>1</max>
    </range>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
    <no_export/>
  </attribute>

  <attribute>
    <id>DYNAMIC_I2C_DEVICE_ADDRESS</id>
    <description>
      This attribute is used when a given target could have different
      i2c device addresses depending on which manufacture's device we
      are using.
    </description>
    <simpleType>
      <uint8_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>EARLY_TESTCASES_ISTEP</id>
    <description>
        Indicates which istep we should execute the CXX testcases after, if
        CONFIG_EARLY_TESTCASES is set.
        Format: 0xMMmm, where MM=major step, mm=minor step, e.g. 6.9=0x0609.
    </description>
    <simpleType>
      <uint16_t>
        <!-- Default to running as soon as Hostboot is able -->
        <default>0x0609</default>
      </uint16_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
  </attribute>

  <attribute>
    <id>EEPROM_PAGE_ARRAY</id>
    <description>
        Used to keep track of which EEPROM page the current I2C master bus is set to
        0 = PAGE_ZERO
        1 = PAGE_ONE
        2 = UNKNOWN_PAGE
        Data Format: 4x16 array of uint16_t values.  The first index indicates
            the engine number of the bus.  The second index indicates the port
            number of the bus.  The value in the array is the I2C bus speed
            used for that engine/port combination in KHz.
    </description>
    <simpleType>
      <uint8_t>
        <default>
           2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,
           2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,
           2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,
           2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2
        </default>
      </uint8_t>
      <array>4,16</array>
    </simpleType>
    <persistency>volatile</persistency>
    <readable/>
    <writeable/>
  </attribute>

  <attribute>
    <description>
      Whether, when a node attempts to extend a measurement to its primary TPM,
      it must attempt to mirror the same HW and SW log measurement into the
      primary TPM in every other node. This flag is only set when multiple nodes
      are coalesced during IPL and MPIPL.  It is reset at the beginning of
      Hostboot's IPL.

      0x00 = Do not attempt to mirror an attempted primary TPM measurement to
             the primary TPM in all other nodes.
      0x01 = Attempt to mirror an attempted primary TPM measurement to the
             primary TPM in all other nodes.
    </description>
    <id>EXTEND_TPM_MEAS_TO_OTHER_NODES</id>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <simpleType>
      <uint8_t/>
    </simpleType>
    <no_export/>
    <range>
      <min>0</min>
      <max>1</max>
    </range>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>FORCE_ECC_UPDATE_ON_VALIDATION_ERROR</id>
    <description>
        This is an attribute override, that when set to 1, will force an ECC
        update for a record when the ECC data for that record fails the ECC
        validation.
            0x00 = Do *not* force an ECC update if a record fails ECC validation
            0x01 = Do force an ECC update if a record fails ECC validation
    </description>
    <simpleType>
      <uint8_t>
        <default>0x00</default>
      </uint8_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <range>
      <min>0</min>
      <max>1</max>
    </range>
    <no_export/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>FORCE_SBE_UPDATE</id>
    <description>
        Set bits to indicate reason to force an SBE update at various places in the IPL.
        See SBE_UPDATE_TYPE enum for values.
    </description>
    <simpleType>
      <uint16_t>
        <default>0x0</default>
      </uint16_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>FORCE_TPM_NOT_PRESENT</id>
    <description>
        Force a TPM to appear as not present for testing
    </description>
    <range>
      <min>0</min>
      <max>1</max>
    </range>
    <simpleType>
      <uint8_t>
        <default>0</default>
      </uint8_t>
    </simpleType>
    <persistency>volatile</persistency>
    <readable/>
    <writeable/>
    <no_export/>
  </attribute>

  <attribute>
    <id>FRU_CCIN</id>
    <description>
        The ccin number for a particular FRU target.
        This is a 4-byte non-null terminated ASCII string.
    </description>
    <simpleType>
      <uint32_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>FSI_MASTER_MUTEX</id>
    <description>Mutex for FSI Master Operations</description>
    <simpleType>
      <hbmutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>FSI_SCOM_MUTEX</id>
    <description>Mutex for FSI-based SCOM Operations</description>
    <simpleType>
      <hbmutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <description>
      Firmware release version (e.g. "NH1010_009"), stored by error
      logs in the EH section. This value comes from the BMC in the FRU
      Record Table.
    </description>
    <id>FW_RELEASE_VERSION</id>
    <simpleType>
      <string>
        <sizeInclNull>64</sizeInclNull>
      </string>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
    <writeable/>
    <no_export/>
  </attribute>

  <attribute>
    <description>
      Firmware subsystem version (e.g. "b0921a2039.1010") stored by
      error logs in the EH section. This value comes from the BMC in
      the FRU Record Table.
    </description>
    <id>FW_SUBSYS_VERSION</id>
    <simpleType>
      <string>
        <sizeInclNull>64</sizeInclNull>
      </string>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
    <writeable/>
    <no_export/>
  </attribute>

  <attribute>
    <id>GPIO_INFO_PHYS_PRES</id>
    <description>Information needed to address GPIO device that corresponds
                 to the Physical Presence Detect circuit</description>
    <complexType>
      <description>Structure to define the addessing for an I2C
                     slave device.</description>
      <field>
        <name>i2cMasterPath</name>
        <description>Entity path to the chip that contains the I2C
                     master</description>
        <type>EntityPath</type>
        <default>physical:sys-0/node-0/proc-0</default>
      </field>
      <field>
        <name>port</name>
        <description>Port from the I2C Master device. This is a 6-bit
                     value.</description>
        <type>uint8_t</type>
        <default>0</default>
      </field>
      <field>
        <name>devAddr</name>
        <description>Device address on the I2C bus. This is a 7-bit value,
                     but then shifted 1 bit left.</description>
        <type>uint8_t</type>
        <default>0xC0</default>
      </field>
      <field>
        <name>engine</name>
        <description>I2C master engine. This is a 2-bit
                     value.</description>
        <type>uint8_t</type>
        <default>2</default>
      </field>
      <field>
        <name>windowOpenPin</name>
        <description>Logical GPIO pin number used to open or close the physcial
                     presence window</description>
        <type>uint8_t</type>
        <default>0</default>
      </field>
      <field>
        <name>physicalPresencePin</name>
        <description>Logical GPIO pin number used to determine if physical
                     presence was asserted</description>
        <type>uint8_t</type>
        <default>1</default>
      </field>
      <!-- i2c Mux Bus Selector Definition -->
      <field>
        <default>0xFF</default>
        <description>Determines which of the N selectable buses the mux
                     will connect to. OxFF indicates no mux present
                     or N/A.</description>
        <name>i2cMuxBusSelector</name>
        <type>uint8_t</type>
      </field>
      <!-- i2c Mux Path Definition -->
      <field>
        <!-- NOTE: physical:sys-0 implies that there is no mux in
                   the bus path for this part.                     -->
        <default>physical:sys-0</default>
        <description>Entity path to the I2C mux for this device.</description>
        <name>i2cMuxPath</name>
        <type>EntityPath</type>
      </field>
    </complexType>
    <persistency>non-volatile</persistency>
    <readable/>
  </attribute>

  <attribute>
    <description>Indicates the MCTP EID of HBRT</description>
    <id>HBRT_EID</id>
    <persistency>volatile</persistency>
    <readable/>
    <writeable/>
    <simpleType>
      <uint8_t>
        <!-- Default EID for HBRT is 10 -->
        <default>10</default>
      </uint8_t>
    </simpleType>
    <no_export/>
  </attribute>

  <attribute>
    <id>HB_EXISTING_IMAGE</id>
    <description>Indicates which logical nodes have a hostboot image.</description>
    <!-- Bit position [0-7] (left to right) represents logical node.
    '1' means the logical node has an active hostboot image.
    -->
    <simpleType>
      <uint8_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>HB_INITIATED_PM_RESET</id>
    <description>
        Indicates that a chip has already been put into reset elsewhere
        such that the next reset request will be skipped.
    </description>
    <simpleType>
      <uint8_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <enumerationType>
    <id>HB_INITIATED_PM_RESET</id>
    <description>Enum for HB_INITIATED_PM_RESET</description>
    <enumerator>
      <!-- Default state, no extra reset has been performed -->
      <name>INACTIVE</name>
      <value>0</value>
    </enumerator>
    <enumerator>
      <!-- Currently in the middle of doing an extra reset -->
      <name>IN_PROGRESS</name>
      <value>1</value>
    </enumerator>
    <enumerator>
      <!-- Chip has already been reset -->
      <name>COMPLETE</name>
      <value>2</value>
    </enumerator>
  </enumerationType>

  <attribute>
    <id>HB_MUTEX_SERIALIZE_TEST_LOCK</id>
    <description>Hostboot mutex for serializing certain tests</description>
    <simpleType>
      <hbmutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <!-- For POD Testing -->
  <attribute>
    <id>HB_MUTEX_TEST_LOCK</id>
    <description>Host boot mutex for testing</description>
    <simpleType>
      <hbmutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>HB_NODE_COMM_MUTEX</id>
    <description>Mutex to guard Node Comm register access</description>
    <simpleType>
      <hbmutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>HB_RECURSIVE_MUTEX_TEST_LOCK</id>
    <description>Host boot recursive mutex for testing</description>
    <simpleType>
      <hbrecursivemutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>HB_RSV_MEM_NEXT_SECTION</id>
    <description>
        The next HB reserved memory section available to assign
        a new reserved memory range.
    </description>
    <simpleType>
      <uint8_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>HB_SBE_SEEPROM_VERSION_MISMATCH</id>
    <description>
        Describes if the processor's SBE's seeprom versions match or not
        0x0 = MATCH
        0x1 = MISMATCH
    </description>
    <simpleType>
      <uint8_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>HB_TPM_INIT_ATTEMPTED</id>
    <description>
        Whether TPM initialization was attempted or not
            0x00 (false) = Did not attempt to initialize TPM
            0x01 (true)  = Attempted to initialize TPM
    </description>
    <simpleType>
      <uint8_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>HB_TPM_LOG_MGR_PTR</id>
    <description>Pointer to TPM log manager</description>
    <simpleType>
      <uint64_t>
        <default>0</default>
      </uint64_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>HB_TPM_MUTEX</id>
    <description>Mutex to guard TPM access</description>
    <simpleType>
      <hbmutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>HIDDEN_ERRLOGS_ENABLE</id>
    <description>
        Bitmask used to decide whether or not to process INFORMATIONAL/RECOVERED
        error logs (i.e. send them to the BMC and save them to PNOR) and/or to
        display them on the console.  The bitmask values are defined
        by the HIDDEN_ERRLOGS_ENABLE_FLAGS enumeration.

        0x00 = Prevent INFORMATIONAL/RECOVERED error logs from being processed
               or displayed (absense of any bits set)

        Otherwise, any combination of the following bits, when allowed:

        0x01 = Process INFORMATIONAL error logs.
        0x02 = Process RECOVERED error logs.
        0x04 = Display INFORMATIONAL error logs
        0x08 = Display RECOVERED error logs
    </description>
    <simpleType>
      <uint8_t>
        <default>0x03</default>
      </uint8_t>
    </simpleType>
    <persistency>volatile</persistency>
    <readable/>
    <no_export/>
  </attribute>

  <enumerationType>
    <id>HIDDEN_ERRLOGS_ENABLE</id>
    <description>Enumeration describing valid bitmask values used by the
        HIDDEN_ERRLOGS_ENABLEBLE attribute.  ALLOW_ALL_LOGS and
        DISPLAY_ALL_LOGS are conveneience aggregations of multiple
        bits</description>
    <enumerator>
      <name>ALLOW_INFORMATIONAL</name>
      <value>0x01</value>
    </enumerator>
    <enumerator>
      <name>ALLOW_RECOVERED</name>
      <value>0x02</value>
    </enumerator>
    <enumerator>
      <name>ALLOW_ALL_LOGS</name>
      <value>0x03</value>
    </enumerator>
    <enumerator>
      <name>DISPLAY_INFORMATIONAL</name>
      <value>0x04</value>
    </enumerator>
    <enumerator>
      <name>DISPLAY_RECOVERED</name>
      <value>0x08</value>
    </enumerator>
    <enumerator>
      <name>DISPLAY_ALL_LOGS</name>
      <value>0x0C</value>
    </enumerator>
  </enumerationType>

  <attribute>
    <id>HOMER_HCODE_LOADED</id>
    <description>
        Attribute to check if HCODE is loaded in HOMER
    </description>
    <simpleType>
      <uint8_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>HOMER_VIRT_ADDR</id>
    <description>
        Virtual address where HOMER memory is mapped into.  If value is zero,
        memory must be mapped into virtual space.
    </description>
    <simpleType>
      <uint64_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>I2C_ENGINE_MUTEX_0</id>
    <description>Mutex for I2C Master engine 0</description>
    <simpleType>
      <hbrecursivemutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>I2C_ENGINE_MUTEX_1</id>
    <description>Mutex for I2C Master engine 1</description>
    <simpleType>
      <hbrecursivemutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>I2C_ENGINE_MUTEX_2</id>
    <description>Mutex for I2C Master engine 2</description>
    <simpleType>
      <hbrecursivemutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>I2C_ENGINE_MUTEX_3</id>
    <description>Mutex for I2C Master engine 3</description>
    <simpleType>
      <hbrecursivemutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>I2C_PAGE_MUTEX_0</id>
    <description>
        Mutex to protect page select operations for I2C Master engine 0
    </description>
    <simpleType>
      <hbmutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>I2C_PAGE_MUTEX_1</id>
    <description>
        Mutex to protect page select operations for I2C Master engine 1
    </description>
    <simpleType>
      <hbmutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>I2C_PAGE_MUTEX_2</id>
    <description>
        Mutex to protect page select operations for I2C Master engine 2
    </description>
    <simpleType>
      <hbmutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>I2C_PAGE_MUTEX_3</id>
    <description>
        Mutex to protect page select operations for I2C Master engine 3
    </description>
    <simpleType>
      <hbmutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>IBSCOM_ENABLE_OVERRIDE</id>
    <description>Used to force IBSCOM enabled for lab testing</description>
    <simpleType>
      <uint8_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>IBSCOM_VIRTUAL_ADDR</id>
    <description>Cached Virtual Address of Inband Scom memory space for this Chip</description>
    <simpleType>
      <uint64_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>IPC_NODE_BUFFER_GLOBAL_ADDRESS</id>
    <description>Global IPC Buffer Addresseses for each Node
        dimension: node number (0:7)
    </description>
    <simpleType>
      <uint64_t/>
      <array>8</array>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <enumerationType>
    <id>IPMI_SENSOR_ARRAY</id>
    <description>Enumeration defining the offsets into the
        IPMI_SENSORS array.</description>
    <enumerator>
      <name>NAME_OFFSET</name>
      <value>0x00</value>
    </enumerator>
    <enumerator>
      <name>NUMBER_OFFSET</name>
      <value>0x01</value>
    </enumerator>
  </enumerationType>

  <attribute>
    <id>IS_MPIPL_HB</id>
    <description>1 = in Memory Preserving IPL mode. 0 = in normal IPL mode.</description>
    <simpleType>
      <uint8_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
    <hwpfToHbAttrMap>
      <id>ATTR_IS_MPIPL</id>
      <macro>DIRECT</macro>
    </hwpfToHbAttrMap>
  </attribute>

  <attribute>
    <id>IS_SLAVE_DRAWER</id>
    <description>0 = is master node, 1 = is slave node</description>
    <simpleType>
      <uint8_t>
        <default>0</default>
      </uint8_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>KEY_CLEAR_REQUEST_HB</id>
    <description>
        Indicates which Key Clear Requests are being made
        See KEY_CLEAR_REQUEST enum in attribute_types.xml for bit definition
        This attribute assumes the value of the shared attribute
          KEY_CLEAR_REQUEST so that the shared attribute can be cleared and
          synced with the FSP on istep 16.
    </description>
    <hbOnly/>
    <no_export/>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <simpleType>
      <uint16_t/>
    </simpleType>
    <writeable/>
  </attribute>

  <attribute>
    <id>LOGGED_FAIL_GETTING_OVERRIDE_WOF_TABLE</id>
    <description>
      This attribute keeps track if an error log has been committed for when
      Hostboot fails to retrieve the override WOF table for a specific
      processor target.

      0x00 = An error log has NOT been committed for this fail
      0x01 = An error log has been committed for this fail
    </description>
    <simpleType>
      <uint8_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <no_export/>
    <range>
      <min>0</min>
      <max>1</max>
    </range>
    <hbOnly/>
    <writeable/>
  </attribute>

  <attribute>
    <id>MASTER_MBOX_SCRATCH</id>
    <description>
      Value of the master mailbox scratch regs
      at the beginning of the boot.  Need to save these
      away since HB uses some of them for communication purposes.
    </description>
    <simpleType>
      <uint32_t/>
      <array>16</array>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>MMIO_VM_ADDR</id>
    <description>
            Virtual memory address this device has been mapped to.
    </description>
    <simpleType>
      <uint64_t>
        <default>0</default>
      </uint64_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>MPIPL_HB_MDRT_COUNT</id>
    <description>Actual MDRT count in Memory Preserving IPL mode.</description>
    <simpleType>
      <uint32_t>
        <default>0</default>
      </uint32_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>MRW_DDR3_VDDR_MAX_LIMIT_EFF_CONFIG</id>
    <description>Maximum voltage limit for the dynamic VID DDR3 VDDR
        voltage setpoint. In mV.
    </description>
    <simpleType>
      <uint32_t>
        <default>0</default>
      </uint32_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>MRW_DDR4_VDDR_MAX_LIMIT_EFF_CONFIG</id>
    <description>Maximum voltage limit for the dynamic VID DDR4 VDDR voltage
        setpoint. In mV.
    </description>
    <simpleType>
      <uint32_t>
        <default>0</default>
      </uint32_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>MSS_VOLT_DDR3_VDDR_INTERCEPT_EFF_CONFIG</id>
    <description>Units: mV
    </description>
    <simpleType>
      <uint32_t>
        <default>0</default>
      </uint32_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>MSS_VOLT_DDR3_VDDR_SLOPE_EFF_CONFIG</id>
    <description>Units: 1/Amps
    </description>
    <simpleType>
      <uint32_t>
        <default>0</default>
      </uint32_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>MSS_VOLT_DDR4_VDDR_INTERCEPT_EFF_CONFIG</id>
    <description>Units: mV
    </description>
    <simpleType>
      <uint32_t>
        <default>0</default>
      </uint32_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>MSS_VOLT_DDR4_VDDR_SLOPE_EFF_CONFIG</id>
    <description>Units: 1/Amps
    </description>
    <simpleType>
      <uint32_t>
        <default>0</default>
      </uint32_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>MSS_VOLT_VPP_INTERCEPT_EFF_CONFIG</id>
    <description>Units: mV
    </description>
    <simpleType>
      <uint32_t>
        <default>0</default>
      </uint32_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>MSS_VOLT_VPP_SLOPE_EFF_CONFIG</id>
    <description>Units: uV/DRAM
    </description>
    <simpleType>
      <uint32_t>
        <default>0</default>
      </uint32_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>OCC_COMMON_AREA_PHYS_ADDR</id>
    <description>
        Physical address where OCC Common Area is placed in mainstore.
    </description>
    <simpleType>
      <uint64_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <description>
      While in Secureboot, this value is set to 1 the first time attribute
      override is attempted and error logged.
    </description>
    <id>OVERRIDES_ATTEMPTED_FLAG</id>
    <persistency>volatile-zeroed</persistency>
    <simpleType>
      <uint8_t>
        <default>0x00</default>
      </uint8_t>
    </simpleType>
    <readable/>
    <writeable/>
    <range>
      <min>0</min>
      <max>1</max>
    </range>
    <no_export/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>PART_NUMBER</id>
    <description>The part number for a particular FRU target</description>
    <simpleType>
      <uint8_t/>
      <array>48</array>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
    <hwpfToHbAttrMap>
      <id>ATTR_PART_NUMBER</id>
      <macro>DIRECT</macro>
    </hwpfToHbAttrMap>
  </attribute>

  <attribute>
    <id>PDA_CAPTURED_THREAD_REG_ARRAY_ADDR</id>
    <description>Processor Dump Area Table's captured thread
        register state array address.
    </description>
    <simpleType>
      <uint64_t>
        <default>0</default>
      </uint64_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>PDA_CAPTURED_THREAD_REG_ARRAY_SIZE</id>
    <description>Processor Dump Area Table's captured thread
        register state array size.
    </description>
    <simpleType>
      <uint32_t>
        <default>0</default>
      </uint32_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>PDA_THREAD_REG_ENTRY_SIZE</id>
    <description>Processor Dump Area Table's thread register entry size.
    </description>
    <simpleType>
      <uint32_t>
        <default>0</default>
      </uint32_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>PDA_THREAD_REG_STATE_ENTRY_FORMAT</id>
    <description>Processor Dump Area Table's thread entry format.
    </description>
    <simpleType>
      <uint8_t>
        <default>0</default>
      </uint8_t>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <description>Designates if the Physical Presence Window was Asserted:
                 0 - Physiscal Presence was NOT Asserted
                 1 - Physical Presence was Asserted
    </description>
    <id>PHYS_PRES_ASSERTED</id>
    <simpleType>
      <uint8_t>
        <default>0x0</default>
      </uint8_t>
    </simpleType>
    <no_export/>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <description>Designates if the assertion of Physical Presence should
                 be faked:
                 0 - Do NOT Fake Physical Presence
                 1 - Fake Physical Presence
    </description>
    <id>PHYS_PRES_FAKE_ASSERT</id>
    <simpleType>
      <uint8_t>
        <default>0x0</default>
      </uint8_t>
    </simpleType>
    <no_export/>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <description>Designates if this this IPL was due to a request to open the
                 Physical Presence Window:
                 0 - This IPL was NOT due to a Request to Open Window
                 1 - This IPL was due to a Request to Open Window
    </description>
    <id>PHYS_PRES_REIPL</id>
    <simpleType>
      <uint8_t>
        <default>0x0</default>
      </uint8_t>
    </simpleType>
    <no_export/>
    <persistency>non-volatile</persistency>
    <readable/>
    <writeable/>
  </attribute>

  <attribute>
    <description>Designates if there is a request to open the Physical Presence
                 Window:
                 0 - No Request to Open Window (ie, do NOT open window)
                 1 - Request to Open Window
    </description>
    <id>PHYS_PRES_REQUEST_OPEN_WINDOW</id>
    <simpleType>
      <uint8_t>
        <default>0x0</default>
      </uint8_t>
    </simpleType>
    <hbOnly/>
    <no_export/>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>SBE_ARCH_DUMP_ADDR</id>
    <description>
        Physical address where SBE Architectued Dump Area is located (per
        Hostboot Instance).  Set in istep 21 it is only used during
        MPIPLs to retrieve the the architected processor state (SPR/GPR)
    </description>
    <simpleType>
      <uint64_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>SBE_COMM_ADDR</id>
    <description>
        Virtual address where SBE Communications are placed in mainstore.
        This area is used for SBE message passing and may contain an SBE
        command or the response to it from HBRT.
    </description>
    <simpleType>
      <uint64_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>SBE_COMPROMISED_EID</id>
    <description>
        Error ID for log that indicates why the SBE is compromised.
        Compromised means that the PCR6 data was not matched.
        (0 = not compromised)
    </description>
    <simpleType>
      <uint32_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>SBE_FFDC_ADDR</id>
    <description>
        Virtual address where SBE FFDC is placed in mainstore.
    </description>
    <simpleType>
      <uint64_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>SBE_HBRT_PSU_PHYS_ADDR</id>
    <description>
        Physical address of data area that will be used for SBE PSU operations
        within HBRT.  This space will be part of the Hostboot reserved memory
        that gets allocated during IPL.  Note this is shared among all procs
        since we do everything serially at runtime.
    </description>
    <simpleType>
      <uint64_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>SBE_HBRT_PSU_VIRT_ADDR</id>
    <description>Cached Virtual Address of SBE PSU memory space</description>
    <simpleType>
      <uint64_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>SBE_SUPPORTS_HALT_STATUS</id>
    <description>
        Boolean indicating whether SBE can accurately report when Hostboot
        intentionally halts it, or not.
    </description>
    <simpleType>
      <uint8_t>
        <default>1</default>
      </uint8_t>
    </simpleType>
    <persistency>volatile</persistency>
    <readable/>
    <writeable/>
    <no_export/>
  </attribute>

  <enumerationType>
    <id>SBE_UPDATE_TYPE</id>
    <description> Enumeration used in OR expression to indicate why to update SBE.
    </description>
    <enumerator>
      <description>
        Just clears the value
      </description>
      <name>CLEAR</name>
      <value>0x0</value>
    </enumerator>
    <enumerator>
      <description>
        See targetservicestart for details, if processor is swapped
        need to update SBE.
      </description>
      <name>BAR_MISMATCH</name>
      <value>0x1</value>
    </enumerator>
    <enumerator>
      <description>
        See call_mss_freq for details, if new and old frequency
        changes need to update SBE.
      </description>
      <name>MSS_FREQ_CHANGE</name>
      <value>0x2</value>
    </enumerator>
    <enumerator>
      <description>
        See call_mss_attr_update for details, if topology changes
        need to update SBE.
      </description>
      <name>TOPOLOGY_CHECKS</name>
      <value>0x4</value>
    </enumerator>
    <enumerator>
      <description>
        See call_mss_attr_update for details, if HRMOR
        outside configured range need to update SBE.
      </description>
      <name>HRMOR_OUTSIDE_CONFIGURED_MEM</name>
      <value>0x8</value>
    </enumerator>
    <enumerator>
      <description>
        See call_mss_attr_update for details, if fabric topology
        changes need to update SBE.
      </description>
      <name>FABRIC_EFF_TOPOLOGY</name>
      <value>0x10</value>
    </enumerator>
  </enumerationType>

  <attribute>
    <id>SCAN_MUTEX</id>
    <description>Mutex for SCAN operations</description>
    <simpleType>
      <hbmutex>
        <default>0</default>
      </hbmutex>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>SCOM_ACCESS_MUTEX</id>
    <description>Mutex for SCOM operations on a given target</description>
    <simpleType>
      <hbrecursivemutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>SCOM_IND_MUTEX</id>
    <description>Mutex for Indirect SCOM read operation</description>
    <simpleType>
      <hbmutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <enumerationType>
    <id>SENSOR_NAME</id>
    <description>Enumeration indicating the IPMI sensor name, which will
        be used by hostboot when determining the sensor number to return.
        The sensor name consists of one byte of sensor type plus one byte of
        sub-type, to differentiate similar sensors under the same target.
        Our implementaion uses the IPMI defined entity ID as the sub-type.
    </description>
    <enumerator>
      <name>PROC_TEMP</name>
      <value>0x0103</value>
    </enumerator>
    <enumerator>
      <name>DIMM_TEMP</name>
      <value>0x0120</value>
    </enumerator>
    <enumerator>
      <name>CORE_TEMP</name>
      <value>0x01D0</value>
    </enumerator>
    <enumerator>
      <name>STATE</name>
      <value>0x0500</value>
    </enumerator>
    <enumerator>
      <name>MEMBUF_TEMP</name>
      <value>0x01D1</value>
    </enumerator>
    <enumerator>
      <name>GPU_TEMP</name>
      <value>0x01D8</value>
    </enumerator>
    <enumerator>
      <name>GPU_MEM_TEMP</name>
      <value>0x01D9</value>
    </enumerator>
    <enumerator>
      <name>VRM_VDD_TEMP</name>
      <value>0x01DA</value>
    </enumerator>
    <enumerator>
      <name>GPU_STATE</name>
      <value>0x17D8</value>
    </enumerator>
    <enumerator>
      <name>PROC_STATE</name>
      <value>0x0703</value>
    </enumerator>
    <enumerator>
      <name>CORE_STATE</name>
      <value>0x07D0</value>
    </enumerator>
    <enumerator>
      <name>HOST_AUTO_REBOOT_CONTROL</name>
      <value>0x0921</value>
    </enumerator>
    <enumerator>
      <name>DIMM_STATE</name>
      <value>0x0C20</value>
    </enumerator>
    <enumerator>
      <name>HB_VOLATILE</name>
      <value>0x0C21</value>
    </enumerator>
    <enumerator>
      <name>MEMBUF_STATE</name>
      <value>0x0CD1</value>
    </enumerator>
    <enumerator>
      <name>FW_BOOT_PROGRESS</name>
      <value>0x0F22</value>
    </enumerator>
    <enumerator>
      <name>SYSTEM_EVENT</name>
      <value>0x1201</value>
    </enumerator>
    <enumerator>
      <name>OS_BOOT</name>
      <value>0x1F23</value>
    </enumerator>
    <enumerator>
      <name>HOST_STATUS</name>
      <value>0x2223</value>
    </enumerator>
    <enumerator>
      <name>OCC_ACTIVE</name>
      <value>0x07D2</value>
    </enumerator>
    <enumerator>
      <name>CORE_FREQ</name>
      <value>0xC1D0</value>
    </enumerator>
    <enumerator>
      <name>APSS_CHANNEL</name>
      <value>0xC2D7</value>
    </enumerator>
    <enumerator>
      <name>PCI_ACTIVE</name>
      <value>0xC423</value>
    </enumerator>
    <enumerator>
      <name>REBOOT_COUNT</name>
      <value>0xC322</value>
    </enumerator>
    <enumerator>
      <name>FAULT</name>
      <value>0xC700</value>
    </enumerator>
    <enumerator>
      <name>BACKPLANE_FAULT</name>
      <value>0xC707</value>
    </enumerator>
    <enumerator>
      <name>REF_CLOCK_FAULT</name>
      <value>0xC7D4</value>
    </enumerator>
    <enumerator>
      <name>PCI_CLOCK_FAULT</name>
      <value>0xC7D5</value>
    </enumerator>
    <enumerator>
      <name>TOD_CLOCK_FAULT</name>
      <value>0xC7D6</value>
    </enumerator>
    <enumerator>
      <name>APSS_FAULT</name>
      <value>0xC7D7</value>
    </enumerator>
    <!-- default callout set to BackPlane  -->
    <enumerator>
      <name>VRM_VDD_FAULT</name>
      <value>0xC707</value>
    </enumerator>
    <enumerator>
      <name>DERATING_FACTOR</name>
      <value>0xC815</value>
    </enumerator>
    <enumerator>
      <name>REDUNDANT_PS_POLICY</name>
      <value>0xCA22</value>
    </enumerator>
    <enumerator>
      <name>TURBO_ALLOWED</name>
      <value>0xCB03</value>
    </enumerator>
    <enumerator>
      <name>TPM_REQUIRED</name>
      <value>0xCC03</value>
    </enumerator>
    <enumerator>
      <name>PCI_BIFURCATED</name>
      <value>0xCD03</value>
    </enumerator>
    <enumerator>
      <name>KEY_CLEAR_REQUEST</name>
      <value>0xCDD0</value>
    </enumerator>
  </enumerationType>

  <attribute>
    <id>SERIAL_NUMBER</id>
    <description>The serial number for a particular FRU target</description>
    <simpleType>
      <uint8_t/>
      <array>18</array>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <no_export/>
    <hbOnly/>
    <hwpfToHbAttrMap>
      <id>ATTR_SERIAL_NUMBER</id>
      <macro>DIRECT</macro>
    </hwpfToHbAttrMap>
  </attribute>

  <attribute>
    <id>SKIP_PG_ENFORCEMENT</id>
    <description>
      Skip requiring that the mailbox scratch registers 1 and 2 on the
      boot processor's SBE match the Hostboot deconfiguration state in
      istep 7.5. If this value is nonzero, the check will be performed
      but a reconfig loop will not be requested if mismatches occur.
    </description>
    <simpleType>
      <uint8_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <no_export/>
  </attribute>

  <attribute>
    <id>SPCWKUP_COUNT</id>
    <description>
        Keep track of the calls to Special Wakeup. Increment for each
        call to enable, decrement for each call to disable. Not
        thread-safe, used at runtime which is single-threaded.
    </description>
    <simpleType>
      <uint32_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>SPI_ENGINE_MUTEX_0</id>
    <description>Mutex for SPI Master engine 0</description>
    <simpleType>
      <hbmutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>SPI_ENGINE_MUTEX_1</id>
    <description>Mutex for SPI Master engine 1</description>
    <simpleType>
      <hbmutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>SPI_ENGINE_MUTEX_2</id>
    <description>Mutex for SPI Master engine 2</description>
    <simpleType>
      <hbmutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>SPI_ENGINE_MUTEX_3</id>
    <description>Mutex for SPI Master engine 3</description>
    <simpleType>
      <hbmutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>SPI_ENGINE_MUTEX_4</id>
    <description>Mutex for SPI Master engine 4</description>
    <simpleType>
      <hbmutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>SPI_ENGINE_MUTEX_5</id>
    <description>Mutex for SPI Master engine 5</description>
    <simpleType>
      <hbmutex/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <description>
      Static portion of the absolute location code for the FRU associated with
      this target.  In order to realize a complete absolute location code, the
      dynamically determined chassis location code must be prefixed to this
      value.  If the value is NULL, then the nearest parent target with a
      non-NULL value of this attribute will hold the location code info.
    </description>
    <id>STATIC_ABS_LOCATION_CODE</id>
    <simpleType>
      <string>
        <sizeInclNull>64</sizeInclNull>
      </string>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
    <no_export/>
  </attribute>

  <attribute>
    <id>TPM_MODEL</id>
    <description>
        Indicates TPM Model (or family) for a TPM Target
            0x00 = Undetermined (reserved if actively detected in the future)
            0x01 = Nuvoton 65x (default)
            0x02 = Nuvoton 75x
    </description>
    <simpleType>
      <uint8_t>
        <default>2</default>
      </uint8_t>
    </simpleType>
    <persistency>non-volatile</persistency>
    <readable/>
  </attribute>

  <enumerationType>
    <id>TPM_ROLE</id>
    <description>
        Enumeration of possible roles a TPM can play within a node.  A TPM has
        the primary role if it's connected to the acting master processor,
        otherwise it has the backup role. The values must be in sync with the
        HDAT defined values.
    </description>
    <enumerator>
      <name>TPM_PRIMARY</name>
      <value>0</value>
    </enumerator>
    <enumerator>
      <name>TPM_BACKUP</name>
      <value>1</value>
    </enumerator>
  </enumerationType>

  <attribute>
    <id>TPM_ROLE</id>
    <description>
        Whether the TPM is primary or backup within its parent node.  It is
        dynamically computed during the boot.
    </description>
    <simpleType>
      <uint8_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>VPD_SWITCHES</id>
    <description>Attribute storing VPD state information</description>
    <complexType>
      <description>VPD flags</description>
      <field>
        <name>pnorCacheValid</name>
        <description>Set when this target's VPD data has been loaded
                from EEPROM into the PNOR.
            </description>
        <type>uint8_t</type>
        <bits>1</bits>
        <default>0</default>
      </field>
      <field>
        <name>pnorCacheValidRT</name>
        <description>See pnorCacheValid. Allows runtime version to be
                set separately from common version.
            </description>
        <type>uint8_t</type>
        <bits>1</bits>
        <default>0</default>
      </field>
      <field>
        <name>disableWriteToPnorRT</name>
        <description>Set to disable write-thru to PNOR at runtime
            </description>
        <type>uint8_t</type>
        <bits>1</bits>
        <default>0</default>
      </field>
      <field>
        <name>vpdCollectedRemotely</name>
        <description>
          Describes if the VPD for this target that we wrote to cache
          was collected by another entity, such as the BMC, and provided
          to the Host. If set to 1 this will indicate to the code to
          assume the target is present and to not attempt to read the eeprom
          like we typically do for presence detection.
        </description>
        <type>uint8_t</type>
        <bits>1</bits>
        <default>0</default>
      </field>
      <field>
        <name>reserved</name>
        <description>Reserved for future expansion</description>
        <type>uint8_t</type>
        <bits>4</bits>
        <default>0</default>
      </field>
    </complexType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>WOF_FREQUENCY_UPLIFT_SELECTED</id>
    <description>
      The selected WOF frequency uplift table.
  </description>
    <simpleType>
      <uint16_t/>
      <array>22,13</array>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

  <attribute>
    <id>XSCOM_VIRTUAL_ADDR</id>
    <description>Cached Virtual Address of Xscom memory space for this Chip</description>
    <simpleType>
      <uint64_t/>
    </simpleType>
    <persistency>volatile-zeroed</persistency>
    <readable/>
    <writeable/>
    <hbOnly/>
  </attribute>

</attributes>
