|DE0_TDC
CLOCK_50 => CLOCK_50.IN1
LED[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= tdc_dval[0].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= <GND>
LED[3] <= <GND>
LED[4] <= <GND>
LED[5] <= <GND>
LED[6] <= <GND>
LED[7] <= <GND>
KEY[0] => rst.IN6
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
SIGNAL => tdc_input_signal.DATAB
MOD <= ph_mod.DB_MAX_OUTPUT_PORT_TYPE
MOD_STATIC <= clk_10k.DB_MAX_OUTPUT_PORT_TYPE
TRIG <= tdc:tdc_inst_0.port6
DAC_OUT[0] <= byass_data:byass_data1.port5
DAC_OUT[1] <= byass_data:byass_data1.port5
DAC_OUT[2] <= byass_data:byass_data1.port5
DAC_OUT[3] <= byass_data:byass_data1.port5
DAC_OUT[4] <= byass_data:byass_data1.port5
DAC_OUT[5] <= byass_data:byass_data1.port5
DAC_OUT[6] <= byass_data:byass_data1.port5
DAC_OUT[7] <= byass_data:byass_data1.port5
DAC_WR <= diff:diff_inst.port6
DAC2_DB[0] <= singen:singen1.port2
DAC2_DB[1] <= singen:singen1.port2
DAC2_DB[2] <= singen:singen1.port2
DAC2_DB[3] <= singen:singen1.port2
DAC2_DB[4] <= singen:singen1.port2
DAC2_DB[5] <= singen:singen1.port2
DAC2_DB[6] <= singen:singen1.port2
DAC2_DB[7] <= singen:singen1.port2
DAC2_WR <= pll_clk[9].DB_MAX_OUTPUT_PORT_TYPE
SW[0] => SW[0].IN1
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => SW[8].IN1
SW[9] => tdc_input_signal.OUTPUTSELECT
TEST_SIGNAL <= ph_mod.DB_MAX_OUTPUT_PORT_TYPE
TEST_SIGNAL2 <= clk_10k.DB_MAX_OUTPUT_PORT_TYPE
SPI3_CLK <= spi_data_transm:spi_data_transm1.port4
SPI3_MOSI <= spi_data_transm:spi_data_transm1.port3
SPI3_SS <= spi_data_transm:spi_data_transm1.port5


|DE0_TDC|phase_controller:ph_ctl
clk => clk_max[0].CLK
clk => clk_max[1].CLK
clk => clk_max[2].CLK
clk => clk_max[3].CLK
clk => clk_max[4].CLK
clk => clk_max[5].CLK
clk => clk_max[6].CLK
clk => clk_max[7].CLK
clk => clk_max[8].CLK
clk => clk_max[9].CLK
clk => clk_max[10].CLK
clk => clk_max[11].CLK
clk => clk_max[12].CLK
clk => clk_max[13].CLK
clk => clk_max[14].CLK
clk => clk_max[15].CLK
clk => right_hold.CLK
clk => left_hold.CLK
clk => key_ctl_q[0].CLK
clk => key_ctl_q[1].CLK
clk => key_ctl_d[0].CLK
clk => key_ctl_d[1].CLK
clk => clk_10k.CLK
clk => clk_div[0].CLK
clk => clk_div[1].CLK
clk => clk_div[2].CLK
clk => clk_div[3].CLK
clk => clk_div[4].CLK
clk => clk_div[5].CLK
clk => clk_div[6].CLK
clk => clk_div[7].CLK
clk => clk_div[8].CLK
clk => clk_div[9].CLK
clk => clk_div[10].CLK
clk => clk_div[11].CLK
clk => clk_div[12].CLK
clk => clk_div[13].CLK
clk => clk_div[14].CLK
clk => clk_div[15].CLK
rst => clk_max[0].PRESET
rst => clk_max[1].PRESET
rst => clk_max[2].PRESET
rst => clk_max[3].ACLR
rst => clk_max[4].ACLR
rst => clk_max[5].ACLR
rst => clk_max[6].ACLR
rst => clk_max[7].PRESET
rst => clk_max[8].PRESET
rst => clk_max[9].PRESET
rst => clk_max[10].ACLR
rst => clk_max[11].ACLR
rst => clk_max[12].PRESET
rst => clk_max[13].ACLR
rst => clk_max[14].ACLR
rst => clk_max[15].ACLR
rst => right_hold.ACLR
rst => left_hold.ACLR
rst => key_ctl_q[0].ACLR
rst => key_ctl_q[1].ACLR
rst => key_ctl_d[0].ACLR
rst => key_ctl_d[1].ACLR
rst => clk_10k.ACLR
rst => clk_div[0].ACLR
rst => clk_div[1].ACLR
rst => clk_div[2].ACLR
rst => clk_div[3].ACLR
rst => clk_div[4].ACLR
rst => clk_div[5].ACLR
rst => clk_div[6].ACLR
rst => clk_div[7].ACLR
rst => clk_div[8].ACLR
rst => clk_div[9].ACLR
rst => clk_div[10].ACLR
rst => clk_div[11].ACLR
rst => clk_div[12].ACLR
rst => clk_div[13].ACLR
rst => clk_div[14].ACLR
rst => clk_div[15].ACLR
key_ctl[0] => key_ctl_d[0].DATAIN
key_ctl[1] => key_ctl_d[1].DATAIN
sw_ctl => clk_max.DATAB
sw_ctl => clk_max.DATAB
sw_ctl => clk_max.DATAB
sw_ctl => clk_max.DATAB
sw_ctl => clk_max.DATAB
sw_ctl => clk_max.DATAB
sw_ctl => clk_max.DATAB
sw_ctl => clk_max.DATAB
mod <= clk_10k.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|clock_block:cb_inst
clk => clk.IN2
rst => _.IN1
rst => _.IN1
del => ~NO_FANOUT~
clocks[0] <= tdc_pll:pll_inst.c0
clocks[1] <= tdc_pll:pll_inst.c1
clocks[2] <= tdc_pll:pll_inst.c2
clocks[3] <= tdc_pll:pll_inst.c3
clocks[4] <= tdc_pll:pll_inst.c4
clocks[5] <= pll_spi:pll_inst2.c0
clocks[6] <= pll_spi:pll_inst2.c1
clocks[7] <= pll_spi:pll_inst2.c2
clocks[8] <= pll_spi:pll_inst2.c3
clocks[9] <= pll_spi:pll_inst2.c4
inv_clocks[0] <= tdc_pll:pll_inst.c0
inv_clocks[1] <= tdc_pll:pll_inst.c1
inv_clocks[2] <= tdc_pll:pll_inst.c2
inv_clocks[3] <= tdc_pll:pll_inst.c3
inv_clocks[4] <= tdc_pll:pll_inst.c4
inv_clocks[5] <= pll_spi:pll_inst2.c0
inv_clocks[6] <= pll_spi:pll_inst2.c1
inv_clocks[7] <= pll_spi:pll_inst2.c2
inv_clocks[8] <= pll_spi:pll_inst2.c3
inv_clocks[9] <= pll_spi:pll_inst2.c4


|DE0_TDC|clock_block:cb_inst|tdc_pll:pll_inst
areset => areset.IN1
inclk0 => sub_wire8[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|DE0_TDC|clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component
inclk[0] => tdc_pll_altpll:auto_generated.inclk[0]
inclk[1] => tdc_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => tdc_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= tdc_pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE0_TDC|clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|clock_block:cb_inst|pll_spi:pll_inst2
areset => areset.IN1
inclk0 => sub_wire8[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|DE0_TDC|clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component
inclk[0] => pll_spi_altpll:auto_generated.inclk[0]
inclk[1] => pll_spi_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_spi_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_spi_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE0_TDC|clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|dm_min:dm_inst
clk => out_signal.CLK
clk => cycle_ctr[0].CLK
clk => cycle_ctr[1].CLK
clk => cycle_ctr[2].CLK
clk => cycle_ctr[3].CLK
clk => cycle_ctr[4].CLK
clk => cycle_ctr[5].CLK
clk => cycle_ctr[6].CLK
clk => cycle_ctr[7].CLK
clk => cycle_ctr[8].CLK
clk => cycle_ctr[9].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => ctr[6].CLK
clk => mod_d.CLK
clk => state~1.DATAIN
rst => out_signal.PRESET
rst => cycle_ctr[0].ACLR
rst => cycle_ctr[1].ACLR
rst => cycle_ctr[2].ACLR
rst => cycle_ctr[3].ACLR
rst => cycle_ctr[4].ACLR
rst => cycle_ctr[5].ACLR
rst => cycle_ctr[6].ACLR
rst => cycle_ctr[7].ACLR
rst => cycle_ctr[8].ACLR
rst => cycle_ctr[9].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => ctr[6].ACLR
rst => mod_d.ACLR
rst => state~3.DATAIN
mod => mod_xor.IN1
mod => mod_d.DATAIN
signal <= out_signal.DB_MAX_OUTPUT_PORT_TYPE
out_mod <= mod_d.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0
pll_clk[0] => pll_clk[0].IN1
pll_clk[1] => pll_clk[1].IN1
pll_clk[2] => pll_clk[2].IN1
pll_clk[3] => pll_clk[3].IN1
pll_clk[4] => pll_clk[4].IN1
pll_clk[5] => pll_clk[5].IN1
pll_clk[6] => pll_clk[6].IN1
pll_clk[7] => pll_clk[7].IN1
rst => rst.IN8
signal => lr_signal[7][0].DATAIN
signal => lr_signal[6][0].DATAIN
signal => lr_signal[5][0].DATAIN
signal => lr_signal[4][0].DATAIN
signal => lr_signal[3][0].DATAIN
signal => lr_signal[2][0].DATAIN
signal => lr_signal[1][0].DATAIN
signal => lr_signal[0][0].DATAIN
signal => test.DATAIN
mod => lr_mod[7][0].DATAIN
mod => lr_mod[6][0].DATAIN
mod => lr_mod[5][0].DATAIN
mod => lr_mod[4][0].DATAIN
mod => lr_mod[3][0].DATAIN
mod => lr_mod[2][0].DATAIN
mod => lr_mod[1][0].DATAIN
mod => lr_mod[0][0].DATAIN
out_time[0] <= mlt_x400:mlt_inst.out_16[0]
out_time[1] <= mlt_x400:mlt_inst.out_16[1]
out_time[2] <= mlt_x400:mlt_inst.out_16[2]
out_time[3] <= mlt_x400:mlt_inst.out_16[3]
out_time[4] <= mlt_x400:mlt_inst.out_16[4]
out_time[5] <= mlt_x400:mlt_inst.out_16[5]
out_time[6] <= mlt_x400:mlt_inst.out_16[6]
out_time[7] <= mlt_x400:mlt_inst.out_16[7]
out_time[8] <= mlt_x400:mlt_inst.out_16[8]
out_time[9] <= mlt_x400:mlt_inst.out_16[9]
out_time[10] <= mlt_x400:mlt_inst.out_16[10]
out_time[11] <= mlt_x400:mlt_inst.out_16[11]
out_time[12] <= mlt_x400:mlt_inst.out_16[12]
out_time[13] <= mlt_x400:mlt_inst.out_16[13]
out_time[14] <= mlt_x400:mlt_inst.out_16[14]
out_time[15] <= mlt_x400:mlt_inst.out_16[15]
out_time[16] <= mlt_x400:mlt_inst.out_16[16]
out_time[17] <= mlt_x400:mlt_inst.out_16[17]
out_time[18] <= mlt_x400:mlt_inst.out_16[18]
out_time[19] <= mlt_x400:mlt_inst.out_16[19]
dval <= mlt_x400:mlt_inst.out_dval
test <= signal.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst
clk => clk.IN6
rst => rst.IN6
signal => signal_xor.IN1
signal => signal_d.DATAIN
mod => mod_posedge.IN1
mod => mod_d.DATAIN
mod => mod_negedge.IN1
frac_part[0] <= fr_sum[0].DB_MAX_OUTPUT_PORT_TYPE
frac_part[1] <= fr_sum[1].DB_MAX_OUTPUT_PORT_TYPE
frac_part[2] <= fr_sum[2].DB_MAX_OUTPUT_PORT_TYPE
frac_part[3] <= fr_sum[3].DB_MAX_OUTPUT_PORT_TYPE
frac_part[4] <= fr_sum[4].DB_MAX_OUTPUT_PORT_TYPE
frac_part[5] <= fr_sum[5].DB_MAX_OUTPUT_PORT_TYPE
frac_part[6] <= fr_sum[6].DB_MAX_OUTPUT_PORT_TYPE
int_part[0] <= int_out[0].DB_MAX_OUTPUT_PORT_TYPE
int_part[1] <= int_out[1].DB_MAX_OUTPUT_PORT_TYPE
int_part[2] <= int_out[2].DB_MAX_OUTPUT_PORT_TYPE
int_part[3] <= int_out[3].DB_MAX_OUTPUT_PORT_TYPE
int_part[4] <= int_out[4].DB_MAX_OUTPUT_PORT_TYPE
int_part[5] <= int_out[5].DB_MAX_OUTPUT_PORT_TYPE
int_part[6] <= int_out[6].DB_MAX_OUTPUT_PORT_TYPE
int_part[7] <= int_out[7].DB_MAX_OUTPUT_PORT_TYPE
int_part[8] <= int_out[8].DB_MAX_OUTPUT_PORT_TYPE
int_part[9] <= int_out[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_block.CLK
clk => wr_en.CLK
clk => out_wr.CLK
clk => ctr_rst.CLK
clk => ctr_ena.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_block.ACLR
rst => wr_en.ACLR
rst => out_wr.ACLR
rst => ctr_rst.ACLR
rst => ctr_ena.ACLR
start => Mux0.IN4
start => Decoder0.IN0
start => Mux1.IN4
stop => Mux0.IN5
stop => Decoder0.IN1
stop => Mux1.IN5
code[0] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= code.DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_block.CLK
clk => wr_en.CLK
clk => out_wr.CLK
clk => ctr_rst.CLK
clk => ctr_ena.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_block.ACLR
rst => wr_en.ACLR
rst => out_wr.ACLR
rst => ctr_rst.ACLR
rst => ctr_ena.ACLR
start => Mux0.IN4
start => Decoder0.IN0
start => Mux1.IN4
stop => Mux0.IN5
stop => Decoder0.IN1
stop => Mux1.IN5
code[0] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= code.DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_en.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_en.ACLR
start => Mux0.IN2
start => Mux1.IN2
start => Mux2.IN2
start => Mux3.IN2
start => Mux4.IN2
start => Mux5.IN2
start => Decoder0.IN0
stop => Mux0.IN3
stop => Mux1.IN3
stop => Mux2.IN3
stop => Mux3.IN3
stop => Mux4.IN3
stop => Mux5.IN3
stop => Decoder0.IN1
code[0] <= ctr_out[0].DB_MAX_OUTPUT_PORT_TYPE
code[1] <= ctr_out[1].DB_MAX_OUTPUT_PORT_TYPE
code[2] <= ctr_out[2].DB_MAX_OUTPUT_PORT_TYPE
code[3] <= ctr_out[3].DB_MAX_OUTPUT_PORT_TYPE
code[4] <= ctr_out[4].DB_MAX_OUTPUT_PORT_TYPE
code[5] <= ctr_out[5].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_en.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_en.ACLR
start => Mux0.IN2
start => Mux1.IN2
start => Mux2.IN2
start => Mux3.IN2
start => Mux4.IN2
start => Mux5.IN2
start => Decoder0.IN0
stop => Mux0.IN3
stop => Mux1.IN3
stop => Mux2.IN3
stop => Mux3.IN3
stop => Mux4.IN3
stop => Mux5.IN3
stop => Decoder0.IN1
code[0] <= ctr_out[0].DB_MAX_OUTPUT_PORT_TYPE
code[1] <= ctr_out[1].DB_MAX_OUTPUT_PORT_TYPE
code[2] <= ctr_out[2].DB_MAX_OUTPUT_PORT_TYPE
code[3] <= ctr_out[3].DB_MAX_OUTPUT_PORT_TYPE
code[4] <= ctr_out[4].DB_MAX_OUTPUT_PORT_TYPE
code[5] <= ctr_out[5].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos
clk => ctr_ena.CLK
clk => wr_en.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
rst => ctr_ena.ACLR
rst => wr_en.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
start => Decoder0.IN0
start => Mux0.IN2
start => Mux1.IN8
start => Mux2.IN8
start => Mux3.IN8
start => Mux4.IN8
start => Mux5.IN8
start => Mux6.IN8
start => Mux7.IN8
start => Mux8.IN8
start => Mux9.IN8
start => Mux10.IN8
stop => Decoder0.IN1
stop => Mux0.IN3
stop => Mux1.IN9
stop => Mux2.IN9
stop => Mux3.IN9
stop => Mux4.IN9
stop => Mux5.IN9
stop => Mux6.IN9
stop => Mux7.IN9
stop => Mux8.IN9
stop => Mux9.IN9
stop => Mux10.IN9
front => Decoder0.IN2
front => Mux1.IN10
front => Mux2.IN10
front => Mux3.IN10
front => Mux4.IN10
front => Mux5.IN10
front => Mux6.IN10
front => Mux7.IN10
front => Mux8.IN10
front => Mux9.IN10
front => Mux10.IN10
cnt_out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg
clk => ctr_ena.CLK
clk => wr_en.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
rst => ctr_ena.ACLR
rst => wr_en.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
start => Decoder0.IN0
start => Mux0.IN2
start => Mux1.IN8
start => Mux2.IN8
start => Mux3.IN8
start => Mux4.IN8
start => Mux5.IN8
start => Mux6.IN8
start => Mux7.IN8
start => Mux8.IN8
start => Mux9.IN8
start => Mux10.IN8
stop => Decoder0.IN1
stop => Mux0.IN3
stop => Mux1.IN9
stop => Mux2.IN9
stop => Mux3.IN9
stop => Mux4.IN9
stop => Mux5.IN9
stop => Mux6.IN9
stop => Mux7.IN9
stop => Mux8.IN9
stop => Mux9.IN9
stop => Mux10.IN9
front => Decoder0.IN2
front => Mux1.IN10
front => Mux2.IN10
front => Mux3.IN10
front => Mux4.IN10
front => Mux5.IN10
front => Mux6.IN10
front => Mux7.IN10
front => Mux8.IN10
front => Mux9.IN10
front => Mux10.IN10
cnt_out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[1].tc_inst
clk => clk.IN6
rst => rst.IN6
signal => signal_xor.IN1
signal => signal_d.DATAIN
mod => mod_posedge.IN1
mod => mod_d.DATAIN
mod => mod_negedge.IN1
frac_part[0] <= fr_sum[0].DB_MAX_OUTPUT_PORT_TYPE
frac_part[1] <= fr_sum[1].DB_MAX_OUTPUT_PORT_TYPE
frac_part[2] <= fr_sum[2].DB_MAX_OUTPUT_PORT_TYPE
frac_part[3] <= fr_sum[3].DB_MAX_OUTPUT_PORT_TYPE
frac_part[4] <= fr_sum[4].DB_MAX_OUTPUT_PORT_TYPE
frac_part[5] <= fr_sum[5].DB_MAX_OUTPUT_PORT_TYPE
frac_part[6] <= fr_sum[6].DB_MAX_OUTPUT_PORT_TYPE
int_part[0] <= int_out[0].DB_MAX_OUTPUT_PORT_TYPE
int_part[1] <= int_out[1].DB_MAX_OUTPUT_PORT_TYPE
int_part[2] <= int_out[2].DB_MAX_OUTPUT_PORT_TYPE
int_part[3] <= int_out[3].DB_MAX_OUTPUT_PORT_TYPE
int_part[4] <= int_out[4].DB_MAX_OUTPUT_PORT_TYPE
int_part[5] <= int_out[5].DB_MAX_OUTPUT_PORT_TYPE
int_part[6] <= int_out[6].DB_MAX_OUTPUT_PORT_TYPE
int_part[7] <= int_out[7].DB_MAX_OUTPUT_PORT_TYPE
int_part[8] <= int_out[8].DB_MAX_OUTPUT_PORT_TYPE
int_part[9] <= int_out[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_pos
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_block.CLK
clk => wr_en.CLK
clk => out_wr.CLK
clk => ctr_rst.CLK
clk => ctr_ena.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_block.ACLR
rst => wr_en.ACLR
rst => out_wr.ACLR
rst => ctr_rst.ACLR
rst => ctr_ena.ACLR
start => Mux0.IN4
start => Decoder0.IN0
start => Mux1.IN4
stop => Mux0.IN5
stop => Decoder0.IN1
stop => Mux1.IN5
code[0] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= code.DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_neg
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_block.CLK
clk => wr_en.CLK
clk => out_wr.CLK
clk => ctr_rst.CLK
clk => ctr_ena.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_block.ACLR
rst => wr_en.ACLR
rst => out_wr.ACLR
rst => ctr_rst.ACLR
rst => ctr_ena.ACLR
start => Mux0.IN4
start => Decoder0.IN0
start => Mux1.IN4
stop => Mux0.IN5
stop => Decoder0.IN1
stop => Mux1.IN5
code[0] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= code.DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_pos
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_en.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_en.ACLR
start => Mux0.IN2
start => Mux1.IN2
start => Mux2.IN2
start => Mux3.IN2
start => Mux4.IN2
start => Mux5.IN2
start => Decoder0.IN0
stop => Mux0.IN3
stop => Mux1.IN3
stop => Mux2.IN3
stop => Mux3.IN3
stop => Mux4.IN3
stop => Mux5.IN3
stop => Decoder0.IN1
code[0] <= ctr_out[0].DB_MAX_OUTPUT_PORT_TYPE
code[1] <= ctr_out[1].DB_MAX_OUTPUT_PORT_TYPE
code[2] <= ctr_out[2].DB_MAX_OUTPUT_PORT_TYPE
code[3] <= ctr_out[3].DB_MAX_OUTPUT_PORT_TYPE
code[4] <= ctr_out[4].DB_MAX_OUTPUT_PORT_TYPE
code[5] <= ctr_out[5].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_neg
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_en.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_en.ACLR
start => Mux0.IN2
start => Mux1.IN2
start => Mux2.IN2
start => Mux3.IN2
start => Mux4.IN2
start => Mux5.IN2
start => Decoder0.IN0
stop => Mux0.IN3
stop => Mux1.IN3
stop => Mux2.IN3
stop => Mux3.IN3
stop => Mux4.IN3
stop => Mux5.IN3
stop => Decoder0.IN1
code[0] <= ctr_out[0].DB_MAX_OUTPUT_PORT_TYPE
code[1] <= ctr_out[1].DB_MAX_OUTPUT_PORT_TYPE
code[2] <= ctr_out[2].DB_MAX_OUTPUT_PORT_TYPE
code[3] <= ctr_out[3].DB_MAX_OUTPUT_PORT_TYPE
code[4] <= ctr_out[4].DB_MAX_OUTPUT_PORT_TYPE
code[5] <= ctr_out[5].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[1].tc_inst|integer_counter:int_ctr_pos
clk => ctr_ena.CLK
clk => wr_en.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
rst => ctr_ena.ACLR
rst => wr_en.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
start => Decoder0.IN0
start => Mux0.IN2
start => Mux1.IN8
start => Mux2.IN8
start => Mux3.IN8
start => Mux4.IN8
start => Mux5.IN8
start => Mux6.IN8
start => Mux7.IN8
start => Mux8.IN8
start => Mux9.IN8
start => Mux10.IN8
stop => Decoder0.IN1
stop => Mux0.IN3
stop => Mux1.IN9
stop => Mux2.IN9
stop => Mux3.IN9
stop => Mux4.IN9
stop => Mux5.IN9
stop => Mux6.IN9
stop => Mux7.IN9
stop => Mux8.IN9
stop => Mux9.IN9
stop => Mux10.IN9
front => Decoder0.IN2
front => Mux1.IN10
front => Mux2.IN10
front => Mux3.IN10
front => Mux4.IN10
front => Mux5.IN10
front => Mux6.IN10
front => Mux7.IN10
front => Mux8.IN10
front => Mux9.IN10
front => Mux10.IN10
cnt_out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[1].tc_inst|integer_counter:int_ctr_neg
clk => ctr_ena.CLK
clk => wr_en.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
rst => ctr_ena.ACLR
rst => wr_en.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
start => Decoder0.IN0
start => Mux0.IN2
start => Mux1.IN8
start => Mux2.IN8
start => Mux3.IN8
start => Mux4.IN8
start => Mux5.IN8
start => Mux6.IN8
start => Mux7.IN8
start => Mux8.IN8
start => Mux9.IN8
start => Mux10.IN8
stop => Decoder0.IN1
stop => Mux0.IN3
stop => Mux1.IN9
stop => Mux2.IN9
stop => Mux3.IN9
stop => Mux4.IN9
stop => Mux5.IN9
stop => Mux6.IN9
stop => Mux7.IN9
stop => Mux8.IN9
stop => Mux9.IN9
stop => Mux10.IN9
front => Decoder0.IN2
front => Mux1.IN10
front => Mux2.IN10
front => Mux3.IN10
front => Mux4.IN10
front => Mux5.IN10
front => Mux6.IN10
front => Mux7.IN10
front => Mux8.IN10
front => Mux9.IN10
front => Mux10.IN10
cnt_out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[2].tc_inst
clk => clk.IN6
rst => rst.IN6
signal => signal_xor.IN1
signal => signal_d.DATAIN
mod => mod_posedge.IN1
mod => mod_d.DATAIN
mod => mod_negedge.IN1
frac_part[0] <= fr_sum[0].DB_MAX_OUTPUT_PORT_TYPE
frac_part[1] <= fr_sum[1].DB_MAX_OUTPUT_PORT_TYPE
frac_part[2] <= fr_sum[2].DB_MAX_OUTPUT_PORT_TYPE
frac_part[3] <= fr_sum[3].DB_MAX_OUTPUT_PORT_TYPE
frac_part[4] <= fr_sum[4].DB_MAX_OUTPUT_PORT_TYPE
frac_part[5] <= fr_sum[5].DB_MAX_OUTPUT_PORT_TYPE
frac_part[6] <= fr_sum[6].DB_MAX_OUTPUT_PORT_TYPE
int_part[0] <= int_out[0].DB_MAX_OUTPUT_PORT_TYPE
int_part[1] <= int_out[1].DB_MAX_OUTPUT_PORT_TYPE
int_part[2] <= int_out[2].DB_MAX_OUTPUT_PORT_TYPE
int_part[3] <= int_out[3].DB_MAX_OUTPUT_PORT_TYPE
int_part[4] <= int_out[4].DB_MAX_OUTPUT_PORT_TYPE
int_part[5] <= int_out[5].DB_MAX_OUTPUT_PORT_TYPE
int_part[6] <= int_out[6].DB_MAX_OUTPUT_PORT_TYPE
int_part[7] <= int_out[7].DB_MAX_OUTPUT_PORT_TYPE
int_part[8] <= int_out[8].DB_MAX_OUTPUT_PORT_TYPE
int_part[9] <= int_out[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_pos
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_block.CLK
clk => wr_en.CLK
clk => out_wr.CLK
clk => ctr_rst.CLK
clk => ctr_ena.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_block.ACLR
rst => wr_en.ACLR
rst => out_wr.ACLR
rst => ctr_rst.ACLR
rst => ctr_ena.ACLR
start => Mux0.IN4
start => Decoder0.IN0
start => Mux1.IN4
stop => Mux0.IN5
stop => Decoder0.IN1
stop => Mux1.IN5
code[0] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= code.DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_neg
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_block.CLK
clk => wr_en.CLK
clk => out_wr.CLK
clk => ctr_rst.CLK
clk => ctr_ena.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_block.ACLR
rst => wr_en.ACLR
rst => out_wr.ACLR
rst => ctr_rst.ACLR
rst => ctr_ena.ACLR
start => Mux0.IN4
start => Decoder0.IN0
start => Mux1.IN4
stop => Mux0.IN5
stop => Decoder0.IN1
stop => Mux1.IN5
code[0] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= code.DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[2].tc_inst|tail_counter:tail_ctr_pos
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_en.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_en.ACLR
start => Mux0.IN2
start => Mux1.IN2
start => Mux2.IN2
start => Mux3.IN2
start => Mux4.IN2
start => Mux5.IN2
start => Decoder0.IN0
stop => Mux0.IN3
stop => Mux1.IN3
stop => Mux2.IN3
stop => Mux3.IN3
stop => Mux4.IN3
stop => Mux5.IN3
stop => Decoder0.IN1
code[0] <= ctr_out[0].DB_MAX_OUTPUT_PORT_TYPE
code[1] <= ctr_out[1].DB_MAX_OUTPUT_PORT_TYPE
code[2] <= ctr_out[2].DB_MAX_OUTPUT_PORT_TYPE
code[3] <= ctr_out[3].DB_MAX_OUTPUT_PORT_TYPE
code[4] <= ctr_out[4].DB_MAX_OUTPUT_PORT_TYPE
code[5] <= ctr_out[5].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[2].tc_inst|tail_counter:tail_ctr_neg
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_en.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_en.ACLR
start => Mux0.IN2
start => Mux1.IN2
start => Mux2.IN2
start => Mux3.IN2
start => Mux4.IN2
start => Mux5.IN2
start => Decoder0.IN0
stop => Mux0.IN3
stop => Mux1.IN3
stop => Mux2.IN3
stop => Mux3.IN3
stop => Mux4.IN3
stop => Mux5.IN3
stop => Decoder0.IN1
code[0] <= ctr_out[0].DB_MAX_OUTPUT_PORT_TYPE
code[1] <= ctr_out[1].DB_MAX_OUTPUT_PORT_TYPE
code[2] <= ctr_out[2].DB_MAX_OUTPUT_PORT_TYPE
code[3] <= ctr_out[3].DB_MAX_OUTPUT_PORT_TYPE
code[4] <= ctr_out[4].DB_MAX_OUTPUT_PORT_TYPE
code[5] <= ctr_out[5].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[2].tc_inst|integer_counter:int_ctr_pos
clk => ctr_ena.CLK
clk => wr_en.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
rst => ctr_ena.ACLR
rst => wr_en.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
start => Decoder0.IN0
start => Mux0.IN2
start => Mux1.IN8
start => Mux2.IN8
start => Mux3.IN8
start => Mux4.IN8
start => Mux5.IN8
start => Mux6.IN8
start => Mux7.IN8
start => Mux8.IN8
start => Mux9.IN8
start => Mux10.IN8
stop => Decoder0.IN1
stop => Mux0.IN3
stop => Mux1.IN9
stop => Mux2.IN9
stop => Mux3.IN9
stop => Mux4.IN9
stop => Mux5.IN9
stop => Mux6.IN9
stop => Mux7.IN9
stop => Mux8.IN9
stop => Mux9.IN9
stop => Mux10.IN9
front => Decoder0.IN2
front => Mux1.IN10
front => Mux2.IN10
front => Mux3.IN10
front => Mux4.IN10
front => Mux5.IN10
front => Mux6.IN10
front => Mux7.IN10
front => Mux8.IN10
front => Mux9.IN10
front => Mux10.IN10
cnt_out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[2].tc_inst|integer_counter:int_ctr_neg
clk => ctr_ena.CLK
clk => wr_en.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
rst => ctr_ena.ACLR
rst => wr_en.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
start => Decoder0.IN0
start => Mux0.IN2
start => Mux1.IN8
start => Mux2.IN8
start => Mux3.IN8
start => Mux4.IN8
start => Mux5.IN8
start => Mux6.IN8
start => Mux7.IN8
start => Mux8.IN8
start => Mux9.IN8
start => Mux10.IN8
stop => Decoder0.IN1
stop => Mux0.IN3
stop => Mux1.IN9
stop => Mux2.IN9
stop => Mux3.IN9
stop => Mux4.IN9
stop => Mux5.IN9
stop => Mux6.IN9
stop => Mux7.IN9
stop => Mux8.IN9
stop => Mux9.IN9
stop => Mux10.IN9
front => Decoder0.IN2
front => Mux1.IN10
front => Mux2.IN10
front => Mux3.IN10
front => Mux4.IN10
front => Mux5.IN10
front => Mux6.IN10
front => Mux7.IN10
front => Mux8.IN10
front => Mux9.IN10
front => Mux10.IN10
cnt_out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[3].tc_inst
clk => clk.IN6
rst => rst.IN6
signal => signal_xor.IN1
signal => signal_d.DATAIN
mod => mod_posedge.IN1
mod => mod_d.DATAIN
mod => mod_negedge.IN1
frac_part[0] <= fr_sum[0].DB_MAX_OUTPUT_PORT_TYPE
frac_part[1] <= fr_sum[1].DB_MAX_OUTPUT_PORT_TYPE
frac_part[2] <= fr_sum[2].DB_MAX_OUTPUT_PORT_TYPE
frac_part[3] <= fr_sum[3].DB_MAX_OUTPUT_PORT_TYPE
frac_part[4] <= fr_sum[4].DB_MAX_OUTPUT_PORT_TYPE
frac_part[5] <= fr_sum[5].DB_MAX_OUTPUT_PORT_TYPE
frac_part[6] <= fr_sum[6].DB_MAX_OUTPUT_PORT_TYPE
int_part[0] <= int_out[0].DB_MAX_OUTPUT_PORT_TYPE
int_part[1] <= int_out[1].DB_MAX_OUTPUT_PORT_TYPE
int_part[2] <= int_out[2].DB_MAX_OUTPUT_PORT_TYPE
int_part[3] <= int_out[3].DB_MAX_OUTPUT_PORT_TYPE
int_part[4] <= int_out[4].DB_MAX_OUTPUT_PORT_TYPE
int_part[5] <= int_out[5].DB_MAX_OUTPUT_PORT_TYPE
int_part[6] <= int_out[6].DB_MAX_OUTPUT_PORT_TYPE
int_part[7] <= int_out[7].DB_MAX_OUTPUT_PORT_TYPE
int_part[8] <= int_out[8].DB_MAX_OUTPUT_PORT_TYPE
int_part[9] <= int_out[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_pos
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_block.CLK
clk => wr_en.CLK
clk => out_wr.CLK
clk => ctr_rst.CLK
clk => ctr_ena.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_block.ACLR
rst => wr_en.ACLR
rst => out_wr.ACLR
rst => ctr_rst.ACLR
rst => ctr_ena.ACLR
start => Mux0.IN4
start => Decoder0.IN0
start => Mux1.IN4
stop => Mux0.IN5
stop => Decoder0.IN1
stop => Mux1.IN5
code[0] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= code.DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_neg
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_block.CLK
clk => wr_en.CLK
clk => out_wr.CLK
clk => ctr_rst.CLK
clk => ctr_ena.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_block.ACLR
rst => wr_en.ACLR
rst => out_wr.ACLR
rst => ctr_rst.ACLR
rst => ctr_ena.ACLR
start => Mux0.IN4
start => Decoder0.IN0
start => Mux1.IN4
stop => Mux0.IN5
stop => Decoder0.IN1
stop => Mux1.IN5
code[0] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= code.DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[3].tc_inst|tail_counter:tail_ctr_pos
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_en.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_en.ACLR
start => Mux0.IN2
start => Mux1.IN2
start => Mux2.IN2
start => Mux3.IN2
start => Mux4.IN2
start => Mux5.IN2
start => Decoder0.IN0
stop => Mux0.IN3
stop => Mux1.IN3
stop => Mux2.IN3
stop => Mux3.IN3
stop => Mux4.IN3
stop => Mux5.IN3
stop => Decoder0.IN1
code[0] <= ctr_out[0].DB_MAX_OUTPUT_PORT_TYPE
code[1] <= ctr_out[1].DB_MAX_OUTPUT_PORT_TYPE
code[2] <= ctr_out[2].DB_MAX_OUTPUT_PORT_TYPE
code[3] <= ctr_out[3].DB_MAX_OUTPUT_PORT_TYPE
code[4] <= ctr_out[4].DB_MAX_OUTPUT_PORT_TYPE
code[5] <= ctr_out[5].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[3].tc_inst|tail_counter:tail_ctr_neg
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_en.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_en.ACLR
start => Mux0.IN2
start => Mux1.IN2
start => Mux2.IN2
start => Mux3.IN2
start => Mux4.IN2
start => Mux5.IN2
start => Decoder0.IN0
stop => Mux0.IN3
stop => Mux1.IN3
stop => Mux2.IN3
stop => Mux3.IN3
stop => Mux4.IN3
stop => Mux5.IN3
stop => Decoder0.IN1
code[0] <= ctr_out[0].DB_MAX_OUTPUT_PORT_TYPE
code[1] <= ctr_out[1].DB_MAX_OUTPUT_PORT_TYPE
code[2] <= ctr_out[2].DB_MAX_OUTPUT_PORT_TYPE
code[3] <= ctr_out[3].DB_MAX_OUTPUT_PORT_TYPE
code[4] <= ctr_out[4].DB_MAX_OUTPUT_PORT_TYPE
code[5] <= ctr_out[5].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[3].tc_inst|integer_counter:int_ctr_pos
clk => ctr_ena.CLK
clk => wr_en.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
rst => ctr_ena.ACLR
rst => wr_en.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
start => Decoder0.IN0
start => Mux0.IN2
start => Mux1.IN8
start => Mux2.IN8
start => Mux3.IN8
start => Mux4.IN8
start => Mux5.IN8
start => Mux6.IN8
start => Mux7.IN8
start => Mux8.IN8
start => Mux9.IN8
start => Mux10.IN8
stop => Decoder0.IN1
stop => Mux0.IN3
stop => Mux1.IN9
stop => Mux2.IN9
stop => Mux3.IN9
stop => Mux4.IN9
stop => Mux5.IN9
stop => Mux6.IN9
stop => Mux7.IN9
stop => Mux8.IN9
stop => Mux9.IN9
stop => Mux10.IN9
front => Decoder0.IN2
front => Mux1.IN10
front => Mux2.IN10
front => Mux3.IN10
front => Mux4.IN10
front => Mux5.IN10
front => Mux6.IN10
front => Mux7.IN10
front => Mux8.IN10
front => Mux9.IN10
front => Mux10.IN10
cnt_out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[3].tc_inst|integer_counter:int_ctr_neg
clk => ctr_ena.CLK
clk => wr_en.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
rst => ctr_ena.ACLR
rst => wr_en.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
start => Decoder0.IN0
start => Mux0.IN2
start => Mux1.IN8
start => Mux2.IN8
start => Mux3.IN8
start => Mux4.IN8
start => Mux5.IN8
start => Mux6.IN8
start => Mux7.IN8
start => Mux8.IN8
start => Mux9.IN8
start => Mux10.IN8
stop => Decoder0.IN1
stop => Mux0.IN3
stop => Mux1.IN9
stop => Mux2.IN9
stop => Mux3.IN9
stop => Mux4.IN9
stop => Mux5.IN9
stop => Mux6.IN9
stop => Mux7.IN9
stop => Mux8.IN9
stop => Mux9.IN9
stop => Mux10.IN9
front => Decoder0.IN2
front => Mux1.IN10
front => Mux2.IN10
front => Mux3.IN10
front => Mux4.IN10
front => Mux5.IN10
front => Mux6.IN10
front => Mux7.IN10
front => Mux8.IN10
front => Mux9.IN10
front => Mux10.IN10
cnt_out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[4].tc_inst
clk => clk.IN6
rst => rst.IN6
signal => signal_xor.IN1
signal => signal_d.DATAIN
mod => mod_posedge.IN1
mod => mod_d.DATAIN
mod => mod_negedge.IN1
frac_part[0] <= fr_sum[0].DB_MAX_OUTPUT_PORT_TYPE
frac_part[1] <= fr_sum[1].DB_MAX_OUTPUT_PORT_TYPE
frac_part[2] <= fr_sum[2].DB_MAX_OUTPUT_PORT_TYPE
frac_part[3] <= fr_sum[3].DB_MAX_OUTPUT_PORT_TYPE
frac_part[4] <= fr_sum[4].DB_MAX_OUTPUT_PORT_TYPE
frac_part[5] <= fr_sum[5].DB_MAX_OUTPUT_PORT_TYPE
frac_part[6] <= fr_sum[6].DB_MAX_OUTPUT_PORT_TYPE
int_part[0] <= int_out[0].DB_MAX_OUTPUT_PORT_TYPE
int_part[1] <= int_out[1].DB_MAX_OUTPUT_PORT_TYPE
int_part[2] <= int_out[2].DB_MAX_OUTPUT_PORT_TYPE
int_part[3] <= int_out[3].DB_MAX_OUTPUT_PORT_TYPE
int_part[4] <= int_out[4].DB_MAX_OUTPUT_PORT_TYPE
int_part[5] <= int_out[5].DB_MAX_OUTPUT_PORT_TYPE
int_part[6] <= int_out[6].DB_MAX_OUTPUT_PORT_TYPE
int_part[7] <= int_out[7].DB_MAX_OUTPUT_PORT_TYPE
int_part[8] <= int_out[8].DB_MAX_OUTPUT_PORT_TYPE
int_part[9] <= int_out[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_pos
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_block.CLK
clk => wr_en.CLK
clk => out_wr.CLK
clk => ctr_rst.CLK
clk => ctr_ena.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_block.ACLR
rst => wr_en.ACLR
rst => out_wr.ACLR
rst => ctr_rst.ACLR
rst => ctr_ena.ACLR
start => Mux0.IN4
start => Decoder0.IN0
start => Mux1.IN4
stop => Mux0.IN5
stop => Decoder0.IN1
stop => Mux1.IN5
code[0] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= code.DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_neg
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_block.CLK
clk => wr_en.CLK
clk => out_wr.CLK
clk => ctr_rst.CLK
clk => ctr_ena.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_block.ACLR
rst => wr_en.ACLR
rst => out_wr.ACLR
rst => ctr_rst.ACLR
rst => ctr_ena.ACLR
start => Mux0.IN4
start => Decoder0.IN0
start => Mux1.IN4
stop => Mux0.IN5
stop => Decoder0.IN1
stop => Mux1.IN5
code[0] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= code.DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[4].tc_inst|tail_counter:tail_ctr_pos
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_en.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_en.ACLR
start => Mux0.IN2
start => Mux1.IN2
start => Mux2.IN2
start => Mux3.IN2
start => Mux4.IN2
start => Mux5.IN2
start => Decoder0.IN0
stop => Mux0.IN3
stop => Mux1.IN3
stop => Mux2.IN3
stop => Mux3.IN3
stop => Mux4.IN3
stop => Mux5.IN3
stop => Decoder0.IN1
code[0] <= ctr_out[0].DB_MAX_OUTPUT_PORT_TYPE
code[1] <= ctr_out[1].DB_MAX_OUTPUT_PORT_TYPE
code[2] <= ctr_out[2].DB_MAX_OUTPUT_PORT_TYPE
code[3] <= ctr_out[3].DB_MAX_OUTPUT_PORT_TYPE
code[4] <= ctr_out[4].DB_MAX_OUTPUT_PORT_TYPE
code[5] <= ctr_out[5].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[4].tc_inst|tail_counter:tail_ctr_neg
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_en.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_en.ACLR
start => Mux0.IN2
start => Mux1.IN2
start => Mux2.IN2
start => Mux3.IN2
start => Mux4.IN2
start => Mux5.IN2
start => Decoder0.IN0
stop => Mux0.IN3
stop => Mux1.IN3
stop => Mux2.IN3
stop => Mux3.IN3
stop => Mux4.IN3
stop => Mux5.IN3
stop => Decoder0.IN1
code[0] <= ctr_out[0].DB_MAX_OUTPUT_PORT_TYPE
code[1] <= ctr_out[1].DB_MAX_OUTPUT_PORT_TYPE
code[2] <= ctr_out[2].DB_MAX_OUTPUT_PORT_TYPE
code[3] <= ctr_out[3].DB_MAX_OUTPUT_PORT_TYPE
code[4] <= ctr_out[4].DB_MAX_OUTPUT_PORT_TYPE
code[5] <= ctr_out[5].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[4].tc_inst|integer_counter:int_ctr_pos
clk => ctr_ena.CLK
clk => wr_en.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
rst => ctr_ena.ACLR
rst => wr_en.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
start => Decoder0.IN0
start => Mux0.IN2
start => Mux1.IN8
start => Mux2.IN8
start => Mux3.IN8
start => Mux4.IN8
start => Mux5.IN8
start => Mux6.IN8
start => Mux7.IN8
start => Mux8.IN8
start => Mux9.IN8
start => Mux10.IN8
stop => Decoder0.IN1
stop => Mux0.IN3
stop => Mux1.IN9
stop => Mux2.IN9
stop => Mux3.IN9
stop => Mux4.IN9
stop => Mux5.IN9
stop => Mux6.IN9
stop => Mux7.IN9
stop => Mux8.IN9
stop => Mux9.IN9
stop => Mux10.IN9
front => Decoder0.IN2
front => Mux1.IN10
front => Mux2.IN10
front => Mux3.IN10
front => Mux4.IN10
front => Mux5.IN10
front => Mux6.IN10
front => Mux7.IN10
front => Mux8.IN10
front => Mux9.IN10
front => Mux10.IN10
cnt_out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[4].tc_inst|integer_counter:int_ctr_neg
clk => ctr_ena.CLK
clk => wr_en.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
rst => ctr_ena.ACLR
rst => wr_en.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
start => Decoder0.IN0
start => Mux0.IN2
start => Mux1.IN8
start => Mux2.IN8
start => Mux3.IN8
start => Mux4.IN8
start => Mux5.IN8
start => Mux6.IN8
start => Mux7.IN8
start => Mux8.IN8
start => Mux9.IN8
start => Mux10.IN8
stop => Decoder0.IN1
stop => Mux0.IN3
stop => Mux1.IN9
stop => Mux2.IN9
stop => Mux3.IN9
stop => Mux4.IN9
stop => Mux5.IN9
stop => Mux6.IN9
stop => Mux7.IN9
stop => Mux8.IN9
stop => Mux9.IN9
stop => Mux10.IN9
front => Decoder0.IN2
front => Mux1.IN10
front => Mux2.IN10
front => Mux3.IN10
front => Mux4.IN10
front => Mux5.IN10
front => Mux6.IN10
front => Mux7.IN10
front => Mux8.IN10
front => Mux9.IN10
front => Mux10.IN10
cnt_out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[5].tc_inst
clk => clk.IN6
rst => rst.IN6
signal => signal_xor.IN1
signal => signal_d.DATAIN
mod => mod_posedge.IN1
mod => mod_d.DATAIN
mod => mod_negedge.IN1
frac_part[0] <= fr_sum[0].DB_MAX_OUTPUT_PORT_TYPE
frac_part[1] <= fr_sum[1].DB_MAX_OUTPUT_PORT_TYPE
frac_part[2] <= fr_sum[2].DB_MAX_OUTPUT_PORT_TYPE
frac_part[3] <= fr_sum[3].DB_MAX_OUTPUT_PORT_TYPE
frac_part[4] <= fr_sum[4].DB_MAX_OUTPUT_PORT_TYPE
frac_part[5] <= fr_sum[5].DB_MAX_OUTPUT_PORT_TYPE
frac_part[6] <= fr_sum[6].DB_MAX_OUTPUT_PORT_TYPE
int_part[0] <= int_out[0].DB_MAX_OUTPUT_PORT_TYPE
int_part[1] <= int_out[1].DB_MAX_OUTPUT_PORT_TYPE
int_part[2] <= int_out[2].DB_MAX_OUTPUT_PORT_TYPE
int_part[3] <= int_out[3].DB_MAX_OUTPUT_PORT_TYPE
int_part[4] <= int_out[4].DB_MAX_OUTPUT_PORT_TYPE
int_part[5] <= int_out[5].DB_MAX_OUTPUT_PORT_TYPE
int_part[6] <= int_out[6].DB_MAX_OUTPUT_PORT_TYPE
int_part[7] <= int_out[7].DB_MAX_OUTPUT_PORT_TYPE
int_part[8] <= int_out[8].DB_MAX_OUTPUT_PORT_TYPE
int_part[9] <= int_out[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_pos
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_block.CLK
clk => wr_en.CLK
clk => out_wr.CLK
clk => ctr_rst.CLK
clk => ctr_ena.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_block.ACLR
rst => wr_en.ACLR
rst => out_wr.ACLR
rst => ctr_rst.ACLR
rst => ctr_ena.ACLR
start => Mux0.IN4
start => Decoder0.IN0
start => Mux1.IN4
stop => Mux0.IN5
stop => Decoder0.IN1
stop => Mux1.IN5
code[0] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= code.DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_neg
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_block.CLK
clk => wr_en.CLK
clk => out_wr.CLK
clk => ctr_rst.CLK
clk => ctr_ena.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_block.ACLR
rst => wr_en.ACLR
rst => out_wr.ACLR
rst => ctr_rst.ACLR
rst => ctr_ena.ACLR
start => Mux0.IN4
start => Decoder0.IN0
start => Mux1.IN4
stop => Mux0.IN5
stop => Decoder0.IN1
stop => Mux1.IN5
code[0] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= code.DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[5].tc_inst|tail_counter:tail_ctr_pos
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_en.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_en.ACLR
start => Mux0.IN2
start => Mux1.IN2
start => Mux2.IN2
start => Mux3.IN2
start => Mux4.IN2
start => Mux5.IN2
start => Decoder0.IN0
stop => Mux0.IN3
stop => Mux1.IN3
stop => Mux2.IN3
stop => Mux3.IN3
stop => Mux4.IN3
stop => Mux5.IN3
stop => Decoder0.IN1
code[0] <= ctr_out[0].DB_MAX_OUTPUT_PORT_TYPE
code[1] <= ctr_out[1].DB_MAX_OUTPUT_PORT_TYPE
code[2] <= ctr_out[2].DB_MAX_OUTPUT_PORT_TYPE
code[3] <= ctr_out[3].DB_MAX_OUTPUT_PORT_TYPE
code[4] <= ctr_out[4].DB_MAX_OUTPUT_PORT_TYPE
code[5] <= ctr_out[5].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[5].tc_inst|tail_counter:tail_ctr_neg
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_en.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_en.ACLR
start => Mux0.IN2
start => Mux1.IN2
start => Mux2.IN2
start => Mux3.IN2
start => Mux4.IN2
start => Mux5.IN2
start => Decoder0.IN0
stop => Mux0.IN3
stop => Mux1.IN3
stop => Mux2.IN3
stop => Mux3.IN3
stop => Mux4.IN3
stop => Mux5.IN3
stop => Decoder0.IN1
code[0] <= ctr_out[0].DB_MAX_OUTPUT_PORT_TYPE
code[1] <= ctr_out[1].DB_MAX_OUTPUT_PORT_TYPE
code[2] <= ctr_out[2].DB_MAX_OUTPUT_PORT_TYPE
code[3] <= ctr_out[3].DB_MAX_OUTPUT_PORT_TYPE
code[4] <= ctr_out[4].DB_MAX_OUTPUT_PORT_TYPE
code[5] <= ctr_out[5].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[5].tc_inst|integer_counter:int_ctr_pos
clk => ctr_ena.CLK
clk => wr_en.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
rst => ctr_ena.ACLR
rst => wr_en.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
start => Decoder0.IN0
start => Mux0.IN2
start => Mux1.IN8
start => Mux2.IN8
start => Mux3.IN8
start => Mux4.IN8
start => Mux5.IN8
start => Mux6.IN8
start => Mux7.IN8
start => Mux8.IN8
start => Mux9.IN8
start => Mux10.IN8
stop => Decoder0.IN1
stop => Mux0.IN3
stop => Mux1.IN9
stop => Mux2.IN9
stop => Mux3.IN9
stop => Mux4.IN9
stop => Mux5.IN9
stop => Mux6.IN9
stop => Mux7.IN9
stop => Mux8.IN9
stop => Mux9.IN9
stop => Mux10.IN9
front => Decoder0.IN2
front => Mux1.IN10
front => Mux2.IN10
front => Mux3.IN10
front => Mux4.IN10
front => Mux5.IN10
front => Mux6.IN10
front => Mux7.IN10
front => Mux8.IN10
front => Mux9.IN10
front => Mux10.IN10
cnt_out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[5].tc_inst|integer_counter:int_ctr_neg
clk => ctr_ena.CLK
clk => wr_en.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
rst => ctr_ena.ACLR
rst => wr_en.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
start => Decoder0.IN0
start => Mux0.IN2
start => Mux1.IN8
start => Mux2.IN8
start => Mux3.IN8
start => Mux4.IN8
start => Mux5.IN8
start => Mux6.IN8
start => Mux7.IN8
start => Mux8.IN8
start => Mux9.IN8
start => Mux10.IN8
stop => Decoder0.IN1
stop => Mux0.IN3
stop => Mux1.IN9
stop => Mux2.IN9
stop => Mux3.IN9
stop => Mux4.IN9
stop => Mux5.IN9
stop => Mux6.IN9
stop => Mux7.IN9
stop => Mux8.IN9
stop => Mux9.IN9
stop => Mux10.IN9
front => Decoder0.IN2
front => Mux1.IN10
front => Mux2.IN10
front => Mux3.IN10
front => Mux4.IN10
front => Mux5.IN10
front => Mux6.IN10
front => Mux7.IN10
front => Mux8.IN10
front => Mux9.IN10
front => Mux10.IN10
cnt_out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[6].tc_inst
clk => clk.IN6
rst => rst.IN6
signal => signal_xor.IN1
signal => signal_d.DATAIN
mod => mod_posedge.IN1
mod => mod_d.DATAIN
mod => mod_negedge.IN1
frac_part[0] <= fr_sum[0].DB_MAX_OUTPUT_PORT_TYPE
frac_part[1] <= fr_sum[1].DB_MAX_OUTPUT_PORT_TYPE
frac_part[2] <= fr_sum[2].DB_MAX_OUTPUT_PORT_TYPE
frac_part[3] <= fr_sum[3].DB_MAX_OUTPUT_PORT_TYPE
frac_part[4] <= fr_sum[4].DB_MAX_OUTPUT_PORT_TYPE
frac_part[5] <= fr_sum[5].DB_MAX_OUTPUT_PORT_TYPE
frac_part[6] <= fr_sum[6].DB_MAX_OUTPUT_PORT_TYPE
int_part[0] <= int_out[0].DB_MAX_OUTPUT_PORT_TYPE
int_part[1] <= int_out[1].DB_MAX_OUTPUT_PORT_TYPE
int_part[2] <= int_out[2].DB_MAX_OUTPUT_PORT_TYPE
int_part[3] <= int_out[3].DB_MAX_OUTPUT_PORT_TYPE
int_part[4] <= int_out[4].DB_MAX_OUTPUT_PORT_TYPE
int_part[5] <= int_out[5].DB_MAX_OUTPUT_PORT_TYPE
int_part[6] <= int_out[6].DB_MAX_OUTPUT_PORT_TYPE
int_part[7] <= int_out[7].DB_MAX_OUTPUT_PORT_TYPE
int_part[8] <= int_out[8].DB_MAX_OUTPUT_PORT_TYPE
int_part[9] <= int_out[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_pos
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_block.CLK
clk => wr_en.CLK
clk => out_wr.CLK
clk => ctr_rst.CLK
clk => ctr_ena.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_block.ACLR
rst => wr_en.ACLR
rst => out_wr.ACLR
rst => ctr_rst.ACLR
rst => ctr_ena.ACLR
start => Mux0.IN4
start => Decoder0.IN0
start => Mux1.IN4
stop => Mux0.IN5
stop => Decoder0.IN1
stop => Mux1.IN5
code[0] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= code.DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_neg
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_block.CLK
clk => wr_en.CLK
clk => out_wr.CLK
clk => ctr_rst.CLK
clk => ctr_ena.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_block.ACLR
rst => wr_en.ACLR
rst => out_wr.ACLR
rst => ctr_rst.ACLR
rst => ctr_ena.ACLR
start => Mux0.IN4
start => Decoder0.IN0
start => Mux1.IN4
stop => Mux0.IN5
stop => Decoder0.IN1
stop => Mux1.IN5
code[0] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= code.DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_pos
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_en.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_en.ACLR
start => Mux0.IN2
start => Mux1.IN2
start => Mux2.IN2
start => Mux3.IN2
start => Mux4.IN2
start => Mux5.IN2
start => Decoder0.IN0
stop => Mux0.IN3
stop => Mux1.IN3
stop => Mux2.IN3
stop => Mux3.IN3
stop => Mux4.IN3
stop => Mux5.IN3
stop => Decoder0.IN1
code[0] <= ctr_out[0].DB_MAX_OUTPUT_PORT_TYPE
code[1] <= ctr_out[1].DB_MAX_OUTPUT_PORT_TYPE
code[2] <= ctr_out[2].DB_MAX_OUTPUT_PORT_TYPE
code[3] <= ctr_out[3].DB_MAX_OUTPUT_PORT_TYPE
code[4] <= ctr_out[4].DB_MAX_OUTPUT_PORT_TYPE
code[5] <= ctr_out[5].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_neg
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_en.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_en.ACLR
start => Mux0.IN2
start => Mux1.IN2
start => Mux2.IN2
start => Mux3.IN2
start => Mux4.IN2
start => Mux5.IN2
start => Decoder0.IN0
stop => Mux0.IN3
stop => Mux1.IN3
stop => Mux2.IN3
stop => Mux3.IN3
stop => Mux4.IN3
stop => Mux5.IN3
stop => Decoder0.IN1
code[0] <= ctr_out[0].DB_MAX_OUTPUT_PORT_TYPE
code[1] <= ctr_out[1].DB_MAX_OUTPUT_PORT_TYPE
code[2] <= ctr_out[2].DB_MAX_OUTPUT_PORT_TYPE
code[3] <= ctr_out[3].DB_MAX_OUTPUT_PORT_TYPE
code[4] <= ctr_out[4].DB_MAX_OUTPUT_PORT_TYPE
code[5] <= ctr_out[5].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[6].tc_inst|integer_counter:int_ctr_pos
clk => ctr_ena.CLK
clk => wr_en.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
rst => ctr_ena.ACLR
rst => wr_en.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
start => Decoder0.IN0
start => Mux0.IN2
start => Mux1.IN8
start => Mux2.IN8
start => Mux3.IN8
start => Mux4.IN8
start => Mux5.IN8
start => Mux6.IN8
start => Mux7.IN8
start => Mux8.IN8
start => Mux9.IN8
start => Mux10.IN8
stop => Decoder0.IN1
stop => Mux0.IN3
stop => Mux1.IN9
stop => Mux2.IN9
stop => Mux3.IN9
stop => Mux4.IN9
stop => Mux5.IN9
stop => Mux6.IN9
stop => Mux7.IN9
stop => Mux8.IN9
stop => Mux9.IN9
stop => Mux10.IN9
front => Decoder0.IN2
front => Mux1.IN10
front => Mux2.IN10
front => Mux3.IN10
front => Mux4.IN10
front => Mux5.IN10
front => Mux6.IN10
front => Mux7.IN10
front => Mux8.IN10
front => Mux9.IN10
front => Mux10.IN10
cnt_out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[6].tc_inst|integer_counter:int_ctr_neg
clk => ctr_ena.CLK
clk => wr_en.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
rst => ctr_ena.ACLR
rst => wr_en.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
start => Decoder0.IN0
start => Mux0.IN2
start => Mux1.IN8
start => Mux2.IN8
start => Mux3.IN8
start => Mux4.IN8
start => Mux5.IN8
start => Mux6.IN8
start => Mux7.IN8
start => Mux8.IN8
start => Mux9.IN8
start => Mux10.IN8
stop => Decoder0.IN1
stop => Mux0.IN3
stop => Mux1.IN9
stop => Mux2.IN9
stop => Mux3.IN9
stop => Mux4.IN9
stop => Mux5.IN9
stop => Mux6.IN9
stop => Mux7.IN9
stop => Mux8.IN9
stop => Mux9.IN9
stop => Mux10.IN9
front => Decoder0.IN2
front => Mux1.IN10
front => Mux2.IN10
front => Mux3.IN10
front => Mux4.IN10
front => Mux5.IN10
front => Mux6.IN10
front => Mux7.IN10
front => Mux8.IN10
front => Mux9.IN10
front => Mux10.IN10
cnt_out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[7].tc_inst
clk => clk.IN6
rst => rst.IN6
signal => signal_xor.IN1
signal => signal_d.DATAIN
mod => mod_posedge.IN1
mod => mod_d.DATAIN
mod => mod_negedge.IN1
frac_part[0] <= fr_sum[0].DB_MAX_OUTPUT_PORT_TYPE
frac_part[1] <= fr_sum[1].DB_MAX_OUTPUT_PORT_TYPE
frac_part[2] <= fr_sum[2].DB_MAX_OUTPUT_PORT_TYPE
frac_part[3] <= fr_sum[3].DB_MAX_OUTPUT_PORT_TYPE
frac_part[4] <= fr_sum[4].DB_MAX_OUTPUT_PORT_TYPE
frac_part[5] <= fr_sum[5].DB_MAX_OUTPUT_PORT_TYPE
frac_part[6] <= fr_sum[6].DB_MAX_OUTPUT_PORT_TYPE
int_part[0] <= int_out[0].DB_MAX_OUTPUT_PORT_TYPE
int_part[1] <= int_out[1].DB_MAX_OUTPUT_PORT_TYPE
int_part[2] <= int_out[2].DB_MAX_OUTPUT_PORT_TYPE
int_part[3] <= int_out[3].DB_MAX_OUTPUT_PORT_TYPE
int_part[4] <= int_out[4].DB_MAX_OUTPUT_PORT_TYPE
int_part[5] <= int_out[5].DB_MAX_OUTPUT_PORT_TYPE
int_part[6] <= int_out[6].DB_MAX_OUTPUT_PORT_TYPE
int_part[7] <= int_out[7].DB_MAX_OUTPUT_PORT_TYPE
int_part[8] <= int_out[8].DB_MAX_OUTPUT_PORT_TYPE
int_part[9] <= int_out[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_pos
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_block.CLK
clk => wr_en.CLK
clk => out_wr.CLK
clk => ctr_rst.CLK
clk => ctr_ena.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_block.ACLR
rst => wr_en.ACLR
rst => out_wr.ACLR
rst => ctr_rst.ACLR
rst => ctr_ena.ACLR
start => Mux0.IN4
start => Decoder0.IN0
start => Mux1.IN4
stop => Mux0.IN5
stop => Decoder0.IN1
stop => Mux1.IN5
code[0] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= code.DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_neg
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_block.CLK
clk => wr_en.CLK
clk => out_wr.CLK
clk => ctr_rst.CLK
clk => ctr_ena.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_block.ACLR
rst => wr_en.ACLR
rst => out_wr.ACLR
rst => ctr_rst.ACLR
rst => ctr_ena.ACLR
start => Mux0.IN4
start => Decoder0.IN0
start => Mux1.IN4
stop => Mux0.IN5
stop => Decoder0.IN1
stop => Mux1.IN5
code[0] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[4] <= code.DB_MAX_OUTPUT_PORT_TYPE
code[5] <= code.DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_pos
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_en.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_en.ACLR
start => Mux0.IN2
start => Mux1.IN2
start => Mux2.IN2
start => Mux3.IN2
start => Mux4.IN2
start => Mux5.IN2
start => Decoder0.IN0
stop => Mux0.IN3
stop => Mux1.IN3
stop => Mux2.IN3
stop => Mux3.IN3
stop => Mux4.IN3
stop => Mux5.IN3
stop => Decoder0.IN1
code[0] <= ctr_out[0].DB_MAX_OUTPUT_PORT_TYPE
code[1] <= ctr_out[1].DB_MAX_OUTPUT_PORT_TYPE
code[2] <= ctr_out[2].DB_MAX_OUTPUT_PORT_TYPE
code[3] <= ctr_out[3].DB_MAX_OUTPUT_PORT_TYPE
code[4] <= ctr_out[4].DB_MAX_OUTPUT_PORT_TYPE
code[5] <= ctr_out[5].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_neg
clk => ctr_out[0].CLK
clk => ctr_out[1].CLK
clk => ctr_out[2].CLK
clk => ctr_out[3].CLK
clk => ctr_out[4].CLK
clk => ctr_out[5].CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => ctr[4].CLK
clk => ctr[5].CLK
clk => wr_en.CLK
rst => ctr_out[0].ACLR
rst => ctr_out[1].ACLR
rst => ctr_out[2].ACLR
rst => ctr_out[3].ACLR
rst => ctr_out[4].ACLR
rst => ctr_out[5].ACLR
rst => ctr[0].ACLR
rst => ctr[1].ACLR
rst => ctr[2].ACLR
rst => ctr[3].ACLR
rst => ctr[4].ACLR
rst => ctr[5].ACLR
rst => wr_en.ACLR
start => Mux0.IN2
start => Mux1.IN2
start => Mux2.IN2
start => Mux3.IN2
start => Mux4.IN2
start => Mux5.IN2
start => Decoder0.IN0
stop => Mux0.IN3
stop => Mux1.IN3
stop => Mux2.IN3
stop => Mux3.IN3
stop => Mux4.IN3
stop => Mux5.IN3
stop => Decoder0.IN1
code[0] <= ctr_out[0].DB_MAX_OUTPUT_PORT_TYPE
code[1] <= ctr_out[1].DB_MAX_OUTPUT_PORT_TYPE
code[2] <= ctr_out[2].DB_MAX_OUTPUT_PORT_TYPE
code[3] <= ctr_out[3].DB_MAX_OUTPUT_PORT_TYPE
code[4] <= ctr_out[4].DB_MAX_OUTPUT_PORT_TYPE
code[5] <= ctr_out[5].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[7].tc_inst|integer_counter:int_ctr_pos
clk => ctr_ena.CLK
clk => wr_en.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
rst => ctr_ena.ACLR
rst => wr_en.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
start => Decoder0.IN0
start => Mux0.IN2
start => Mux1.IN8
start => Mux2.IN8
start => Mux3.IN8
start => Mux4.IN8
start => Mux5.IN8
start => Mux6.IN8
start => Mux7.IN8
start => Mux8.IN8
start => Mux9.IN8
start => Mux10.IN8
stop => Decoder0.IN1
stop => Mux0.IN3
stop => Mux1.IN9
stop => Mux2.IN9
stop => Mux3.IN9
stop => Mux4.IN9
stop => Mux5.IN9
stop => Mux6.IN9
stop => Mux7.IN9
stop => Mux8.IN9
stop => Mux9.IN9
stop => Mux10.IN9
front => Decoder0.IN2
front => Mux1.IN10
front => Mux2.IN10
front => Mux3.IN10
front => Mux4.IN10
front => Mux5.IN10
front => Mux6.IN10
front => Mux7.IN10
front => Mux8.IN10
front => Mux9.IN10
front => Mux10.IN10
cnt_out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[7].tc_inst|integer_counter:int_ctr_neg
clk => ctr_ena.CLK
clk => wr_en.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
rst => ctr_ena.ACLR
rst => wr_en.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
start => Decoder0.IN0
start => Mux0.IN2
start => Mux1.IN8
start => Mux2.IN8
start => Mux3.IN8
start => Mux4.IN8
start => Mux5.IN8
start => Mux6.IN8
start => Mux7.IN8
start => Mux8.IN8
start => Mux9.IN8
start => Mux10.IN8
stop => Decoder0.IN1
stop => Mux0.IN3
stop => Mux1.IN9
stop => Mux2.IN9
stop => Mux3.IN9
stop => Mux4.IN9
stop => Mux5.IN9
stop => Mux6.IN9
stop => Mux7.IN9
stop => Mux8.IN9
stop => Mux9.IN9
stop => Mux10.IN9
front => Decoder0.IN2
front => Mux1.IN10
front => Mux2.IN10
front => Mux3.IN10
front => Mux4.IN10
front => Mux5.IN10
front => Mux6.IN10
front => Mux7.IN10
front => Mux8.IN10
front => Mux9.IN10
front => Mux10.IN10
cnt_out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
cnt_out[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
wrena <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|frac_sync:fr_sync
clocks[0] => out_valid.CLK
clocks[0] => sync_data[0][0].CLK
clocks[0] => sync_data[0][1].CLK
clocks[0] => sync_data[0][2].CLK
clocks[0] => sync_data[0][3].CLK
clocks[0] => sync_data[0][4].CLK
clocks[0] => sync_data[0][5].CLK
clocks[0] => sync_data[0][6].CLK
clocks[0] => sync_data[1][0].CLK
clocks[0] => sync_data[1][1].CLK
clocks[0] => sync_data[1][2].CLK
clocks[0] => sync_data[1][3].CLK
clocks[0] => sync_data[1][4].CLK
clocks[0] => sync_data[1][5].CLK
clocks[0] => sync_data[1][6].CLK
clocks[0] => sync_data[2][0].CLK
clocks[0] => sync_data[2][1].CLK
clocks[0] => sync_data[2][2].CLK
clocks[0] => sync_data[2][3].CLK
clocks[0] => sync_data[2][4].CLK
clocks[0] => sync_data[2][5].CLK
clocks[0] => sync_data[2][6].CLK
clocks[0] => sync_data[3][0].CLK
clocks[0] => sync_data[3][1].CLK
clocks[0] => sync_data[3][2].CLK
clocks[0] => sync_data[3][3].CLK
clocks[0] => sync_data[3][4].CLK
clocks[0] => sync_data[3][5].CLK
clocks[0] => sync_data[3][6].CLK
clocks[0] => sync_data[4][0].CLK
clocks[0] => sync_data[4][1].CLK
clocks[0] => sync_data[4][2].CLK
clocks[0] => sync_data[4][3].CLK
clocks[0] => sync_data[4][4].CLK
clocks[0] => sync_data[4][5].CLK
clocks[0] => sync_data[4][6].CLK
clocks[0] => sync_data[5][0].CLK
clocks[0] => sync_data[5][1].CLK
clocks[0] => sync_data[5][2].CLK
clocks[0] => sync_data[5][3].CLK
clocks[0] => sync_data[5][4].CLK
clocks[0] => sync_data[5][5].CLK
clocks[0] => sync_data[5][6].CLK
clocks[0] => sync_data[6][0].CLK
clocks[0] => sync_data[6][1].CLK
clocks[0] => sync_data[6][2].CLK
clocks[0] => sync_data[6][3].CLK
clocks[0] => sync_data[6][4].CLK
clocks[0] => sync_data[6][5].CLK
clocks[0] => sync_data[6][6].CLK
clocks[0] => sync_data[7][0].CLK
clocks[0] => sync_data[7][1].CLK
clocks[0] => sync_data[7][2].CLK
clocks[0] => sync_data[7][3].CLK
clocks[0] => sync_data[7][4].CLK
clocks[0] => sync_data[7][5].CLK
clocks[0] => sync_data[7][6].CLK
clocks[0] => lr_wrdata[0].CLK
clocks[0] => lr_wrdata[1].CLK
clocks[0] => lr_clear[0][0].CLK
clocks[0] => lr_clear[0][1].CLK
clocks[0] => lr_ena[0][0].CLK
clocks[0] => lr_ena[0][1].CLK
clocks[0] => data_wr[0].CLK
clocks[0] => data[0][0].CLK
clocks[0] => data[0][1].CLK
clocks[0] => data[0][2].CLK
clocks[0] => data[0][3].CLK
clocks[0] => data[0][4].CLK
clocks[0] => data[0][5].CLK
clocks[0] => data[0][6].CLK
clocks[0] => state~1.DATAIN
clocks[1] => lr_clear[1][0].CLK
clocks[1] => lr_clear[1][1].CLK
clocks[1] => lr_ena[1][0].CLK
clocks[1] => lr_ena[1][1].CLK
clocks[1] => data_wr[1].CLK
clocks[1] => data[1][0].CLK
clocks[1] => data[1][1].CLK
clocks[1] => data[1][2].CLK
clocks[1] => data[1][3].CLK
clocks[1] => data[1][4].CLK
clocks[1] => data[1][5].CLK
clocks[1] => data[1][6].CLK
clocks[2] => lr_clear[2][0].CLK
clocks[2] => lr_clear[2][1].CLK
clocks[2] => lr_ena[2][0].CLK
clocks[2] => lr_ena[2][1].CLK
clocks[2] => data_wr[2].CLK
clocks[2] => data[2][0].CLK
clocks[2] => data[2][1].CLK
clocks[2] => data[2][2].CLK
clocks[2] => data[2][3].CLK
clocks[2] => data[2][4].CLK
clocks[2] => data[2][5].CLK
clocks[2] => data[2][6].CLK
clocks[3] => lr_clear[3][0].CLK
clocks[3] => lr_clear[3][1].CLK
clocks[3] => lr_ena[3][0].CLK
clocks[3] => lr_ena[3][1].CLK
clocks[3] => data_wr[3].CLK
clocks[3] => data[3][0].CLK
clocks[3] => data[3][1].CLK
clocks[3] => data[3][2].CLK
clocks[3] => data[3][3].CLK
clocks[3] => data[3][4].CLK
clocks[3] => data[3][5].CLK
clocks[3] => data[3][6].CLK
clocks[4] => lr_clear[4][0].CLK
clocks[4] => lr_clear[4][1].CLK
clocks[4] => lr_ena[4][0].CLK
clocks[4] => lr_ena[4][1].CLK
clocks[4] => data_wr[4].CLK
clocks[4] => data[4][0].CLK
clocks[4] => data[4][1].CLK
clocks[4] => data[4][2].CLK
clocks[4] => data[4][3].CLK
clocks[4] => data[4][4].CLK
clocks[4] => data[4][5].CLK
clocks[4] => data[4][6].CLK
clocks[5] => lr_clear[5][0].CLK
clocks[5] => lr_clear[5][1].CLK
clocks[5] => lr_ena[5][0].CLK
clocks[5] => lr_ena[5][1].CLK
clocks[5] => data_wr[5].CLK
clocks[5] => data[5][0].CLK
clocks[5] => data[5][1].CLK
clocks[5] => data[5][2].CLK
clocks[5] => data[5][3].CLK
clocks[5] => data[5][4].CLK
clocks[5] => data[5][5].CLK
clocks[5] => data[5][6].CLK
clocks[6] => lr_clear[6][0].CLK
clocks[6] => lr_clear[6][1].CLK
clocks[6] => lr_ena[6][0].CLK
clocks[6] => lr_ena[6][1].CLK
clocks[6] => data_wr[6].CLK
clocks[6] => data[6][0].CLK
clocks[6] => data[6][1].CLK
clocks[6] => data[6][2].CLK
clocks[6] => data[6][3].CLK
clocks[6] => data[6][4].CLK
clocks[6] => data[6][5].CLK
clocks[6] => data[6][6].CLK
clocks[7] => lr_clear[7][0].CLK
clocks[7] => lr_clear[7][1].CLK
clocks[7] => lr_ena[7][0].CLK
clocks[7] => lr_ena[7][1].CLK
clocks[7] => data_wr[7].CLK
clocks[7] => data[7][0].CLK
clocks[7] => data[7][1].CLK
clocks[7] => data[7][2].CLK
clocks[7] => data[7][3].CLK
clocks[7] => data[7][4].CLK
clocks[7] => data[7][5].CLK
clocks[7] => data[7][6].CLK
rst => sync_data[0][0].ACLR
rst => sync_data[0][1].ACLR
rst => sync_data[0][2].ACLR
rst => sync_data[0][3].ACLR
rst => sync_data[0][4].ACLR
rst => sync_data[0][5].ACLR
rst => sync_data[0][6].ACLR
rst => sync_data[1][0].ACLR
rst => sync_data[1][1].ACLR
rst => sync_data[1][2].ACLR
rst => sync_data[1][3].ACLR
rst => sync_data[1][4].ACLR
rst => sync_data[1][5].ACLR
rst => sync_data[1][6].ACLR
rst => sync_data[2][0].ACLR
rst => sync_data[2][1].ACLR
rst => sync_data[2][2].ACLR
rst => sync_data[2][3].ACLR
rst => sync_data[2][4].ACLR
rst => sync_data[2][5].ACLR
rst => sync_data[2][6].ACLR
rst => sync_data[3][0].ACLR
rst => sync_data[3][1].ACLR
rst => sync_data[3][2].ACLR
rst => sync_data[3][3].ACLR
rst => sync_data[3][4].ACLR
rst => sync_data[3][5].ACLR
rst => sync_data[3][6].ACLR
rst => sync_data[4][0].ACLR
rst => sync_data[4][1].ACLR
rst => sync_data[4][2].ACLR
rst => sync_data[4][3].ACLR
rst => sync_data[4][4].ACLR
rst => sync_data[4][5].ACLR
rst => sync_data[4][6].ACLR
rst => sync_data[5][0].ACLR
rst => sync_data[5][1].ACLR
rst => sync_data[5][2].ACLR
rst => sync_data[5][3].ACLR
rst => sync_data[5][4].ACLR
rst => sync_data[5][5].ACLR
rst => sync_data[5][6].ACLR
rst => sync_data[6][0].ACLR
rst => sync_data[6][1].ACLR
rst => sync_data[6][2].ACLR
rst => sync_data[6][3].ACLR
rst => sync_data[6][4].ACLR
rst => sync_data[6][5].ACLR
rst => sync_data[6][6].ACLR
rst => sync_data[7][0].ACLR
rst => sync_data[7][1].ACLR
rst => sync_data[7][2].ACLR
rst => sync_data[7][3].ACLR
rst => sync_data[7][4].ACLR
rst => sync_data[7][5].ACLR
rst => sync_data[7][6].ACLR
rst => lr_wrdata[0].ACLR
rst => lr_wrdata[1].ACLR
rst => lr_clear[0][0].ACLR
rst => lr_clear[0][1].ACLR
rst => lr_ena[0][0].ACLR
rst => lr_ena[0][1].ACLR
rst => data_wr[0].ACLR
rst => data[0][0].ACLR
rst => data[0][1].ACLR
rst => data[0][2].ACLR
rst => data[0][3].ACLR
rst => data[0][4].ACLR
rst => data[0][5].ACLR
rst => data[0][6].ACLR
rst => lr_clear[1][0].ACLR
rst => lr_clear[1][1].ACLR
rst => lr_ena[1][0].ACLR
rst => lr_ena[1][1].ACLR
rst => data_wr[1].ACLR
rst => data[1][0].ACLR
rst => data[1][1].ACLR
rst => data[1][2].ACLR
rst => data[1][3].ACLR
rst => data[1][4].ACLR
rst => data[1][5].ACLR
rst => data[1][6].ACLR
rst => lr_clear[2][0].ACLR
rst => lr_clear[2][1].ACLR
rst => lr_ena[2][0].ACLR
rst => lr_ena[2][1].ACLR
rst => data_wr[2].ACLR
rst => data[2][0].ACLR
rst => data[2][1].ACLR
rst => data[2][2].ACLR
rst => data[2][3].ACLR
rst => data[2][4].ACLR
rst => data[2][5].ACLR
rst => data[2][6].ACLR
rst => lr_clear[3][0].ACLR
rst => lr_clear[3][1].ACLR
rst => lr_ena[3][0].ACLR
rst => lr_ena[3][1].ACLR
rst => data_wr[3].ACLR
rst => data[3][0].ACLR
rst => data[3][1].ACLR
rst => data[3][2].ACLR
rst => data[3][3].ACLR
rst => data[3][4].ACLR
rst => data[3][5].ACLR
rst => data[3][6].ACLR
rst => lr_clear[4][0].ACLR
rst => lr_clear[4][1].ACLR
rst => lr_ena[4][0].ACLR
rst => lr_ena[4][1].ACLR
rst => data_wr[4].ACLR
rst => data[4][0].ACLR
rst => data[4][1].ACLR
rst => data[4][2].ACLR
rst => data[4][3].ACLR
rst => data[4][4].ACLR
rst => data[4][5].ACLR
rst => data[4][6].ACLR
rst => lr_clear[5][0].ACLR
rst => lr_clear[5][1].ACLR
rst => lr_ena[5][0].ACLR
rst => lr_ena[5][1].ACLR
rst => data_wr[5].ACLR
rst => data[5][0].ACLR
rst => data[5][1].ACLR
rst => data[5][2].ACLR
rst => data[5][3].ACLR
rst => data[5][4].ACLR
rst => data[5][5].ACLR
rst => data[5][6].ACLR
rst => lr_clear[6][0].ACLR
rst => lr_clear[6][1].ACLR
rst => lr_ena[6][0].ACLR
rst => lr_ena[6][1].ACLR
rst => data_wr[6].ACLR
rst => data[6][0].ACLR
rst => data[6][1].ACLR
rst => data[6][2].ACLR
rst => data[6][3].ACLR
rst => data[6][4].ACLR
rst => data[6][5].ACLR
rst => data[6][6].ACLR
rst => lr_clear[7][0].ACLR
rst => lr_clear[7][1].ACLR
rst => lr_ena[7][0].ACLR
rst => lr_ena[7][1].ACLR
rst => data_wr[7].ACLR
rst => data[7][0].ACLR
rst => data[7][1].ACLR
rst => data[7][2].ACLR
rst => data[7][3].ACLR
rst => data[7][4].ACLR
rst => data[7][5].ACLR
rst => data[7][6].ACLR
rst => state~3.DATAIN
rst => out_valid.ENA
in_data[0][0] => data.DATAB
in_data[0][1] => data.DATAB
in_data[0][2] => data.DATAB
in_data[0][3] => data.DATAB
in_data[0][4] => data.DATAB
in_data[0][5] => data.DATAB
in_data[0][6] => data.DATAB
in_data[1][0] => data.DATAB
in_data[1][1] => data.DATAB
in_data[1][2] => data.DATAB
in_data[1][3] => data.DATAB
in_data[1][4] => data.DATAB
in_data[1][5] => data.DATAB
in_data[1][6] => data.DATAB
in_data[2][0] => data.DATAB
in_data[2][1] => data.DATAB
in_data[2][2] => data.DATAB
in_data[2][3] => data.DATAB
in_data[2][4] => data.DATAB
in_data[2][5] => data.DATAB
in_data[2][6] => data.DATAB
in_data[3][0] => data.DATAB
in_data[3][1] => data.DATAB
in_data[3][2] => data.DATAB
in_data[3][3] => data.DATAB
in_data[3][4] => data.DATAB
in_data[3][5] => data.DATAB
in_data[3][6] => data.DATAB
in_data[4][0] => data.DATAB
in_data[4][1] => data.DATAB
in_data[4][2] => data.DATAB
in_data[4][3] => data.DATAB
in_data[4][4] => data.DATAB
in_data[4][5] => data.DATAB
in_data[4][6] => data.DATAB
in_data[5][0] => data.DATAB
in_data[5][1] => data.DATAB
in_data[5][2] => data.DATAB
in_data[5][3] => data.DATAB
in_data[5][4] => data.DATAB
in_data[5][5] => data.DATAB
in_data[5][6] => data.DATAB
in_data[6][0] => data.DATAB
in_data[6][1] => data.DATAB
in_data[6][2] => data.DATAB
in_data[6][3] => data.DATAB
in_data[6][4] => data.DATAB
in_data[6][5] => data.DATAB
in_data[6][6] => data.DATAB
in_data[7][0] => data.DATAB
in_data[7][1] => data.DATAB
in_data[7][2] => data.DATAB
in_data[7][3] => data.DATAB
in_data[7][4] => data.DATAB
in_data[7][5] => data.DATAB
in_data[7][6] => data.DATAB
in_wr[0] => data.OUTPUTSELECT
in_wr[0] => data.OUTPUTSELECT
in_wr[0] => data.OUTPUTSELECT
in_wr[0] => data.OUTPUTSELECT
in_wr[0] => data.OUTPUTSELECT
in_wr[0] => data.OUTPUTSELECT
in_wr[0] => data.OUTPUTSELECT
in_wr[0] => data_wr.OUTPUTSELECT
in_wr[1] => data.OUTPUTSELECT
in_wr[1] => data.OUTPUTSELECT
in_wr[1] => data.OUTPUTSELECT
in_wr[1] => data.OUTPUTSELECT
in_wr[1] => data.OUTPUTSELECT
in_wr[1] => data.OUTPUTSELECT
in_wr[1] => data.OUTPUTSELECT
in_wr[1] => data_wr.OUTPUTSELECT
in_wr[2] => data.OUTPUTSELECT
in_wr[2] => data.OUTPUTSELECT
in_wr[2] => data.OUTPUTSELECT
in_wr[2] => data.OUTPUTSELECT
in_wr[2] => data.OUTPUTSELECT
in_wr[2] => data.OUTPUTSELECT
in_wr[2] => data.OUTPUTSELECT
in_wr[2] => data_wr.OUTPUTSELECT
in_wr[3] => data.OUTPUTSELECT
in_wr[3] => data.OUTPUTSELECT
in_wr[3] => data.OUTPUTSELECT
in_wr[3] => data.OUTPUTSELECT
in_wr[3] => data.OUTPUTSELECT
in_wr[3] => data.OUTPUTSELECT
in_wr[3] => data.OUTPUTSELECT
in_wr[3] => data_wr.OUTPUTSELECT
in_wr[4] => data.OUTPUTSELECT
in_wr[4] => data.OUTPUTSELECT
in_wr[4] => data.OUTPUTSELECT
in_wr[4] => data.OUTPUTSELECT
in_wr[4] => data.OUTPUTSELECT
in_wr[4] => data.OUTPUTSELECT
in_wr[4] => data.OUTPUTSELECT
in_wr[4] => data_wr.OUTPUTSELECT
in_wr[5] => data.OUTPUTSELECT
in_wr[5] => data.OUTPUTSELECT
in_wr[5] => data.OUTPUTSELECT
in_wr[5] => data.OUTPUTSELECT
in_wr[5] => data.OUTPUTSELECT
in_wr[5] => data.OUTPUTSELECT
in_wr[5] => data.OUTPUTSELECT
in_wr[5] => data_wr.OUTPUTSELECT
in_wr[6] => data.OUTPUTSELECT
in_wr[6] => data.OUTPUTSELECT
in_wr[6] => data.OUTPUTSELECT
in_wr[6] => data.OUTPUTSELECT
in_wr[6] => data.OUTPUTSELECT
in_wr[6] => data.OUTPUTSELECT
in_wr[6] => data.OUTPUTSELECT
in_wr[6] => data_wr.OUTPUTSELECT
in_wr[7] => data.OUTPUTSELECT
in_wr[7] => data.OUTPUTSELECT
in_wr[7] => data.OUTPUTSELECT
in_wr[7] => data.OUTPUTSELECT
in_wr[7] => data.OUTPUTSELECT
in_wr[7] => data.OUTPUTSELECT
in_wr[7] => data.OUTPUTSELECT
in_wr[7] => data_wr.OUTPUTSELECT
out_data[0][0] <= sync_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[0][1] <= sync_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0][2] <= sync_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[0][3] <= sync_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[0][4] <= sync_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[0][5] <= sync_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[0][6] <= sync_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[1][0] <= sync_data[1][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1][1] <= sync_data[1][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[1][2] <= sync_data[1][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[1][3] <= sync_data[1][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[1][4] <= sync_data[1][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[1][5] <= sync_data[1][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[1][6] <= sync_data[1][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[2][0] <= sync_data[2][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[2][1] <= sync_data[2][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2][2] <= sync_data[2][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[2][3] <= sync_data[2][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[2][4] <= sync_data[2][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[2][5] <= sync_data[2][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[2][6] <= sync_data[2][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[3][0] <= sync_data[3][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[3][1] <= sync_data[3][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[3][2] <= sync_data[3][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3][3] <= sync_data[3][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[3][4] <= sync_data[3][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[3][5] <= sync_data[3][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[3][6] <= sync_data[3][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[4][0] <= sync_data[4][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[4][1] <= sync_data[4][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[4][2] <= sync_data[4][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[4][3] <= sync_data[4][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4][4] <= sync_data[4][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[4][5] <= sync_data[4][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[4][6] <= sync_data[4][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[5][0] <= sync_data[5][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[5][1] <= sync_data[5][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[5][2] <= sync_data[5][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[5][3] <= sync_data[5][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[5][4] <= sync_data[5][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5][5] <= sync_data[5][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[5][6] <= sync_data[5][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[6][0] <= sync_data[6][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[6][1] <= sync_data[6][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[6][2] <= sync_data[6][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[6][3] <= sync_data[6][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[6][4] <= sync_data[6][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[6][5] <= sync_data[6][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6][6] <= sync_data[6][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7][0] <= sync_data[7][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[7][1] <= sync_data[7][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[7][2] <= sync_data[7][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[7][3] <= sync_data[7][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[7][4] <= sync_data[7][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[7][5] <= sync_data[7][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[7][6] <= sync_data[7][6].DB_MAX_OUTPUT_PORT_TYPE
valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|int_sync:i_sync
clocks[0] => out_valid.CLK
clocks[0] => sync_data[0][0].CLK
clocks[0] => sync_data[0][1].CLK
clocks[0] => sync_data[0][2].CLK
clocks[0] => sync_data[0][3].CLK
clocks[0] => sync_data[0][4].CLK
clocks[0] => sync_data[0][5].CLK
clocks[0] => sync_data[0][6].CLK
clocks[0] => sync_data[0][7].CLK
clocks[0] => sync_data[0][8].CLK
clocks[0] => sync_data[0][9].CLK
clocks[0] => sync_data[1][0].CLK
clocks[0] => sync_data[1][1].CLK
clocks[0] => sync_data[1][2].CLK
clocks[0] => sync_data[1][3].CLK
clocks[0] => sync_data[1][4].CLK
clocks[0] => sync_data[1][5].CLK
clocks[0] => sync_data[1][6].CLK
clocks[0] => sync_data[1][7].CLK
clocks[0] => sync_data[1][8].CLK
clocks[0] => sync_data[1][9].CLK
clocks[0] => sync_data[2][0].CLK
clocks[0] => sync_data[2][1].CLK
clocks[0] => sync_data[2][2].CLK
clocks[0] => sync_data[2][3].CLK
clocks[0] => sync_data[2][4].CLK
clocks[0] => sync_data[2][5].CLK
clocks[0] => sync_data[2][6].CLK
clocks[0] => sync_data[2][7].CLK
clocks[0] => sync_data[2][8].CLK
clocks[0] => sync_data[2][9].CLK
clocks[0] => sync_data[3][0].CLK
clocks[0] => sync_data[3][1].CLK
clocks[0] => sync_data[3][2].CLK
clocks[0] => sync_data[3][3].CLK
clocks[0] => sync_data[3][4].CLK
clocks[0] => sync_data[3][5].CLK
clocks[0] => sync_data[3][6].CLK
clocks[0] => sync_data[3][7].CLK
clocks[0] => sync_data[3][8].CLK
clocks[0] => sync_data[3][9].CLK
clocks[0] => sync_data[4][0].CLK
clocks[0] => sync_data[4][1].CLK
clocks[0] => sync_data[4][2].CLK
clocks[0] => sync_data[4][3].CLK
clocks[0] => sync_data[4][4].CLK
clocks[0] => sync_data[4][5].CLK
clocks[0] => sync_data[4][6].CLK
clocks[0] => sync_data[4][7].CLK
clocks[0] => sync_data[4][8].CLK
clocks[0] => sync_data[4][9].CLK
clocks[0] => sync_data[5][0].CLK
clocks[0] => sync_data[5][1].CLK
clocks[0] => sync_data[5][2].CLK
clocks[0] => sync_data[5][3].CLK
clocks[0] => sync_data[5][4].CLK
clocks[0] => sync_data[5][5].CLK
clocks[0] => sync_data[5][6].CLK
clocks[0] => sync_data[5][7].CLK
clocks[0] => sync_data[5][8].CLK
clocks[0] => sync_data[5][9].CLK
clocks[0] => sync_data[6][0].CLK
clocks[0] => sync_data[6][1].CLK
clocks[0] => sync_data[6][2].CLK
clocks[0] => sync_data[6][3].CLK
clocks[0] => sync_data[6][4].CLK
clocks[0] => sync_data[6][5].CLK
clocks[0] => sync_data[6][6].CLK
clocks[0] => sync_data[6][7].CLK
clocks[0] => sync_data[6][8].CLK
clocks[0] => sync_data[6][9].CLK
clocks[0] => sync_data[7][0].CLK
clocks[0] => sync_data[7][1].CLK
clocks[0] => sync_data[7][2].CLK
clocks[0] => sync_data[7][3].CLK
clocks[0] => sync_data[7][4].CLK
clocks[0] => sync_data[7][5].CLK
clocks[0] => sync_data[7][6].CLK
clocks[0] => sync_data[7][7].CLK
clocks[0] => sync_data[7][8].CLK
clocks[0] => sync_data[7][9].CLK
clocks[0] => lr_wrdata[0].CLK
clocks[0] => lr_wrdata[1].CLK
clocks[0] => lr_clear[0][0].CLK
clocks[0] => lr_clear[0][1].CLK
clocks[0] => lr_ena[0][0].CLK
clocks[0] => lr_ena[0][1].CLK
clocks[0] => data_wr[0].CLK
clocks[0] => data[0][0].CLK
clocks[0] => data[0][1].CLK
clocks[0] => data[0][2].CLK
clocks[0] => data[0][3].CLK
clocks[0] => data[0][4].CLK
clocks[0] => data[0][5].CLK
clocks[0] => data[0][6].CLK
clocks[0] => data[0][7].CLK
clocks[0] => data[0][8].CLK
clocks[0] => data[0][9].CLK
clocks[0] => state~1.DATAIN
clocks[1] => lr_clear[1][0].CLK
clocks[1] => lr_clear[1][1].CLK
clocks[1] => lr_ena[1][0].CLK
clocks[1] => lr_ena[1][1].CLK
clocks[1] => data_wr[1].CLK
clocks[1] => data[1][0].CLK
clocks[1] => data[1][1].CLK
clocks[1] => data[1][2].CLK
clocks[1] => data[1][3].CLK
clocks[1] => data[1][4].CLK
clocks[1] => data[1][5].CLK
clocks[1] => data[1][6].CLK
clocks[1] => data[1][7].CLK
clocks[1] => data[1][8].CLK
clocks[1] => data[1][9].CLK
clocks[2] => lr_clear[2][0].CLK
clocks[2] => lr_clear[2][1].CLK
clocks[2] => lr_ena[2][0].CLK
clocks[2] => lr_ena[2][1].CLK
clocks[2] => data_wr[2].CLK
clocks[2] => data[2][0].CLK
clocks[2] => data[2][1].CLK
clocks[2] => data[2][2].CLK
clocks[2] => data[2][3].CLK
clocks[2] => data[2][4].CLK
clocks[2] => data[2][5].CLK
clocks[2] => data[2][6].CLK
clocks[2] => data[2][7].CLK
clocks[2] => data[2][8].CLK
clocks[2] => data[2][9].CLK
clocks[3] => lr_clear[3][0].CLK
clocks[3] => lr_clear[3][1].CLK
clocks[3] => lr_ena[3][0].CLK
clocks[3] => lr_ena[3][1].CLK
clocks[3] => data_wr[3].CLK
clocks[3] => data[3][0].CLK
clocks[3] => data[3][1].CLK
clocks[3] => data[3][2].CLK
clocks[3] => data[3][3].CLK
clocks[3] => data[3][4].CLK
clocks[3] => data[3][5].CLK
clocks[3] => data[3][6].CLK
clocks[3] => data[3][7].CLK
clocks[3] => data[3][8].CLK
clocks[3] => data[3][9].CLK
clocks[4] => lr_clear[4][0].CLK
clocks[4] => lr_clear[4][1].CLK
clocks[4] => lr_ena[4][0].CLK
clocks[4] => lr_ena[4][1].CLK
clocks[4] => data_wr[4].CLK
clocks[4] => data[4][0].CLK
clocks[4] => data[4][1].CLK
clocks[4] => data[4][2].CLK
clocks[4] => data[4][3].CLK
clocks[4] => data[4][4].CLK
clocks[4] => data[4][5].CLK
clocks[4] => data[4][6].CLK
clocks[4] => data[4][7].CLK
clocks[4] => data[4][8].CLK
clocks[4] => data[4][9].CLK
clocks[5] => lr_clear[5][0].CLK
clocks[5] => lr_clear[5][1].CLK
clocks[5] => lr_ena[5][0].CLK
clocks[5] => lr_ena[5][1].CLK
clocks[5] => data_wr[5].CLK
clocks[5] => data[5][0].CLK
clocks[5] => data[5][1].CLK
clocks[5] => data[5][2].CLK
clocks[5] => data[5][3].CLK
clocks[5] => data[5][4].CLK
clocks[5] => data[5][5].CLK
clocks[5] => data[5][6].CLK
clocks[5] => data[5][7].CLK
clocks[5] => data[5][8].CLK
clocks[5] => data[5][9].CLK
clocks[6] => lr_clear[6][0].CLK
clocks[6] => lr_clear[6][1].CLK
clocks[6] => lr_ena[6][0].CLK
clocks[6] => lr_ena[6][1].CLK
clocks[6] => data_wr[6].CLK
clocks[6] => data[6][0].CLK
clocks[6] => data[6][1].CLK
clocks[6] => data[6][2].CLK
clocks[6] => data[6][3].CLK
clocks[6] => data[6][4].CLK
clocks[6] => data[6][5].CLK
clocks[6] => data[6][6].CLK
clocks[6] => data[6][7].CLK
clocks[6] => data[6][8].CLK
clocks[6] => data[6][9].CLK
clocks[7] => lr_clear[7][0].CLK
clocks[7] => lr_clear[7][1].CLK
clocks[7] => lr_ena[7][0].CLK
clocks[7] => lr_ena[7][1].CLK
clocks[7] => data_wr[7].CLK
clocks[7] => data[7][0].CLK
clocks[7] => data[7][1].CLK
clocks[7] => data[7][2].CLK
clocks[7] => data[7][3].CLK
clocks[7] => data[7][4].CLK
clocks[7] => data[7][5].CLK
clocks[7] => data[7][6].CLK
clocks[7] => data[7][7].CLK
clocks[7] => data[7][8].CLK
clocks[7] => data[7][9].CLK
rst => sync_data[0][0].ACLR
rst => sync_data[0][1].ACLR
rst => sync_data[0][2].ACLR
rst => sync_data[0][3].ACLR
rst => sync_data[0][4].ACLR
rst => sync_data[0][5].ACLR
rst => sync_data[0][6].ACLR
rst => sync_data[0][7].ACLR
rst => sync_data[0][8].ACLR
rst => sync_data[0][9].ACLR
rst => sync_data[1][0].ACLR
rst => sync_data[1][1].ACLR
rst => sync_data[1][2].ACLR
rst => sync_data[1][3].ACLR
rst => sync_data[1][4].ACLR
rst => sync_data[1][5].ACLR
rst => sync_data[1][6].ACLR
rst => sync_data[1][7].ACLR
rst => sync_data[1][8].ACLR
rst => sync_data[1][9].ACLR
rst => sync_data[2][0].ACLR
rst => sync_data[2][1].ACLR
rst => sync_data[2][2].ACLR
rst => sync_data[2][3].ACLR
rst => sync_data[2][4].ACLR
rst => sync_data[2][5].ACLR
rst => sync_data[2][6].ACLR
rst => sync_data[2][7].ACLR
rst => sync_data[2][8].ACLR
rst => sync_data[2][9].ACLR
rst => sync_data[3][0].ACLR
rst => sync_data[3][1].ACLR
rst => sync_data[3][2].ACLR
rst => sync_data[3][3].ACLR
rst => sync_data[3][4].ACLR
rst => sync_data[3][5].ACLR
rst => sync_data[3][6].ACLR
rst => sync_data[3][7].ACLR
rst => sync_data[3][8].ACLR
rst => sync_data[3][9].ACLR
rst => sync_data[4][0].ACLR
rst => sync_data[4][1].ACLR
rst => sync_data[4][2].ACLR
rst => sync_data[4][3].ACLR
rst => sync_data[4][4].ACLR
rst => sync_data[4][5].ACLR
rst => sync_data[4][6].ACLR
rst => sync_data[4][7].ACLR
rst => sync_data[4][8].ACLR
rst => sync_data[4][9].ACLR
rst => sync_data[5][0].ACLR
rst => sync_data[5][1].ACLR
rst => sync_data[5][2].ACLR
rst => sync_data[5][3].ACLR
rst => sync_data[5][4].ACLR
rst => sync_data[5][5].ACLR
rst => sync_data[5][6].ACLR
rst => sync_data[5][7].ACLR
rst => sync_data[5][8].ACLR
rst => sync_data[5][9].ACLR
rst => sync_data[6][0].ACLR
rst => sync_data[6][1].ACLR
rst => sync_data[6][2].ACLR
rst => sync_data[6][3].ACLR
rst => sync_data[6][4].ACLR
rst => sync_data[6][5].ACLR
rst => sync_data[6][6].ACLR
rst => sync_data[6][7].ACLR
rst => sync_data[6][8].ACLR
rst => sync_data[6][9].ACLR
rst => sync_data[7][0].ACLR
rst => sync_data[7][1].ACLR
rst => sync_data[7][2].ACLR
rst => sync_data[7][3].ACLR
rst => sync_data[7][4].ACLR
rst => sync_data[7][5].ACLR
rst => sync_data[7][6].ACLR
rst => sync_data[7][7].ACLR
rst => sync_data[7][8].ACLR
rst => sync_data[7][9].ACLR
rst => lr_wrdata[0].ACLR
rst => lr_wrdata[1].ACLR
rst => lr_clear[0][0].ACLR
rst => lr_clear[0][1].ACLR
rst => lr_ena[0][0].ACLR
rst => lr_ena[0][1].ACLR
rst => data_wr[0].ACLR
rst => data[0][0].ACLR
rst => data[0][1].ACLR
rst => data[0][2].ACLR
rst => data[0][3].ACLR
rst => data[0][4].ACLR
rst => data[0][5].ACLR
rst => data[0][6].ACLR
rst => data[0][7].ACLR
rst => data[0][8].ACLR
rst => data[0][9].ACLR
rst => lr_clear[1][0].ACLR
rst => lr_clear[1][1].ACLR
rst => lr_ena[1][0].ACLR
rst => lr_ena[1][1].ACLR
rst => data_wr[1].ACLR
rst => data[1][0].ACLR
rst => data[1][1].ACLR
rst => data[1][2].ACLR
rst => data[1][3].ACLR
rst => data[1][4].ACLR
rst => data[1][5].ACLR
rst => data[1][6].ACLR
rst => data[1][7].ACLR
rst => data[1][8].ACLR
rst => data[1][9].ACLR
rst => lr_clear[2][0].ACLR
rst => lr_clear[2][1].ACLR
rst => lr_ena[2][0].ACLR
rst => lr_ena[2][1].ACLR
rst => data_wr[2].ACLR
rst => data[2][0].ACLR
rst => data[2][1].ACLR
rst => data[2][2].ACLR
rst => data[2][3].ACLR
rst => data[2][4].ACLR
rst => data[2][5].ACLR
rst => data[2][6].ACLR
rst => data[2][7].ACLR
rst => data[2][8].ACLR
rst => data[2][9].ACLR
rst => lr_clear[3][0].ACLR
rst => lr_clear[3][1].ACLR
rst => lr_ena[3][0].ACLR
rst => lr_ena[3][1].ACLR
rst => data_wr[3].ACLR
rst => data[3][0].ACLR
rst => data[3][1].ACLR
rst => data[3][2].ACLR
rst => data[3][3].ACLR
rst => data[3][4].ACLR
rst => data[3][5].ACLR
rst => data[3][6].ACLR
rst => data[3][7].ACLR
rst => data[3][8].ACLR
rst => data[3][9].ACLR
rst => lr_clear[4][0].ACLR
rst => lr_clear[4][1].ACLR
rst => lr_ena[4][0].ACLR
rst => lr_ena[4][1].ACLR
rst => data_wr[4].ACLR
rst => data[4][0].ACLR
rst => data[4][1].ACLR
rst => data[4][2].ACLR
rst => data[4][3].ACLR
rst => data[4][4].ACLR
rst => data[4][5].ACLR
rst => data[4][6].ACLR
rst => data[4][7].ACLR
rst => data[4][8].ACLR
rst => data[4][9].ACLR
rst => lr_clear[5][0].ACLR
rst => lr_clear[5][1].ACLR
rst => lr_ena[5][0].ACLR
rst => lr_ena[5][1].ACLR
rst => data_wr[5].ACLR
rst => data[5][0].ACLR
rst => data[5][1].ACLR
rst => data[5][2].ACLR
rst => data[5][3].ACLR
rst => data[5][4].ACLR
rst => data[5][5].ACLR
rst => data[5][6].ACLR
rst => data[5][7].ACLR
rst => data[5][8].ACLR
rst => data[5][9].ACLR
rst => lr_clear[6][0].ACLR
rst => lr_clear[6][1].ACLR
rst => lr_ena[6][0].ACLR
rst => lr_ena[6][1].ACLR
rst => data_wr[6].ACLR
rst => data[6][0].ACLR
rst => data[6][1].ACLR
rst => data[6][2].ACLR
rst => data[6][3].ACLR
rst => data[6][4].ACLR
rst => data[6][5].ACLR
rst => data[6][6].ACLR
rst => data[6][7].ACLR
rst => data[6][8].ACLR
rst => data[6][9].ACLR
rst => lr_clear[7][0].ACLR
rst => lr_clear[7][1].ACLR
rst => lr_ena[7][0].ACLR
rst => lr_ena[7][1].ACLR
rst => data_wr[7].ACLR
rst => data[7][0].ACLR
rst => data[7][1].ACLR
rst => data[7][2].ACLR
rst => data[7][3].ACLR
rst => data[7][4].ACLR
rst => data[7][5].ACLR
rst => data[7][6].ACLR
rst => data[7][7].ACLR
rst => data[7][8].ACLR
rst => data[7][9].ACLR
rst => state~3.DATAIN
rst => out_valid.ENA
in_data[0][0] => data.DATAB
in_data[0][1] => data.DATAB
in_data[0][2] => data.DATAB
in_data[0][3] => data.DATAB
in_data[0][4] => data.DATAB
in_data[0][5] => data.DATAB
in_data[0][6] => data.DATAB
in_data[0][7] => data.DATAB
in_data[0][8] => data.DATAB
in_data[0][9] => data.DATAB
in_data[1][0] => data.DATAB
in_data[1][1] => data.DATAB
in_data[1][2] => data.DATAB
in_data[1][3] => data.DATAB
in_data[1][4] => data.DATAB
in_data[1][5] => data.DATAB
in_data[1][6] => data.DATAB
in_data[1][7] => data.DATAB
in_data[1][8] => data.DATAB
in_data[1][9] => data.DATAB
in_data[2][0] => data.DATAB
in_data[2][1] => data.DATAB
in_data[2][2] => data.DATAB
in_data[2][3] => data.DATAB
in_data[2][4] => data.DATAB
in_data[2][5] => data.DATAB
in_data[2][6] => data.DATAB
in_data[2][7] => data.DATAB
in_data[2][8] => data.DATAB
in_data[2][9] => data.DATAB
in_data[3][0] => data.DATAB
in_data[3][1] => data.DATAB
in_data[3][2] => data.DATAB
in_data[3][3] => data.DATAB
in_data[3][4] => data.DATAB
in_data[3][5] => data.DATAB
in_data[3][6] => data.DATAB
in_data[3][7] => data.DATAB
in_data[3][8] => data.DATAB
in_data[3][9] => data.DATAB
in_data[4][0] => data.DATAB
in_data[4][1] => data.DATAB
in_data[4][2] => data.DATAB
in_data[4][3] => data.DATAB
in_data[4][4] => data.DATAB
in_data[4][5] => data.DATAB
in_data[4][6] => data.DATAB
in_data[4][7] => data.DATAB
in_data[4][8] => data.DATAB
in_data[4][9] => data.DATAB
in_data[5][0] => data.DATAB
in_data[5][1] => data.DATAB
in_data[5][2] => data.DATAB
in_data[5][3] => data.DATAB
in_data[5][4] => data.DATAB
in_data[5][5] => data.DATAB
in_data[5][6] => data.DATAB
in_data[5][7] => data.DATAB
in_data[5][8] => data.DATAB
in_data[5][9] => data.DATAB
in_data[6][0] => data.DATAB
in_data[6][1] => data.DATAB
in_data[6][2] => data.DATAB
in_data[6][3] => data.DATAB
in_data[6][4] => data.DATAB
in_data[6][5] => data.DATAB
in_data[6][6] => data.DATAB
in_data[6][7] => data.DATAB
in_data[6][8] => data.DATAB
in_data[6][9] => data.DATAB
in_data[7][0] => data.DATAB
in_data[7][1] => data.DATAB
in_data[7][2] => data.DATAB
in_data[7][3] => data.DATAB
in_data[7][4] => data.DATAB
in_data[7][5] => data.DATAB
in_data[7][6] => data.DATAB
in_data[7][7] => data.DATAB
in_data[7][8] => data.DATAB
in_data[7][9] => data.DATAB
in_wr[0] => data.OUTPUTSELECT
in_wr[0] => data.OUTPUTSELECT
in_wr[0] => data.OUTPUTSELECT
in_wr[0] => data.OUTPUTSELECT
in_wr[0] => data.OUTPUTSELECT
in_wr[0] => data.OUTPUTSELECT
in_wr[0] => data.OUTPUTSELECT
in_wr[0] => data.OUTPUTSELECT
in_wr[0] => data.OUTPUTSELECT
in_wr[0] => data.OUTPUTSELECT
in_wr[0] => data_wr.OUTPUTSELECT
in_wr[1] => data.OUTPUTSELECT
in_wr[1] => data.OUTPUTSELECT
in_wr[1] => data.OUTPUTSELECT
in_wr[1] => data.OUTPUTSELECT
in_wr[1] => data.OUTPUTSELECT
in_wr[1] => data.OUTPUTSELECT
in_wr[1] => data.OUTPUTSELECT
in_wr[1] => data.OUTPUTSELECT
in_wr[1] => data.OUTPUTSELECT
in_wr[1] => data.OUTPUTSELECT
in_wr[1] => data_wr.OUTPUTSELECT
in_wr[2] => data.OUTPUTSELECT
in_wr[2] => data.OUTPUTSELECT
in_wr[2] => data.OUTPUTSELECT
in_wr[2] => data.OUTPUTSELECT
in_wr[2] => data.OUTPUTSELECT
in_wr[2] => data.OUTPUTSELECT
in_wr[2] => data.OUTPUTSELECT
in_wr[2] => data.OUTPUTSELECT
in_wr[2] => data.OUTPUTSELECT
in_wr[2] => data.OUTPUTSELECT
in_wr[2] => data_wr.OUTPUTSELECT
in_wr[3] => data.OUTPUTSELECT
in_wr[3] => data.OUTPUTSELECT
in_wr[3] => data.OUTPUTSELECT
in_wr[3] => data.OUTPUTSELECT
in_wr[3] => data.OUTPUTSELECT
in_wr[3] => data.OUTPUTSELECT
in_wr[3] => data.OUTPUTSELECT
in_wr[3] => data.OUTPUTSELECT
in_wr[3] => data.OUTPUTSELECT
in_wr[3] => data.OUTPUTSELECT
in_wr[3] => data_wr.OUTPUTSELECT
in_wr[4] => data.OUTPUTSELECT
in_wr[4] => data.OUTPUTSELECT
in_wr[4] => data.OUTPUTSELECT
in_wr[4] => data.OUTPUTSELECT
in_wr[4] => data.OUTPUTSELECT
in_wr[4] => data.OUTPUTSELECT
in_wr[4] => data.OUTPUTSELECT
in_wr[4] => data.OUTPUTSELECT
in_wr[4] => data.OUTPUTSELECT
in_wr[4] => data.OUTPUTSELECT
in_wr[4] => data_wr.OUTPUTSELECT
in_wr[5] => data.OUTPUTSELECT
in_wr[5] => data.OUTPUTSELECT
in_wr[5] => data.OUTPUTSELECT
in_wr[5] => data.OUTPUTSELECT
in_wr[5] => data.OUTPUTSELECT
in_wr[5] => data.OUTPUTSELECT
in_wr[5] => data.OUTPUTSELECT
in_wr[5] => data.OUTPUTSELECT
in_wr[5] => data.OUTPUTSELECT
in_wr[5] => data.OUTPUTSELECT
in_wr[5] => data_wr.OUTPUTSELECT
in_wr[6] => data.OUTPUTSELECT
in_wr[6] => data.OUTPUTSELECT
in_wr[6] => data.OUTPUTSELECT
in_wr[6] => data.OUTPUTSELECT
in_wr[6] => data.OUTPUTSELECT
in_wr[6] => data.OUTPUTSELECT
in_wr[6] => data.OUTPUTSELECT
in_wr[6] => data.OUTPUTSELECT
in_wr[6] => data.OUTPUTSELECT
in_wr[6] => data.OUTPUTSELECT
in_wr[6] => data_wr.OUTPUTSELECT
in_wr[7] => data.OUTPUTSELECT
in_wr[7] => data.OUTPUTSELECT
in_wr[7] => data.OUTPUTSELECT
in_wr[7] => data.OUTPUTSELECT
in_wr[7] => data.OUTPUTSELECT
in_wr[7] => data.OUTPUTSELECT
in_wr[7] => data.OUTPUTSELECT
in_wr[7] => data.OUTPUTSELECT
in_wr[7] => data.OUTPUTSELECT
in_wr[7] => data.OUTPUTSELECT
in_wr[7] => data_wr.OUTPUTSELECT
out_data[0][0] <= sync_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[0][1] <= sync_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0][2] <= sync_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[0][3] <= sync_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[0][4] <= sync_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[0][5] <= sync_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[0][6] <= sync_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[0][7] <= sync_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[0][8] <= sync_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[0][9] <= sync_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[1][0] <= sync_data[1][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1][1] <= sync_data[1][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[1][2] <= sync_data[1][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[1][3] <= sync_data[1][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[1][4] <= sync_data[1][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[1][5] <= sync_data[1][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[1][6] <= sync_data[1][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[1][7] <= sync_data[1][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[1][8] <= sync_data[1][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[1][9] <= sync_data[1][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[2][0] <= sync_data[2][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[2][1] <= sync_data[2][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2][2] <= sync_data[2][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[2][3] <= sync_data[2][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[2][4] <= sync_data[2][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[2][5] <= sync_data[2][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[2][6] <= sync_data[2][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[2][7] <= sync_data[2][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[2][8] <= sync_data[2][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[2][9] <= sync_data[2][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[3][0] <= sync_data[3][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[3][1] <= sync_data[3][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[3][2] <= sync_data[3][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3][3] <= sync_data[3][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[3][4] <= sync_data[3][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[3][5] <= sync_data[3][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[3][6] <= sync_data[3][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[3][7] <= sync_data[3][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[3][8] <= sync_data[3][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[3][9] <= sync_data[3][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[4][0] <= sync_data[4][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[4][1] <= sync_data[4][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[4][2] <= sync_data[4][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[4][3] <= sync_data[4][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4][4] <= sync_data[4][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[4][5] <= sync_data[4][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[4][6] <= sync_data[4][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[4][7] <= sync_data[4][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[4][8] <= sync_data[4][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[4][9] <= sync_data[4][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[5][0] <= sync_data[5][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[5][1] <= sync_data[5][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[5][2] <= sync_data[5][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[5][3] <= sync_data[5][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[5][4] <= sync_data[5][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5][5] <= sync_data[5][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[5][6] <= sync_data[5][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[5][7] <= sync_data[5][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[5][8] <= sync_data[5][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[5][9] <= sync_data[5][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[6][0] <= sync_data[6][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[6][1] <= sync_data[6][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[6][2] <= sync_data[6][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[6][3] <= sync_data[6][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[6][4] <= sync_data[6][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[6][5] <= sync_data[6][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6][6] <= sync_data[6][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[6][7] <= sync_data[6][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[6][8] <= sync_data[6][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[6][9] <= sync_data[6][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[7][0] <= sync_data[7][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[7][1] <= sync_data[7][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[7][2] <= sync_data[7][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[7][3] <= sync_data[7][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[7][4] <= sync_data[7][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[7][5] <= sync_data[7][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[7][6] <= sync_data[7][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7][7] <= sync_data[7][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[7][8] <= sync_data[7][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[7][9] <= sync_data[7][9].DB_MAX_OUTPUT_PORT_TYPE
valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst
clk => clk.IN8
rst => _.IN1
rst => _.IN1
rst => _.IN1
rst => _.IN1
rst => _.IN1
rst => _.IN1
rst => _.IN1
rst => _.IN1
rst => lr_ena[0].ACLR
rst => lr_ena[1].ACLR
rst => lr_ena[2].ACLR
rst => lr_ena[3].ACLR
rst => lr_ena[4].ACLR
rst => sum_st_4[0].ENA
rst => frac_delay[7][6].ENA
rst => frac_delay[7][5].ENA
rst => frac_delay[7][4].ENA
rst => frac_delay[7][3].ENA
rst => frac_delay[7][2].ENA
rst => frac_delay[7][1].ENA
rst => frac_delay[7][0].ENA
rst => frac_delay[6][6].ENA
rst => frac_delay[6][5].ENA
rst => frac_delay[6][4].ENA
rst => frac_delay[6][3].ENA
rst => frac_delay[6][2].ENA
rst => frac_delay[6][1].ENA
rst => frac_delay[6][0].ENA
rst => frac_delay[5][6].ENA
rst => frac_delay[5][5].ENA
rst => frac_delay[5][4].ENA
rst => frac_delay[5][3].ENA
rst => frac_delay[5][2].ENA
rst => frac_delay[5][1].ENA
rst => frac_delay[5][0].ENA
rst => frac_delay[4][6].ENA
rst => frac_delay[4][5].ENA
rst => frac_delay[4][4].ENA
rst => frac_delay[4][3].ENA
rst => frac_delay[4][2].ENA
rst => frac_delay[4][1].ENA
rst => frac_delay[4][0].ENA
rst => frac_delay[3][6].ENA
rst => frac_delay[3][5].ENA
rst => frac_delay[3][4].ENA
rst => frac_delay[3][3].ENA
rst => frac_delay[3][2].ENA
rst => frac_delay[3][1].ENA
rst => frac_delay[3][0].ENA
rst => frac_delay[2][6].ENA
rst => frac_delay[2][5].ENA
rst => frac_delay[2][4].ENA
rst => frac_delay[2][3].ENA
rst => frac_delay[2][2].ENA
rst => frac_delay[2][1].ENA
rst => frac_delay[2][0].ENA
rst => frac_delay[1][6].ENA
rst => frac_delay[1][5].ENA
rst => frac_delay[1][4].ENA
rst => frac_delay[1][3].ENA
rst => frac_delay[1][2].ENA
rst => frac_delay[1][1].ENA
rst => frac_delay[1][0].ENA
rst => frac_delay[0][6].ENA
rst => frac_delay[0][5].ENA
rst => frac_delay[0][4].ENA
rst => frac_delay[0][3].ENA
rst => frac_delay[0][2].ENA
rst => frac_delay[0][1].ENA
rst => frac_delay[0][0].ENA
rst => sum_st_1[7][16].ENA
rst => sum_st_1[7][15].ENA
rst => sum_st_1[7][14].ENA
rst => sum_st_1[7][13].ENA
rst => sum_st_1[7][12].ENA
rst => sum_st_1[7][11].ENA
rst => sum_st_1[7][10].ENA
rst => sum_st_1[7][9].ENA
rst => sum_st_1[7][8].ENA
rst => sum_st_1[7][7].ENA
rst => sum_st_1[7][6].ENA
rst => sum_st_1[7][5].ENA
rst => sum_st_1[7][4].ENA
rst => sum_st_1[7][3].ENA
rst => sum_st_1[7][2].ENA
rst => sum_st_1[7][1].ENA
rst => sum_st_1[7][0].ENA
rst => sum_st_1[6][16].ENA
rst => sum_st_1[6][15].ENA
rst => sum_st_1[6][14].ENA
rst => sum_st_1[6][13].ENA
rst => sum_st_1[6][12].ENA
rst => sum_st_1[6][11].ENA
rst => sum_st_1[6][10].ENA
rst => sum_st_1[6][9].ENA
rst => sum_st_1[6][8].ENA
rst => sum_st_1[6][7].ENA
rst => sum_st_1[6][6].ENA
rst => sum_st_1[6][5].ENA
rst => sum_st_1[6][4].ENA
rst => sum_st_1[6][3].ENA
rst => sum_st_1[6][2].ENA
rst => sum_st_1[6][1].ENA
rst => sum_st_1[6][0].ENA
rst => sum_st_1[5][16].ENA
rst => sum_st_1[5][15].ENA
rst => sum_st_1[5][14].ENA
rst => sum_st_1[5][13].ENA
rst => sum_st_1[5][12].ENA
rst => sum_st_1[5][11].ENA
rst => sum_st_1[5][10].ENA
rst => sum_st_1[5][9].ENA
rst => sum_st_1[5][8].ENA
rst => sum_st_1[5][7].ENA
rst => sum_st_1[5][6].ENA
rst => sum_st_1[5][5].ENA
rst => sum_st_1[5][4].ENA
rst => sum_st_1[5][3].ENA
rst => sum_st_1[5][2].ENA
rst => sum_st_1[5][1].ENA
rst => sum_st_1[5][0].ENA
rst => sum_st_1[4][16].ENA
rst => sum_st_1[4][15].ENA
rst => sum_st_1[4][14].ENA
rst => sum_st_1[4][13].ENA
rst => sum_st_1[4][12].ENA
rst => sum_st_1[4][11].ENA
rst => sum_st_1[4][10].ENA
rst => sum_st_1[4][9].ENA
rst => sum_st_1[4][8].ENA
rst => sum_st_1[4][7].ENA
rst => sum_st_1[4][6].ENA
rst => sum_st_1[4][5].ENA
rst => sum_st_1[4][4].ENA
rst => sum_st_1[4][3].ENA
rst => sum_st_1[4][2].ENA
rst => sum_st_1[4][1].ENA
rst => sum_st_1[4][0].ENA
rst => sum_st_1[3][16].ENA
rst => sum_st_1[3][15].ENA
rst => sum_st_1[3][14].ENA
rst => sum_st_1[3][13].ENA
rst => sum_st_1[3][12].ENA
rst => sum_st_1[3][11].ENA
rst => sum_st_1[3][10].ENA
rst => sum_st_1[3][9].ENA
rst => sum_st_1[3][8].ENA
rst => sum_st_1[3][7].ENA
rst => sum_st_1[3][6].ENA
rst => sum_st_1[3][5].ENA
rst => sum_st_1[3][4].ENA
rst => sum_st_1[3][3].ENA
rst => sum_st_1[3][2].ENA
rst => sum_st_1[3][1].ENA
rst => sum_st_1[3][0].ENA
rst => sum_st_1[2][16].ENA
rst => sum_st_1[2][15].ENA
rst => sum_st_1[2][14].ENA
rst => sum_st_1[2][13].ENA
rst => sum_st_1[2][12].ENA
rst => sum_st_1[2][11].ENA
rst => sum_st_1[2][10].ENA
rst => sum_st_1[2][9].ENA
rst => sum_st_1[2][8].ENA
rst => sum_st_1[2][7].ENA
rst => sum_st_1[2][6].ENA
rst => sum_st_1[2][5].ENA
rst => sum_st_1[2][4].ENA
rst => sum_st_1[2][3].ENA
rst => sum_st_1[2][2].ENA
rst => sum_st_1[2][1].ENA
rst => sum_st_1[2][0].ENA
rst => sum_st_1[1][16].ENA
rst => sum_st_1[1][15].ENA
rst => sum_st_1[1][14].ENA
rst => sum_st_1[1][13].ENA
rst => sum_st_1[1][12].ENA
rst => sum_st_1[1][11].ENA
rst => sum_st_1[1][10].ENA
rst => sum_st_1[1][9].ENA
rst => sum_st_1[1][8].ENA
rst => sum_st_1[1][7].ENA
rst => sum_st_1[1][6].ENA
rst => sum_st_1[1][5].ENA
rst => sum_st_1[1][4].ENA
rst => sum_st_1[1][3].ENA
rst => sum_st_1[1][2].ENA
rst => sum_st_1[1][1].ENA
rst => sum_st_1[1][0].ENA
rst => sum_st_1[0][16].ENA
rst => sum_st_1[0][15].ENA
rst => sum_st_1[0][14].ENA
rst => sum_st_1[0][13].ENA
rst => sum_st_1[0][12].ENA
rst => sum_st_1[0][11].ENA
rst => sum_st_1[0][10].ENA
rst => sum_st_1[0][9].ENA
rst => sum_st_1[0][8].ENA
rst => sum_st_1[0][7].ENA
rst => sum_st_1[0][6].ENA
rst => sum_st_1[0][5].ENA
rst => sum_st_1[0][4].ENA
rst => sum_st_1[0][3].ENA
rst => sum_st_1[0][2].ENA
rst => sum_st_1[0][1].ENA
rst => sum_st_1[0][0].ENA
rst => sum_st_2[3][17].ENA
rst => sum_st_2[3][16].ENA
rst => sum_st_2[3][15].ENA
rst => sum_st_2[3][14].ENA
rst => sum_st_2[3][13].ENA
rst => sum_st_2[3][12].ENA
rst => sum_st_2[3][11].ENA
rst => sum_st_2[3][10].ENA
rst => sum_st_2[3][9].ENA
rst => sum_st_2[3][8].ENA
rst => sum_st_2[3][7].ENA
rst => sum_st_2[3][6].ENA
rst => sum_st_2[3][5].ENA
rst => sum_st_2[3][4].ENA
rst => sum_st_2[3][3].ENA
rst => sum_st_2[3][2].ENA
rst => sum_st_2[3][1].ENA
rst => sum_st_2[3][0].ENA
rst => sum_st_2[2][17].ENA
rst => sum_st_2[2][16].ENA
rst => sum_st_2[2][15].ENA
rst => sum_st_2[2][14].ENA
rst => sum_st_2[2][13].ENA
rst => sum_st_2[2][12].ENA
rst => sum_st_2[2][11].ENA
rst => sum_st_2[2][10].ENA
rst => sum_st_2[2][9].ENA
rst => sum_st_2[2][8].ENA
rst => sum_st_2[2][7].ENA
rst => sum_st_2[2][6].ENA
rst => sum_st_2[2][5].ENA
rst => sum_st_2[2][4].ENA
rst => sum_st_2[2][3].ENA
rst => sum_st_2[2][2].ENA
rst => sum_st_2[2][1].ENA
rst => sum_st_2[2][0].ENA
rst => sum_st_2[1][17].ENA
rst => sum_st_2[1][16].ENA
rst => sum_st_2[1][15].ENA
rst => sum_st_2[1][14].ENA
rst => sum_st_2[1][13].ENA
rst => sum_st_2[1][12].ENA
rst => sum_st_2[1][11].ENA
rst => sum_st_2[1][10].ENA
rst => sum_st_2[1][9].ENA
rst => sum_st_2[1][8].ENA
rst => sum_st_2[1][7].ENA
rst => sum_st_2[1][6].ENA
rst => sum_st_2[1][5].ENA
rst => sum_st_2[1][4].ENA
rst => sum_st_2[1][3].ENA
rst => sum_st_2[1][2].ENA
rst => sum_st_2[1][1].ENA
rst => sum_st_2[1][0].ENA
rst => sum_st_2[0][17].ENA
rst => sum_st_2[0][16].ENA
rst => sum_st_2[0][15].ENA
rst => sum_st_2[0][14].ENA
rst => sum_st_2[0][13].ENA
rst => sum_st_2[0][12].ENA
rst => sum_st_2[0][11].ENA
rst => sum_st_2[0][10].ENA
rst => sum_st_2[0][9].ENA
rst => sum_st_2[0][8].ENA
rst => sum_st_2[0][7].ENA
rst => sum_st_2[0][6].ENA
rst => sum_st_2[0][5].ENA
rst => sum_st_2[0][4].ENA
rst => sum_st_2[0][3].ENA
rst => sum_st_2[0][2].ENA
rst => sum_st_2[0][1].ENA
rst => sum_st_2[0][0].ENA
rst => sum_st_3[1][18].ENA
rst => sum_st_3[1][17].ENA
rst => sum_st_3[1][16].ENA
rst => sum_st_3[1][15].ENA
rst => sum_st_3[1][14].ENA
rst => sum_st_3[1][13].ENA
rst => sum_st_3[1][12].ENA
rst => sum_st_3[1][11].ENA
rst => sum_st_3[1][10].ENA
rst => sum_st_3[1][9].ENA
rst => sum_st_3[1][8].ENA
rst => sum_st_3[1][7].ENA
rst => sum_st_3[1][6].ENA
rst => sum_st_3[1][5].ENA
rst => sum_st_3[1][4].ENA
rst => sum_st_3[1][3].ENA
rst => sum_st_3[1][2].ENA
rst => sum_st_3[1][1].ENA
rst => sum_st_3[1][0].ENA
rst => sum_st_3[0][18].ENA
rst => sum_st_3[0][17].ENA
rst => sum_st_3[0][16].ENA
rst => sum_st_3[0][15].ENA
rst => sum_st_3[0][14].ENA
rst => sum_st_3[0][13].ENA
rst => sum_st_3[0][12].ENA
rst => sum_st_3[0][11].ENA
rst => sum_st_3[0][10].ENA
rst => sum_st_3[0][9].ENA
rst => sum_st_3[0][8].ENA
rst => sum_st_3[0][7].ENA
rst => sum_st_3[0][6].ENA
rst => sum_st_3[0][5].ENA
rst => sum_st_3[0][4].ENA
rst => sum_st_3[0][3].ENA
rst => sum_st_3[0][2].ENA
rst => sum_st_3[0][1].ENA
rst => sum_st_3[0][0].ENA
rst => sum_st_4[19].ENA
rst => sum_st_4[18].ENA
rst => sum_st_4[17].ENA
rst => sum_st_4[16].ENA
rst => sum_st_4[15].ENA
rst => sum_st_4[14].ENA
rst => sum_st_4[13].ENA
rst => sum_st_4[12].ENA
rst => sum_st_4[11].ENA
rst => sum_st_4[10].ENA
rst => sum_st_4[9].ENA
rst => sum_st_4[8].ENA
rst => sum_st_4[7].ENA
rst => sum_st_4[6].ENA
rst => sum_st_4[5].ENA
rst => sum_st_4[4].ENA
rst => sum_st_4[3].ENA
rst => sum_st_4[2].ENA
rst => sum_st_4[1].ENA
int_data[0][0] => int_data[0][0].IN1
int_data[0][1] => int_data[0][1].IN1
int_data[0][2] => int_data[0][2].IN1
int_data[0][3] => int_data[0][3].IN1
int_data[0][4] => int_data[0][4].IN1
int_data[0][5] => int_data[0][5].IN1
int_data[0][6] => int_data[0][6].IN1
int_data[0][7] => int_data[0][7].IN1
int_data[0][8] => int_data[0][8].IN1
int_data[0][9] => int_data[0][9].IN1
int_data[1][0] => int_data[1][0].IN1
int_data[1][1] => int_data[1][1].IN1
int_data[1][2] => int_data[1][2].IN1
int_data[1][3] => int_data[1][3].IN1
int_data[1][4] => int_data[1][4].IN1
int_data[1][5] => int_data[1][5].IN1
int_data[1][6] => int_data[1][6].IN1
int_data[1][7] => int_data[1][7].IN1
int_data[1][8] => int_data[1][8].IN1
int_data[1][9] => int_data[1][9].IN1
int_data[2][0] => int_data[2][0].IN1
int_data[2][1] => int_data[2][1].IN1
int_data[2][2] => int_data[2][2].IN1
int_data[2][3] => int_data[2][3].IN1
int_data[2][4] => int_data[2][4].IN1
int_data[2][5] => int_data[2][5].IN1
int_data[2][6] => int_data[2][6].IN1
int_data[2][7] => int_data[2][7].IN1
int_data[2][8] => int_data[2][8].IN1
int_data[2][9] => int_data[2][9].IN1
int_data[3][0] => int_data[3][0].IN1
int_data[3][1] => int_data[3][1].IN1
int_data[3][2] => int_data[3][2].IN1
int_data[3][3] => int_data[3][3].IN1
int_data[3][4] => int_data[3][4].IN1
int_data[3][5] => int_data[3][5].IN1
int_data[3][6] => int_data[3][6].IN1
int_data[3][7] => int_data[3][7].IN1
int_data[3][8] => int_data[3][8].IN1
int_data[3][9] => int_data[3][9].IN1
int_data[4][0] => int_data[4][0].IN1
int_data[4][1] => int_data[4][1].IN1
int_data[4][2] => int_data[4][2].IN1
int_data[4][3] => int_data[4][3].IN1
int_data[4][4] => int_data[4][4].IN1
int_data[4][5] => int_data[4][5].IN1
int_data[4][6] => int_data[4][6].IN1
int_data[4][7] => int_data[4][7].IN1
int_data[4][8] => int_data[4][8].IN1
int_data[4][9] => int_data[4][9].IN1
int_data[5][0] => int_data[5][0].IN1
int_data[5][1] => int_data[5][1].IN1
int_data[5][2] => int_data[5][2].IN1
int_data[5][3] => int_data[5][3].IN1
int_data[5][4] => int_data[5][4].IN1
int_data[5][5] => int_data[5][5].IN1
int_data[5][6] => int_data[5][6].IN1
int_data[5][7] => int_data[5][7].IN1
int_data[5][8] => int_data[5][8].IN1
int_data[5][9] => int_data[5][9].IN1
int_data[6][0] => int_data[6][0].IN1
int_data[6][1] => int_data[6][1].IN1
int_data[6][2] => int_data[6][2].IN1
int_data[6][3] => int_data[6][3].IN1
int_data[6][4] => int_data[6][4].IN1
int_data[6][5] => int_data[6][5].IN1
int_data[6][6] => int_data[6][6].IN1
int_data[6][7] => int_data[6][7].IN1
int_data[6][8] => int_data[6][8].IN1
int_data[6][9] => int_data[6][9].IN1
int_data[7][0] => int_data[7][0].IN1
int_data[7][1] => int_data[7][1].IN1
int_data[7][2] => int_data[7][2].IN1
int_data[7][3] => int_data[7][3].IN1
int_data[7][4] => int_data[7][4].IN1
int_data[7][5] => int_data[7][5].IN1
int_data[7][6] => int_data[7][6].IN1
int_data[7][7] => int_data[7][7].IN1
int_data[7][8] => int_data[7][8].IN1
int_data[7][9] => int_data[7][9].IN1
frac_data[0][0] => frac_delay.DATAB
frac_data[0][1] => frac_delay.DATAB
frac_data[0][2] => frac_delay.DATAB
frac_data[0][3] => frac_delay.DATAB
frac_data[0][4] => frac_delay.DATAB
frac_data[0][5] => frac_delay.DATAB
frac_data[0][6] => frac_delay.DATAB
frac_data[1][0] => frac_delay.DATAB
frac_data[1][1] => frac_delay.DATAB
frac_data[1][2] => frac_delay.DATAB
frac_data[1][3] => frac_delay.DATAB
frac_data[1][4] => frac_delay.DATAB
frac_data[1][5] => frac_delay.DATAB
frac_data[1][6] => frac_delay.DATAB
frac_data[2][0] => frac_delay.DATAB
frac_data[2][1] => frac_delay.DATAB
frac_data[2][2] => frac_delay.DATAB
frac_data[2][3] => frac_delay.DATAB
frac_data[2][4] => frac_delay.DATAB
frac_data[2][5] => frac_delay.DATAB
frac_data[2][6] => frac_delay.DATAB
frac_data[3][0] => frac_delay.DATAB
frac_data[3][1] => frac_delay.DATAB
frac_data[3][2] => frac_delay.DATAB
frac_data[3][3] => frac_delay.DATAB
frac_data[3][4] => frac_delay.DATAB
frac_data[3][5] => frac_delay.DATAB
frac_data[3][6] => frac_delay.DATAB
frac_data[4][0] => frac_delay.DATAB
frac_data[4][1] => frac_delay.DATAB
frac_data[4][2] => frac_delay.DATAB
frac_data[4][3] => frac_delay.DATAB
frac_data[4][4] => frac_delay.DATAB
frac_data[4][5] => frac_delay.DATAB
frac_data[4][6] => frac_delay.DATAB
frac_data[5][0] => frac_delay.DATAB
frac_data[5][1] => frac_delay.DATAB
frac_data[5][2] => frac_delay.DATAB
frac_data[5][3] => frac_delay.DATAB
frac_data[5][4] => frac_delay.DATAB
frac_data[5][5] => frac_delay.DATAB
frac_data[5][6] => frac_delay.DATAB
frac_data[6][0] => frac_delay.DATAB
frac_data[6][1] => frac_delay.DATAB
frac_data[6][2] => frac_delay.DATAB
frac_data[6][3] => frac_delay.DATAB
frac_data[6][4] => frac_delay.DATAB
frac_data[6][5] => frac_delay.DATAB
frac_data[6][6] => frac_delay.DATAB
frac_data[7][0] => frac_delay.DATAB
frac_data[7][1] => frac_delay.DATAB
frac_data[7][2] => frac_delay.DATAB
frac_data[7][3] => frac_delay.DATAB
frac_data[7][4] => frac_delay.DATAB
frac_data[7][5] => frac_delay.DATAB
frac_data[7][6] => frac_delay.DATAB
start => start.IN8
out_16[0] <= sum_st_4[0].DB_MAX_OUTPUT_PORT_TYPE
out_16[1] <= sum_st_4[1].DB_MAX_OUTPUT_PORT_TYPE
out_16[2] <= sum_st_4[2].DB_MAX_OUTPUT_PORT_TYPE
out_16[3] <= sum_st_4[3].DB_MAX_OUTPUT_PORT_TYPE
out_16[4] <= sum_st_4[4].DB_MAX_OUTPUT_PORT_TYPE
out_16[5] <= sum_st_4[5].DB_MAX_OUTPUT_PORT_TYPE
out_16[6] <= sum_st_4[6].DB_MAX_OUTPUT_PORT_TYPE
out_16[7] <= sum_st_4[7].DB_MAX_OUTPUT_PORT_TYPE
out_16[8] <= sum_st_4[8].DB_MAX_OUTPUT_PORT_TYPE
out_16[9] <= sum_st_4[9].DB_MAX_OUTPUT_PORT_TYPE
out_16[10] <= sum_st_4[10].DB_MAX_OUTPUT_PORT_TYPE
out_16[11] <= sum_st_4[11].DB_MAX_OUTPUT_PORT_TYPE
out_16[12] <= sum_st_4[12].DB_MAX_OUTPUT_PORT_TYPE
out_16[13] <= sum_st_4[13].DB_MAX_OUTPUT_PORT_TYPE
out_16[14] <= sum_st_4[14].DB_MAX_OUTPUT_PORT_TYPE
out_16[15] <= sum_st_4[15].DB_MAX_OUTPUT_PORT_TYPE
out_16[16] <= sum_st_4[16].DB_MAX_OUTPUT_PORT_TYPE
out_16[17] <= sum_st_4[17].DB_MAX_OUTPUT_PORT_TYPE
out_16[18] <= sum_st_4[18].DB_MAX_OUTPUT_PORT_TYPE
out_16[19] <= sum_st_4[19].DB_MAX_OUTPUT_PORT_TYPE
out_dval <= lr_ena[4].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
dataa[9] => multcore:mult_core.dataa[9]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
datab[3] => multcore:mult_core.datab[3]
datab[4] => multcore:mult_core.datab[4]
datab[5] => multcore:mult_core.datab[5]
sum[0] => ~NO_FANOUT~
aclr => multcore:mult_core.aclr
clock => multcore:mult_core.clock
clken => multcore:mult_core.clken
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]
result[11] <= altshift:external_latency_ffs.result[11]
result[12] <= altshift:external_latency_ffs.result[12]
result[13] <= altshift:external_latency_ffs.result[13]
result[14] <= altshift:external_latency_ffs.result[14]
result[15] <= altshift:external_latency_ffs.result[15]


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[9] => ina_reg_clkd[1].IN0
datab[0] => op_1.IN18
datab[0] => op_2.IN19
datab[0] => op_4.IN19
datab[0] => op_5.IN19
datab[0] => op_6.IN19
datab[0] => op_7.IN19
datab[0] => op_8.IN19
datab[0] => op_9.IN19
datab[0] => op_10.IN19
datab[0] => op_11.IN19
datab[0] => romout[0][0].IN1
datab[0] => romout[1][0].IN1
datab[0] => op_1.IN17
datab[0] => op_3.IN17
datab[0] => romout[0][1].IN1
datab[0] => romout[1][1].IN1
datab[0] => op_2.IN14
datab[0] => op_3.IN14
datab[0] => romout[0][2].IN1
datab[0] => romout[1][2].IN1
datab[0] => op_5.IN12
datab[0] => romout[0][3].IN1
datab[0] => romout[1][3].IN1
datab[0] => romout[2][0].IN1
datab[0] => romout[2][1].IN1
datab[0] => romout[2][2].IN1
datab[0] => romout[2][3].IN1
datab[1] => op_1.IN16
datab[1] => op_2.IN17
datab[1] => op_4.IN17
datab[1] => op_5.IN17
datab[1] => op_6.IN17
datab[1] => op_7.IN17
datab[1] => op_8.IN17
datab[1] => op_9.IN17
datab[1] => op_10.IN17
datab[1] => op_11.IN17
datab[1] => romout[0][1].IN1
datab[1] => romout[1][1].IN1
datab[1] => op_1.IN15
datab[1] => op_3.IN15
datab[1] => romout[0][2].IN1
datab[1] => romout[1][2].IN1
datab[1] => op_2.IN12
datab[1] => op_3.IN12
datab[1] => romout[0][3].IN1
datab[1] => romout[1][3].IN1
datab[1] => op_5.IN10
datab[1] => romout[0][4].IN1
datab[1] => romout[1][4].IN1
datab[1] => romout[2][1].IN1
datab[1] => romout[2][2].IN1
datab[1] => romout[2][3].IN1
datab[1] => romout[2][4].IN1
datab[2] => op_1.IN14
datab[2] => op_2.IN15
datab[2] => op_4.IN15
datab[2] => op_5.IN15
datab[2] => op_6.IN15
datab[2] => op_7.IN15
datab[2] => op_8.IN15
datab[2] => op_9.IN15
datab[2] => op_10.IN15
datab[2] => op_11.IN15
datab[2] => romout[0][2].IN1
datab[2] => romout[1][2].IN1
datab[2] => op_1.IN13
datab[2] => op_3.IN13
datab[2] => romout[0][3].IN1
datab[2] => romout[1][3].IN1
datab[2] => op_2.IN10
datab[2] => op_3.IN10
datab[2] => romout[0][4].IN1
datab[2] => romout[1][4].IN1
datab[2] => op_5.IN8
datab[2] => romout[0][5].IN1
datab[2] => romout[1][5].IN1
datab[2] => romout[2][2].IN1
datab[2] => romout[2][3].IN1
datab[2] => romout[2][4].IN1
datab[2] => romout[2][5].IN1
datab[3] => op_1.IN12
datab[3] => op_2.IN13
datab[3] => op_4.IN13
datab[3] => op_5.IN13
datab[3] => op_6.IN13
datab[3] => op_7.IN13
datab[3] => op_8.IN13
datab[3] => op_9.IN13
datab[3] => op_10.IN13
datab[3] => op_11.IN13
datab[3] => romout[0][3].IN1
datab[3] => romout[1][3].IN1
datab[3] => op_1.IN11
datab[3] => op_3.IN11
datab[3] => romout[0][4].IN1
datab[3] => romout[1][4].IN1
datab[3] => op_2.IN8
datab[3] => op_3.IN8
datab[3] => romout[0][5].IN1
datab[3] => romout[1][5].IN1
datab[3] => op_5.IN6
datab[3] => romout[0][6].IN1
datab[3] => romout[1][6].IN1
datab[3] => romout[2][3].IN1
datab[3] => romout[2][4].IN1
datab[3] => romout[2][5].IN1
datab[3] => romout[2][6].IN1
datab[4] => op_1.IN10
datab[4] => op_2.IN11
datab[4] => op_4.IN11
datab[4] => op_5.IN11
datab[4] => op_6.IN11
datab[4] => op_7.IN11
datab[4] => op_8.IN11
datab[4] => op_9.IN11
datab[4] => op_10.IN11
datab[4] => op_11.IN11
datab[4] => romout[0][4].IN1
datab[4] => romout[1][4].IN1
datab[4] => op_1.IN9
datab[4] => op_3.IN9
datab[4] => romout[0][5].IN1
datab[4] => romout[1][5].IN1
datab[4] => op_2.IN6
datab[4] => op_3.IN6
datab[4] => romout[0][6].IN1
datab[4] => romout[1][6].IN1
datab[4] => op_5.IN4
datab[4] => romout[0][7].IN1
datab[4] => romout[1][7].IN1
datab[4] => romout[2][4].IN1
datab[4] => romout[2][5].IN1
datab[4] => romout[2][6].IN1
datab[4] => romout[2][7].IN1
datab[5] => op_1.IN8
datab[5] => op_2.IN9
datab[5] => op_4.IN9
datab[5] => op_5.IN9
datab[5] => op_6.IN9
datab[5] => op_7.IN9
datab[5] => op_8.IN9
datab[5] => op_9.IN9
datab[5] => op_10.IN9
datab[5] => op_11.IN9
datab[5] => romout[0][5].IN1
datab[5] => romout[1][5].IN1
datab[5] => op_1.IN7
datab[5] => op_3.IN7
datab[5] => romout[0][6].IN1
datab[5] => romout[1][6].IN1
datab[5] => op_2.IN4
datab[5] => op_3.IN4
datab[5] => romout[0][7].IN1
datab[5] => romout[1][7].IN1
datab[5] => op_5.IN2
datab[5] => romout[0][8].IN1
datab[5] => romout[1][8].IN1
datab[5] => romout[2][5].IN1
datab[5] => romout[2][6].IN1
datab[5] => romout[2][7].IN1
datab[5] => romout[2][8].IN1
clock => _.IN0
clock => _.IN1
clock => _.IN2
aclr => _.IN0
aclr => _.IN1
aclr => _.IN2
clken => _.IN0
clken => _.IN1
clken => _.IN2
result[0] <= mpar_add:padder.result[0]
result[1] <= mpar_add:padder.result[1]
result[2] <= mpar_add:padder.result[2]
result[3] <= mpar_add:padder.result[3]
result[4] <= mpar_add:padder.result[4]
result[5] <= mpar_add:padder.result[5]
result[6] <= mpar_add:padder.result[6]
result[7] <= mpar_add:padder.result[7]
result[8] <= mpar_add:padder.result[8]
result[9] <= mpar_add:padder.result[9]
result[10] <= mpar_add:padder.result[10]
result[11] <= mpar_add:padder.result[11]
result[12] <= mpar_add:padder.result[12]
result[13] <= mpar_add:padder.result[13]
result[14] <= mpar_add:padder.result[14]
result[15] <= mpar_add:padder.result[15]


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder
data[0][0] => drop_bits_node[0][0].DATAIN
data[0][1] => drop_bits_node[0][1].DATAIN
data[0][2] => drop_bits_node[0][2].DATAIN
data[0][3] => drop_bits_node[0][3].DATAIN
data[0][4] => lpm_add_sub:adder[0].dataa[0]
data[0][5] => lpm_add_sub:adder[0].dataa[1]
data[0][6] => lpm_add_sub:adder[0].dataa[2]
data[0][7] => lpm_add_sub:adder[0].dataa[3]
data[0][8] => lpm_add_sub:adder[0].dataa[4]
data[0][9] => lpm_add_sub:adder[0].dataa[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[2][0] => single_input_node[0].DATAIN
data[2][1] => single_input_node[1].DATAIN
data[2][2] => single_input_node[2].DATAIN
data[2][3] => single_input_node[3].DATAIN
data[2][4] => single_input_node[4].DATAIN
data[2][5] => single_input_node[5].DATAIN
data[2][6] => single_input_node[6].DATAIN
data[2][7] => single_input_node[7].DATAIN
data[2][8] => single_input_node[8].DATAIN
data[2][9] => single_input_node[9].DATAIN
cin => ~NO_FANOUT~
clk => lpm_add_sub:adder[0].clock
clk => mpar_add:sub_par_add.clk
clk => drop_bits_node[0][3].CLK
clk => drop_bits_node[0][2].CLK
clk => drop_bits_node[0][1].CLK
clk => drop_bits_node[0][0].CLK
clk => single_input_node[9].CLK
clk => single_input_node[8].CLK
clk => single_input_node[7].CLK
clk => single_input_node[6].CLK
clk => single_input_node[5].CLK
clk => single_input_node[4].CLK
clk => single_input_node[3].CLK
clk => single_input_node[2].CLK
clk => single_input_node[1].CLK
clk => single_input_node[0].CLK
aclr => lpm_add_sub:adder[0].aclr
aclr => drop_bits_node[0][3].IN0
aclr => single_input_node[9].IN0
aclr => mpar_add:sub_par_add.aclr
clken => lpm_add_sub:adder[0].clken
clken => mpar_add:sub_par_add.clken
clken => drop_bits_node[0][3].ENA
clken => drop_bits_node[0][2].ENA
clken => drop_bits_node[0][1].ENA
clken => drop_bits_node[0][0].ENA
clken => single_input_node[9].ENA
clken => single_input_node[8].ENA
clken => single_input_node[7].ENA
clken => single_input_node[6].ENA
clken => single_input_node[5].ENA
clken => single_input_node[4].ENA
clken => single_input_node[3].ENA
clken => single_input_node[2].ENA
clken => single_input_node[1].ENA
clken => single_input_node[0].ENA
result[0] <= mpar_add:sub_par_add.result[0]
result[1] <= mpar_add:sub_par_add.result[1]
result[2] <= mpar_add:sub_par_add.result[2]
result[3] <= mpar_add:sub_par_add.result[3]
result[4] <= mpar_add:sub_par_add.result[4]
result[5] <= mpar_add:sub_par_add.result[5]
result[6] <= mpar_add:sub_par_add.result[6]
result[7] <= mpar_add:sub_par_add.result[7]
result[8] <= mpar_add:sub_par_add.result[8]
result[9] <= mpar_add:sub_par_add.result[9]
result[10] <= mpar_add:sub_par_add.result[10]
result[11] <= mpar_add:sub_par_add.result[11]
result[12] <= mpar_add:sub_par_add.result[12]
result[13] <= mpar_add:sub_par_add.result[13]
result[14] <= mpar_add:sub_par_add.result[14]
result[15] <= mpar_add:sub_par_add.result[15]
result[16] <= mpar_add:sub_par_add.result[16]
result[17] <= mpar_add:sub_par_add.result[17]
result[18] <= mpar_add:sub_par_add.result[18]
result[19] <= mpar_add:sub_par_add.result[19]
result[20] <= mpar_add:sub_par_add.result[20]
result[21] <= mpar_add:sub_par_add.result[21]
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_60j:auto_generated.dataa[0]
dataa[1] => add_sub_60j:auto_generated.dataa[1]
dataa[2] => add_sub_60j:auto_generated.dataa[2]
dataa[3] => add_sub_60j:auto_generated.dataa[3]
dataa[4] => add_sub_60j:auto_generated.dataa[4]
dataa[5] => add_sub_60j:auto_generated.dataa[5]
dataa[6] => add_sub_60j:auto_generated.dataa[6]
dataa[7] => add_sub_60j:auto_generated.dataa[7]
dataa[8] => add_sub_60j:auto_generated.dataa[8]
dataa[9] => add_sub_60j:auto_generated.dataa[9]
datab[0] => add_sub_60j:auto_generated.datab[0]
datab[1] => add_sub_60j:auto_generated.datab[1]
datab[2] => add_sub_60j:auto_generated.datab[2]
datab[3] => add_sub_60j:auto_generated.datab[3]
datab[4] => add_sub_60j:auto_generated.datab[4]
datab[5] => add_sub_60j:auto_generated.datab[5]
datab[6] => add_sub_60j:auto_generated.datab[6]
datab[7] => add_sub_60j:auto_generated.datab[7]
datab[8] => add_sub_60j:auto_generated.datab[8]
datab[9] => add_sub_60j:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_60j:auto_generated.clock
aclr => add_sub_60j:auto_generated.aclr
clken => add_sub_60j:auto_generated.clken
result[0] <= add_sub_60j:auto_generated.result[0]
result[1] <= add_sub_60j:auto_generated.result[1]
result[2] <= add_sub_60j:auto_generated.result[2]
result[3] <= add_sub_60j:auto_generated.result[3]
result[4] <= add_sub_60j:auto_generated.result[4]
result[5] <= add_sub_60j:auto_generated.result[5]
result[6] <= add_sub_60j:auto_generated.result[6]
result[7] <= add_sub_60j:auto_generated.result[7]
result[8] <= add_sub_60j:auto_generated.result[8]
result[9] <= add_sub_60j:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated
aclr => pipeline_dffe[9].IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
data[0][8] => lpm_add_sub:adder[0].dataa[0]
data[0][9] => lpm_add_sub:adder[0].dataa[1]
data[0][10] => lpm_add_sub:adder[0].dataa[2]
data[0][11] => lpm_add_sub:adder[0].dataa[3]
data[0][12] => lpm_add_sub:adder[0].dataa[4]
data[0][13] => lpm_add_sub:adder[0].dataa[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => ~NO_FANOUT~
data[1][11] => ~NO_FANOUT~
data[1][12] => ~NO_FANOUT~
data[1][13] => ~NO_FANOUT~
cin => ~NO_FANOUT~
clk => clk_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= level_result_node[0][12].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= level_result_node[0][13].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
dataa[0] => add_sub_efh:auto_generated.dataa[0]
dataa[1] => add_sub_efh:auto_generated.dataa[1]
dataa[2] => add_sub_efh:auto_generated.dataa[2]
dataa[3] => add_sub_efh:auto_generated.dataa[3]
dataa[4] => add_sub_efh:auto_generated.dataa[4]
dataa[5] => add_sub_efh:auto_generated.dataa[5]
dataa[6] => add_sub_efh:auto_generated.dataa[6]
dataa[7] => add_sub_efh:auto_generated.dataa[7]
dataa[8] => add_sub_efh:auto_generated.dataa[8]
dataa[9] => add_sub_efh:auto_generated.dataa[9]
dataa[10] => add_sub_efh:auto_generated.dataa[10]
dataa[11] => add_sub_efh:auto_generated.dataa[11]
dataa[12] => add_sub_efh:auto_generated.dataa[12]
dataa[13] => add_sub_efh:auto_generated.dataa[13]
datab[0] => add_sub_efh:auto_generated.datab[0]
datab[1] => add_sub_efh:auto_generated.datab[1]
datab[2] => add_sub_efh:auto_generated.datab[2]
datab[3] => add_sub_efh:auto_generated.datab[3]
datab[4] => add_sub_efh:auto_generated.datab[4]
datab[5] => add_sub_efh:auto_generated.datab[5]
datab[6] => add_sub_efh:auto_generated.datab[6]
datab[7] => add_sub_efh:auto_generated.datab[7]
datab[8] => add_sub_efh:auto_generated.datab[8]
datab[9] => add_sub_efh:auto_generated.datab[9]
datab[10] => add_sub_efh:auto_generated.datab[10]
datab[11] => add_sub_efh:auto_generated.datab[11]
datab[12] => add_sub_efh:auto_generated.datab[12]
datab[13] => add_sub_efh:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_efh:auto_generated.result[0]
result[1] <= add_sub_efh:auto_generated.result[1]
result[2] <= add_sub_efh:auto_generated.result[2]
result[3] <= add_sub_efh:auto_generated.result[3]
result[4] <= add_sub_efh:auto_generated.result[4]
result[5] <= add_sub_efh:auto_generated.result[5]
result[6] <= add_sub_efh:auto_generated.result[6]
result[7] <= add_sub_efh:auto_generated.result[7]
result[8] <= add_sub_efh:auto_generated.result[8]
result[9] <= add_sub_efh:auto_generated.result[9]
result[10] <= add_sub_efh:auto_generated.result[10]
result[11] <= add_sub_efh:auto_generated.result[11]
result[12] <= add_sub_efh:auto_generated.result[12]
result[13] <= add_sub_efh:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_efh:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
data[12] => result[12].DATAIN
data[13] => result[13].DATAIN
data[14] => result[14].DATAIN
data[15] => result[15].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[1].mlt_inst
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[1].mlt_inst|lpm_mult:lpm_mult_component
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
dataa[9] => multcore:mult_core.dataa[9]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
datab[3] => multcore:mult_core.datab[3]
datab[4] => multcore:mult_core.datab[4]
datab[5] => multcore:mult_core.datab[5]
sum[0] => ~NO_FANOUT~
aclr => multcore:mult_core.aclr
clock => multcore:mult_core.clock
clken => multcore:mult_core.clken
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]
result[11] <= altshift:external_latency_ffs.result[11]
result[12] <= altshift:external_latency_ffs.result[12]
result[13] <= altshift:external_latency_ffs.result[13]
result[14] <= altshift:external_latency_ffs.result[14]
result[15] <= altshift:external_latency_ffs.result[15]


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[1].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[9] => ina_reg_clkd[1].IN0
datab[0] => op_1.IN18
datab[0] => op_2.IN19
datab[0] => op_4.IN19
datab[0] => op_5.IN19
datab[0] => op_6.IN19
datab[0] => op_7.IN19
datab[0] => op_8.IN19
datab[0] => op_9.IN19
datab[0] => op_10.IN19
datab[0] => op_11.IN19
datab[0] => romout[0][0].IN1
datab[0] => romout[1][0].IN1
datab[0] => op_1.IN17
datab[0] => op_3.IN17
datab[0] => romout[0][1].IN1
datab[0] => romout[1][1].IN1
datab[0] => op_2.IN14
datab[0] => op_3.IN14
datab[0] => romout[0][2].IN1
datab[0] => romout[1][2].IN1
datab[0] => op_5.IN12
datab[0] => romout[0][3].IN1
datab[0] => romout[1][3].IN1
datab[0] => romout[2][0].IN1
datab[0] => romout[2][1].IN1
datab[0] => romout[2][2].IN1
datab[0] => romout[2][3].IN1
datab[1] => op_1.IN16
datab[1] => op_2.IN17
datab[1] => op_4.IN17
datab[1] => op_5.IN17
datab[1] => op_6.IN17
datab[1] => op_7.IN17
datab[1] => op_8.IN17
datab[1] => op_9.IN17
datab[1] => op_10.IN17
datab[1] => op_11.IN17
datab[1] => romout[0][1].IN1
datab[1] => romout[1][1].IN1
datab[1] => op_1.IN15
datab[1] => op_3.IN15
datab[1] => romout[0][2].IN1
datab[1] => romout[1][2].IN1
datab[1] => op_2.IN12
datab[1] => op_3.IN12
datab[1] => romout[0][3].IN1
datab[1] => romout[1][3].IN1
datab[1] => op_5.IN10
datab[1] => romout[0][4].IN1
datab[1] => romout[1][4].IN1
datab[1] => romout[2][1].IN1
datab[1] => romout[2][2].IN1
datab[1] => romout[2][3].IN1
datab[1] => romout[2][4].IN1
datab[2] => op_1.IN14
datab[2] => op_2.IN15
datab[2] => op_4.IN15
datab[2] => op_5.IN15
datab[2] => op_6.IN15
datab[2] => op_7.IN15
datab[2] => op_8.IN15
datab[2] => op_9.IN15
datab[2] => op_10.IN15
datab[2] => op_11.IN15
datab[2] => romout[0][2].IN1
datab[2] => romout[1][2].IN1
datab[2] => op_1.IN13
datab[2] => op_3.IN13
datab[2] => romout[0][3].IN1
datab[2] => romout[1][3].IN1
datab[2] => op_2.IN10
datab[2] => op_3.IN10
datab[2] => romout[0][4].IN1
datab[2] => romout[1][4].IN1
datab[2] => op_5.IN8
datab[2] => romout[0][5].IN1
datab[2] => romout[1][5].IN1
datab[2] => romout[2][2].IN1
datab[2] => romout[2][3].IN1
datab[2] => romout[2][4].IN1
datab[2] => romout[2][5].IN1
datab[3] => op_1.IN12
datab[3] => op_2.IN13
datab[3] => op_4.IN13
datab[3] => op_5.IN13
datab[3] => op_6.IN13
datab[3] => op_7.IN13
datab[3] => op_8.IN13
datab[3] => op_9.IN13
datab[3] => op_10.IN13
datab[3] => op_11.IN13
datab[3] => romout[0][3].IN1
datab[3] => romout[1][3].IN1
datab[3] => op_1.IN11
datab[3] => op_3.IN11
datab[3] => romout[0][4].IN1
datab[3] => romout[1][4].IN1
datab[3] => op_2.IN8
datab[3] => op_3.IN8
datab[3] => romout[0][5].IN1
datab[3] => romout[1][5].IN1
datab[3] => op_5.IN6
datab[3] => romout[0][6].IN1
datab[3] => romout[1][6].IN1
datab[3] => romout[2][3].IN1
datab[3] => romout[2][4].IN1
datab[3] => romout[2][5].IN1
datab[3] => romout[2][6].IN1
datab[4] => op_1.IN10
datab[4] => op_2.IN11
datab[4] => op_4.IN11
datab[4] => op_5.IN11
datab[4] => op_6.IN11
datab[4] => op_7.IN11
datab[4] => op_8.IN11
datab[4] => op_9.IN11
datab[4] => op_10.IN11
datab[4] => op_11.IN11
datab[4] => romout[0][4].IN1
datab[4] => romout[1][4].IN1
datab[4] => op_1.IN9
datab[4] => op_3.IN9
datab[4] => romout[0][5].IN1
datab[4] => romout[1][5].IN1
datab[4] => op_2.IN6
datab[4] => op_3.IN6
datab[4] => romout[0][6].IN1
datab[4] => romout[1][6].IN1
datab[4] => op_5.IN4
datab[4] => romout[0][7].IN1
datab[4] => romout[1][7].IN1
datab[4] => romout[2][4].IN1
datab[4] => romout[2][5].IN1
datab[4] => romout[2][6].IN1
datab[4] => romout[2][7].IN1
datab[5] => op_1.IN8
datab[5] => op_2.IN9
datab[5] => op_4.IN9
datab[5] => op_5.IN9
datab[5] => op_6.IN9
datab[5] => op_7.IN9
datab[5] => op_8.IN9
datab[5] => op_9.IN9
datab[5] => op_10.IN9
datab[5] => op_11.IN9
datab[5] => romout[0][5].IN1
datab[5] => romout[1][5].IN1
datab[5] => op_1.IN7
datab[5] => op_3.IN7
datab[5] => romout[0][6].IN1
datab[5] => romout[1][6].IN1
datab[5] => op_2.IN4
datab[5] => op_3.IN4
datab[5] => romout[0][7].IN1
datab[5] => romout[1][7].IN1
datab[5] => op_5.IN2
datab[5] => romout[0][8].IN1
datab[5] => romout[1][8].IN1
datab[5] => romout[2][5].IN1
datab[5] => romout[2][6].IN1
datab[5] => romout[2][7].IN1
datab[5] => romout[2][8].IN1
clock => _.IN0
clock => _.IN1
clock => _.IN2
aclr => _.IN0
aclr => _.IN1
aclr => _.IN2
clken => _.IN0
clken => _.IN1
clken => _.IN2
result[0] <= mpar_add:padder.result[0]
result[1] <= mpar_add:padder.result[1]
result[2] <= mpar_add:padder.result[2]
result[3] <= mpar_add:padder.result[3]
result[4] <= mpar_add:padder.result[4]
result[5] <= mpar_add:padder.result[5]
result[6] <= mpar_add:padder.result[6]
result[7] <= mpar_add:padder.result[7]
result[8] <= mpar_add:padder.result[8]
result[9] <= mpar_add:padder.result[9]
result[10] <= mpar_add:padder.result[10]
result[11] <= mpar_add:padder.result[11]
result[12] <= mpar_add:padder.result[12]
result[13] <= mpar_add:padder.result[13]
result[14] <= mpar_add:padder.result[14]
result[15] <= mpar_add:padder.result[15]


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[1].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder
data[0][0] => drop_bits_node[0][0].DATAIN
data[0][1] => drop_bits_node[0][1].DATAIN
data[0][2] => drop_bits_node[0][2].DATAIN
data[0][3] => drop_bits_node[0][3].DATAIN
data[0][4] => lpm_add_sub:adder[0].dataa[0]
data[0][5] => lpm_add_sub:adder[0].dataa[1]
data[0][6] => lpm_add_sub:adder[0].dataa[2]
data[0][7] => lpm_add_sub:adder[0].dataa[3]
data[0][8] => lpm_add_sub:adder[0].dataa[4]
data[0][9] => lpm_add_sub:adder[0].dataa[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[2][0] => single_input_node[0].DATAIN
data[2][1] => single_input_node[1].DATAIN
data[2][2] => single_input_node[2].DATAIN
data[2][3] => single_input_node[3].DATAIN
data[2][4] => single_input_node[4].DATAIN
data[2][5] => single_input_node[5].DATAIN
data[2][6] => single_input_node[6].DATAIN
data[2][7] => single_input_node[7].DATAIN
data[2][8] => single_input_node[8].DATAIN
data[2][9] => single_input_node[9].DATAIN
cin => ~NO_FANOUT~
clk => lpm_add_sub:adder[0].clock
clk => mpar_add:sub_par_add.clk
clk => drop_bits_node[0][3].CLK
clk => drop_bits_node[0][2].CLK
clk => drop_bits_node[0][1].CLK
clk => drop_bits_node[0][0].CLK
clk => single_input_node[9].CLK
clk => single_input_node[8].CLK
clk => single_input_node[7].CLK
clk => single_input_node[6].CLK
clk => single_input_node[5].CLK
clk => single_input_node[4].CLK
clk => single_input_node[3].CLK
clk => single_input_node[2].CLK
clk => single_input_node[1].CLK
clk => single_input_node[0].CLK
aclr => lpm_add_sub:adder[0].aclr
aclr => drop_bits_node[0][3].IN0
aclr => single_input_node[9].IN0
aclr => mpar_add:sub_par_add.aclr
clken => lpm_add_sub:adder[0].clken
clken => mpar_add:sub_par_add.clken
clken => drop_bits_node[0][3].ENA
clken => drop_bits_node[0][2].ENA
clken => drop_bits_node[0][1].ENA
clken => drop_bits_node[0][0].ENA
clken => single_input_node[9].ENA
clken => single_input_node[8].ENA
clken => single_input_node[7].ENA
clken => single_input_node[6].ENA
clken => single_input_node[5].ENA
clken => single_input_node[4].ENA
clken => single_input_node[3].ENA
clken => single_input_node[2].ENA
clken => single_input_node[1].ENA
clken => single_input_node[0].ENA
result[0] <= mpar_add:sub_par_add.result[0]
result[1] <= mpar_add:sub_par_add.result[1]
result[2] <= mpar_add:sub_par_add.result[2]
result[3] <= mpar_add:sub_par_add.result[3]
result[4] <= mpar_add:sub_par_add.result[4]
result[5] <= mpar_add:sub_par_add.result[5]
result[6] <= mpar_add:sub_par_add.result[6]
result[7] <= mpar_add:sub_par_add.result[7]
result[8] <= mpar_add:sub_par_add.result[8]
result[9] <= mpar_add:sub_par_add.result[9]
result[10] <= mpar_add:sub_par_add.result[10]
result[11] <= mpar_add:sub_par_add.result[11]
result[12] <= mpar_add:sub_par_add.result[12]
result[13] <= mpar_add:sub_par_add.result[13]
result[14] <= mpar_add:sub_par_add.result[14]
result[15] <= mpar_add:sub_par_add.result[15]
result[16] <= mpar_add:sub_par_add.result[16]
result[17] <= mpar_add:sub_par_add.result[17]
result[18] <= mpar_add:sub_par_add.result[18]
result[19] <= mpar_add:sub_par_add.result[19]
result[20] <= mpar_add:sub_par_add.result[20]
result[21] <= mpar_add:sub_par_add.result[21]
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[1].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_60j:auto_generated.dataa[0]
dataa[1] => add_sub_60j:auto_generated.dataa[1]
dataa[2] => add_sub_60j:auto_generated.dataa[2]
dataa[3] => add_sub_60j:auto_generated.dataa[3]
dataa[4] => add_sub_60j:auto_generated.dataa[4]
dataa[5] => add_sub_60j:auto_generated.dataa[5]
dataa[6] => add_sub_60j:auto_generated.dataa[6]
dataa[7] => add_sub_60j:auto_generated.dataa[7]
dataa[8] => add_sub_60j:auto_generated.dataa[8]
dataa[9] => add_sub_60j:auto_generated.dataa[9]
datab[0] => add_sub_60j:auto_generated.datab[0]
datab[1] => add_sub_60j:auto_generated.datab[1]
datab[2] => add_sub_60j:auto_generated.datab[2]
datab[3] => add_sub_60j:auto_generated.datab[3]
datab[4] => add_sub_60j:auto_generated.datab[4]
datab[5] => add_sub_60j:auto_generated.datab[5]
datab[6] => add_sub_60j:auto_generated.datab[6]
datab[7] => add_sub_60j:auto_generated.datab[7]
datab[8] => add_sub_60j:auto_generated.datab[8]
datab[9] => add_sub_60j:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_60j:auto_generated.clock
aclr => add_sub_60j:auto_generated.aclr
clken => add_sub_60j:auto_generated.clken
result[0] <= add_sub_60j:auto_generated.result[0]
result[1] <= add_sub_60j:auto_generated.result[1]
result[2] <= add_sub_60j:auto_generated.result[2]
result[3] <= add_sub_60j:auto_generated.result[3]
result[4] <= add_sub_60j:auto_generated.result[4]
result[5] <= add_sub_60j:auto_generated.result[5]
result[6] <= add_sub_60j:auto_generated.result[6]
result[7] <= add_sub_60j:auto_generated.result[7]
result[8] <= add_sub_60j:auto_generated.result[8]
result[9] <= add_sub_60j:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[1].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated
aclr => pipeline_dffe[9].IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[1].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
data[0][8] => lpm_add_sub:adder[0].dataa[0]
data[0][9] => lpm_add_sub:adder[0].dataa[1]
data[0][10] => lpm_add_sub:adder[0].dataa[2]
data[0][11] => lpm_add_sub:adder[0].dataa[3]
data[0][12] => lpm_add_sub:adder[0].dataa[4]
data[0][13] => lpm_add_sub:adder[0].dataa[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => ~NO_FANOUT~
data[1][11] => ~NO_FANOUT~
data[1][12] => ~NO_FANOUT~
data[1][13] => ~NO_FANOUT~
cin => ~NO_FANOUT~
clk => clk_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= level_result_node[0][12].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= level_result_node[0][13].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[1].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
dataa[0] => add_sub_efh:auto_generated.dataa[0]
dataa[1] => add_sub_efh:auto_generated.dataa[1]
dataa[2] => add_sub_efh:auto_generated.dataa[2]
dataa[3] => add_sub_efh:auto_generated.dataa[3]
dataa[4] => add_sub_efh:auto_generated.dataa[4]
dataa[5] => add_sub_efh:auto_generated.dataa[5]
dataa[6] => add_sub_efh:auto_generated.dataa[6]
dataa[7] => add_sub_efh:auto_generated.dataa[7]
dataa[8] => add_sub_efh:auto_generated.dataa[8]
dataa[9] => add_sub_efh:auto_generated.dataa[9]
dataa[10] => add_sub_efh:auto_generated.dataa[10]
dataa[11] => add_sub_efh:auto_generated.dataa[11]
dataa[12] => add_sub_efh:auto_generated.dataa[12]
dataa[13] => add_sub_efh:auto_generated.dataa[13]
datab[0] => add_sub_efh:auto_generated.datab[0]
datab[1] => add_sub_efh:auto_generated.datab[1]
datab[2] => add_sub_efh:auto_generated.datab[2]
datab[3] => add_sub_efh:auto_generated.datab[3]
datab[4] => add_sub_efh:auto_generated.datab[4]
datab[5] => add_sub_efh:auto_generated.datab[5]
datab[6] => add_sub_efh:auto_generated.datab[6]
datab[7] => add_sub_efh:auto_generated.datab[7]
datab[8] => add_sub_efh:auto_generated.datab[8]
datab[9] => add_sub_efh:auto_generated.datab[9]
datab[10] => add_sub_efh:auto_generated.datab[10]
datab[11] => add_sub_efh:auto_generated.datab[11]
datab[12] => add_sub_efh:auto_generated.datab[12]
datab[13] => add_sub_efh:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_efh:auto_generated.result[0]
result[1] <= add_sub_efh:auto_generated.result[1]
result[2] <= add_sub_efh:auto_generated.result[2]
result[3] <= add_sub_efh:auto_generated.result[3]
result[4] <= add_sub_efh:auto_generated.result[4]
result[5] <= add_sub_efh:auto_generated.result[5]
result[6] <= add_sub_efh:auto_generated.result[6]
result[7] <= add_sub_efh:auto_generated.result[7]
result[8] <= add_sub_efh:auto_generated.result[8]
result[9] <= add_sub_efh:auto_generated.result[9]
result[10] <= add_sub_efh:auto_generated.result[10]
result[11] <= add_sub_efh:auto_generated.result[11]
result[12] <= add_sub_efh:auto_generated.result[12]
result[13] <= add_sub_efh:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[1].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_efh:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[1].mlt_inst|lpm_mult:lpm_mult_component|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
data[12] => result[12].DATAIN
data[13] => result[13].DATAIN
data[14] => result[14].DATAIN
data[15] => result[15].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[2].mlt_inst
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[2].mlt_inst|lpm_mult:lpm_mult_component
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
dataa[9] => multcore:mult_core.dataa[9]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
datab[3] => multcore:mult_core.datab[3]
datab[4] => multcore:mult_core.datab[4]
datab[5] => multcore:mult_core.datab[5]
sum[0] => ~NO_FANOUT~
aclr => multcore:mult_core.aclr
clock => multcore:mult_core.clock
clken => multcore:mult_core.clken
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]
result[11] <= altshift:external_latency_ffs.result[11]
result[12] <= altshift:external_latency_ffs.result[12]
result[13] <= altshift:external_latency_ffs.result[13]
result[14] <= altshift:external_latency_ffs.result[14]
result[15] <= altshift:external_latency_ffs.result[15]


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[2].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[9] => ina_reg_clkd[1].IN0
datab[0] => op_1.IN18
datab[0] => op_2.IN19
datab[0] => op_4.IN19
datab[0] => op_5.IN19
datab[0] => op_6.IN19
datab[0] => op_7.IN19
datab[0] => op_8.IN19
datab[0] => op_9.IN19
datab[0] => op_10.IN19
datab[0] => op_11.IN19
datab[0] => romout[0][0].IN1
datab[0] => romout[1][0].IN1
datab[0] => op_1.IN17
datab[0] => op_3.IN17
datab[0] => romout[0][1].IN1
datab[0] => romout[1][1].IN1
datab[0] => op_2.IN14
datab[0] => op_3.IN14
datab[0] => romout[0][2].IN1
datab[0] => romout[1][2].IN1
datab[0] => op_5.IN12
datab[0] => romout[0][3].IN1
datab[0] => romout[1][3].IN1
datab[0] => romout[2][0].IN1
datab[0] => romout[2][1].IN1
datab[0] => romout[2][2].IN1
datab[0] => romout[2][3].IN1
datab[1] => op_1.IN16
datab[1] => op_2.IN17
datab[1] => op_4.IN17
datab[1] => op_5.IN17
datab[1] => op_6.IN17
datab[1] => op_7.IN17
datab[1] => op_8.IN17
datab[1] => op_9.IN17
datab[1] => op_10.IN17
datab[1] => op_11.IN17
datab[1] => romout[0][1].IN1
datab[1] => romout[1][1].IN1
datab[1] => op_1.IN15
datab[1] => op_3.IN15
datab[1] => romout[0][2].IN1
datab[1] => romout[1][2].IN1
datab[1] => op_2.IN12
datab[1] => op_3.IN12
datab[1] => romout[0][3].IN1
datab[1] => romout[1][3].IN1
datab[1] => op_5.IN10
datab[1] => romout[0][4].IN1
datab[1] => romout[1][4].IN1
datab[1] => romout[2][1].IN1
datab[1] => romout[2][2].IN1
datab[1] => romout[2][3].IN1
datab[1] => romout[2][4].IN1
datab[2] => op_1.IN14
datab[2] => op_2.IN15
datab[2] => op_4.IN15
datab[2] => op_5.IN15
datab[2] => op_6.IN15
datab[2] => op_7.IN15
datab[2] => op_8.IN15
datab[2] => op_9.IN15
datab[2] => op_10.IN15
datab[2] => op_11.IN15
datab[2] => romout[0][2].IN1
datab[2] => romout[1][2].IN1
datab[2] => op_1.IN13
datab[2] => op_3.IN13
datab[2] => romout[0][3].IN1
datab[2] => romout[1][3].IN1
datab[2] => op_2.IN10
datab[2] => op_3.IN10
datab[2] => romout[0][4].IN1
datab[2] => romout[1][4].IN1
datab[2] => op_5.IN8
datab[2] => romout[0][5].IN1
datab[2] => romout[1][5].IN1
datab[2] => romout[2][2].IN1
datab[2] => romout[2][3].IN1
datab[2] => romout[2][4].IN1
datab[2] => romout[2][5].IN1
datab[3] => op_1.IN12
datab[3] => op_2.IN13
datab[3] => op_4.IN13
datab[3] => op_5.IN13
datab[3] => op_6.IN13
datab[3] => op_7.IN13
datab[3] => op_8.IN13
datab[3] => op_9.IN13
datab[3] => op_10.IN13
datab[3] => op_11.IN13
datab[3] => romout[0][3].IN1
datab[3] => romout[1][3].IN1
datab[3] => op_1.IN11
datab[3] => op_3.IN11
datab[3] => romout[0][4].IN1
datab[3] => romout[1][4].IN1
datab[3] => op_2.IN8
datab[3] => op_3.IN8
datab[3] => romout[0][5].IN1
datab[3] => romout[1][5].IN1
datab[3] => op_5.IN6
datab[3] => romout[0][6].IN1
datab[3] => romout[1][6].IN1
datab[3] => romout[2][3].IN1
datab[3] => romout[2][4].IN1
datab[3] => romout[2][5].IN1
datab[3] => romout[2][6].IN1
datab[4] => op_1.IN10
datab[4] => op_2.IN11
datab[4] => op_4.IN11
datab[4] => op_5.IN11
datab[4] => op_6.IN11
datab[4] => op_7.IN11
datab[4] => op_8.IN11
datab[4] => op_9.IN11
datab[4] => op_10.IN11
datab[4] => op_11.IN11
datab[4] => romout[0][4].IN1
datab[4] => romout[1][4].IN1
datab[4] => op_1.IN9
datab[4] => op_3.IN9
datab[4] => romout[0][5].IN1
datab[4] => romout[1][5].IN1
datab[4] => op_2.IN6
datab[4] => op_3.IN6
datab[4] => romout[0][6].IN1
datab[4] => romout[1][6].IN1
datab[4] => op_5.IN4
datab[4] => romout[0][7].IN1
datab[4] => romout[1][7].IN1
datab[4] => romout[2][4].IN1
datab[4] => romout[2][5].IN1
datab[4] => romout[2][6].IN1
datab[4] => romout[2][7].IN1
datab[5] => op_1.IN8
datab[5] => op_2.IN9
datab[5] => op_4.IN9
datab[5] => op_5.IN9
datab[5] => op_6.IN9
datab[5] => op_7.IN9
datab[5] => op_8.IN9
datab[5] => op_9.IN9
datab[5] => op_10.IN9
datab[5] => op_11.IN9
datab[5] => romout[0][5].IN1
datab[5] => romout[1][5].IN1
datab[5] => op_1.IN7
datab[5] => op_3.IN7
datab[5] => romout[0][6].IN1
datab[5] => romout[1][6].IN1
datab[5] => op_2.IN4
datab[5] => op_3.IN4
datab[5] => romout[0][7].IN1
datab[5] => romout[1][7].IN1
datab[5] => op_5.IN2
datab[5] => romout[0][8].IN1
datab[5] => romout[1][8].IN1
datab[5] => romout[2][5].IN1
datab[5] => romout[2][6].IN1
datab[5] => romout[2][7].IN1
datab[5] => romout[2][8].IN1
clock => _.IN0
clock => _.IN1
clock => _.IN2
aclr => _.IN0
aclr => _.IN1
aclr => _.IN2
clken => _.IN0
clken => _.IN1
clken => _.IN2
result[0] <= mpar_add:padder.result[0]
result[1] <= mpar_add:padder.result[1]
result[2] <= mpar_add:padder.result[2]
result[3] <= mpar_add:padder.result[3]
result[4] <= mpar_add:padder.result[4]
result[5] <= mpar_add:padder.result[5]
result[6] <= mpar_add:padder.result[6]
result[7] <= mpar_add:padder.result[7]
result[8] <= mpar_add:padder.result[8]
result[9] <= mpar_add:padder.result[9]
result[10] <= mpar_add:padder.result[10]
result[11] <= mpar_add:padder.result[11]
result[12] <= mpar_add:padder.result[12]
result[13] <= mpar_add:padder.result[13]
result[14] <= mpar_add:padder.result[14]
result[15] <= mpar_add:padder.result[15]


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[2].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder
data[0][0] => drop_bits_node[0][0].DATAIN
data[0][1] => drop_bits_node[0][1].DATAIN
data[0][2] => drop_bits_node[0][2].DATAIN
data[0][3] => drop_bits_node[0][3].DATAIN
data[0][4] => lpm_add_sub:adder[0].dataa[0]
data[0][5] => lpm_add_sub:adder[0].dataa[1]
data[0][6] => lpm_add_sub:adder[0].dataa[2]
data[0][7] => lpm_add_sub:adder[0].dataa[3]
data[0][8] => lpm_add_sub:adder[0].dataa[4]
data[0][9] => lpm_add_sub:adder[0].dataa[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[2][0] => single_input_node[0].DATAIN
data[2][1] => single_input_node[1].DATAIN
data[2][2] => single_input_node[2].DATAIN
data[2][3] => single_input_node[3].DATAIN
data[2][4] => single_input_node[4].DATAIN
data[2][5] => single_input_node[5].DATAIN
data[2][6] => single_input_node[6].DATAIN
data[2][7] => single_input_node[7].DATAIN
data[2][8] => single_input_node[8].DATAIN
data[2][9] => single_input_node[9].DATAIN
cin => ~NO_FANOUT~
clk => lpm_add_sub:adder[0].clock
clk => mpar_add:sub_par_add.clk
clk => drop_bits_node[0][3].CLK
clk => drop_bits_node[0][2].CLK
clk => drop_bits_node[0][1].CLK
clk => drop_bits_node[0][0].CLK
clk => single_input_node[9].CLK
clk => single_input_node[8].CLK
clk => single_input_node[7].CLK
clk => single_input_node[6].CLK
clk => single_input_node[5].CLK
clk => single_input_node[4].CLK
clk => single_input_node[3].CLK
clk => single_input_node[2].CLK
clk => single_input_node[1].CLK
clk => single_input_node[0].CLK
aclr => lpm_add_sub:adder[0].aclr
aclr => drop_bits_node[0][3].IN0
aclr => single_input_node[9].IN0
aclr => mpar_add:sub_par_add.aclr
clken => lpm_add_sub:adder[0].clken
clken => mpar_add:sub_par_add.clken
clken => drop_bits_node[0][3].ENA
clken => drop_bits_node[0][2].ENA
clken => drop_bits_node[0][1].ENA
clken => drop_bits_node[0][0].ENA
clken => single_input_node[9].ENA
clken => single_input_node[8].ENA
clken => single_input_node[7].ENA
clken => single_input_node[6].ENA
clken => single_input_node[5].ENA
clken => single_input_node[4].ENA
clken => single_input_node[3].ENA
clken => single_input_node[2].ENA
clken => single_input_node[1].ENA
clken => single_input_node[0].ENA
result[0] <= mpar_add:sub_par_add.result[0]
result[1] <= mpar_add:sub_par_add.result[1]
result[2] <= mpar_add:sub_par_add.result[2]
result[3] <= mpar_add:sub_par_add.result[3]
result[4] <= mpar_add:sub_par_add.result[4]
result[5] <= mpar_add:sub_par_add.result[5]
result[6] <= mpar_add:sub_par_add.result[6]
result[7] <= mpar_add:sub_par_add.result[7]
result[8] <= mpar_add:sub_par_add.result[8]
result[9] <= mpar_add:sub_par_add.result[9]
result[10] <= mpar_add:sub_par_add.result[10]
result[11] <= mpar_add:sub_par_add.result[11]
result[12] <= mpar_add:sub_par_add.result[12]
result[13] <= mpar_add:sub_par_add.result[13]
result[14] <= mpar_add:sub_par_add.result[14]
result[15] <= mpar_add:sub_par_add.result[15]
result[16] <= mpar_add:sub_par_add.result[16]
result[17] <= mpar_add:sub_par_add.result[17]
result[18] <= mpar_add:sub_par_add.result[18]
result[19] <= mpar_add:sub_par_add.result[19]
result[20] <= mpar_add:sub_par_add.result[20]
result[21] <= mpar_add:sub_par_add.result[21]
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[2].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_60j:auto_generated.dataa[0]
dataa[1] => add_sub_60j:auto_generated.dataa[1]
dataa[2] => add_sub_60j:auto_generated.dataa[2]
dataa[3] => add_sub_60j:auto_generated.dataa[3]
dataa[4] => add_sub_60j:auto_generated.dataa[4]
dataa[5] => add_sub_60j:auto_generated.dataa[5]
dataa[6] => add_sub_60j:auto_generated.dataa[6]
dataa[7] => add_sub_60j:auto_generated.dataa[7]
dataa[8] => add_sub_60j:auto_generated.dataa[8]
dataa[9] => add_sub_60j:auto_generated.dataa[9]
datab[0] => add_sub_60j:auto_generated.datab[0]
datab[1] => add_sub_60j:auto_generated.datab[1]
datab[2] => add_sub_60j:auto_generated.datab[2]
datab[3] => add_sub_60j:auto_generated.datab[3]
datab[4] => add_sub_60j:auto_generated.datab[4]
datab[5] => add_sub_60j:auto_generated.datab[5]
datab[6] => add_sub_60j:auto_generated.datab[6]
datab[7] => add_sub_60j:auto_generated.datab[7]
datab[8] => add_sub_60j:auto_generated.datab[8]
datab[9] => add_sub_60j:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_60j:auto_generated.clock
aclr => add_sub_60j:auto_generated.aclr
clken => add_sub_60j:auto_generated.clken
result[0] <= add_sub_60j:auto_generated.result[0]
result[1] <= add_sub_60j:auto_generated.result[1]
result[2] <= add_sub_60j:auto_generated.result[2]
result[3] <= add_sub_60j:auto_generated.result[3]
result[4] <= add_sub_60j:auto_generated.result[4]
result[5] <= add_sub_60j:auto_generated.result[5]
result[6] <= add_sub_60j:auto_generated.result[6]
result[7] <= add_sub_60j:auto_generated.result[7]
result[8] <= add_sub_60j:auto_generated.result[8]
result[9] <= add_sub_60j:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[2].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated
aclr => pipeline_dffe[9].IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[2].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
data[0][8] => lpm_add_sub:adder[0].dataa[0]
data[0][9] => lpm_add_sub:adder[0].dataa[1]
data[0][10] => lpm_add_sub:adder[0].dataa[2]
data[0][11] => lpm_add_sub:adder[0].dataa[3]
data[0][12] => lpm_add_sub:adder[0].dataa[4]
data[0][13] => lpm_add_sub:adder[0].dataa[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => ~NO_FANOUT~
data[1][11] => ~NO_FANOUT~
data[1][12] => ~NO_FANOUT~
data[1][13] => ~NO_FANOUT~
cin => ~NO_FANOUT~
clk => clk_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= level_result_node[0][12].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= level_result_node[0][13].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[2].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
dataa[0] => add_sub_efh:auto_generated.dataa[0]
dataa[1] => add_sub_efh:auto_generated.dataa[1]
dataa[2] => add_sub_efh:auto_generated.dataa[2]
dataa[3] => add_sub_efh:auto_generated.dataa[3]
dataa[4] => add_sub_efh:auto_generated.dataa[4]
dataa[5] => add_sub_efh:auto_generated.dataa[5]
dataa[6] => add_sub_efh:auto_generated.dataa[6]
dataa[7] => add_sub_efh:auto_generated.dataa[7]
dataa[8] => add_sub_efh:auto_generated.dataa[8]
dataa[9] => add_sub_efh:auto_generated.dataa[9]
dataa[10] => add_sub_efh:auto_generated.dataa[10]
dataa[11] => add_sub_efh:auto_generated.dataa[11]
dataa[12] => add_sub_efh:auto_generated.dataa[12]
dataa[13] => add_sub_efh:auto_generated.dataa[13]
datab[0] => add_sub_efh:auto_generated.datab[0]
datab[1] => add_sub_efh:auto_generated.datab[1]
datab[2] => add_sub_efh:auto_generated.datab[2]
datab[3] => add_sub_efh:auto_generated.datab[3]
datab[4] => add_sub_efh:auto_generated.datab[4]
datab[5] => add_sub_efh:auto_generated.datab[5]
datab[6] => add_sub_efh:auto_generated.datab[6]
datab[7] => add_sub_efh:auto_generated.datab[7]
datab[8] => add_sub_efh:auto_generated.datab[8]
datab[9] => add_sub_efh:auto_generated.datab[9]
datab[10] => add_sub_efh:auto_generated.datab[10]
datab[11] => add_sub_efh:auto_generated.datab[11]
datab[12] => add_sub_efh:auto_generated.datab[12]
datab[13] => add_sub_efh:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_efh:auto_generated.result[0]
result[1] <= add_sub_efh:auto_generated.result[1]
result[2] <= add_sub_efh:auto_generated.result[2]
result[3] <= add_sub_efh:auto_generated.result[3]
result[4] <= add_sub_efh:auto_generated.result[4]
result[5] <= add_sub_efh:auto_generated.result[5]
result[6] <= add_sub_efh:auto_generated.result[6]
result[7] <= add_sub_efh:auto_generated.result[7]
result[8] <= add_sub_efh:auto_generated.result[8]
result[9] <= add_sub_efh:auto_generated.result[9]
result[10] <= add_sub_efh:auto_generated.result[10]
result[11] <= add_sub_efh:auto_generated.result[11]
result[12] <= add_sub_efh:auto_generated.result[12]
result[13] <= add_sub_efh:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[2].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_efh:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[2].mlt_inst|lpm_mult:lpm_mult_component|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
data[12] => result[12].DATAIN
data[13] => result[13].DATAIN
data[14] => result[14].DATAIN
data[15] => result[15].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst|lpm_mult:lpm_mult_component
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
dataa[9] => multcore:mult_core.dataa[9]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
datab[3] => multcore:mult_core.datab[3]
datab[4] => multcore:mult_core.datab[4]
datab[5] => multcore:mult_core.datab[5]
sum[0] => ~NO_FANOUT~
aclr => multcore:mult_core.aclr
clock => multcore:mult_core.clock
clken => multcore:mult_core.clken
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]
result[11] <= altshift:external_latency_ffs.result[11]
result[12] <= altshift:external_latency_ffs.result[12]
result[13] <= altshift:external_latency_ffs.result[13]
result[14] <= altshift:external_latency_ffs.result[14]
result[15] <= altshift:external_latency_ffs.result[15]


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[9] => ina_reg_clkd[1].IN0
datab[0] => op_1.IN18
datab[0] => op_2.IN19
datab[0] => op_4.IN19
datab[0] => op_5.IN19
datab[0] => op_6.IN19
datab[0] => op_7.IN19
datab[0] => op_8.IN19
datab[0] => op_9.IN19
datab[0] => op_10.IN19
datab[0] => op_11.IN19
datab[0] => romout[0][0].IN1
datab[0] => romout[1][0].IN1
datab[0] => op_1.IN17
datab[0] => op_3.IN17
datab[0] => romout[0][1].IN1
datab[0] => romout[1][1].IN1
datab[0] => op_2.IN14
datab[0] => op_3.IN14
datab[0] => romout[0][2].IN1
datab[0] => romout[1][2].IN1
datab[0] => op_5.IN12
datab[0] => romout[0][3].IN1
datab[0] => romout[1][3].IN1
datab[0] => romout[2][0].IN1
datab[0] => romout[2][1].IN1
datab[0] => romout[2][2].IN1
datab[0] => romout[2][3].IN1
datab[1] => op_1.IN16
datab[1] => op_2.IN17
datab[1] => op_4.IN17
datab[1] => op_5.IN17
datab[1] => op_6.IN17
datab[1] => op_7.IN17
datab[1] => op_8.IN17
datab[1] => op_9.IN17
datab[1] => op_10.IN17
datab[1] => op_11.IN17
datab[1] => romout[0][1].IN1
datab[1] => romout[1][1].IN1
datab[1] => op_1.IN15
datab[1] => op_3.IN15
datab[1] => romout[0][2].IN1
datab[1] => romout[1][2].IN1
datab[1] => op_2.IN12
datab[1] => op_3.IN12
datab[1] => romout[0][3].IN1
datab[1] => romout[1][3].IN1
datab[1] => op_5.IN10
datab[1] => romout[0][4].IN1
datab[1] => romout[1][4].IN1
datab[1] => romout[2][1].IN1
datab[1] => romout[2][2].IN1
datab[1] => romout[2][3].IN1
datab[1] => romout[2][4].IN1
datab[2] => op_1.IN14
datab[2] => op_2.IN15
datab[2] => op_4.IN15
datab[2] => op_5.IN15
datab[2] => op_6.IN15
datab[2] => op_7.IN15
datab[2] => op_8.IN15
datab[2] => op_9.IN15
datab[2] => op_10.IN15
datab[2] => op_11.IN15
datab[2] => romout[0][2].IN1
datab[2] => romout[1][2].IN1
datab[2] => op_1.IN13
datab[2] => op_3.IN13
datab[2] => romout[0][3].IN1
datab[2] => romout[1][3].IN1
datab[2] => op_2.IN10
datab[2] => op_3.IN10
datab[2] => romout[0][4].IN1
datab[2] => romout[1][4].IN1
datab[2] => op_5.IN8
datab[2] => romout[0][5].IN1
datab[2] => romout[1][5].IN1
datab[2] => romout[2][2].IN1
datab[2] => romout[2][3].IN1
datab[2] => romout[2][4].IN1
datab[2] => romout[2][5].IN1
datab[3] => op_1.IN12
datab[3] => op_2.IN13
datab[3] => op_4.IN13
datab[3] => op_5.IN13
datab[3] => op_6.IN13
datab[3] => op_7.IN13
datab[3] => op_8.IN13
datab[3] => op_9.IN13
datab[3] => op_10.IN13
datab[3] => op_11.IN13
datab[3] => romout[0][3].IN1
datab[3] => romout[1][3].IN1
datab[3] => op_1.IN11
datab[3] => op_3.IN11
datab[3] => romout[0][4].IN1
datab[3] => romout[1][4].IN1
datab[3] => op_2.IN8
datab[3] => op_3.IN8
datab[3] => romout[0][5].IN1
datab[3] => romout[1][5].IN1
datab[3] => op_5.IN6
datab[3] => romout[0][6].IN1
datab[3] => romout[1][6].IN1
datab[3] => romout[2][3].IN1
datab[3] => romout[2][4].IN1
datab[3] => romout[2][5].IN1
datab[3] => romout[2][6].IN1
datab[4] => op_1.IN10
datab[4] => op_2.IN11
datab[4] => op_4.IN11
datab[4] => op_5.IN11
datab[4] => op_6.IN11
datab[4] => op_7.IN11
datab[4] => op_8.IN11
datab[4] => op_9.IN11
datab[4] => op_10.IN11
datab[4] => op_11.IN11
datab[4] => romout[0][4].IN1
datab[4] => romout[1][4].IN1
datab[4] => op_1.IN9
datab[4] => op_3.IN9
datab[4] => romout[0][5].IN1
datab[4] => romout[1][5].IN1
datab[4] => op_2.IN6
datab[4] => op_3.IN6
datab[4] => romout[0][6].IN1
datab[4] => romout[1][6].IN1
datab[4] => op_5.IN4
datab[4] => romout[0][7].IN1
datab[4] => romout[1][7].IN1
datab[4] => romout[2][4].IN1
datab[4] => romout[2][5].IN1
datab[4] => romout[2][6].IN1
datab[4] => romout[2][7].IN1
datab[5] => op_1.IN8
datab[5] => op_2.IN9
datab[5] => op_4.IN9
datab[5] => op_5.IN9
datab[5] => op_6.IN9
datab[5] => op_7.IN9
datab[5] => op_8.IN9
datab[5] => op_9.IN9
datab[5] => op_10.IN9
datab[5] => op_11.IN9
datab[5] => romout[0][5].IN1
datab[5] => romout[1][5].IN1
datab[5] => op_1.IN7
datab[5] => op_3.IN7
datab[5] => romout[0][6].IN1
datab[5] => romout[1][6].IN1
datab[5] => op_2.IN4
datab[5] => op_3.IN4
datab[5] => romout[0][7].IN1
datab[5] => romout[1][7].IN1
datab[5] => op_5.IN2
datab[5] => romout[0][8].IN1
datab[5] => romout[1][8].IN1
datab[5] => romout[2][5].IN1
datab[5] => romout[2][6].IN1
datab[5] => romout[2][7].IN1
datab[5] => romout[2][8].IN1
clock => _.IN0
clock => _.IN1
clock => _.IN2
aclr => _.IN0
aclr => _.IN1
aclr => _.IN2
clken => _.IN0
clken => _.IN1
clken => _.IN2
result[0] <= mpar_add:padder.result[0]
result[1] <= mpar_add:padder.result[1]
result[2] <= mpar_add:padder.result[2]
result[3] <= mpar_add:padder.result[3]
result[4] <= mpar_add:padder.result[4]
result[5] <= mpar_add:padder.result[5]
result[6] <= mpar_add:padder.result[6]
result[7] <= mpar_add:padder.result[7]
result[8] <= mpar_add:padder.result[8]
result[9] <= mpar_add:padder.result[9]
result[10] <= mpar_add:padder.result[10]
result[11] <= mpar_add:padder.result[11]
result[12] <= mpar_add:padder.result[12]
result[13] <= mpar_add:padder.result[13]
result[14] <= mpar_add:padder.result[14]
result[15] <= mpar_add:padder.result[15]


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder
data[0][0] => drop_bits_node[0][0].DATAIN
data[0][1] => drop_bits_node[0][1].DATAIN
data[0][2] => drop_bits_node[0][2].DATAIN
data[0][3] => drop_bits_node[0][3].DATAIN
data[0][4] => lpm_add_sub:adder[0].dataa[0]
data[0][5] => lpm_add_sub:adder[0].dataa[1]
data[0][6] => lpm_add_sub:adder[0].dataa[2]
data[0][7] => lpm_add_sub:adder[0].dataa[3]
data[0][8] => lpm_add_sub:adder[0].dataa[4]
data[0][9] => lpm_add_sub:adder[0].dataa[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[2][0] => single_input_node[0].DATAIN
data[2][1] => single_input_node[1].DATAIN
data[2][2] => single_input_node[2].DATAIN
data[2][3] => single_input_node[3].DATAIN
data[2][4] => single_input_node[4].DATAIN
data[2][5] => single_input_node[5].DATAIN
data[2][6] => single_input_node[6].DATAIN
data[2][7] => single_input_node[7].DATAIN
data[2][8] => single_input_node[8].DATAIN
data[2][9] => single_input_node[9].DATAIN
cin => ~NO_FANOUT~
clk => lpm_add_sub:adder[0].clock
clk => mpar_add:sub_par_add.clk
clk => drop_bits_node[0][3].CLK
clk => drop_bits_node[0][2].CLK
clk => drop_bits_node[0][1].CLK
clk => drop_bits_node[0][0].CLK
clk => single_input_node[9].CLK
clk => single_input_node[8].CLK
clk => single_input_node[7].CLK
clk => single_input_node[6].CLK
clk => single_input_node[5].CLK
clk => single_input_node[4].CLK
clk => single_input_node[3].CLK
clk => single_input_node[2].CLK
clk => single_input_node[1].CLK
clk => single_input_node[0].CLK
aclr => lpm_add_sub:adder[0].aclr
aclr => drop_bits_node[0][3].IN0
aclr => single_input_node[9].IN0
aclr => mpar_add:sub_par_add.aclr
clken => lpm_add_sub:adder[0].clken
clken => mpar_add:sub_par_add.clken
clken => drop_bits_node[0][3].ENA
clken => drop_bits_node[0][2].ENA
clken => drop_bits_node[0][1].ENA
clken => drop_bits_node[0][0].ENA
clken => single_input_node[9].ENA
clken => single_input_node[8].ENA
clken => single_input_node[7].ENA
clken => single_input_node[6].ENA
clken => single_input_node[5].ENA
clken => single_input_node[4].ENA
clken => single_input_node[3].ENA
clken => single_input_node[2].ENA
clken => single_input_node[1].ENA
clken => single_input_node[0].ENA
result[0] <= mpar_add:sub_par_add.result[0]
result[1] <= mpar_add:sub_par_add.result[1]
result[2] <= mpar_add:sub_par_add.result[2]
result[3] <= mpar_add:sub_par_add.result[3]
result[4] <= mpar_add:sub_par_add.result[4]
result[5] <= mpar_add:sub_par_add.result[5]
result[6] <= mpar_add:sub_par_add.result[6]
result[7] <= mpar_add:sub_par_add.result[7]
result[8] <= mpar_add:sub_par_add.result[8]
result[9] <= mpar_add:sub_par_add.result[9]
result[10] <= mpar_add:sub_par_add.result[10]
result[11] <= mpar_add:sub_par_add.result[11]
result[12] <= mpar_add:sub_par_add.result[12]
result[13] <= mpar_add:sub_par_add.result[13]
result[14] <= mpar_add:sub_par_add.result[14]
result[15] <= mpar_add:sub_par_add.result[15]
result[16] <= mpar_add:sub_par_add.result[16]
result[17] <= mpar_add:sub_par_add.result[17]
result[18] <= mpar_add:sub_par_add.result[18]
result[19] <= mpar_add:sub_par_add.result[19]
result[20] <= mpar_add:sub_par_add.result[20]
result[21] <= mpar_add:sub_par_add.result[21]
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_60j:auto_generated.dataa[0]
dataa[1] => add_sub_60j:auto_generated.dataa[1]
dataa[2] => add_sub_60j:auto_generated.dataa[2]
dataa[3] => add_sub_60j:auto_generated.dataa[3]
dataa[4] => add_sub_60j:auto_generated.dataa[4]
dataa[5] => add_sub_60j:auto_generated.dataa[5]
dataa[6] => add_sub_60j:auto_generated.dataa[6]
dataa[7] => add_sub_60j:auto_generated.dataa[7]
dataa[8] => add_sub_60j:auto_generated.dataa[8]
dataa[9] => add_sub_60j:auto_generated.dataa[9]
datab[0] => add_sub_60j:auto_generated.datab[0]
datab[1] => add_sub_60j:auto_generated.datab[1]
datab[2] => add_sub_60j:auto_generated.datab[2]
datab[3] => add_sub_60j:auto_generated.datab[3]
datab[4] => add_sub_60j:auto_generated.datab[4]
datab[5] => add_sub_60j:auto_generated.datab[5]
datab[6] => add_sub_60j:auto_generated.datab[6]
datab[7] => add_sub_60j:auto_generated.datab[7]
datab[8] => add_sub_60j:auto_generated.datab[8]
datab[9] => add_sub_60j:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_60j:auto_generated.clock
aclr => add_sub_60j:auto_generated.aclr
clken => add_sub_60j:auto_generated.clken
result[0] <= add_sub_60j:auto_generated.result[0]
result[1] <= add_sub_60j:auto_generated.result[1]
result[2] <= add_sub_60j:auto_generated.result[2]
result[3] <= add_sub_60j:auto_generated.result[3]
result[4] <= add_sub_60j:auto_generated.result[4]
result[5] <= add_sub_60j:auto_generated.result[5]
result[6] <= add_sub_60j:auto_generated.result[6]
result[7] <= add_sub_60j:auto_generated.result[7]
result[8] <= add_sub_60j:auto_generated.result[8]
result[9] <= add_sub_60j:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated
aclr => pipeline_dffe[9].IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
data[0][8] => lpm_add_sub:adder[0].dataa[0]
data[0][9] => lpm_add_sub:adder[0].dataa[1]
data[0][10] => lpm_add_sub:adder[0].dataa[2]
data[0][11] => lpm_add_sub:adder[0].dataa[3]
data[0][12] => lpm_add_sub:adder[0].dataa[4]
data[0][13] => lpm_add_sub:adder[0].dataa[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => ~NO_FANOUT~
data[1][11] => ~NO_FANOUT~
data[1][12] => ~NO_FANOUT~
data[1][13] => ~NO_FANOUT~
cin => ~NO_FANOUT~
clk => clk_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= level_result_node[0][12].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= level_result_node[0][13].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
dataa[0] => add_sub_efh:auto_generated.dataa[0]
dataa[1] => add_sub_efh:auto_generated.dataa[1]
dataa[2] => add_sub_efh:auto_generated.dataa[2]
dataa[3] => add_sub_efh:auto_generated.dataa[3]
dataa[4] => add_sub_efh:auto_generated.dataa[4]
dataa[5] => add_sub_efh:auto_generated.dataa[5]
dataa[6] => add_sub_efh:auto_generated.dataa[6]
dataa[7] => add_sub_efh:auto_generated.dataa[7]
dataa[8] => add_sub_efh:auto_generated.dataa[8]
dataa[9] => add_sub_efh:auto_generated.dataa[9]
dataa[10] => add_sub_efh:auto_generated.dataa[10]
dataa[11] => add_sub_efh:auto_generated.dataa[11]
dataa[12] => add_sub_efh:auto_generated.dataa[12]
dataa[13] => add_sub_efh:auto_generated.dataa[13]
datab[0] => add_sub_efh:auto_generated.datab[0]
datab[1] => add_sub_efh:auto_generated.datab[1]
datab[2] => add_sub_efh:auto_generated.datab[2]
datab[3] => add_sub_efh:auto_generated.datab[3]
datab[4] => add_sub_efh:auto_generated.datab[4]
datab[5] => add_sub_efh:auto_generated.datab[5]
datab[6] => add_sub_efh:auto_generated.datab[6]
datab[7] => add_sub_efh:auto_generated.datab[7]
datab[8] => add_sub_efh:auto_generated.datab[8]
datab[9] => add_sub_efh:auto_generated.datab[9]
datab[10] => add_sub_efh:auto_generated.datab[10]
datab[11] => add_sub_efh:auto_generated.datab[11]
datab[12] => add_sub_efh:auto_generated.datab[12]
datab[13] => add_sub_efh:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_efh:auto_generated.result[0]
result[1] <= add_sub_efh:auto_generated.result[1]
result[2] <= add_sub_efh:auto_generated.result[2]
result[3] <= add_sub_efh:auto_generated.result[3]
result[4] <= add_sub_efh:auto_generated.result[4]
result[5] <= add_sub_efh:auto_generated.result[5]
result[6] <= add_sub_efh:auto_generated.result[6]
result[7] <= add_sub_efh:auto_generated.result[7]
result[8] <= add_sub_efh:auto_generated.result[8]
result[9] <= add_sub_efh:auto_generated.result[9]
result[10] <= add_sub_efh:auto_generated.result[10]
result[11] <= add_sub_efh:auto_generated.result[11]
result[12] <= add_sub_efh:auto_generated.result[12]
result[13] <= add_sub_efh:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_efh:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst|lpm_mult:lpm_mult_component|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
data[12] => result[12].DATAIN
data[13] => result[13].DATAIN
data[14] => result[14].DATAIN
data[15] => result[15].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[4].mlt_inst
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[4].mlt_inst|lpm_mult:lpm_mult_component
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
dataa[9] => multcore:mult_core.dataa[9]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
datab[3] => multcore:mult_core.datab[3]
datab[4] => multcore:mult_core.datab[4]
datab[5] => multcore:mult_core.datab[5]
sum[0] => ~NO_FANOUT~
aclr => multcore:mult_core.aclr
clock => multcore:mult_core.clock
clken => multcore:mult_core.clken
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]
result[11] <= altshift:external_latency_ffs.result[11]
result[12] <= altshift:external_latency_ffs.result[12]
result[13] <= altshift:external_latency_ffs.result[13]
result[14] <= altshift:external_latency_ffs.result[14]
result[15] <= altshift:external_latency_ffs.result[15]


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[4].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[9] => ina_reg_clkd[1].IN0
datab[0] => op_1.IN18
datab[0] => op_2.IN19
datab[0] => op_4.IN19
datab[0] => op_5.IN19
datab[0] => op_6.IN19
datab[0] => op_7.IN19
datab[0] => op_8.IN19
datab[0] => op_9.IN19
datab[0] => op_10.IN19
datab[0] => op_11.IN19
datab[0] => romout[0][0].IN1
datab[0] => romout[1][0].IN1
datab[0] => op_1.IN17
datab[0] => op_3.IN17
datab[0] => romout[0][1].IN1
datab[0] => romout[1][1].IN1
datab[0] => op_2.IN14
datab[0] => op_3.IN14
datab[0] => romout[0][2].IN1
datab[0] => romout[1][2].IN1
datab[0] => op_5.IN12
datab[0] => romout[0][3].IN1
datab[0] => romout[1][3].IN1
datab[0] => romout[2][0].IN1
datab[0] => romout[2][1].IN1
datab[0] => romout[2][2].IN1
datab[0] => romout[2][3].IN1
datab[1] => op_1.IN16
datab[1] => op_2.IN17
datab[1] => op_4.IN17
datab[1] => op_5.IN17
datab[1] => op_6.IN17
datab[1] => op_7.IN17
datab[1] => op_8.IN17
datab[1] => op_9.IN17
datab[1] => op_10.IN17
datab[1] => op_11.IN17
datab[1] => romout[0][1].IN1
datab[1] => romout[1][1].IN1
datab[1] => op_1.IN15
datab[1] => op_3.IN15
datab[1] => romout[0][2].IN1
datab[1] => romout[1][2].IN1
datab[1] => op_2.IN12
datab[1] => op_3.IN12
datab[1] => romout[0][3].IN1
datab[1] => romout[1][3].IN1
datab[1] => op_5.IN10
datab[1] => romout[0][4].IN1
datab[1] => romout[1][4].IN1
datab[1] => romout[2][1].IN1
datab[1] => romout[2][2].IN1
datab[1] => romout[2][3].IN1
datab[1] => romout[2][4].IN1
datab[2] => op_1.IN14
datab[2] => op_2.IN15
datab[2] => op_4.IN15
datab[2] => op_5.IN15
datab[2] => op_6.IN15
datab[2] => op_7.IN15
datab[2] => op_8.IN15
datab[2] => op_9.IN15
datab[2] => op_10.IN15
datab[2] => op_11.IN15
datab[2] => romout[0][2].IN1
datab[2] => romout[1][2].IN1
datab[2] => op_1.IN13
datab[2] => op_3.IN13
datab[2] => romout[0][3].IN1
datab[2] => romout[1][3].IN1
datab[2] => op_2.IN10
datab[2] => op_3.IN10
datab[2] => romout[0][4].IN1
datab[2] => romout[1][4].IN1
datab[2] => op_5.IN8
datab[2] => romout[0][5].IN1
datab[2] => romout[1][5].IN1
datab[2] => romout[2][2].IN1
datab[2] => romout[2][3].IN1
datab[2] => romout[2][4].IN1
datab[2] => romout[2][5].IN1
datab[3] => op_1.IN12
datab[3] => op_2.IN13
datab[3] => op_4.IN13
datab[3] => op_5.IN13
datab[3] => op_6.IN13
datab[3] => op_7.IN13
datab[3] => op_8.IN13
datab[3] => op_9.IN13
datab[3] => op_10.IN13
datab[3] => op_11.IN13
datab[3] => romout[0][3].IN1
datab[3] => romout[1][3].IN1
datab[3] => op_1.IN11
datab[3] => op_3.IN11
datab[3] => romout[0][4].IN1
datab[3] => romout[1][4].IN1
datab[3] => op_2.IN8
datab[3] => op_3.IN8
datab[3] => romout[0][5].IN1
datab[3] => romout[1][5].IN1
datab[3] => op_5.IN6
datab[3] => romout[0][6].IN1
datab[3] => romout[1][6].IN1
datab[3] => romout[2][3].IN1
datab[3] => romout[2][4].IN1
datab[3] => romout[2][5].IN1
datab[3] => romout[2][6].IN1
datab[4] => op_1.IN10
datab[4] => op_2.IN11
datab[4] => op_4.IN11
datab[4] => op_5.IN11
datab[4] => op_6.IN11
datab[4] => op_7.IN11
datab[4] => op_8.IN11
datab[4] => op_9.IN11
datab[4] => op_10.IN11
datab[4] => op_11.IN11
datab[4] => romout[0][4].IN1
datab[4] => romout[1][4].IN1
datab[4] => op_1.IN9
datab[4] => op_3.IN9
datab[4] => romout[0][5].IN1
datab[4] => romout[1][5].IN1
datab[4] => op_2.IN6
datab[4] => op_3.IN6
datab[4] => romout[0][6].IN1
datab[4] => romout[1][6].IN1
datab[4] => op_5.IN4
datab[4] => romout[0][7].IN1
datab[4] => romout[1][7].IN1
datab[4] => romout[2][4].IN1
datab[4] => romout[2][5].IN1
datab[4] => romout[2][6].IN1
datab[4] => romout[2][7].IN1
datab[5] => op_1.IN8
datab[5] => op_2.IN9
datab[5] => op_4.IN9
datab[5] => op_5.IN9
datab[5] => op_6.IN9
datab[5] => op_7.IN9
datab[5] => op_8.IN9
datab[5] => op_9.IN9
datab[5] => op_10.IN9
datab[5] => op_11.IN9
datab[5] => romout[0][5].IN1
datab[5] => romout[1][5].IN1
datab[5] => op_1.IN7
datab[5] => op_3.IN7
datab[5] => romout[0][6].IN1
datab[5] => romout[1][6].IN1
datab[5] => op_2.IN4
datab[5] => op_3.IN4
datab[5] => romout[0][7].IN1
datab[5] => romout[1][7].IN1
datab[5] => op_5.IN2
datab[5] => romout[0][8].IN1
datab[5] => romout[1][8].IN1
datab[5] => romout[2][5].IN1
datab[5] => romout[2][6].IN1
datab[5] => romout[2][7].IN1
datab[5] => romout[2][8].IN1
clock => _.IN0
clock => _.IN1
clock => _.IN2
aclr => _.IN0
aclr => _.IN1
aclr => _.IN2
clken => _.IN0
clken => _.IN1
clken => _.IN2
result[0] <= mpar_add:padder.result[0]
result[1] <= mpar_add:padder.result[1]
result[2] <= mpar_add:padder.result[2]
result[3] <= mpar_add:padder.result[3]
result[4] <= mpar_add:padder.result[4]
result[5] <= mpar_add:padder.result[5]
result[6] <= mpar_add:padder.result[6]
result[7] <= mpar_add:padder.result[7]
result[8] <= mpar_add:padder.result[8]
result[9] <= mpar_add:padder.result[9]
result[10] <= mpar_add:padder.result[10]
result[11] <= mpar_add:padder.result[11]
result[12] <= mpar_add:padder.result[12]
result[13] <= mpar_add:padder.result[13]
result[14] <= mpar_add:padder.result[14]
result[15] <= mpar_add:padder.result[15]


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[4].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder
data[0][0] => drop_bits_node[0][0].DATAIN
data[0][1] => drop_bits_node[0][1].DATAIN
data[0][2] => drop_bits_node[0][2].DATAIN
data[0][3] => drop_bits_node[0][3].DATAIN
data[0][4] => lpm_add_sub:adder[0].dataa[0]
data[0][5] => lpm_add_sub:adder[0].dataa[1]
data[0][6] => lpm_add_sub:adder[0].dataa[2]
data[0][7] => lpm_add_sub:adder[0].dataa[3]
data[0][8] => lpm_add_sub:adder[0].dataa[4]
data[0][9] => lpm_add_sub:adder[0].dataa[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[2][0] => single_input_node[0].DATAIN
data[2][1] => single_input_node[1].DATAIN
data[2][2] => single_input_node[2].DATAIN
data[2][3] => single_input_node[3].DATAIN
data[2][4] => single_input_node[4].DATAIN
data[2][5] => single_input_node[5].DATAIN
data[2][6] => single_input_node[6].DATAIN
data[2][7] => single_input_node[7].DATAIN
data[2][8] => single_input_node[8].DATAIN
data[2][9] => single_input_node[9].DATAIN
cin => ~NO_FANOUT~
clk => lpm_add_sub:adder[0].clock
clk => mpar_add:sub_par_add.clk
clk => drop_bits_node[0][3].CLK
clk => drop_bits_node[0][2].CLK
clk => drop_bits_node[0][1].CLK
clk => drop_bits_node[0][0].CLK
clk => single_input_node[9].CLK
clk => single_input_node[8].CLK
clk => single_input_node[7].CLK
clk => single_input_node[6].CLK
clk => single_input_node[5].CLK
clk => single_input_node[4].CLK
clk => single_input_node[3].CLK
clk => single_input_node[2].CLK
clk => single_input_node[1].CLK
clk => single_input_node[0].CLK
aclr => lpm_add_sub:adder[0].aclr
aclr => drop_bits_node[0][3].IN0
aclr => single_input_node[9].IN0
aclr => mpar_add:sub_par_add.aclr
clken => lpm_add_sub:adder[0].clken
clken => mpar_add:sub_par_add.clken
clken => drop_bits_node[0][3].ENA
clken => drop_bits_node[0][2].ENA
clken => drop_bits_node[0][1].ENA
clken => drop_bits_node[0][0].ENA
clken => single_input_node[9].ENA
clken => single_input_node[8].ENA
clken => single_input_node[7].ENA
clken => single_input_node[6].ENA
clken => single_input_node[5].ENA
clken => single_input_node[4].ENA
clken => single_input_node[3].ENA
clken => single_input_node[2].ENA
clken => single_input_node[1].ENA
clken => single_input_node[0].ENA
result[0] <= mpar_add:sub_par_add.result[0]
result[1] <= mpar_add:sub_par_add.result[1]
result[2] <= mpar_add:sub_par_add.result[2]
result[3] <= mpar_add:sub_par_add.result[3]
result[4] <= mpar_add:sub_par_add.result[4]
result[5] <= mpar_add:sub_par_add.result[5]
result[6] <= mpar_add:sub_par_add.result[6]
result[7] <= mpar_add:sub_par_add.result[7]
result[8] <= mpar_add:sub_par_add.result[8]
result[9] <= mpar_add:sub_par_add.result[9]
result[10] <= mpar_add:sub_par_add.result[10]
result[11] <= mpar_add:sub_par_add.result[11]
result[12] <= mpar_add:sub_par_add.result[12]
result[13] <= mpar_add:sub_par_add.result[13]
result[14] <= mpar_add:sub_par_add.result[14]
result[15] <= mpar_add:sub_par_add.result[15]
result[16] <= mpar_add:sub_par_add.result[16]
result[17] <= mpar_add:sub_par_add.result[17]
result[18] <= mpar_add:sub_par_add.result[18]
result[19] <= mpar_add:sub_par_add.result[19]
result[20] <= mpar_add:sub_par_add.result[20]
result[21] <= mpar_add:sub_par_add.result[21]
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[4].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_60j:auto_generated.dataa[0]
dataa[1] => add_sub_60j:auto_generated.dataa[1]
dataa[2] => add_sub_60j:auto_generated.dataa[2]
dataa[3] => add_sub_60j:auto_generated.dataa[3]
dataa[4] => add_sub_60j:auto_generated.dataa[4]
dataa[5] => add_sub_60j:auto_generated.dataa[5]
dataa[6] => add_sub_60j:auto_generated.dataa[6]
dataa[7] => add_sub_60j:auto_generated.dataa[7]
dataa[8] => add_sub_60j:auto_generated.dataa[8]
dataa[9] => add_sub_60j:auto_generated.dataa[9]
datab[0] => add_sub_60j:auto_generated.datab[0]
datab[1] => add_sub_60j:auto_generated.datab[1]
datab[2] => add_sub_60j:auto_generated.datab[2]
datab[3] => add_sub_60j:auto_generated.datab[3]
datab[4] => add_sub_60j:auto_generated.datab[4]
datab[5] => add_sub_60j:auto_generated.datab[5]
datab[6] => add_sub_60j:auto_generated.datab[6]
datab[7] => add_sub_60j:auto_generated.datab[7]
datab[8] => add_sub_60j:auto_generated.datab[8]
datab[9] => add_sub_60j:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_60j:auto_generated.clock
aclr => add_sub_60j:auto_generated.aclr
clken => add_sub_60j:auto_generated.clken
result[0] <= add_sub_60j:auto_generated.result[0]
result[1] <= add_sub_60j:auto_generated.result[1]
result[2] <= add_sub_60j:auto_generated.result[2]
result[3] <= add_sub_60j:auto_generated.result[3]
result[4] <= add_sub_60j:auto_generated.result[4]
result[5] <= add_sub_60j:auto_generated.result[5]
result[6] <= add_sub_60j:auto_generated.result[6]
result[7] <= add_sub_60j:auto_generated.result[7]
result[8] <= add_sub_60j:auto_generated.result[8]
result[9] <= add_sub_60j:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[4].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated
aclr => pipeline_dffe[9].IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[4].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
data[0][8] => lpm_add_sub:adder[0].dataa[0]
data[0][9] => lpm_add_sub:adder[0].dataa[1]
data[0][10] => lpm_add_sub:adder[0].dataa[2]
data[0][11] => lpm_add_sub:adder[0].dataa[3]
data[0][12] => lpm_add_sub:adder[0].dataa[4]
data[0][13] => lpm_add_sub:adder[0].dataa[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => ~NO_FANOUT~
data[1][11] => ~NO_FANOUT~
data[1][12] => ~NO_FANOUT~
data[1][13] => ~NO_FANOUT~
cin => ~NO_FANOUT~
clk => clk_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= level_result_node[0][12].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= level_result_node[0][13].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[4].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
dataa[0] => add_sub_efh:auto_generated.dataa[0]
dataa[1] => add_sub_efh:auto_generated.dataa[1]
dataa[2] => add_sub_efh:auto_generated.dataa[2]
dataa[3] => add_sub_efh:auto_generated.dataa[3]
dataa[4] => add_sub_efh:auto_generated.dataa[4]
dataa[5] => add_sub_efh:auto_generated.dataa[5]
dataa[6] => add_sub_efh:auto_generated.dataa[6]
dataa[7] => add_sub_efh:auto_generated.dataa[7]
dataa[8] => add_sub_efh:auto_generated.dataa[8]
dataa[9] => add_sub_efh:auto_generated.dataa[9]
dataa[10] => add_sub_efh:auto_generated.dataa[10]
dataa[11] => add_sub_efh:auto_generated.dataa[11]
dataa[12] => add_sub_efh:auto_generated.dataa[12]
dataa[13] => add_sub_efh:auto_generated.dataa[13]
datab[0] => add_sub_efh:auto_generated.datab[0]
datab[1] => add_sub_efh:auto_generated.datab[1]
datab[2] => add_sub_efh:auto_generated.datab[2]
datab[3] => add_sub_efh:auto_generated.datab[3]
datab[4] => add_sub_efh:auto_generated.datab[4]
datab[5] => add_sub_efh:auto_generated.datab[5]
datab[6] => add_sub_efh:auto_generated.datab[6]
datab[7] => add_sub_efh:auto_generated.datab[7]
datab[8] => add_sub_efh:auto_generated.datab[8]
datab[9] => add_sub_efh:auto_generated.datab[9]
datab[10] => add_sub_efh:auto_generated.datab[10]
datab[11] => add_sub_efh:auto_generated.datab[11]
datab[12] => add_sub_efh:auto_generated.datab[12]
datab[13] => add_sub_efh:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_efh:auto_generated.result[0]
result[1] <= add_sub_efh:auto_generated.result[1]
result[2] <= add_sub_efh:auto_generated.result[2]
result[3] <= add_sub_efh:auto_generated.result[3]
result[4] <= add_sub_efh:auto_generated.result[4]
result[5] <= add_sub_efh:auto_generated.result[5]
result[6] <= add_sub_efh:auto_generated.result[6]
result[7] <= add_sub_efh:auto_generated.result[7]
result[8] <= add_sub_efh:auto_generated.result[8]
result[9] <= add_sub_efh:auto_generated.result[9]
result[10] <= add_sub_efh:auto_generated.result[10]
result[11] <= add_sub_efh:auto_generated.result[11]
result[12] <= add_sub_efh:auto_generated.result[12]
result[13] <= add_sub_efh:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[4].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_efh:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[4].mlt_inst|lpm_mult:lpm_mult_component|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
data[12] => result[12].DATAIN
data[13] => result[13].DATAIN
data[14] => result[14].DATAIN
data[15] => result[15].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[5].mlt_inst
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[5].mlt_inst|lpm_mult:lpm_mult_component
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
dataa[9] => multcore:mult_core.dataa[9]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
datab[3] => multcore:mult_core.datab[3]
datab[4] => multcore:mult_core.datab[4]
datab[5] => multcore:mult_core.datab[5]
sum[0] => ~NO_FANOUT~
aclr => multcore:mult_core.aclr
clock => multcore:mult_core.clock
clken => multcore:mult_core.clken
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]
result[11] <= altshift:external_latency_ffs.result[11]
result[12] <= altshift:external_latency_ffs.result[12]
result[13] <= altshift:external_latency_ffs.result[13]
result[14] <= altshift:external_latency_ffs.result[14]
result[15] <= altshift:external_latency_ffs.result[15]


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[5].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[9] => ina_reg_clkd[1].IN0
datab[0] => op_1.IN18
datab[0] => op_2.IN19
datab[0] => op_4.IN19
datab[0] => op_5.IN19
datab[0] => op_6.IN19
datab[0] => op_7.IN19
datab[0] => op_8.IN19
datab[0] => op_9.IN19
datab[0] => op_10.IN19
datab[0] => op_11.IN19
datab[0] => romout[0][0].IN1
datab[0] => romout[1][0].IN1
datab[0] => op_1.IN17
datab[0] => op_3.IN17
datab[0] => romout[0][1].IN1
datab[0] => romout[1][1].IN1
datab[0] => op_2.IN14
datab[0] => op_3.IN14
datab[0] => romout[0][2].IN1
datab[0] => romout[1][2].IN1
datab[0] => op_5.IN12
datab[0] => romout[0][3].IN1
datab[0] => romout[1][3].IN1
datab[0] => romout[2][0].IN1
datab[0] => romout[2][1].IN1
datab[0] => romout[2][2].IN1
datab[0] => romout[2][3].IN1
datab[1] => op_1.IN16
datab[1] => op_2.IN17
datab[1] => op_4.IN17
datab[1] => op_5.IN17
datab[1] => op_6.IN17
datab[1] => op_7.IN17
datab[1] => op_8.IN17
datab[1] => op_9.IN17
datab[1] => op_10.IN17
datab[1] => op_11.IN17
datab[1] => romout[0][1].IN1
datab[1] => romout[1][1].IN1
datab[1] => op_1.IN15
datab[1] => op_3.IN15
datab[1] => romout[0][2].IN1
datab[1] => romout[1][2].IN1
datab[1] => op_2.IN12
datab[1] => op_3.IN12
datab[1] => romout[0][3].IN1
datab[1] => romout[1][3].IN1
datab[1] => op_5.IN10
datab[1] => romout[0][4].IN1
datab[1] => romout[1][4].IN1
datab[1] => romout[2][1].IN1
datab[1] => romout[2][2].IN1
datab[1] => romout[2][3].IN1
datab[1] => romout[2][4].IN1
datab[2] => op_1.IN14
datab[2] => op_2.IN15
datab[2] => op_4.IN15
datab[2] => op_5.IN15
datab[2] => op_6.IN15
datab[2] => op_7.IN15
datab[2] => op_8.IN15
datab[2] => op_9.IN15
datab[2] => op_10.IN15
datab[2] => op_11.IN15
datab[2] => romout[0][2].IN1
datab[2] => romout[1][2].IN1
datab[2] => op_1.IN13
datab[2] => op_3.IN13
datab[2] => romout[0][3].IN1
datab[2] => romout[1][3].IN1
datab[2] => op_2.IN10
datab[2] => op_3.IN10
datab[2] => romout[0][4].IN1
datab[2] => romout[1][4].IN1
datab[2] => op_5.IN8
datab[2] => romout[0][5].IN1
datab[2] => romout[1][5].IN1
datab[2] => romout[2][2].IN1
datab[2] => romout[2][3].IN1
datab[2] => romout[2][4].IN1
datab[2] => romout[2][5].IN1
datab[3] => op_1.IN12
datab[3] => op_2.IN13
datab[3] => op_4.IN13
datab[3] => op_5.IN13
datab[3] => op_6.IN13
datab[3] => op_7.IN13
datab[3] => op_8.IN13
datab[3] => op_9.IN13
datab[3] => op_10.IN13
datab[3] => op_11.IN13
datab[3] => romout[0][3].IN1
datab[3] => romout[1][3].IN1
datab[3] => op_1.IN11
datab[3] => op_3.IN11
datab[3] => romout[0][4].IN1
datab[3] => romout[1][4].IN1
datab[3] => op_2.IN8
datab[3] => op_3.IN8
datab[3] => romout[0][5].IN1
datab[3] => romout[1][5].IN1
datab[3] => op_5.IN6
datab[3] => romout[0][6].IN1
datab[3] => romout[1][6].IN1
datab[3] => romout[2][3].IN1
datab[3] => romout[2][4].IN1
datab[3] => romout[2][5].IN1
datab[3] => romout[2][6].IN1
datab[4] => op_1.IN10
datab[4] => op_2.IN11
datab[4] => op_4.IN11
datab[4] => op_5.IN11
datab[4] => op_6.IN11
datab[4] => op_7.IN11
datab[4] => op_8.IN11
datab[4] => op_9.IN11
datab[4] => op_10.IN11
datab[4] => op_11.IN11
datab[4] => romout[0][4].IN1
datab[4] => romout[1][4].IN1
datab[4] => op_1.IN9
datab[4] => op_3.IN9
datab[4] => romout[0][5].IN1
datab[4] => romout[1][5].IN1
datab[4] => op_2.IN6
datab[4] => op_3.IN6
datab[4] => romout[0][6].IN1
datab[4] => romout[1][6].IN1
datab[4] => op_5.IN4
datab[4] => romout[0][7].IN1
datab[4] => romout[1][7].IN1
datab[4] => romout[2][4].IN1
datab[4] => romout[2][5].IN1
datab[4] => romout[2][6].IN1
datab[4] => romout[2][7].IN1
datab[5] => op_1.IN8
datab[5] => op_2.IN9
datab[5] => op_4.IN9
datab[5] => op_5.IN9
datab[5] => op_6.IN9
datab[5] => op_7.IN9
datab[5] => op_8.IN9
datab[5] => op_9.IN9
datab[5] => op_10.IN9
datab[5] => op_11.IN9
datab[5] => romout[0][5].IN1
datab[5] => romout[1][5].IN1
datab[5] => op_1.IN7
datab[5] => op_3.IN7
datab[5] => romout[0][6].IN1
datab[5] => romout[1][6].IN1
datab[5] => op_2.IN4
datab[5] => op_3.IN4
datab[5] => romout[0][7].IN1
datab[5] => romout[1][7].IN1
datab[5] => op_5.IN2
datab[5] => romout[0][8].IN1
datab[5] => romout[1][8].IN1
datab[5] => romout[2][5].IN1
datab[5] => romout[2][6].IN1
datab[5] => romout[2][7].IN1
datab[5] => romout[2][8].IN1
clock => _.IN0
clock => _.IN1
clock => _.IN2
aclr => _.IN0
aclr => _.IN1
aclr => _.IN2
clken => _.IN0
clken => _.IN1
clken => _.IN2
result[0] <= mpar_add:padder.result[0]
result[1] <= mpar_add:padder.result[1]
result[2] <= mpar_add:padder.result[2]
result[3] <= mpar_add:padder.result[3]
result[4] <= mpar_add:padder.result[4]
result[5] <= mpar_add:padder.result[5]
result[6] <= mpar_add:padder.result[6]
result[7] <= mpar_add:padder.result[7]
result[8] <= mpar_add:padder.result[8]
result[9] <= mpar_add:padder.result[9]
result[10] <= mpar_add:padder.result[10]
result[11] <= mpar_add:padder.result[11]
result[12] <= mpar_add:padder.result[12]
result[13] <= mpar_add:padder.result[13]
result[14] <= mpar_add:padder.result[14]
result[15] <= mpar_add:padder.result[15]


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[5].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder
data[0][0] => drop_bits_node[0][0].DATAIN
data[0][1] => drop_bits_node[0][1].DATAIN
data[0][2] => drop_bits_node[0][2].DATAIN
data[0][3] => drop_bits_node[0][3].DATAIN
data[0][4] => lpm_add_sub:adder[0].dataa[0]
data[0][5] => lpm_add_sub:adder[0].dataa[1]
data[0][6] => lpm_add_sub:adder[0].dataa[2]
data[0][7] => lpm_add_sub:adder[0].dataa[3]
data[0][8] => lpm_add_sub:adder[0].dataa[4]
data[0][9] => lpm_add_sub:adder[0].dataa[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[2][0] => single_input_node[0].DATAIN
data[2][1] => single_input_node[1].DATAIN
data[2][2] => single_input_node[2].DATAIN
data[2][3] => single_input_node[3].DATAIN
data[2][4] => single_input_node[4].DATAIN
data[2][5] => single_input_node[5].DATAIN
data[2][6] => single_input_node[6].DATAIN
data[2][7] => single_input_node[7].DATAIN
data[2][8] => single_input_node[8].DATAIN
data[2][9] => single_input_node[9].DATAIN
cin => ~NO_FANOUT~
clk => lpm_add_sub:adder[0].clock
clk => mpar_add:sub_par_add.clk
clk => drop_bits_node[0][3].CLK
clk => drop_bits_node[0][2].CLK
clk => drop_bits_node[0][1].CLK
clk => drop_bits_node[0][0].CLK
clk => single_input_node[9].CLK
clk => single_input_node[8].CLK
clk => single_input_node[7].CLK
clk => single_input_node[6].CLK
clk => single_input_node[5].CLK
clk => single_input_node[4].CLK
clk => single_input_node[3].CLK
clk => single_input_node[2].CLK
clk => single_input_node[1].CLK
clk => single_input_node[0].CLK
aclr => lpm_add_sub:adder[0].aclr
aclr => drop_bits_node[0][3].IN0
aclr => single_input_node[9].IN0
aclr => mpar_add:sub_par_add.aclr
clken => lpm_add_sub:adder[0].clken
clken => mpar_add:sub_par_add.clken
clken => drop_bits_node[0][3].ENA
clken => drop_bits_node[0][2].ENA
clken => drop_bits_node[0][1].ENA
clken => drop_bits_node[0][0].ENA
clken => single_input_node[9].ENA
clken => single_input_node[8].ENA
clken => single_input_node[7].ENA
clken => single_input_node[6].ENA
clken => single_input_node[5].ENA
clken => single_input_node[4].ENA
clken => single_input_node[3].ENA
clken => single_input_node[2].ENA
clken => single_input_node[1].ENA
clken => single_input_node[0].ENA
result[0] <= mpar_add:sub_par_add.result[0]
result[1] <= mpar_add:sub_par_add.result[1]
result[2] <= mpar_add:sub_par_add.result[2]
result[3] <= mpar_add:sub_par_add.result[3]
result[4] <= mpar_add:sub_par_add.result[4]
result[5] <= mpar_add:sub_par_add.result[5]
result[6] <= mpar_add:sub_par_add.result[6]
result[7] <= mpar_add:sub_par_add.result[7]
result[8] <= mpar_add:sub_par_add.result[8]
result[9] <= mpar_add:sub_par_add.result[9]
result[10] <= mpar_add:sub_par_add.result[10]
result[11] <= mpar_add:sub_par_add.result[11]
result[12] <= mpar_add:sub_par_add.result[12]
result[13] <= mpar_add:sub_par_add.result[13]
result[14] <= mpar_add:sub_par_add.result[14]
result[15] <= mpar_add:sub_par_add.result[15]
result[16] <= mpar_add:sub_par_add.result[16]
result[17] <= mpar_add:sub_par_add.result[17]
result[18] <= mpar_add:sub_par_add.result[18]
result[19] <= mpar_add:sub_par_add.result[19]
result[20] <= mpar_add:sub_par_add.result[20]
result[21] <= mpar_add:sub_par_add.result[21]
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[5].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_60j:auto_generated.dataa[0]
dataa[1] => add_sub_60j:auto_generated.dataa[1]
dataa[2] => add_sub_60j:auto_generated.dataa[2]
dataa[3] => add_sub_60j:auto_generated.dataa[3]
dataa[4] => add_sub_60j:auto_generated.dataa[4]
dataa[5] => add_sub_60j:auto_generated.dataa[5]
dataa[6] => add_sub_60j:auto_generated.dataa[6]
dataa[7] => add_sub_60j:auto_generated.dataa[7]
dataa[8] => add_sub_60j:auto_generated.dataa[8]
dataa[9] => add_sub_60j:auto_generated.dataa[9]
datab[0] => add_sub_60j:auto_generated.datab[0]
datab[1] => add_sub_60j:auto_generated.datab[1]
datab[2] => add_sub_60j:auto_generated.datab[2]
datab[3] => add_sub_60j:auto_generated.datab[3]
datab[4] => add_sub_60j:auto_generated.datab[4]
datab[5] => add_sub_60j:auto_generated.datab[5]
datab[6] => add_sub_60j:auto_generated.datab[6]
datab[7] => add_sub_60j:auto_generated.datab[7]
datab[8] => add_sub_60j:auto_generated.datab[8]
datab[9] => add_sub_60j:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_60j:auto_generated.clock
aclr => add_sub_60j:auto_generated.aclr
clken => add_sub_60j:auto_generated.clken
result[0] <= add_sub_60j:auto_generated.result[0]
result[1] <= add_sub_60j:auto_generated.result[1]
result[2] <= add_sub_60j:auto_generated.result[2]
result[3] <= add_sub_60j:auto_generated.result[3]
result[4] <= add_sub_60j:auto_generated.result[4]
result[5] <= add_sub_60j:auto_generated.result[5]
result[6] <= add_sub_60j:auto_generated.result[6]
result[7] <= add_sub_60j:auto_generated.result[7]
result[8] <= add_sub_60j:auto_generated.result[8]
result[9] <= add_sub_60j:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[5].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated
aclr => pipeline_dffe[9].IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[5].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
data[0][8] => lpm_add_sub:adder[0].dataa[0]
data[0][9] => lpm_add_sub:adder[0].dataa[1]
data[0][10] => lpm_add_sub:adder[0].dataa[2]
data[0][11] => lpm_add_sub:adder[0].dataa[3]
data[0][12] => lpm_add_sub:adder[0].dataa[4]
data[0][13] => lpm_add_sub:adder[0].dataa[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => ~NO_FANOUT~
data[1][11] => ~NO_FANOUT~
data[1][12] => ~NO_FANOUT~
data[1][13] => ~NO_FANOUT~
cin => ~NO_FANOUT~
clk => clk_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= level_result_node[0][12].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= level_result_node[0][13].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[5].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
dataa[0] => add_sub_efh:auto_generated.dataa[0]
dataa[1] => add_sub_efh:auto_generated.dataa[1]
dataa[2] => add_sub_efh:auto_generated.dataa[2]
dataa[3] => add_sub_efh:auto_generated.dataa[3]
dataa[4] => add_sub_efh:auto_generated.dataa[4]
dataa[5] => add_sub_efh:auto_generated.dataa[5]
dataa[6] => add_sub_efh:auto_generated.dataa[6]
dataa[7] => add_sub_efh:auto_generated.dataa[7]
dataa[8] => add_sub_efh:auto_generated.dataa[8]
dataa[9] => add_sub_efh:auto_generated.dataa[9]
dataa[10] => add_sub_efh:auto_generated.dataa[10]
dataa[11] => add_sub_efh:auto_generated.dataa[11]
dataa[12] => add_sub_efh:auto_generated.dataa[12]
dataa[13] => add_sub_efh:auto_generated.dataa[13]
datab[0] => add_sub_efh:auto_generated.datab[0]
datab[1] => add_sub_efh:auto_generated.datab[1]
datab[2] => add_sub_efh:auto_generated.datab[2]
datab[3] => add_sub_efh:auto_generated.datab[3]
datab[4] => add_sub_efh:auto_generated.datab[4]
datab[5] => add_sub_efh:auto_generated.datab[5]
datab[6] => add_sub_efh:auto_generated.datab[6]
datab[7] => add_sub_efh:auto_generated.datab[7]
datab[8] => add_sub_efh:auto_generated.datab[8]
datab[9] => add_sub_efh:auto_generated.datab[9]
datab[10] => add_sub_efh:auto_generated.datab[10]
datab[11] => add_sub_efh:auto_generated.datab[11]
datab[12] => add_sub_efh:auto_generated.datab[12]
datab[13] => add_sub_efh:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_efh:auto_generated.result[0]
result[1] <= add_sub_efh:auto_generated.result[1]
result[2] <= add_sub_efh:auto_generated.result[2]
result[3] <= add_sub_efh:auto_generated.result[3]
result[4] <= add_sub_efh:auto_generated.result[4]
result[5] <= add_sub_efh:auto_generated.result[5]
result[6] <= add_sub_efh:auto_generated.result[6]
result[7] <= add_sub_efh:auto_generated.result[7]
result[8] <= add_sub_efh:auto_generated.result[8]
result[9] <= add_sub_efh:auto_generated.result[9]
result[10] <= add_sub_efh:auto_generated.result[10]
result[11] <= add_sub_efh:auto_generated.result[11]
result[12] <= add_sub_efh:auto_generated.result[12]
result[13] <= add_sub_efh:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[5].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_efh:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[5].mlt_inst|lpm_mult:lpm_mult_component|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
data[12] => result[12].DATAIN
data[13] => result[13].DATAIN
data[14] => result[14].DATAIN
data[15] => result[15].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst|lpm_mult:lpm_mult_component
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
dataa[9] => multcore:mult_core.dataa[9]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
datab[3] => multcore:mult_core.datab[3]
datab[4] => multcore:mult_core.datab[4]
datab[5] => multcore:mult_core.datab[5]
sum[0] => ~NO_FANOUT~
aclr => multcore:mult_core.aclr
clock => multcore:mult_core.clock
clken => multcore:mult_core.clken
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]
result[11] <= altshift:external_latency_ffs.result[11]
result[12] <= altshift:external_latency_ffs.result[12]
result[13] <= altshift:external_latency_ffs.result[13]
result[14] <= altshift:external_latency_ffs.result[14]
result[15] <= altshift:external_latency_ffs.result[15]


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[9] => ina_reg_clkd[1].IN0
datab[0] => op_1.IN18
datab[0] => op_2.IN19
datab[0] => op_4.IN19
datab[0] => op_5.IN19
datab[0] => op_6.IN19
datab[0] => op_7.IN19
datab[0] => op_8.IN19
datab[0] => op_9.IN19
datab[0] => op_10.IN19
datab[0] => op_11.IN19
datab[0] => romout[0][0].IN1
datab[0] => romout[1][0].IN1
datab[0] => op_1.IN17
datab[0] => op_3.IN17
datab[0] => romout[0][1].IN1
datab[0] => romout[1][1].IN1
datab[0] => op_2.IN14
datab[0] => op_3.IN14
datab[0] => romout[0][2].IN1
datab[0] => romout[1][2].IN1
datab[0] => op_5.IN12
datab[0] => romout[0][3].IN1
datab[0] => romout[1][3].IN1
datab[0] => romout[2][0].IN1
datab[0] => romout[2][1].IN1
datab[0] => romout[2][2].IN1
datab[0] => romout[2][3].IN1
datab[1] => op_1.IN16
datab[1] => op_2.IN17
datab[1] => op_4.IN17
datab[1] => op_5.IN17
datab[1] => op_6.IN17
datab[1] => op_7.IN17
datab[1] => op_8.IN17
datab[1] => op_9.IN17
datab[1] => op_10.IN17
datab[1] => op_11.IN17
datab[1] => romout[0][1].IN1
datab[1] => romout[1][1].IN1
datab[1] => op_1.IN15
datab[1] => op_3.IN15
datab[1] => romout[0][2].IN1
datab[1] => romout[1][2].IN1
datab[1] => op_2.IN12
datab[1] => op_3.IN12
datab[1] => romout[0][3].IN1
datab[1] => romout[1][3].IN1
datab[1] => op_5.IN10
datab[1] => romout[0][4].IN1
datab[1] => romout[1][4].IN1
datab[1] => romout[2][1].IN1
datab[1] => romout[2][2].IN1
datab[1] => romout[2][3].IN1
datab[1] => romout[2][4].IN1
datab[2] => op_1.IN14
datab[2] => op_2.IN15
datab[2] => op_4.IN15
datab[2] => op_5.IN15
datab[2] => op_6.IN15
datab[2] => op_7.IN15
datab[2] => op_8.IN15
datab[2] => op_9.IN15
datab[2] => op_10.IN15
datab[2] => op_11.IN15
datab[2] => romout[0][2].IN1
datab[2] => romout[1][2].IN1
datab[2] => op_1.IN13
datab[2] => op_3.IN13
datab[2] => romout[0][3].IN1
datab[2] => romout[1][3].IN1
datab[2] => op_2.IN10
datab[2] => op_3.IN10
datab[2] => romout[0][4].IN1
datab[2] => romout[1][4].IN1
datab[2] => op_5.IN8
datab[2] => romout[0][5].IN1
datab[2] => romout[1][5].IN1
datab[2] => romout[2][2].IN1
datab[2] => romout[2][3].IN1
datab[2] => romout[2][4].IN1
datab[2] => romout[2][5].IN1
datab[3] => op_1.IN12
datab[3] => op_2.IN13
datab[3] => op_4.IN13
datab[3] => op_5.IN13
datab[3] => op_6.IN13
datab[3] => op_7.IN13
datab[3] => op_8.IN13
datab[3] => op_9.IN13
datab[3] => op_10.IN13
datab[3] => op_11.IN13
datab[3] => romout[0][3].IN1
datab[3] => romout[1][3].IN1
datab[3] => op_1.IN11
datab[3] => op_3.IN11
datab[3] => romout[0][4].IN1
datab[3] => romout[1][4].IN1
datab[3] => op_2.IN8
datab[3] => op_3.IN8
datab[3] => romout[0][5].IN1
datab[3] => romout[1][5].IN1
datab[3] => op_5.IN6
datab[3] => romout[0][6].IN1
datab[3] => romout[1][6].IN1
datab[3] => romout[2][3].IN1
datab[3] => romout[2][4].IN1
datab[3] => romout[2][5].IN1
datab[3] => romout[2][6].IN1
datab[4] => op_1.IN10
datab[4] => op_2.IN11
datab[4] => op_4.IN11
datab[4] => op_5.IN11
datab[4] => op_6.IN11
datab[4] => op_7.IN11
datab[4] => op_8.IN11
datab[4] => op_9.IN11
datab[4] => op_10.IN11
datab[4] => op_11.IN11
datab[4] => romout[0][4].IN1
datab[4] => romout[1][4].IN1
datab[4] => op_1.IN9
datab[4] => op_3.IN9
datab[4] => romout[0][5].IN1
datab[4] => romout[1][5].IN1
datab[4] => op_2.IN6
datab[4] => op_3.IN6
datab[4] => romout[0][6].IN1
datab[4] => romout[1][6].IN1
datab[4] => op_5.IN4
datab[4] => romout[0][7].IN1
datab[4] => romout[1][7].IN1
datab[4] => romout[2][4].IN1
datab[4] => romout[2][5].IN1
datab[4] => romout[2][6].IN1
datab[4] => romout[2][7].IN1
datab[5] => op_1.IN8
datab[5] => op_2.IN9
datab[5] => op_4.IN9
datab[5] => op_5.IN9
datab[5] => op_6.IN9
datab[5] => op_7.IN9
datab[5] => op_8.IN9
datab[5] => op_9.IN9
datab[5] => op_10.IN9
datab[5] => op_11.IN9
datab[5] => romout[0][5].IN1
datab[5] => romout[1][5].IN1
datab[5] => op_1.IN7
datab[5] => op_3.IN7
datab[5] => romout[0][6].IN1
datab[5] => romout[1][6].IN1
datab[5] => op_2.IN4
datab[5] => op_3.IN4
datab[5] => romout[0][7].IN1
datab[5] => romout[1][7].IN1
datab[5] => op_5.IN2
datab[5] => romout[0][8].IN1
datab[5] => romout[1][8].IN1
datab[5] => romout[2][5].IN1
datab[5] => romout[2][6].IN1
datab[5] => romout[2][7].IN1
datab[5] => romout[2][8].IN1
clock => _.IN0
clock => _.IN1
clock => _.IN2
aclr => _.IN0
aclr => _.IN1
aclr => _.IN2
clken => _.IN0
clken => _.IN1
clken => _.IN2
result[0] <= mpar_add:padder.result[0]
result[1] <= mpar_add:padder.result[1]
result[2] <= mpar_add:padder.result[2]
result[3] <= mpar_add:padder.result[3]
result[4] <= mpar_add:padder.result[4]
result[5] <= mpar_add:padder.result[5]
result[6] <= mpar_add:padder.result[6]
result[7] <= mpar_add:padder.result[7]
result[8] <= mpar_add:padder.result[8]
result[9] <= mpar_add:padder.result[9]
result[10] <= mpar_add:padder.result[10]
result[11] <= mpar_add:padder.result[11]
result[12] <= mpar_add:padder.result[12]
result[13] <= mpar_add:padder.result[13]
result[14] <= mpar_add:padder.result[14]
result[15] <= mpar_add:padder.result[15]


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder
data[0][0] => drop_bits_node[0][0].DATAIN
data[0][1] => drop_bits_node[0][1].DATAIN
data[0][2] => drop_bits_node[0][2].DATAIN
data[0][3] => drop_bits_node[0][3].DATAIN
data[0][4] => lpm_add_sub:adder[0].dataa[0]
data[0][5] => lpm_add_sub:adder[0].dataa[1]
data[0][6] => lpm_add_sub:adder[0].dataa[2]
data[0][7] => lpm_add_sub:adder[0].dataa[3]
data[0][8] => lpm_add_sub:adder[0].dataa[4]
data[0][9] => lpm_add_sub:adder[0].dataa[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[2][0] => single_input_node[0].DATAIN
data[2][1] => single_input_node[1].DATAIN
data[2][2] => single_input_node[2].DATAIN
data[2][3] => single_input_node[3].DATAIN
data[2][4] => single_input_node[4].DATAIN
data[2][5] => single_input_node[5].DATAIN
data[2][6] => single_input_node[6].DATAIN
data[2][7] => single_input_node[7].DATAIN
data[2][8] => single_input_node[8].DATAIN
data[2][9] => single_input_node[9].DATAIN
cin => ~NO_FANOUT~
clk => lpm_add_sub:adder[0].clock
clk => mpar_add:sub_par_add.clk
clk => drop_bits_node[0][3].CLK
clk => drop_bits_node[0][2].CLK
clk => drop_bits_node[0][1].CLK
clk => drop_bits_node[0][0].CLK
clk => single_input_node[9].CLK
clk => single_input_node[8].CLK
clk => single_input_node[7].CLK
clk => single_input_node[6].CLK
clk => single_input_node[5].CLK
clk => single_input_node[4].CLK
clk => single_input_node[3].CLK
clk => single_input_node[2].CLK
clk => single_input_node[1].CLK
clk => single_input_node[0].CLK
aclr => lpm_add_sub:adder[0].aclr
aclr => drop_bits_node[0][3].IN0
aclr => single_input_node[9].IN0
aclr => mpar_add:sub_par_add.aclr
clken => lpm_add_sub:adder[0].clken
clken => mpar_add:sub_par_add.clken
clken => drop_bits_node[0][3].ENA
clken => drop_bits_node[0][2].ENA
clken => drop_bits_node[0][1].ENA
clken => drop_bits_node[0][0].ENA
clken => single_input_node[9].ENA
clken => single_input_node[8].ENA
clken => single_input_node[7].ENA
clken => single_input_node[6].ENA
clken => single_input_node[5].ENA
clken => single_input_node[4].ENA
clken => single_input_node[3].ENA
clken => single_input_node[2].ENA
clken => single_input_node[1].ENA
clken => single_input_node[0].ENA
result[0] <= mpar_add:sub_par_add.result[0]
result[1] <= mpar_add:sub_par_add.result[1]
result[2] <= mpar_add:sub_par_add.result[2]
result[3] <= mpar_add:sub_par_add.result[3]
result[4] <= mpar_add:sub_par_add.result[4]
result[5] <= mpar_add:sub_par_add.result[5]
result[6] <= mpar_add:sub_par_add.result[6]
result[7] <= mpar_add:sub_par_add.result[7]
result[8] <= mpar_add:sub_par_add.result[8]
result[9] <= mpar_add:sub_par_add.result[9]
result[10] <= mpar_add:sub_par_add.result[10]
result[11] <= mpar_add:sub_par_add.result[11]
result[12] <= mpar_add:sub_par_add.result[12]
result[13] <= mpar_add:sub_par_add.result[13]
result[14] <= mpar_add:sub_par_add.result[14]
result[15] <= mpar_add:sub_par_add.result[15]
result[16] <= mpar_add:sub_par_add.result[16]
result[17] <= mpar_add:sub_par_add.result[17]
result[18] <= mpar_add:sub_par_add.result[18]
result[19] <= mpar_add:sub_par_add.result[19]
result[20] <= mpar_add:sub_par_add.result[20]
result[21] <= mpar_add:sub_par_add.result[21]
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_60j:auto_generated.dataa[0]
dataa[1] => add_sub_60j:auto_generated.dataa[1]
dataa[2] => add_sub_60j:auto_generated.dataa[2]
dataa[3] => add_sub_60j:auto_generated.dataa[3]
dataa[4] => add_sub_60j:auto_generated.dataa[4]
dataa[5] => add_sub_60j:auto_generated.dataa[5]
dataa[6] => add_sub_60j:auto_generated.dataa[6]
dataa[7] => add_sub_60j:auto_generated.dataa[7]
dataa[8] => add_sub_60j:auto_generated.dataa[8]
dataa[9] => add_sub_60j:auto_generated.dataa[9]
datab[0] => add_sub_60j:auto_generated.datab[0]
datab[1] => add_sub_60j:auto_generated.datab[1]
datab[2] => add_sub_60j:auto_generated.datab[2]
datab[3] => add_sub_60j:auto_generated.datab[3]
datab[4] => add_sub_60j:auto_generated.datab[4]
datab[5] => add_sub_60j:auto_generated.datab[5]
datab[6] => add_sub_60j:auto_generated.datab[6]
datab[7] => add_sub_60j:auto_generated.datab[7]
datab[8] => add_sub_60j:auto_generated.datab[8]
datab[9] => add_sub_60j:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_60j:auto_generated.clock
aclr => add_sub_60j:auto_generated.aclr
clken => add_sub_60j:auto_generated.clken
result[0] <= add_sub_60j:auto_generated.result[0]
result[1] <= add_sub_60j:auto_generated.result[1]
result[2] <= add_sub_60j:auto_generated.result[2]
result[3] <= add_sub_60j:auto_generated.result[3]
result[4] <= add_sub_60j:auto_generated.result[4]
result[5] <= add_sub_60j:auto_generated.result[5]
result[6] <= add_sub_60j:auto_generated.result[6]
result[7] <= add_sub_60j:auto_generated.result[7]
result[8] <= add_sub_60j:auto_generated.result[8]
result[9] <= add_sub_60j:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated
aclr => pipeline_dffe[9].IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
data[0][8] => lpm_add_sub:adder[0].dataa[0]
data[0][9] => lpm_add_sub:adder[0].dataa[1]
data[0][10] => lpm_add_sub:adder[0].dataa[2]
data[0][11] => lpm_add_sub:adder[0].dataa[3]
data[0][12] => lpm_add_sub:adder[0].dataa[4]
data[0][13] => lpm_add_sub:adder[0].dataa[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => ~NO_FANOUT~
data[1][11] => ~NO_FANOUT~
data[1][12] => ~NO_FANOUT~
data[1][13] => ~NO_FANOUT~
cin => ~NO_FANOUT~
clk => clk_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= level_result_node[0][12].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= level_result_node[0][13].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
dataa[0] => add_sub_efh:auto_generated.dataa[0]
dataa[1] => add_sub_efh:auto_generated.dataa[1]
dataa[2] => add_sub_efh:auto_generated.dataa[2]
dataa[3] => add_sub_efh:auto_generated.dataa[3]
dataa[4] => add_sub_efh:auto_generated.dataa[4]
dataa[5] => add_sub_efh:auto_generated.dataa[5]
dataa[6] => add_sub_efh:auto_generated.dataa[6]
dataa[7] => add_sub_efh:auto_generated.dataa[7]
dataa[8] => add_sub_efh:auto_generated.dataa[8]
dataa[9] => add_sub_efh:auto_generated.dataa[9]
dataa[10] => add_sub_efh:auto_generated.dataa[10]
dataa[11] => add_sub_efh:auto_generated.dataa[11]
dataa[12] => add_sub_efh:auto_generated.dataa[12]
dataa[13] => add_sub_efh:auto_generated.dataa[13]
datab[0] => add_sub_efh:auto_generated.datab[0]
datab[1] => add_sub_efh:auto_generated.datab[1]
datab[2] => add_sub_efh:auto_generated.datab[2]
datab[3] => add_sub_efh:auto_generated.datab[3]
datab[4] => add_sub_efh:auto_generated.datab[4]
datab[5] => add_sub_efh:auto_generated.datab[5]
datab[6] => add_sub_efh:auto_generated.datab[6]
datab[7] => add_sub_efh:auto_generated.datab[7]
datab[8] => add_sub_efh:auto_generated.datab[8]
datab[9] => add_sub_efh:auto_generated.datab[9]
datab[10] => add_sub_efh:auto_generated.datab[10]
datab[11] => add_sub_efh:auto_generated.datab[11]
datab[12] => add_sub_efh:auto_generated.datab[12]
datab[13] => add_sub_efh:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_efh:auto_generated.result[0]
result[1] <= add_sub_efh:auto_generated.result[1]
result[2] <= add_sub_efh:auto_generated.result[2]
result[3] <= add_sub_efh:auto_generated.result[3]
result[4] <= add_sub_efh:auto_generated.result[4]
result[5] <= add_sub_efh:auto_generated.result[5]
result[6] <= add_sub_efh:auto_generated.result[6]
result[7] <= add_sub_efh:auto_generated.result[7]
result[8] <= add_sub_efh:auto_generated.result[8]
result[9] <= add_sub_efh:auto_generated.result[9]
result[10] <= add_sub_efh:auto_generated.result[10]
result[11] <= add_sub_efh:auto_generated.result[11]
result[12] <= add_sub_efh:auto_generated.result[12]
result[13] <= add_sub_efh:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_efh:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst|lpm_mult:lpm_mult_component|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
data[12] => result[12].DATAIN
data[13] => result[13].DATAIN
data[14] => result[14].DATAIN
data[15] => result[15].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst|lpm_mult:lpm_mult_component
dataa[0] => multcore:mult_core.dataa[0]
dataa[1] => multcore:mult_core.dataa[1]
dataa[2] => multcore:mult_core.dataa[2]
dataa[3] => multcore:mult_core.dataa[3]
dataa[4] => multcore:mult_core.dataa[4]
dataa[5] => multcore:mult_core.dataa[5]
dataa[6] => multcore:mult_core.dataa[6]
dataa[7] => multcore:mult_core.dataa[7]
dataa[8] => multcore:mult_core.dataa[8]
dataa[9] => multcore:mult_core.dataa[9]
datab[0] => multcore:mult_core.datab[0]
datab[1] => multcore:mult_core.datab[1]
datab[2] => multcore:mult_core.datab[2]
datab[3] => multcore:mult_core.datab[3]
datab[4] => multcore:mult_core.datab[4]
datab[5] => multcore:mult_core.datab[5]
sum[0] => ~NO_FANOUT~
aclr => multcore:mult_core.aclr
clock => multcore:mult_core.clock
clken => multcore:mult_core.clken
result[0] <= altshift:external_latency_ffs.result[0]
result[1] <= altshift:external_latency_ffs.result[1]
result[2] <= altshift:external_latency_ffs.result[2]
result[3] <= altshift:external_latency_ffs.result[3]
result[4] <= altshift:external_latency_ffs.result[4]
result[5] <= altshift:external_latency_ffs.result[5]
result[6] <= altshift:external_latency_ffs.result[6]
result[7] <= altshift:external_latency_ffs.result[7]
result[8] <= altshift:external_latency_ffs.result[8]
result[9] <= altshift:external_latency_ffs.result[9]
result[10] <= altshift:external_latency_ffs.result[10]
result[11] <= altshift:external_latency_ffs.result[11]
result[12] <= altshift:external_latency_ffs.result[12]
result[13] <= altshift:external_latency_ffs.result[13]
result[14] <= altshift:external_latency_ffs.result[14]
result[15] <= altshift:external_latency_ffs.result[15]


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[0] => _.IN0
dataa[0] => _.IN3
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN2
dataa[1] => _.IN2
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[4] => _.IN0
dataa[4] => _.IN3
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN2
dataa[5] => _.IN2
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[8] => _.IN0
dataa[8] => _.IN3
dataa[9] => ina_reg_clkd[1].IN0
datab[0] => op_1.IN18
datab[0] => op_2.IN19
datab[0] => op_4.IN19
datab[0] => op_5.IN19
datab[0] => op_6.IN19
datab[0] => op_7.IN19
datab[0] => op_8.IN19
datab[0] => op_9.IN19
datab[0] => op_10.IN19
datab[0] => op_11.IN19
datab[0] => romout[0][0].IN1
datab[0] => romout[1][0].IN1
datab[0] => op_1.IN17
datab[0] => op_3.IN17
datab[0] => romout[0][1].IN1
datab[0] => romout[1][1].IN1
datab[0] => op_2.IN14
datab[0] => op_3.IN14
datab[0] => romout[0][2].IN1
datab[0] => romout[1][2].IN1
datab[0] => op_5.IN12
datab[0] => romout[0][3].IN1
datab[0] => romout[1][3].IN1
datab[0] => romout[2][0].IN1
datab[0] => romout[2][1].IN1
datab[0] => romout[2][2].IN1
datab[0] => romout[2][3].IN1
datab[1] => op_1.IN16
datab[1] => op_2.IN17
datab[1] => op_4.IN17
datab[1] => op_5.IN17
datab[1] => op_6.IN17
datab[1] => op_7.IN17
datab[1] => op_8.IN17
datab[1] => op_9.IN17
datab[1] => op_10.IN17
datab[1] => op_11.IN17
datab[1] => romout[0][1].IN1
datab[1] => romout[1][1].IN1
datab[1] => op_1.IN15
datab[1] => op_3.IN15
datab[1] => romout[0][2].IN1
datab[1] => romout[1][2].IN1
datab[1] => op_2.IN12
datab[1] => op_3.IN12
datab[1] => romout[0][3].IN1
datab[1] => romout[1][3].IN1
datab[1] => op_5.IN10
datab[1] => romout[0][4].IN1
datab[1] => romout[1][4].IN1
datab[1] => romout[2][1].IN1
datab[1] => romout[2][2].IN1
datab[1] => romout[2][3].IN1
datab[1] => romout[2][4].IN1
datab[2] => op_1.IN14
datab[2] => op_2.IN15
datab[2] => op_4.IN15
datab[2] => op_5.IN15
datab[2] => op_6.IN15
datab[2] => op_7.IN15
datab[2] => op_8.IN15
datab[2] => op_9.IN15
datab[2] => op_10.IN15
datab[2] => op_11.IN15
datab[2] => romout[0][2].IN1
datab[2] => romout[1][2].IN1
datab[2] => op_1.IN13
datab[2] => op_3.IN13
datab[2] => romout[0][3].IN1
datab[2] => romout[1][3].IN1
datab[2] => op_2.IN10
datab[2] => op_3.IN10
datab[2] => romout[0][4].IN1
datab[2] => romout[1][4].IN1
datab[2] => op_5.IN8
datab[2] => romout[0][5].IN1
datab[2] => romout[1][5].IN1
datab[2] => romout[2][2].IN1
datab[2] => romout[2][3].IN1
datab[2] => romout[2][4].IN1
datab[2] => romout[2][5].IN1
datab[3] => op_1.IN12
datab[3] => op_2.IN13
datab[3] => op_4.IN13
datab[3] => op_5.IN13
datab[3] => op_6.IN13
datab[3] => op_7.IN13
datab[3] => op_8.IN13
datab[3] => op_9.IN13
datab[3] => op_10.IN13
datab[3] => op_11.IN13
datab[3] => romout[0][3].IN1
datab[3] => romout[1][3].IN1
datab[3] => op_1.IN11
datab[3] => op_3.IN11
datab[3] => romout[0][4].IN1
datab[3] => romout[1][4].IN1
datab[3] => op_2.IN8
datab[3] => op_3.IN8
datab[3] => romout[0][5].IN1
datab[3] => romout[1][5].IN1
datab[3] => op_5.IN6
datab[3] => romout[0][6].IN1
datab[3] => romout[1][6].IN1
datab[3] => romout[2][3].IN1
datab[3] => romout[2][4].IN1
datab[3] => romout[2][5].IN1
datab[3] => romout[2][6].IN1
datab[4] => op_1.IN10
datab[4] => op_2.IN11
datab[4] => op_4.IN11
datab[4] => op_5.IN11
datab[4] => op_6.IN11
datab[4] => op_7.IN11
datab[4] => op_8.IN11
datab[4] => op_9.IN11
datab[4] => op_10.IN11
datab[4] => op_11.IN11
datab[4] => romout[0][4].IN1
datab[4] => romout[1][4].IN1
datab[4] => op_1.IN9
datab[4] => op_3.IN9
datab[4] => romout[0][5].IN1
datab[4] => romout[1][5].IN1
datab[4] => op_2.IN6
datab[4] => op_3.IN6
datab[4] => romout[0][6].IN1
datab[4] => romout[1][6].IN1
datab[4] => op_5.IN4
datab[4] => romout[0][7].IN1
datab[4] => romout[1][7].IN1
datab[4] => romout[2][4].IN1
datab[4] => romout[2][5].IN1
datab[4] => romout[2][6].IN1
datab[4] => romout[2][7].IN1
datab[5] => op_1.IN8
datab[5] => op_2.IN9
datab[5] => op_4.IN9
datab[5] => op_5.IN9
datab[5] => op_6.IN9
datab[5] => op_7.IN9
datab[5] => op_8.IN9
datab[5] => op_9.IN9
datab[5] => op_10.IN9
datab[5] => op_11.IN9
datab[5] => romout[0][5].IN1
datab[5] => romout[1][5].IN1
datab[5] => op_1.IN7
datab[5] => op_3.IN7
datab[5] => romout[0][6].IN1
datab[5] => romout[1][6].IN1
datab[5] => op_2.IN4
datab[5] => op_3.IN4
datab[5] => romout[0][7].IN1
datab[5] => romout[1][7].IN1
datab[5] => op_5.IN2
datab[5] => romout[0][8].IN1
datab[5] => romout[1][8].IN1
datab[5] => romout[2][5].IN1
datab[5] => romout[2][6].IN1
datab[5] => romout[2][7].IN1
datab[5] => romout[2][8].IN1
clock => _.IN0
clock => _.IN1
clock => _.IN2
aclr => _.IN0
aclr => _.IN1
aclr => _.IN2
clken => _.IN0
clken => _.IN1
clken => _.IN2
result[0] <= mpar_add:padder.result[0]
result[1] <= mpar_add:padder.result[1]
result[2] <= mpar_add:padder.result[2]
result[3] <= mpar_add:padder.result[3]
result[4] <= mpar_add:padder.result[4]
result[5] <= mpar_add:padder.result[5]
result[6] <= mpar_add:padder.result[6]
result[7] <= mpar_add:padder.result[7]
result[8] <= mpar_add:padder.result[8]
result[9] <= mpar_add:padder.result[9]
result[10] <= mpar_add:padder.result[10]
result[11] <= mpar_add:padder.result[11]
result[12] <= mpar_add:padder.result[12]
result[13] <= mpar_add:padder.result[13]
result[14] <= mpar_add:padder.result[14]
result[15] <= mpar_add:padder.result[15]


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder
data[0][0] => drop_bits_node[0][0].DATAIN
data[0][1] => drop_bits_node[0][1].DATAIN
data[0][2] => drop_bits_node[0][2].DATAIN
data[0][3] => drop_bits_node[0][3].DATAIN
data[0][4] => lpm_add_sub:adder[0].dataa[0]
data[0][5] => lpm_add_sub:adder[0].dataa[1]
data[0][6] => lpm_add_sub:adder[0].dataa[2]
data[0][7] => lpm_add_sub:adder[0].dataa[3]
data[0][8] => lpm_add_sub:adder[0].dataa[4]
data[0][9] => lpm_add_sub:adder[0].dataa[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[2][0] => single_input_node[0].DATAIN
data[2][1] => single_input_node[1].DATAIN
data[2][2] => single_input_node[2].DATAIN
data[2][3] => single_input_node[3].DATAIN
data[2][4] => single_input_node[4].DATAIN
data[2][5] => single_input_node[5].DATAIN
data[2][6] => single_input_node[6].DATAIN
data[2][7] => single_input_node[7].DATAIN
data[2][8] => single_input_node[8].DATAIN
data[2][9] => single_input_node[9].DATAIN
cin => ~NO_FANOUT~
clk => lpm_add_sub:adder[0].clock
clk => mpar_add:sub_par_add.clk
clk => drop_bits_node[0][3].CLK
clk => drop_bits_node[0][2].CLK
clk => drop_bits_node[0][1].CLK
clk => drop_bits_node[0][0].CLK
clk => single_input_node[9].CLK
clk => single_input_node[8].CLK
clk => single_input_node[7].CLK
clk => single_input_node[6].CLK
clk => single_input_node[5].CLK
clk => single_input_node[4].CLK
clk => single_input_node[3].CLK
clk => single_input_node[2].CLK
clk => single_input_node[1].CLK
clk => single_input_node[0].CLK
aclr => lpm_add_sub:adder[0].aclr
aclr => drop_bits_node[0][3].IN0
aclr => single_input_node[9].IN0
aclr => mpar_add:sub_par_add.aclr
clken => lpm_add_sub:adder[0].clken
clken => mpar_add:sub_par_add.clken
clken => drop_bits_node[0][3].ENA
clken => drop_bits_node[0][2].ENA
clken => drop_bits_node[0][1].ENA
clken => drop_bits_node[0][0].ENA
clken => single_input_node[9].ENA
clken => single_input_node[8].ENA
clken => single_input_node[7].ENA
clken => single_input_node[6].ENA
clken => single_input_node[5].ENA
clken => single_input_node[4].ENA
clken => single_input_node[3].ENA
clken => single_input_node[2].ENA
clken => single_input_node[1].ENA
clken => single_input_node[0].ENA
result[0] <= mpar_add:sub_par_add.result[0]
result[1] <= mpar_add:sub_par_add.result[1]
result[2] <= mpar_add:sub_par_add.result[2]
result[3] <= mpar_add:sub_par_add.result[3]
result[4] <= mpar_add:sub_par_add.result[4]
result[5] <= mpar_add:sub_par_add.result[5]
result[6] <= mpar_add:sub_par_add.result[6]
result[7] <= mpar_add:sub_par_add.result[7]
result[8] <= mpar_add:sub_par_add.result[8]
result[9] <= mpar_add:sub_par_add.result[9]
result[10] <= mpar_add:sub_par_add.result[10]
result[11] <= mpar_add:sub_par_add.result[11]
result[12] <= mpar_add:sub_par_add.result[12]
result[13] <= mpar_add:sub_par_add.result[13]
result[14] <= mpar_add:sub_par_add.result[14]
result[15] <= mpar_add:sub_par_add.result[15]
result[16] <= mpar_add:sub_par_add.result[16]
result[17] <= mpar_add:sub_par_add.result[17]
result[18] <= mpar_add:sub_par_add.result[18]
result[19] <= mpar_add:sub_par_add.result[19]
result[20] <= mpar_add:sub_par_add.result[20]
result[21] <= mpar_add:sub_par_add.result[21]
clk_out <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_out.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]
dataa[0] => add_sub_60j:auto_generated.dataa[0]
dataa[1] => add_sub_60j:auto_generated.dataa[1]
dataa[2] => add_sub_60j:auto_generated.dataa[2]
dataa[3] => add_sub_60j:auto_generated.dataa[3]
dataa[4] => add_sub_60j:auto_generated.dataa[4]
dataa[5] => add_sub_60j:auto_generated.dataa[5]
dataa[6] => add_sub_60j:auto_generated.dataa[6]
dataa[7] => add_sub_60j:auto_generated.dataa[7]
dataa[8] => add_sub_60j:auto_generated.dataa[8]
dataa[9] => add_sub_60j:auto_generated.dataa[9]
datab[0] => add_sub_60j:auto_generated.datab[0]
datab[1] => add_sub_60j:auto_generated.datab[1]
datab[2] => add_sub_60j:auto_generated.datab[2]
datab[3] => add_sub_60j:auto_generated.datab[3]
datab[4] => add_sub_60j:auto_generated.datab[4]
datab[5] => add_sub_60j:auto_generated.datab[5]
datab[6] => add_sub_60j:auto_generated.datab[6]
datab[7] => add_sub_60j:auto_generated.datab[7]
datab[8] => add_sub_60j:auto_generated.datab[8]
datab[9] => add_sub_60j:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_60j:auto_generated.clock
aclr => add_sub_60j:auto_generated.aclr
clken => add_sub_60j:auto_generated.clken
result[0] <= add_sub_60j:auto_generated.result[0]
result[1] <= add_sub_60j:auto_generated.result[1]
result[2] <= add_sub_60j:auto_generated.result[2]
result[3] <= add_sub_60j:auto_generated.result[3]
result[4] <= add_sub_60j:auto_generated.result[4]
result[5] <= add_sub_60j:auto_generated.result[5]
result[6] <= add_sub_60j:auto_generated.result[6]
result[7] <= add_sub_60j:auto_generated.result[7]
result[8] <= add_sub_60j:auto_generated.result[8]
result[9] <= add_sub_60j:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated
aclr => pipeline_dffe[9].IN0
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add
data[0][0] => result[0].DATAIN
data[0][1] => result[1].DATAIN
data[0][2] => result[2].DATAIN
data[0][3] => result[3].DATAIN
data[0][4] => result[4].DATAIN
data[0][5] => result[5].DATAIN
data[0][6] => result[6].DATAIN
data[0][7] => result[7].DATAIN
data[0][8] => lpm_add_sub:adder[0].dataa[0]
data[0][9] => lpm_add_sub:adder[0].dataa[1]
data[0][10] => lpm_add_sub:adder[0].dataa[2]
data[0][11] => lpm_add_sub:adder[0].dataa[3]
data[0][12] => lpm_add_sub:adder[0].dataa[4]
data[0][13] => lpm_add_sub:adder[0].dataa[5]
data[1][0] => lpm_add_sub:adder[0].datab[0]
data[1][1] => lpm_add_sub:adder[0].datab[1]
data[1][2] => lpm_add_sub:adder[0].datab[2]
data[1][3] => lpm_add_sub:adder[0].datab[3]
data[1][4] => lpm_add_sub:adder[0].datab[4]
data[1][5] => lpm_add_sub:adder[0].datab[5]
data[1][6] => lpm_add_sub:adder[0].datab[6]
data[1][7] => lpm_add_sub:adder[0].datab[7]
data[1][8] => lpm_add_sub:adder[0].datab[8]
data[1][9] => lpm_add_sub:adder[0].datab[9]
data[1][10] => ~NO_FANOUT~
data[1][11] => ~NO_FANOUT~
data[1][12] => ~NO_FANOUT~
data[1][13] => ~NO_FANOUT~
cin => ~NO_FANOUT~
clk => clk_out.DATAIN
aclr => aclr_out.DATAIN
clken => clken_out.IN0
result[0] <= data[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= level_result_node[0][0].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= level_result_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= level_result_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= level_result_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= level_result_node[0][4].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= level_result_node[0][5].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= level_result_node[0][6].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= level_result_node[0][7].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= level_result_node[0][8].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= level_result_node[0][9].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= level_result_node[0][10].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= level_result_node[0][11].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= level_result_node[0][12].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= level_result_node[0][13].DB_MAX_OUTPUT_PORT_TYPE
clk_out <= clk.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clken_out <= clken_out.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]
dataa[0] => add_sub_efh:auto_generated.dataa[0]
dataa[1] => add_sub_efh:auto_generated.dataa[1]
dataa[2] => add_sub_efh:auto_generated.dataa[2]
dataa[3] => add_sub_efh:auto_generated.dataa[3]
dataa[4] => add_sub_efh:auto_generated.dataa[4]
dataa[5] => add_sub_efh:auto_generated.dataa[5]
dataa[6] => add_sub_efh:auto_generated.dataa[6]
dataa[7] => add_sub_efh:auto_generated.dataa[7]
dataa[8] => add_sub_efh:auto_generated.dataa[8]
dataa[9] => add_sub_efh:auto_generated.dataa[9]
dataa[10] => add_sub_efh:auto_generated.dataa[10]
dataa[11] => add_sub_efh:auto_generated.dataa[11]
dataa[12] => add_sub_efh:auto_generated.dataa[12]
dataa[13] => add_sub_efh:auto_generated.dataa[13]
datab[0] => add_sub_efh:auto_generated.datab[0]
datab[1] => add_sub_efh:auto_generated.datab[1]
datab[2] => add_sub_efh:auto_generated.datab[2]
datab[3] => add_sub_efh:auto_generated.datab[3]
datab[4] => add_sub_efh:auto_generated.datab[4]
datab[5] => add_sub_efh:auto_generated.datab[5]
datab[6] => add_sub_efh:auto_generated.datab[6]
datab[7] => add_sub_efh:auto_generated.datab[7]
datab[8] => add_sub_efh:auto_generated.datab[8]
datab[9] => add_sub_efh:auto_generated.datab[9]
datab[10] => add_sub_efh:auto_generated.datab[10]
datab[11] => add_sub_efh:auto_generated.datab[11]
datab[12] => add_sub_efh:auto_generated.datab[12]
datab[13] => add_sub_efh:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_efh:auto_generated.result[0]
result[1] <= add_sub_efh:auto_generated.result[1]
result[2] <= add_sub_efh:auto_generated.result[2]
result[3] <= add_sub_efh:auto_generated.result[3]
result[4] <= add_sub_efh:auto_generated.result[4]
result[5] <= add_sub_efh:auto_generated.result[5]
result[6] <= add_sub_efh:auto_generated.result[6]
result[7] <= add_sub_efh:auto_generated.result[7]
result[8] <= add_sub_efh:auto_generated.result[8]
result[9] <= add_sub_efh:auto_generated.result[9]
result[10] <= add_sub_efh:auto_generated.result[10]
result[11] <= add_sub_efh:auto_generated.result[11]
result[12] <= add_sub_efh:auto_generated.result[12]
result[13] <= add_sub_efh:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_efh:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst|lpm_mult:lpm_mult_component|altshift:external_latency_ffs
data[0] => result[0].DATAIN
data[1] => result[1].DATAIN
data[2] => result[2].DATAIN
data[3] => result[3].DATAIN
data[4] => result[4].DATAIN
data[5] => result[5].DATAIN
data[6] => result[6].DATAIN
data[7] => result[7].DATAIN
data[8] => result[8].DATAIN
data[9] => result[9].DATAIN
data[10] => result[10].DATAIN
data[11] => result[11].DATAIN
data[12] => result[12].DATAIN
data[13] => result[13].DATAIN
data[14] => result[14].DATAIN
data[15] => result[15].DATAIN
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|diff:diff_inst
clk => wr_delay[0].CLK
clk => wr_delay[1].CLK
clk => wr_delay[2].CLK
clk => wr_delay[3].CLK
clk => wr_delay[4].CLK
clk => wr_delay[5].CLK
clk => wr_delay[6].CLK
clk => wr_delay[7].CLK
clk => wr_delay[8].CLK
clk => wr_delay[9].CLK
clk => wr_delay[10].CLK
clk => wr_delay[11].CLK
clk => wr_delay[12].CLK
clk => wr_delay[13].CLK
clk => wr_delay[14].CLK
clk => wr_delay[15].CLK
clk => diff_1[0].CLK
clk => diff_1[1].CLK
clk => diff_1[2].CLK
clk => diff_1[3].CLK
clk => diff_1[4].CLK
clk => diff_1[5].CLK
clk => diff_1[6].CLK
clk => diff_1[7].CLK
clk => diff_1[8].CLK
clk => diff_1[9].CLK
clk => diff_1[10].CLK
clk => diff_1[11].CLK
clk => diff_1[12].CLK
clk => diff_1[13].CLK
clk => diff_1[14].CLK
clk => diff_1[15].CLK
clk => diff_1[16].CLK
clk => diff_1[17].CLK
clk => diff_1[18].CLK
clk => diff_1[19].CLK
clk => diff[0].CLK
clk => diff[1].CLK
clk => diff[2].CLK
clk => diff[3].CLK
clk => diff[4].CLK
clk => diff[5].CLK
clk => diff[6].CLK
clk => diff[7].CLK
clk => diff[8].CLK
clk => diff[9].CLK
clk => diff[10].CLK
clk => diff[11].CLK
clk => diff[12].CLK
clk => diff[13].CLK
clk => diff[14].CLK
clk => diff[15].CLK
clk => diff[16].CLK
clk => diff[17].CLK
clk => diff[18].CLK
clk => diff[19].CLK
clk => out_valid.CLK
clk => recv.CLK
clk => buf2_rdy.CLK
clk => buf1_rdy.CLK
clk => in_buf_2[0].CLK
clk => in_buf_2[1].CLK
clk => in_buf_2[2].CLK
clk => in_buf_2[3].CLK
clk => in_buf_2[4].CLK
clk => in_buf_2[5].CLK
clk => in_buf_2[6].CLK
clk => in_buf_2[7].CLK
clk => in_buf_2[8].CLK
clk => in_buf_2[9].CLK
clk => in_buf_2[10].CLK
clk => in_buf_2[11].CLK
clk => in_buf_2[12].CLK
clk => in_buf_2[13].CLK
clk => in_buf_2[14].CLK
clk => in_buf_2[15].CLK
clk => in_buf_2[16].CLK
clk => in_buf_2[17].CLK
clk => in_buf_2[18].CLK
clk => in_buf_2[19].CLK
clk => in_buf_1[0].CLK
clk => in_buf_1[1].CLK
clk => in_buf_1[2].CLK
clk => in_buf_1[3].CLK
clk => in_buf_1[4].CLK
clk => in_buf_1[5].CLK
clk => in_buf_1[6].CLK
clk => in_buf_1[7].CLK
clk => in_buf_1[8].CLK
clk => in_buf_1[9].CLK
clk => in_buf_1[10].CLK
clk => in_buf_1[11].CLK
clk => in_buf_1[12].CLK
clk => in_buf_1[13].CLK
clk => in_buf_1[14].CLK
clk => in_buf_1[15].CLK
clk => in_buf_1[16].CLK
clk => in_buf_1[17].CLK
clk => in_buf_1[18].CLK
clk => in_buf_1[19].CLK
rst => wr_delay[0].PRESET
rst => wr_delay[1].PRESET
rst => wr_delay[2].PRESET
rst => wr_delay[3].PRESET
rst => wr_delay[4].PRESET
rst => wr_delay[5].PRESET
rst => wr_delay[6].PRESET
rst => wr_delay[7].PRESET
rst => wr_delay[8].PRESET
rst => wr_delay[9].PRESET
rst => wr_delay[10].PRESET
rst => wr_delay[11].PRESET
rst => wr_delay[12].PRESET
rst => wr_delay[13].PRESET
rst => wr_delay[14].PRESET
rst => wr_delay[15].PRESET
rst => diff_1[0].ACLR
rst => diff_1[1].ACLR
rst => diff_1[2].ACLR
rst => diff_1[3].ACLR
rst => diff_1[4].ACLR
rst => diff_1[5].ACLR
rst => diff_1[6].ACLR
rst => diff_1[7].ACLR
rst => diff_1[8].ACLR
rst => diff_1[9].ACLR
rst => diff_1[10].ACLR
rst => diff_1[11].ACLR
rst => diff_1[12].ACLR
rst => diff_1[13].ACLR
rst => diff_1[14].ACLR
rst => diff_1[15].ACLR
rst => diff_1[16].ACLR
rst => diff_1[17].ACLR
rst => diff_1[18].ACLR
rst => diff_1[19].ACLR
rst => diff[0].ACLR
rst => diff[1].ACLR
rst => diff[2].ACLR
rst => diff[3].ACLR
rst => diff[4].ACLR
rst => diff[5].ACLR
rst => diff[6].ACLR
rst => diff[7].ACLR
rst => diff[8].ACLR
rst => diff[9].ACLR
rst => diff[10].ACLR
rst => diff[11].ACLR
rst => diff[12].ACLR
rst => diff[13].ACLR
rst => diff[14].ACLR
rst => diff[15].ACLR
rst => diff[16].ACLR
rst => diff[17].ACLR
rst => diff[18].ACLR
rst => diff[19].ACLR
rst => out_valid.ACLR
rst => recv.ACLR
rst => buf2_rdy.ACLR
rst => buf1_rdy.ACLR
rst => in_buf_2[0].ACLR
rst => in_buf_2[1].ACLR
rst => in_buf_2[2].ACLR
rst => in_buf_2[3].ACLR
rst => in_buf_2[4].ACLR
rst => in_buf_2[5].ACLR
rst => in_buf_2[6].ACLR
rst => in_buf_2[7].ACLR
rst => in_buf_2[8].ACLR
rst => in_buf_2[9].ACLR
rst => in_buf_2[10].ACLR
rst => in_buf_2[11].ACLR
rst => in_buf_2[12].ACLR
rst => in_buf_2[13].ACLR
rst => in_buf_2[14].ACLR
rst => in_buf_2[15].ACLR
rst => in_buf_2[16].ACLR
rst => in_buf_2[17].ACLR
rst => in_buf_2[18].ACLR
rst => in_buf_2[19].ACLR
rst => in_buf_1[0].ACLR
rst => in_buf_1[1].ACLR
rst => in_buf_1[2].ACLR
rst => in_buf_1[3].ACLR
rst => in_buf_1[4].ACLR
rst => in_buf_1[5].ACLR
rst => in_buf_1[6].ACLR
rst => in_buf_1[7].ACLR
rst => in_buf_1[8].ACLR
rst => in_buf_1[9].ACLR
rst => in_buf_1[10].ACLR
rst => in_buf_1[11].ACLR
rst => in_buf_1[12].ACLR
rst => in_buf_1[13].ACLR
rst => in_buf_1[14].ACLR
rst => in_buf_1[15].ACLR
rst => in_buf_1[16].ACLR
rst => in_buf_1[17].ACLR
rst => in_buf_1[18].ACLR
rst => in_buf_1[19].ACLR
dval => always0.IN1
dval => always0.IN1
mlt[0] => in_buf_1[0].DATAIN
mlt[0] => in_buf_2[0].DATAIN
mlt[1] => in_buf_1[1].DATAIN
mlt[1] => in_buf_2[1].DATAIN
mlt[2] => in_buf_1[2].DATAIN
mlt[2] => in_buf_2[2].DATAIN
mlt[3] => in_buf_1[3].DATAIN
mlt[3] => in_buf_2[3].DATAIN
mlt[4] => in_buf_1[4].DATAIN
mlt[4] => in_buf_2[4].DATAIN
mlt[5] => in_buf_1[5].DATAIN
mlt[5] => in_buf_2[5].DATAIN
mlt[6] => in_buf_1[6].DATAIN
mlt[6] => in_buf_2[6].DATAIN
mlt[7] => in_buf_1[7].DATAIN
mlt[7] => in_buf_2[7].DATAIN
mlt[8] => in_buf_1[8].DATAIN
mlt[8] => in_buf_2[8].DATAIN
mlt[9] => in_buf_1[9].DATAIN
mlt[9] => in_buf_2[9].DATAIN
mlt[10] => in_buf_1[10].DATAIN
mlt[10] => in_buf_2[10].DATAIN
mlt[11] => in_buf_1[11].DATAIN
mlt[11] => in_buf_2[11].DATAIN
mlt[12] => in_buf_1[12].DATAIN
mlt[12] => in_buf_2[12].DATAIN
mlt[13] => in_buf_1[13].DATAIN
mlt[13] => in_buf_2[13].DATAIN
mlt[14] => in_buf_1[14].DATAIN
mlt[14] => in_buf_2[14].DATAIN
mlt[15] => in_buf_1[15].DATAIN
mlt[15] => in_buf_2[15].DATAIN
mlt[16] => in_buf_1[16].DATAIN
mlt[16] => in_buf_2[16].DATAIN
mlt[17] => in_buf_1[17].DATAIN
mlt[17] => in_buf_2[17].DATAIN
mlt[18] => in_buf_1[18].DATAIN
mlt[18] => in_buf_2[18].DATAIN
mlt[19] => in_buf_1[19].DATAIN
mlt[19] => in_buf_2[19].DATAIN
clk_10k => ~NO_FANOUT~
out_data[0] <= diff_1[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= diff_1[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= diff_1[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= diff_1[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= diff_1[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= diff_1[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= diff_1[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= diff_1[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= diff_1[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= diff_1[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= diff_1[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= diff_1[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= diff_1[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= diff_1[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= diff_1[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= diff_1[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= diff_1[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= diff_1[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= diff_1[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= diff_1[19].DB_MAX_OUTPUT_PORT_TYPE
o_dval <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|byass_data:byass_data1
clk => output_buf[0].CLK
clk => output_buf[1].CLK
clk => output_buf[2].CLK
clk => output_buf[3].CLK
clk => output_buf[4].CLK
clk => output_buf[5].CLK
clk => output_buf[6].CLK
clk => output_buf[7].CLK
rst => output_buf[2].ENA
rst => output_buf[1].ENA
rst => output_buf[0].ENA
rst => output_buf[3].ENA
rst => output_buf[4].ENA
rst => output_buf[5].ENA
rst => output_buf[6].ENA
rst => output_buf[7].ENA
dval => count_byass[0].CLK
dval => count_byass[1].CLK
dval => count_byass[2].CLK
dval => count_byass[3].CLK
input_to_byass[0] => Mux7.IN15
input_to_byass[1] => Mux6.IN15
input_to_byass[1] => Mux7.IN14
input_to_byass[2] => Mux5.IN15
input_to_byass[2] => Mux6.IN14
input_to_byass[2] => Mux7.IN13
input_to_byass[3] => Mux4.IN15
input_to_byass[3] => Mux5.IN14
input_to_byass[3] => Mux6.IN13
input_to_byass[3] => Mux7.IN12
input_to_byass[4] => Mux3.IN15
input_to_byass[4] => Mux4.IN14
input_to_byass[4] => Mux5.IN13
input_to_byass[4] => Mux6.IN12
input_to_byass[4] => Mux7.IN11
input_to_byass[5] => Mux2.IN15
input_to_byass[5] => Mux3.IN14
input_to_byass[5] => Mux4.IN13
input_to_byass[5] => Mux5.IN12
input_to_byass[5] => Mux6.IN11
input_to_byass[5] => Mux7.IN10
input_to_byass[6] => Mux1.IN15
input_to_byass[6] => Mux2.IN14
input_to_byass[6] => Mux3.IN13
input_to_byass[6] => Mux4.IN12
input_to_byass[6] => Mux5.IN11
input_to_byass[6] => Mux6.IN10
input_to_byass[6] => Mux7.IN9
input_to_byass[7] => Mux0.IN15
input_to_byass[7] => Mux1.IN14
input_to_byass[7] => Mux2.IN13
input_to_byass[7] => Mux3.IN12
input_to_byass[7] => Mux4.IN11
input_to_byass[7] => Mux5.IN10
input_to_byass[7] => Mux6.IN9
input_to_byass[7] => Mux7.IN5
input_to_byass[7] => Mux7.IN6
input_to_byass[7] => Mux7.IN7
input_to_byass[7] => Mux7.IN8
input_to_byass[8] => Mux0.IN14
input_to_byass[8] => Mux1.IN13
input_to_byass[8] => Mux2.IN12
input_to_byass[8] => Mux3.IN11
input_to_byass[8] => Mux4.IN10
input_to_byass[8] => Mux5.IN9
input_to_byass[8] => Mux6.IN5
input_to_byass[8] => Mux6.IN6
input_to_byass[8] => Mux6.IN7
input_to_byass[8] => Mux6.IN8
input_to_byass[8] => Mux7.IN4
input_to_byass[9] => Mux0.IN13
input_to_byass[9] => Mux1.IN12
input_to_byass[9] => Mux2.IN11
input_to_byass[9] => Mux3.IN10
input_to_byass[9] => Mux4.IN9
input_to_byass[9] => Mux5.IN5
input_to_byass[9] => Mux5.IN6
input_to_byass[9] => Mux5.IN7
input_to_byass[9] => Mux5.IN8
input_to_byass[9] => Mux6.IN4
input_to_byass[9] => Mux7.IN3
input_to_byass[10] => Mux0.IN12
input_to_byass[10] => Mux1.IN11
input_to_byass[10] => Mux2.IN10
input_to_byass[10] => Mux3.IN9
input_to_byass[10] => Mux4.IN5
input_to_byass[10] => Mux4.IN6
input_to_byass[10] => Mux4.IN7
input_to_byass[10] => Mux4.IN8
input_to_byass[10] => Mux5.IN4
input_to_byass[10] => Mux6.IN3
input_to_byass[10] => Mux7.IN2
input_to_byass[11] => Mux0.IN11
input_to_byass[11] => Mux1.IN10
input_to_byass[11] => Mux2.IN9
input_to_byass[11] => Mux3.IN5
input_to_byass[11] => Mux3.IN6
input_to_byass[11] => Mux3.IN7
input_to_byass[11] => Mux3.IN8
input_to_byass[11] => Mux4.IN4
input_to_byass[11] => Mux5.IN3
input_to_byass[11] => Mux6.IN2
input_to_byass[11] => Mux7.IN1
input_to_byass[12] => Mux0.IN10
input_to_byass[12] => Mux1.IN9
input_to_byass[12] => Mux2.IN5
input_to_byass[12] => Mux2.IN6
input_to_byass[12] => Mux2.IN7
input_to_byass[12] => Mux2.IN8
input_to_byass[12] => Mux3.IN4
input_to_byass[12] => Mux4.IN3
input_to_byass[12] => Mux5.IN2
input_to_byass[12] => Mux6.IN1
input_to_byass[12] => Mux7.IN0
input_to_byass[13] => Mux0.IN9
input_to_byass[13] => Mux1.IN5
input_to_byass[13] => Mux1.IN6
input_to_byass[13] => Mux1.IN7
input_to_byass[13] => Mux1.IN8
input_to_byass[13] => Mux2.IN4
input_to_byass[13] => Mux3.IN3
input_to_byass[13] => Mux4.IN2
input_to_byass[13] => Mux5.IN1
input_to_byass[13] => Mux6.IN0
input_to_byass[14] => Mux0.IN5
input_to_byass[14] => Mux0.IN6
input_to_byass[14] => Mux0.IN7
input_to_byass[14] => Mux0.IN8
input_to_byass[14] => Mux1.IN4
input_to_byass[14] => Mux2.IN3
input_to_byass[14] => Mux3.IN2
input_to_byass[14] => Mux4.IN1
input_to_byass[14] => Mux5.IN0
input_to_byass[15] => Mux0.IN4
input_to_byass[15] => Mux1.IN3
input_to_byass[15] => Mux2.IN2
input_to_byass[15] => Mux3.IN1
input_to_byass[15] => Mux4.IN0
input_to_byass[16] => Mux0.IN3
input_to_byass[16] => Mux1.IN2
input_to_byass[16] => Mux2.IN1
input_to_byass[16] => Mux3.IN0
input_to_byass[17] => Mux0.IN2
input_to_byass[17] => Mux1.IN1
input_to_byass[17] => Mux2.IN0
input_to_byass[18] => Mux0.IN1
input_to_byass[18] => Mux1.IN0
input_to_byass[19] => Mux0.IN0
SW_mp => count_byass.OUTPUTSELECT
SW_mp => count_byass.OUTPUTSELECT
SW_mp => count_byass.OUTPUTSELECT
SW_mp => count_byass.OUTPUTSELECT
out_data_byass[0] <= output_buf[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_byass[1] <= output_buf[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_byass[2] <= output_buf[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_byass[3] <= output_buf[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_byass[4] <= output_buf[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_byass[5] <= output_buf[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_byass[6] <= output_buf[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_byass[7] <= output_buf[7].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|sin_addr:sin_addr1
clock => clock.IN1
q[0] <= lpm_counter:LPM_COUNTER_component.q
q[1] <= lpm_counter:LPM_COUNTER_component.q
q[2] <= lpm_counter:LPM_COUNTER_component.q
q[3] <= lpm_counter:LPM_COUNTER_component.q
q[4] <= lpm_counter:LPM_COUNTER_component.q
q[5] <= lpm_counter:LPM_COUNTER_component.q
q[6] <= lpm_counter:LPM_COUNTER_component.q
q[7] <= lpm_counter:LPM_COUNTER_component.q
q[8] <= lpm_counter:LPM_COUNTER_component.q


|DE0_TDC|sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component
clock => cntr_95j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_95j:auto_generated.q[0]
q[1] <= cntr_95j:auto_generated.q[1]
q[2] <= cntr_95j:auto_generated.q[2]
q[3] <= cntr_95j:auto_generated.q[3]
q[4] <= cntr_95j:auto_generated.q[4]
q[5] <= cntr_95j:auto_generated.q[5]
q[6] <= cntr_95j:auto_generated.q[6]
q[7] <= cntr_95j:auto_generated.q[7]
q[8] <= cntr_95j:auto_generated.q[8]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DE0_TDC|sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE


|DE0_TDC|sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|cmpr_mfc:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE0_TDC|singen:singen1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|DE0_TDC|singen:singen1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9v91:auto_generated.address_a[0]
address_a[1] => altsyncram_9v91:auto_generated.address_a[1]
address_a[2] => altsyncram_9v91:auto_generated.address_a[2]
address_a[3] => altsyncram_9v91:auto_generated.address_a[3]
address_a[4] => altsyncram_9v91:auto_generated.address_a[4]
address_a[5] => altsyncram_9v91:auto_generated.address_a[5]
address_a[6] => altsyncram_9v91:auto_generated.address_a[6]
address_a[7] => altsyncram_9v91:auto_generated.address_a[7]
address_a[8] => altsyncram_9v91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9v91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9v91:auto_generated.q_a[0]
q_a[1] <= altsyncram_9v91:auto_generated.q_a[1]
q_a[2] <= altsyncram_9v91:auto_generated.q_a[2]
q_a[3] <= altsyncram_9v91:auto_generated.q_a[3]
q_a[4] <= altsyncram_9v91:auto_generated.q_a[4]
q_a[5] <= altsyncram_9v91:auto_generated.q_a[5]
q_a[6] <= altsyncram_9v91:auto_generated.q_a[6]
q_a[7] <= altsyncram_9v91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE0_TDC|singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|DE0_TDC|spi_data_transm:spi_data_transm1
clk => spi_write.CLK
clk => clkout.CLK
clk => clkout_prev.CLK
spi_clk_i => spi_clk.DATAIN
spi_clk_i => spi_ss~reg0.CLK
spi_clk_i => spi_mosi~reg0.CLK
spi_clk_i => spi_write_prev.CLK
spi_clk_i => spi_state~19.DATAIN
clk_20k => clkout.ENA
spi_mosi <= spi_mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk <= spi_clk_i.DB_MAX_OUTPUT_PORT_TYPE
spi_ss <= spi_ss~reg0.DB_MAX_OUTPUT_PORT_TYPE
diffout[0] => Selector17.IN17
diffout[1] => Selector17.IN16
diffout[2] => Selector17.IN15
diffout[3] => Selector17.IN14
diffout[4] => Selector17.IN13
diffout[5] => Selector17.IN12
diffout[6] => Selector17.IN11
diffout[7] => Selector17.IN10
diffout[8] => Selector17.IN9
diffout[9] => Selector17.IN8
diffout[10] => Selector17.IN7
diffout[11] => Selector17.IN6
diffout[12] => Selector17.IN5
diffout[13] => Selector17.IN4
diffout[14] => Selector17.IN3
diffout[15] => Selector17.IN2


