start-time: 2022-07-14 22:01:58.297332

Environment:
               test-name: YosysBigSimLm32
            test-dirpath: /home/alain/Surelog/third_party/tests/YosysBigSim/lm32
           test-filepath: /home/alain/Surelog/third_party/tests/YosysBigSim/lm32/YosysBigSimLm32.sl
       workspace-dirpath: /home/alain/Surelog
        surelog-filepath: /home/alain/Surelog/tests/NameCollisionBind/bin/surelog
      uhdm_dump-filepath: /home/alain/Surelog/tests/NameCollisionBind/third_party/UHDM/bin/uhdm-dump
          uvm-reldirpath: ../../../UVM
          output-dirpath: /home/alain/Surelog/tests/NameCollisionBind/regression/YosysBigSimLm32
     golden-log-filepath: /home/alain/Surelog/third_party/tests/YosysBigSim/lm32/YosysBigSimLm32.log
    surelog-log-filepath: /home/alain/Surelog/tests/NameCollisionBind/regression/YosysBigSimLm32/YosysBigSimLm32.log
  uhdm-slpp_all-filepath: /home/alain/Surelog/tests/NameCollisionBind/regression/YosysBigSimLm32/slpp_all/surelog.uhdm
 uhdm-slpp_unit-filepath: /home/alain/Surelog/tests/NameCollisionBind/regression/YosysBigSimLm32/slpp_unit/surelog.uhdm
  uhdm-dump-log-filepath: /home/alain/Surelog/tests/NameCollisionBind/regression/YosysBigSimLm32/uhdm.dump
roundtrip-output-dirpath: /home/alain/Surelog/tests/NameCollisionBind/regression/YosysBigSimLm32/roundtrip
  roundtrip_log_filepath: /home/alain/Surelog/tests/NameCollisionBind/regression/YosysBigSimLm32/roundtrip/roundtrip.log
                    tool: None


Snapshot ...
Found 38 files & directories


Running Surelog ...
start-time: 2022-07-14 22:01:58.298358
Loaded command line: -writepp -parse   -mt  max  -nopython -fileunit  */*.v +incdir+./rtl/+./sim/ -nobuiltin -nocache
Processed command line: -writepp -parse -nopython -fileunit rtl/lm32_adder.v rtl/lm32_addsub.v rtl/lm32_config.v rtl/lm32_cpu.v rtl/lm32_dcache.v rtl/lm32_debug.v rtl/lm32_decoder.v rtl/lm32_dp_ram.v rtl/lm32_dtlb.v rtl/lm32_icache.v rtl/lm32_include.v rtl/lm32_instruction_unit.v rtl/lm32_interrupt.v rtl/lm32_itlb.v rtl/lm32_jtag.v rtl/lm32_load_store_unit.v rtl/lm32_logic_op.v rtl/lm32_mc_arithmetic.v rtl/lm32_multiplier.v rtl/lm32_ram.v rtl/lm32_shifter.v rtl/lm32_top.v sim/tb_lm32_system.v +incdir+./rtl/+./sim/ -nobuiltin -nocache -mt 0 -mp 0 -o ../../../../tests/NameCollisionBind/regression/YosysBigSimLm32
Launching surelog with arguments:
['/home/alain/Surelog/tests/NameCollisionBind/bin/surelog',
 '-writepp',
 '-parse',
 '-nopython',
 '-fileunit',
 'rtl/lm32_adder.v',
 'rtl/lm32_addsub.v',
 'rtl/lm32_config.v',
 'rtl/lm32_cpu.v',
 'rtl/lm32_dcache.v',
 'rtl/lm32_debug.v',
 'rtl/lm32_decoder.v',
 'rtl/lm32_dp_ram.v',
 'rtl/lm32_dtlb.v',
 'rtl/lm32_icache.v',
 'rtl/lm32_include.v',
 'rtl/lm32_instruction_unit.v',
 'rtl/lm32_interrupt.v',
 'rtl/lm32_itlb.v',
 'rtl/lm32_jtag.v',
 'rtl/lm32_load_store_unit.v',
 'rtl/lm32_logic_op.v',
 'rtl/lm32_mc_arithmetic.v',
 'rtl/lm32_multiplier.v',
 'rtl/lm32_ram.v',
 'rtl/lm32_shifter.v',
 'rtl/lm32_top.v',
 'sim/tb_lm32_system.v',
 '+incdir+./rtl/+./sim/',
 '-nobuiltin',
 '-nocache',
 '-mt',
 '0',
 '-mp',
 '0',
 '-o',
 '../../../../tests/NameCollisionBind/regression/YosysBigSimLm32']


Surelog threw an exception
Traceback (most recent call last):
  File "/home/alain/Surelog/scripts/regression.py", line 347, in _run_surelog
    process = subprocess.Popen(
  File "/usr/lib/python3.9/subprocess.py", line 951, in __init__
    self._execute_child(args, executable, preexec_fn, close_fds,
  File "/usr/lib/python3.9/subprocess.py", line 1821, in _execute_child
    raise child_exception_type(errno_num, err_msg, err_filename)
FileNotFoundError: [Errno 2] No such file or directory: '/home/alain/Surelog/tests/NameCollisionBind/bin/surelog'
end-time: 2022-07-14 22:01:58.301269 0:00:00.002911


Normalizing surelog log file /home/alain/Surelog/tests/NameCollisionBind/regression/YosysBigSimLm32/YosysBigSimLm32.log


Restoring pristine state ...
Found 38 files & directories


end-time: 2022-07-14 22:01:58.302593 0:00:00.005261
