// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module ecg_cnn_conv1d_relu (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_INPUT_r_0_AWVALID,
        m_axi_INPUT_r_0_AWREADY,
        m_axi_INPUT_r_0_AWADDR,
        m_axi_INPUT_r_0_AWID,
        m_axi_INPUT_r_0_AWLEN,
        m_axi_INPUT_r_0_AWSIZE,
        m_axi_INPUT_r_0_AWBURST,
        m_axi_INPUT_r_0_AWLOCK,
        m_axi_INPUT_r_0_AWCACHE,
        m_axi_INPUT_r_0_AWPROT,
        m_axi_INPUT_r_0_AWQOS,
        m_axi_INPUT_r_0_AWREGION,
        m_axi_INPUT_r_0_AWUSER,
        m_axi_INPUT_r_0_WVALID,
        m_axi_INPUT_r_0_WREADY,
        m_axi_INPUT_r_0_WDATA,
        m_axi_INPUT_r_0_WSTRB,
        m_axi_INPUT_r_0_WLAST,
        m_axi_INPUT_r_0_WID,
        m_axi_INPUT_r_0_WUSER,
        m_axi_INPUT_r_0_ARVALID,
        m_axi_INPUT_r_0_ARREADY,
        m_axi_INPUT_r_0_ARADDR,
        m_axi_INPUT_r_0_ARID,
        m_axi_INPUT_r_0_ARLEN,
        m_axi_INPUT_r_0_ARSIZE,
        m_axi_INPUT_r_0_ARBURST,
        m_axi_INPUT_r_0_ARLOCK,
        m_axi_INPUT_r_0_ARCACHE,
        m_axi_INPUT_r_0_ARPROT,
        m_axi_INPUT_r_0_ARQOS,
        m_axi_INPUT_r_0_ARREGION,
        m_axi_INPUT_r_0_ARUSER,
        m_axi_INPUT_r_0_RVALID,
        m_axi_INPUT_r_0_RREADY,
        m_axi_INPUT_r_0_RDATA,
        m_axi_INPUT_r_0_RLAST,
        m_axi_INPUT_r_0_RID,
        m_axi_INPUT_r_0_RFIFONUM,
        m_axi_INPUT_r_0_RUSER,
        m_axi_INPUT_r_0_RRESP,
        m_axi_INPUT_r_0_BVALID,
        m_axi_INPUT_r_0_BREADY,
        m_axi_INPUT_r_0_BRESP,
        m_axi_INPUT_r_0_BID,
        m_axi_INPUT_r_0_BUSER,
        input_r_r,
        output_0_address0,
        output_0_ce0,
        output_0_we0,
        output_0_d0,
        output_1_address0,
        output_1_ce0,
        output_1_we0,
        output_1_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 7'd1;
parameter    ap_ST_fsm_pp0_stage1 = 7'd2;
parameter    ap_ST_fsm_pp0_stage2 = 7'd4;
parameter    ap_ST_fsm_pp0_stage3 = 7'd8;
parameter    ap_ST_fsm_pp0_stage4 = 7'd16;
parameter    ap_ST_fsm_pp0_stage5 = 7'd32;
parameter    ap_ST_fsm_pp0_stage6 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_INPUT_r_0_AWVALID;
input   m_axi_INPUT_r_0_AWREADY;
output  [63:0] m_axi_INPUT_r_0_AWADDR;
output  [0:0] m_axi_INPUT_r_0_AWID;
output  [31:0] m_axi_INPUT_r_0_AWLEN;
output  [2:0] m_axi_INPUT_r_0_AWSIZE;
output  [1:0] m_axi_INPUT_r_0_AWBURST;
output  [1:0] m_axi_INPUT_r_0_AWLOCK;
output  [3:0] m_axi_INPUT_r_0_AWCACHE;
output  [2:0] m_axi_INPUT_r_0_AWPROT;
output  [3:0] m_axi_INPUT_r_0_AWQOS;
output  [3:0] m_axi_INPUT_r_0_AWREGION;
output  [0:0] m_axi_INPUT_r_0_AWUSER;
output   m_axi_INPUT_r_0_WVALID;
input   m_axi_INPUT_r_0_WREADY;
output  [15:0] m_axi_INPUT_r_0_WDATA;
output  [1:0] m_axi_INPUT_r_0_WSTRB;
output   m_axi_INPUT_r_0_WLAST;
output  [0:0] m_axi_INPUT_r_0_WID;
output  [0:0] m_axi_INPUT_r_0_WUSER;
output   m_axi_INPUT_r_0_ARVALID;
input   m_axi_INPUT_r_0_ARREADY;
output  [63:0] m_axi_INPUT_r_0_ARADDR;
output  [0:0] m_axi_INPUT_r_0_ARID;
output  [31:0] m_axi_INPUT_r_0_ARLEN;
output  [2:0] m_axi_INPUT_r_0_ARSIZE;
output  [1:0] m_axi_INPUT_r_0_ARBURST;
output  [1:0] m_axi_INPUT_r_0_ARLOCK;
output  [3:0] m_axi_INPUT_r_0_ARCACHE;
output  [2:0] m_axi_INPUT_r_0_ARPROT;
output  [3:0] m_axi_INPUT_r_0_ARQOS;
output  [3:0] m_axi_INPUT_r_0_ARREGION;
output  [0:0] m_axi_INPUT_r_0_ARUSER;
input   m_axi_INPUT_r_0_RVALID;
output   m_axi_INPUT_r_0_RREADY;
input  [15:0] m_axi_INPUT_r_0_RDATA;
input   m_axi_INPUT_r_0_RLAST;
input  [0:0] m_axi_INPUT_r_0_RID;
input  [9:0] m_axi_INPUT_r_0_RFIFONUM;
input  [0:0] m_axi_INPUT_r_0_RUSER;
input  [1:0] m_axi_INPUT_r_0_RRESP;
input   m_axi_INPUT_r_0_BVALID;
output   m_axi_INPUT_r_0_BREADY;
input  [1:0] m_axi_INPUT_r_0_BRESP;
input  [0:0] m_axi_INPUT_r_0_BID;
input  [0:0] m_axi_INPUT_r_0_BUSER;
input  [63:0] input_r_r;
output  [11:0] output_0_address0;
output   output_0_ce0;
output   output_0_we0;
output  [10:0] output_0_d0;
output  [11:0] output_1_address0;
output   output_1_ce0;
output   output_1_we0;
output  [10:0] output_1_d0;

reg ap_idle;
reg m_axi_INPUT_r_0_ARVALID;
reg[63:0] m_axi_INPUT_r_0_ARADDR;
reg m_axi_INPUT_r_0_RREADY;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage6;
reg   [0:0] icmp_ln35_reg_1030;
reg    ap_block_state7_io_grp5;
reg    ap_block_pp0_stage6_subdone_grp5_done_reg;
reg    ap_block_pp0_stage6_subdone_grp5;
reg    ap_block_pp0_stage6_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage6_subdone_grp11_done_reg;
reg    ap_block_pp0_stage6_subdone_grp11;
reg    ap_condition_exit_pp0_iter0_stage6;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] w_local_0_address0;
wire   [10:0] w_local_0_q0;
wire   [2:0] w_local_1_address0;
wire   [9:0] w_local_1_q0;
wire   [2:0] w_local_2_address0;
wire   [9:0] w_local_2_q0;
wire   [2:0] w_local_3_address0;
wire   [9:0] w_local_3_q0;
wire   [2:0] w_local_4_address0;
wire  signed [8:0] w_local_4_q0;
wire   [2:0] w_local_5_address0;
wire   [9:0] w_local_5_q0;
wire   [2:0] w_local_6_address0;
wire   [10:0] w_local_6_q0;
reg    INPUT_r_blk_n_AR;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_grp1;
reg    ap_block_pp0_stage2_subdone_grp1_done_reg;
reg    ap_block_pp0_stage2_subdone_grp1;
reg    ap_block_pp0_stage2_subdone;
reg    INPUT_r_blk_n_R;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_grp8;
reg    ap_block_pp0_stage3_subdone_grp8_done_reg;
reg    ap_block_pp0_stage3_subdone_grp8;
reg    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage3_grp2;
reg    ap_block_pp0_stage3_subdone_grp2_done_reg;
reg    ap_block_pp0_stage3_subdone_grp2;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_grp9;
reg    ap_block_pp0_stage4_subdone_grp9_done_reg;
reg    ap_block_pp0_stage4_subdone_grp9;
reg    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage4_grp3;
reg    ap_block_pp0_stage4_subdone_grp3_done_reg;
reg    ap_block_pp0_stage4_subdone_grp3;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_grp10;
reg    ap_block_pp0_stage5_subdone_grp10_done_reg;
reg    ap_block_pp0_stage5_subdone_grp10;
reg    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage5_grp4;
reg    ap_block_pp0_stage5_subdone_grp4_done_reg;
reg    ap_block_pp0_stage5_subdone_grp4;
wire    ap_block_pp0_stage6_grp11;
wire    ap_block_pp0_stage6_grp5;
wire    ap_block_pp0_stage0_grp12;
reg    ap_block_pp0_stage0_subdone_grp12_done_reg;
reg    ap_block_pp0_stage0_subdone_grp12;
reg    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage0_grp6;
reg    ap_block_pp0_stage0_subdone_grp6_done_reg;
reg    ap_block_pp0_stage0_subdone_grp6;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp13;
reg    ap_block_pp0_stage1_subdone_grp13_done_reg;
reg    ap_block_pp0_stage1_subdone_grp13;
reg    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage1_grp7;
reg    ap_block_pp0_stage1_subdone_grp7_done_reg;
reg    ap_block_pp0_stage1_subdone_grp7;
wire    ap_block_pp0_stage2_grp14;
reg    ap_block_pp0_stage2_subdone_grp14_done_reg;
reg    ap_block_pp0_stage2_subdone_grp14;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
wire   [0:0] icmp_ln35_fu_333_p2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln35_reg_1030_pp0_iter1_reg;
wire   [0:0] icmp_ln36_fu_353_p2;
reg   [0:0] icmp_ln36_reg_1034;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
wire   [9:0] select_ln35_fu_359_p3;
reg   [9:0] select_ln35_reg_1039;
reg   [9:0] select_ln35_reg_1039_pp0_iter1_reg;
reg   [9:0] select_ln35_reg_1039_pp0_iter2_reg;
wire   [10:0] shl_ln_fu_367_p3;
reg   [10:0] shl_ln_reg_1044;
reg   [63:0] INPUT_r_addr_reg_1054;
reg   [63:0] INPUT_r_addr_1_reg_1060;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
reg   [63:0] INPUT_r_addr_2_reg_1066;
wire    ap_block_pp0_stage3_11001_grp0;
reg    ap_block_pp0_stage3_subdone_grp0_done_reg;
wire    ap_block_pp0_stage3_subdone_grp0;
reg   [63:0] INPUT_r_addr_3_reg_1072;
wire    ap_block_pp0_stage4_11001_grp0;
reg    ap_block_pp0_stage4_subdone_grp0_done_reg;
wire    ap_block_pp0_stage4_subdone_grp0;
reg   [63:0] INPUT_r_addr_4_reg_1078;
wire    ap_block_pp0_stage5_11001_grp0;
reg    ap_block_pp0_stage5_subdone_grp0_done_reg;
wire    ap_block_pp0_stage5_subdone_grp0;
reg   [63:0] INPUT_r_addr_5_reg_1084;
wire    ap_block_pp0_stage6_11001_grp0;
reg    ap_block_pp0_stage6_subdone_grp0_done_reg;
wire    ap_block_pp0_stage6_subdone_grp0;
reg   [63:0] INPUT_r_addr_6_reg_1090;
wire   [63:0] zext_ln35_fu_635_p1;
reg   [63:0] zext_ln35_reg_1096;
wire   [2:0] trunc_ln35_fu_643_p1;
reg   [2:0] trunc_ln35_reg_1123;
wire   [0:0] trunc_ln35_1_fu_647_p1;
reg   [0:0] trunc_ln35_1_reg_1128;
reg   [0:0] trunc_ln35_1_reg_1128_pp0_iter2_reg;
reg   [1:0] lshr_ln_reg_1132;
reg   [1:0] lshr_ln_reg_1132_pp0_iter2_reg;
reg  signed [10:0] w_local_0_load_reg_1137;
reg  signed [9:0] w_local_1_load_reg_1142;
reg  signed [9:0] w_local_2_load_reg_1147;
reg  signed [9:0] w_local_3_load_reg_1152;
wire   [11:0] trunc_ln41_fu_666_p1;
reg  signed [11:0] trunc_ln41_reg_1157;
reg    ap_block_pp0_stage3_11001_grp8;
wire   [11:0] trunc_ln41_2_fu_676_p1;
reg  signed [11:0] trunc_ln41_2_reg_1172;
reg    ap_block_pp0_stage4_11001_grp9;
wire   [11:0] trunc_ln41_4_fu_686_p1;
reg  signed [11:0] trunc_ln41_4_reg_1187;
reg    ap_block_pp0_stage5_11001_grp10;
wire   [11:0] trunc_ln41_6_fu_747_p1;
reg  signed [11:0] trunc_ln41_6_reg_1207;
reg    ap_block_pp0_stage6_11001_grp11;
wire   [11:0] trunc_ln41_8_fu_774_p1;
reg  signed [11:0] trunc_ln41_8_reg_1242;
reg    ap_block_pp0_stage0_11001_grp12;
reg  signed [9:0] w_local_5_load_reg_1252;
reg  signed [10:0] w_local_6_load_reg_1257;
wire   [11:0] trunc_ln41_10_fu_802_p1;
reg  signed [11:0] trunc_ln41_10_reg_1272;
reg    ap_block_pp0_stage1_11001_grp13;
wire   [11:0] trunc_ln41_12_fu_829_p1;
reg  signed [11:0] trunc_ln41_12_reg_1292;
reg    ap_block_pp0_stage2_11001_grp14;
wire   [10:0] select_ln43_fu_914_p3;
reg   [10:0] select_ln43_reg_1322;
wire    ap_block_pp0_stage0_grp0;
wire   [63:0] zext_ln43_fu_928_p1;
wire  signed [63:0] sext_ln41_6_fu_394_p1;
wire    ap_block_pp0_stage1_grp0;
wire  signed [63:0] sext_ln41_8_fu_439_p1;
wire    ap_block_pp0_stage2_grp0;
wire  signed [63:0] sext_ln41_10_fu_473_p1;
wire    ap_block_pp0_stage3_grp0;
wire  signed [63:0] sext_ln41_12_fu_507_p1;
wire    ap_block_pp0_stage4_grp0;
wire  signed [63:0] sext_ln41_14_fu_541_p1;
wire    ap_block_pp0_stage5_grp0;
wire  signed [63:0] sext_ln41_16_fu_575_p1;
wire    ap_block_pp0_stage6_grp0;
wire  signed [63:0] sext_ln41_18_fu_609_p1;
reg    ap_block_state3_io_grp1;
reg    ap_block_pp0_stage2_11001_grp1;
reg    ap_block_state4_io_grp2;
reg    ap_block_pp0_stage3_11001_grp2;
reg    ap_block_state5_io_grp3;
reg    ap_block_pp0_stage4_11001_grp3;
reg    ap_block_state6_io_grp4;
reg    ap_block_pp0_stage5_11001_grp4;
reg    ap_block_pp0_stage6_11001_grp5;
reg    ap_block_pp0_stage0_11001_grp6;
reg    ap_block_pp0_stage1_11001_grp7;
reg   [9:0] i_fu_168;
wire   [9:0] add_ln41_2_fu_404_p2;
wire    ap_loop_init;
reg   [3:0] f_fu_172;
wire   [3:0] select_ln35_1_fu_628_p3;
reg   [12:0] indvar_flatten_fu_176;
wire   [12:0] add_ln35_1_fu_339_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten_load;
wire    ap_block_pp0_stage0;
reg    w_local_0_ce0_local;
reg    w_local_1_ce0_local;
reg    w_local_2_ce0_local;
reg    w_local_3_ce0_local;
reg    w_local_4_ce0_local;
reg    w_local_5_ce0_local;
reg    w_local_6_ce0_local;
reg    output_0_we0_local;
reg    output_0_ce0_local;
reg    output_1_we0_local;
reg    output_1_ce0_local;
wire   [63:0] zext_ln41_fu_375_p1;
wire   [63:0] add_ln41_fu_379_p2;
wire   [62:0] trunc_ln41_1_fu_384_p4;
wire   [10:0] add_ln41_3_fu_415_p2;
wire   [63:0] zext_ln41_1_fu_420_p1;
wire   [63:0] add_ln41_4_fu_424_p2;
wire   [62:0] trunc_ln41_5_fu_429_p4;
wire   [10:0] add_ln41_6_fu_449_p2;
wire   [63:0] zext_ln41_2_fu_454_p1;
wire   [63:0] add_ln41_7_fu_458_p2;
wire   [62:0] trunc_ln41_9_fu_463_p4;
wire   [10:0] add_ln41_9_fu_483_p2;
wire   [63:0] zext_ln41_3_fu_488_p1;
wire   [63:0] add_ln41_10_fu_492_p2;
wire   [62:0] trunc_ln41_s_fu_497_p4;
wire   [10:0] add_ln41_12_fu_517_p2;
wire   [63:0] zext_ln41_4_fu_522_p1;
wire   [63:0] add_ln41_13_fu_526_p2;
wire   [62:0] trunc_ln41_3_fu_531_p4;
wire   [10:0] add_ln41_15_fu_551_p2;
wire   [63:0] zext_ln41_5_fu_556_p1;
wire   [63:0] add_ln41_16_fu_560_p2;
wire   [62:0] trunc_ln41_7_fu_565_p4;
wire   [10:0] add_ln41_18_fu_585_p2;
wire   [63:0] zext_ln41_6_fu_590_p1;
wire   [63:0] add_ln41_19_fu_594_p2;
wire   [62:0] trunc_ln41_11_fu_599_p4;
wire   [3:0] add_ln35_fu_622_p2;
wire   [8:0] acc_fu_690_p17;
wire   [8:0] acc_fu_690_p19;
wire  signed [17:0] shl_i_i29_i_i_fu_729_p3;
wire  signed [20:0] grp_fu_934_p3;
wire   [11:0] tmp_s_fu_754_p4;
wire  signed [20:0] tmp_62_fu_782_p1;
wire   [20:0] grp_fu_943_p3;
wire   [11:0] tmp_62_fu_782_p4;
wire  signed [20:0] tmp_63_fu_809_p1;
wire   [20:0] grp_fu_952_p3;
wire   [11:0] tmp_63_fu_809_p4;
wire  signed [20:0] tmp_64_fu_836_p1;
wire   [20:0] grp_fu_961_p3;
wire   [11:0] tmp_64_fu_836_p4;
wire  signed [20:0] tmp_65_fu_856_p1;
wire   [20:0] grp_fu_970_p3;
wire   [11:0] tmp_65_fu_856_p4;
wire  signed [20:0] tmp_66_fu_873_p1;
wire   [20:0] grp_fu_979_p3;
wire   [11:0] tmp_66_fu_873_p4;
wire  signed [20:0] trunc_ln41_13_fu_890_p1;
wire   [20:0] grp_fu_988_p3;
wire  signed [20:0] trunc_ln6_fu_899_p1;
wire   [11:0] trunc_ln41_13_fu_890_p4;
wire   [0:0] icmp_ln43_fu_908_p2;
wire   [10:0] trunc_ln6_fu_899_p4;
wire   [11:0] tmp_fu_922_p3;
wire   [20:0] grp_fu_943_p2;
wire   [20:0] grp_fu_952_p2;
wire   [20:0] grp_fu_961_p2;
wire   [20:0] grp_fu_970_p2;
wire   [20:0] grp_fu_979_p2;
wire   [20:0] grp_fu_988_p2;
reg    grp_fu_934_ce;
reg    ap_block_pp0_stage4_11001;
reg    ap_block_pp0_stage5_11001;
reg    ap_block_pp0_stage6_11001;
reg    grp_fu_943_ce;
reg    ap_block_pp0_stage1_11001;
reg    grp_fu_952_ce;
reg    ap_block_pp0_stage2_11001;
reg    grp_fu_961_ce;
reg    ap_block_pp0_stage3_11001;
reg    grp_fu_970_ce;
reg    grp_fu_979_ce;
reg    grp_fu_988_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter2_stage0;
reg    ap_idle_pp0_0to1;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [6:0] ap_NS_fsm;
reg    ap_idle_pp0_1to3;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_430;
wire   [2:0] acc_fu_690_p1;
wire   [2:0] acc_fu_690_p3;
wire   [2:0] acc_fu_690_p5;
wire   [2:0] acc_fu_690_p7;
wire  signed [2:0] acc_fu_690_p9;
wire  signed [2:0] acc_fu_690_p11;
wire  signed [2:0] acc_fu_690_p13;
wire  signed [2:0] acc_fu_690_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp5_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp11_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp8_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp2_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp9_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp3_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp10_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp4_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp12_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp6_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp13_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp7_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp14_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp0_done_reg = 1'b0;
#0 i_fu_168 = 10'd0;
#0 f_fu_172 = 4'd0;
#0 indvar_flatten_fu_176 = 13'd0;
#0 ap_done_reg = 1'b0;
end

ecg_cnn_conv1d_relu_w_local_0_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 11 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
w_local_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_local_0_address0),
    .ce0(w_local_0_ce0_local),
    .q0(w_local_0_q0)
);

ecg_cnn_conv1d_relu_w_local_1_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
w_local_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_local_1_address0),
    .ce0(w_local_1_ce0_local),
    .q0(w_local_1_q0)
);

ecg_cnn_conv1d_relu_w_local_2_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
w_local_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_local_2_address0),
    .ce0(w_local_2_ce0_local),
    .q0(w_local_2_q0)
);

ecg_cnn_conv1d_relu_w_local_3_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
w_local_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_local_3_address0),
    .ce0(w_local_3_ce0_local),
    .q0(w_local_3_q0)
);

ecg_cnn_conv1d_relu_w_local_4_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 9 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
w_local_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_local_4_address0),
    .ce0(w_local_4_ce0_local),
    .q0(w_local_4_q0)
);

ecg_cnn_conv1d_relu_w_local_5_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
w_local_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_local_5_address0),
    .ce0(w_local_5_ce0_local),
    .q0(w_local_5_q0)
);

ecg_cnn_conv1d_relu_w_local_6_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 11 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
w_local_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_local_6_address0),
    .ce0(w_local_6_ce0_local),
    .q0(w_local_6_q0)
);

(* dissolve_hierarchy = "yes" *) ecg_cnn_sparsemux_17_3_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 9 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 9 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 9 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 9 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 9 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 9 ))
sparsemux_17_3_9_1_1_U1(
    .din0(9'd359),
    .din1(9'd458),
    .din2(9'd163),
    .din3(9'd473),
    .din4(9'd334),
    .din5(9'd37),
    .din6(9'd246),
    .din7(9'd137),
    .def(acc_fu_690_p17),
    .sel(trunc_ln35_reg_1123),
    .dout(acc_fu_690_p19)
);

ecg_cnn_mac_muladd_12s_11s_18s_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 21 ))
mac_muladd_12s_11s_18s_21_4_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln41_reg_1157),
    .din1(w_local_0_load_reg_1137),
    .din2(shl_i_i29_i_i_fu_729_p3),
    .ce(grp_fu_934_ce),
    .dout(grp_fu_934_p3)
);

ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_12s_10s_21ns_21_4_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln41_2_reg_1172),
    .din1(w_local_1_load_reg_1142),
    .din2(grp_fu_943_p2),
    .ce(grp_fu_943_ce),
    .dout(grp_fu_943_p3)
);

ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_12s_10s_21ns_21_4_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln41_4_reg_1187),
    .din1(w_local_2_load_reg_1147),
    .din2(grp_fu_952_p2),
    .ce(grp_fu_952_ce),
    .dout(grp_fu_952_p3)
);

ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_12s_10s_21ns_21_4_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln41_6_reg_1207),
    .din1(w_local_3_load_reg_1152),
    .din2(grp_fu_961_p2),
    .ce(grp_fu_961_ce),
    .dout(grp_fu_961_p3)
);

ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_12s_9s_21ns_21_4_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln41_8_reg_1242),
    .din1(w_local_4_q0),
    .din2(grp_fu_970_p2),
    .ce(grp_fu_970_ce),
    .dout(grp_fu_970_p3)
);

ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_12s_10s_21ns_21_4_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln41_10_reg_1272),
    .din1(w_local_5_load_reg_1252),
    .din2(grp_fu_979_p2),
    .ce(grp_fu_979_ce),
    .dout(grp_fu_979_p3)
);

ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_12s_11s_21ns_21_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln41_12_reg_1292),
    .din1(w_local_6_load_reg_1257),
    .din2(grp_fu_988_p2),
    .ce(grp_fu_988_ce),
    .dout(grp_fu_988_p3)
);

ecg_cnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage6),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp12_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp12_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp12)) begin
                ap_block_pp0_stage0_subdone_grp12_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp6_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp6_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp6)) begin
                ap_block_pp0_stage0_subdone_grp6_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp13_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp13_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp13)) begin
                ap_block_pp0_stage1_subdone_grp13_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp7_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp7_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp7)) begin
                ap_block_pp0_stage1_subdone_grp7_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp14_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp14_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp14)) begin
                ap_block_pp0_stage2_subdone_grp14_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp1_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp1)) begin
                ap_block_pp0_stage2_subdone_grp1_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp0)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp2_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp2_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp2)) begin
                ap_block_pp0_stage3_subdone_grp2_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp8_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp8_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp8)) begin
                ap_block_pp0_stage3_subdone_grp8_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp0)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp3_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp3_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp3)) begin
                ap_block_pp0_stage4_subdone_grp3_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp9_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp9_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp9)) begin
                ap_block_pp0_stage4_subdone_grp9_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp0)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp10_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp10_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp10)) begin
                ap_block_pp0_stage5_subdone_grp10_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp4_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp4_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp4)) begin
                ap_block_pp0_stage5_subdone_grp4_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp0)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp11_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp11_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp11)) begin
                ap_block_pp0_stage6_subdone_grp11_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp5_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp5_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp5)) begin
                ap_block_pp0_stage6_subdone_grp5_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage6)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter2_stage0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter2_stage0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_430)) begin
        if ((ap_loop_init == 1'b1)) begin
            f_fu_172 <= 4'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            f_fu_172 <= select_ln35_1_fu_628_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        i_fu_168 <= 10'd0;
    end else if (((icmp_ln35_reg_1030 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        i_fu_168 <= add_ln41_2_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln35_fu_333_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_176 <= add_ln35_1_fu_339_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_176 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        INPUT_r_addr_1_reg_1060 <= sext_ln41_8_fu_439_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        INPUT_r_addr_2_reg_1066 <= sext_ln41_10_fu_473_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        INPUT_r_addr_3_reg_1072 <= sext_ln41_12_fu_507_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        INPUT_r_addr_4_reg_1078 <= sext_ln41_14_fu_541_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        INPUT_r_addr_5_reg_1084 <= sext_ln41_16_fu_575_p1;
        INPUT_r_addr_6_reg_1090 <= sext_ln41_18_fu_609_p1;
        select_ln43_reg_1322 <= select_ln43_fu_914_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        INPUT_r_addr_reg_1054 <= sext_ln41_6_fu_394_p1;
        icmp_ln36_reg_1034 <= icmp_ln36_fu_353_p2;
        select_ln35_reg_1039 <= select_ln35_fu_359_p3;
        select_ln35_reg_1039_pp0_iter1_reg <= select_ln35_reg_1039;
        select_ln35_reg_1039_pp0_iter2_reg <= select_ln35_reg_1039_pp0_iter1_reg;
        shl_ln_reg_1044[10 : 1] <= shl_ln_fu_367_p3[10 : 1];
        w_local_0_load_reg_1137 <= w_local_0_q0;
        w_local_1_load_reg_1142 <= w_local_1_q0;
        w_local_2_load_reg_1147 <= w_local_2_q0;
        w_local_3_load_reg_1152 <= w_local_3_q0;
        w_local_5_load_reg_1252 <= w_local_5_q0;
        w_local_6_load_reg_1257 <= w_local_6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln35_reg_1030 <= icmp_ln35_fu_333_p2;
        icmp_ln35_reg_1030_pp0_iter1_reg <= icmp_ln35_reg_1030;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        lshr_ln_reg_1132 <= {{select_ln35_1_fu_628_p3[2:1]}};
        lshr_ln_reg_1132_pp0_iter2_reg <= lshr_ln_reg_1132;
        trunc_ln35_1_reg_1128 <= trunc_ln35_1_fu_647_p1;
        trunc_ln35_1_reg_1128_pp0_iter2_reg <= trunc_ln35_1_reg_1128;
        trunc_ln35_reg_1123 <= trunc_ln35_fu_643_p1;
        zext_ln35_reg_1096[3 : 0] <= zext_ln35_fu_635_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg))) begin
        trunc_ln41_10_reg_1272 <= trunc_ln41_10_fu_802_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp14) & (1'b0 == ap_block_pp0_stage2_subdone_grp14_done_reg))) begin
        trunc_ln41_12_reg_1292 <= trunc_ln41_12_fu_829_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp9) & (1'b0 == ap_block_pp0_stage4_subdone_grp9_done_reg))) begin
        trunc_ln41_2_reg_1172 <= trunc_ln41_2_fu_676_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp10) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg))) begin
        trunc_ln41_4_reg_1187 <= trunc_ln41_4_fu_686_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_grp11) & (1'b0 == ap_block_pp0_stage6_subdone_grp11_done_reg))) begin
        trunc_ln41_6_reg_1207 <= trunc_ln41_6_fu_747_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp12) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg))) begin
        trunc_ln41_8_reg_1242 <= trunc_ln41_8_fu_774_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp8) & (1'b0 == ap_block_pp0_stage3_subdone_grp8_done_reg))) begin
        trunc_ln41_reg_1157 <= trunc_ln41_fu_666_p1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage1_grp7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage0_grp6)) | ((icmp_ln35_reg_1030 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_grp5) & (1'b0 == ap_block_pp0_stage6_subdone_grp5_done_reg)) | ((icmp_ln35_reg_1030 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage5_grp4)) | ((icmp_ln35_reg_1030 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage4_grp3)) | ((icmp_ln35_reg_1030 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 
    == ap_block_pp0_stage3_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage3_grp2)) | ((icmp_ln35_reg_1030 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage2_grp1)))) begin
        INPUT_r_blk_n_AR = m_axi_INPUT_r_0_ARREADY;
    end else begin
        INPUT_r_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg) & (1'b0 == ap_block_pp0_stage1_grp13)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp14_done_reg) & (1'b0 == ap_block_pp0_stage2_grp14)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg) & (1'b0 == ap_block_pp0_stage0_grp12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_grp11) & (1'b0 == ap_block_pp0_stage6_subdone_grp11_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg) & (1'b0 == ap_block_pp0_stage5_grp10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage4_grp9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp8_done_reg) & (1'b0 == ap_block_pp0_stage3_grp8)))) begin
        INPUT_r_blk_n_R = m_axi_INPUT_r_0_RVALID;
    end else begin
        INPUT_r_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln35_reg_1030 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone))) begin
        ap_condition_exit_pp0_iter0_stage6 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage6 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln35_reg_1030_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_176;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_934_ce = 1'b1;
    end else begin
        grp_fu_934_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_943_ce = 1'b1;
    end else begin
        grp_fu_943_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_952_ce = 1'b1;
    end else begin
        grp_fu_952_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_961_ce = 1'b1;
    end else begin
        grp_fu_961_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_970_ce = 1'b1;
    end else begin
        grp_fu_970_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_979_ce = 1'b1;
    end else begin
        grp_fu_979_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)))) begin
        grp_fu_988_ce = 1'b1;
    end else begin
        grp_fu_988_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp7) & (1'b0 == ap_block_pp0_stage1_subdone_grp7_done_reg))) begin
        m_axi_INPUT_r_0_ARADDR = INPUT_r_addr_6_reg_1090;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp6) & (1'b0 == ap_block_pp0_stage0_subdone_grp6_done_reg))) begin
        m_axi_INPUT_r_0_ARADDR = INPUT_r_addr_5_reg_1084;
    end else if (((icmp_ln35_reg_1030 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001_grp5) & (1'b0 == ap_block_pp0_stage6_subdone_grp5_done_reg))) begin
        m_axi_INPUT_r_0_ARADDR = INPUT_r_addr_4_reg_1078;
    end else if (((icmp_ln35_reg_1030 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001_grp4) & (1'b0 == ap_block_pp0_stage5_subdone_grp4_done_reg))) begin
        m_axi_INPUT_r_0_ARADDR = INPUT_r_addr_3_reg_1072;
    end else if (((icmp_ln35_reg_1030 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001_grp3) & (1'b0 == ap_block_pp0_stage4_subdone_grp3_done_reg))) begin
        m_axi_INPUT_r_0_ARADDR = INPUT_r_addr_2_reg_1066;
    end else if (((icmp_ln35_reg_1030 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001_grp2) & (1'b0 == ap_block_pp0_stage3_subdone_grp2_done_reg))) begin
        m_axi_INPUT_r_0_ARADDR = INPUT_r_addr_1_reg_1060;
    end else if (((icmp_ln35_reg_1030 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001_grp1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg))) begin
        m_axi_INPUT_r_0_ARADDR = INPUT_r_addr_reg_1054;
    end else begin
        m_axi_INPUT_r_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp7) & (1'b0 == ap_block_pp0_stage1_subdone_grp7_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp6) & (1'b0 == ap_block_pp0_stage0_subdone_grp6_done_reg)) | ((icmp_ln35_reg_1030 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001_grp5) & (1'b0 == ap_block_pp0_stage6_subdone_grp5_done_reg)) | ((icmp_ln35_reg_1030 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001_grp4) & (1'b0 == ap_block_pp0_stage5_subdone_grp4_done_reg)) | ((icmp_ln35_reg_1030 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001_grp3) & (1'b0 == ap_block_pp0_stage4_subdone_grp3_done_reg)) | ((icmp_ln35_reg_1030 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg 
    == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001_grp2) & (1'b0 == ap_block_pp0_stage3_subdone_grp2_done_reg)) | ((icmp_ln35_reg_1030 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001_grp1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg)))) begin
        m_axi_INPUT_r_0_ARVALID = 1'b1;
    end else begin
        m_axi_INPUT_r_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp13) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp14) & (1'b0 == ap_block_pp0_stage2_subdone_grp14_done_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp12) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_grp11) & (1'b0 == ap_block_pp0_stage6_subdone_grp11_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp10) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp9) & (1'b0 == ap_block_pp0_stage4_subdone_grp9_done_reg)) | ((ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp8) & (1'b0 == ap_block_pp0_stage3_subdone_grp8_done_reg)))) begin
        m_axi_INPUT_r_0_RREADY = 1'b1;
    end else begin
        m_axi_INPUT_r_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        output_0_ce0_local = 1'b1;
    end else begin
        output_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln35_1_reg_1128_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        output_0_we0_local = 1'b1;
    end else begin
        output_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        output_1_ce0_local = 1'b1;
    end else begin
        output_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln35_1_reg_1128_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        output_1_we0_local = 1'b1;
    end else begin
        output_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        w_local_0_ce0_local = 1'b1;
    end else begin
        w_local_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        w_local_1_ce0_local = 1'b1;
    end else begin
        w_local_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        w_local_2_ce0_local = 1'b1;
    end else begin
        w_local_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        w_local_3_ce0_local = 1'b1;
    end else begin
        w_local_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        w_local_4_ce0_local = 1'b1;
    end else begin
        w_local_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        w_local_5_ce0_local = 1'b1;
    end else begin
        w_local_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        w_local_6_ce0_local = 1'b1;
    end else begin
        w_local_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter2_stage0) & (ap_idle_pp0_0to1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_fu_690_p17 = 'bx;

assign add_ln35_1_fu_339_p2 = (ap_sig_allocacmp_indvar_flatten_load + 13'd1);

assign add_ln35_fu_622_p2 = (f_fu_172 + 4'd1);

assign add_ln41_10_fu_492_p2 = (zext_ln41_3_fu_488_p1 + input_r_r);

assign add_ln41_12_fu_517_p2 = (shl_ln_reg_1044 + 11'd8);

assign add_ln41_13_fu_526_p2 = (zext_ln41_4_fu_522_p1 + input_r_r);

assign add_ln41_15_fu_551_p2 = (shl_ln_reg_1044 + 11'd10);

assign add_ln41_16_fu_560_p2 = (zext_ln41_5_fu_556_p1 + input_r_r);

assign add_ln41_18_fu_585_p2 = (shl_ln_reg_1044 + 11'd12);

assign add_ln41_19_fu_594_p2 = (zext_ln41_6_fu_590_p1 + input_r_r);

assign add_ln41_2_fu_404_p2 = (select_ln35_fu_359_p3 + 10'd1);

assign add_ln41_3_fu_415_p2 = (shl_ln_reg_1044 + 11'd2);

assign add_ln41_4_fu_424_p2 = (zext_ln41_1_fu_420_p1 + input_r_r);

assign add_ln41_6_fu_449_p2 = (shl_ln_reg_1044 + 11'd4);

assign add_ln41_7_fu_458_p2 = (zext_ln41_2_fu_454_p1 + input_r_r);

assign add_ln41_9_fu_483_p2 = (shl_ln_reg_1044 + 11'd6);

assign add_ln41_fu_379_p2 = (zext_ln41_fu_375_p1 + input_r_r);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((m_axi_INPUT_r_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp6_done_reg)) | ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg)));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp12 = ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp6 = ((m_axi_INPUT_r_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp6_done_reg));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((m_axi_INPUT_r_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp6_done_reg)) | ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg)));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp12 = ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp12_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp6 = ((m_axi_INPUT_r_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp6_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((m_axi_INPUT_r_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp7_done_reg)) | ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg)));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp13 = ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp7 = ((m_axi_INPUT_r_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp7_done_reg));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((m_axi_INPUT_r_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp7_done_reg)) | ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg)));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp13 = ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp13_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp7 = ((m_axi_INPUT_r_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp7_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((1'b1 == ap_block_state3_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg)) | ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp14_done_reg)));
end

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp1 = ((1'b1 == ap_block_state3_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_grp14 = ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp14_done_reg));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((1'b1 == ap_block_state3_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg)) | ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp14_done_reg)));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp1 = ((1'b1 == ap_block_state3_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp14 = ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp14_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((1'b1 == ap_block_state4_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp2_done_reg)) | ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp8_done_reg)));
end

assign ap_block_pp0_stage3_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_grp2 = ((1'b1 == ap_block_state4_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp2_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_grp8 = ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp8_done_reg));
end

assign ap_block_pp0_stage3_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((1'b1 == ap_block_state4_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp2_done_reg)) | ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp8_done_reg)));
end

assign ap_block_pp0_stage3_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp2 = ((1'b1 == ap_block_state4_io_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp2_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp8 = ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp8_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((1'b1 == ap_block_state5_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp3_done_reg)) | ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp9_done_reg)));
end

assign ap_block_pp0_stage4_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001_grp3 = ((1'b1 == ap_block_state5_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp3_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_grp9 = ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp9_done_reg));
end

assign ap_block_pp0_stage4_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((1'b1 == ap_block_state5_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp3_done_reg)) | ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp9_done_reg)));
end

assign ap_block_pp0_stage4_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp3 = ((1'b1 == ap_block_state5_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp3_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp9 = ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp9_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((1'b1 == ap_block_state6_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp4_done_reg)) | ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg)));
end

assign ap_block_pp0_stage5_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_grp10 = ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_grp4 = ((1'b1 == ap_block_state6_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp4_done_reg));
end

assign ap_block_pp0_stage5_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((1'b1 == ap_block_state6_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp4_done_reg)) | ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg)));
end

assign ap_block_pp0_stage5_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp10 = ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp10_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp4 = ((1'b1 == ap_block_state6_io_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp4_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp11_done_reg)) | ((1'b1 == ap_block_state7_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp5_done_reg)));
end

assign ap_block_pp0_stage6_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001_grp11 = ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp11_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_grp5 = ((1'b1 == ap_block_state7_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp5_done_reg));
end

assign ap_block_pp0_stage6_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp11_done_reg)) | ((1'b1 == ap_block_state7_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp5_done_reg)));
end

assign ap_block_pp0_stage6_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp11 = ((m_axi_INPUT_r_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp11_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp5 = ((1'b1 == ap_block_state7_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp5_done_reg));
end

always @ (*) begin
    ap_block_state3_io_grp1 = ((icmp_ln35_reg_1030 == 1'd0) & (m_axi_INPUT_r_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state4_io_grp2 = ((icmp_ln35_reg_1030 == 1'd0) & (m_axi_INPUT_r_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state5_io_grp3 = ((icmp_ln35_reg_1030 == 1'd0) & (m_axi_INPUT_r_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state6_io_grp4 = ((icmp_ln35_reg_1030 == 1'd0) & (m_axi_INPUT_r_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state7_io_grp5 = ((icmp_ln35_reg_1030 == 1'd0) & (m_axi_INPUT_r_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_condition_430 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage6;

assign ap_ready = ap_ready_sig;

assign grp_fu_943_p2 = {{tmp_s_fu_754_p4}, {9'd0}};

assign grp_fu_952_p2 = {{tmp_62_fu_782_p4}, {9'd0}};

assign grp_fu_961_p2 = {{tmp_63_fu_809_p4}, {9'd0}};

assign grp_fu_970_p2 = {{tmp_64_fu_836_p4}, {9'd0}};

assign grp_fu_979_p2 = {{tmp_65_fu_856_p4}, {9'd0}};

assign grp_fu_988_p2 = {{tmp_66_fu_873_p4}, {9'd0}};

assign icmp_ln35_fu_333_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 13'd5712) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_353_p2 = ((i_fu_168 == 10'd714) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_908_p2 = (($signed(trunc_ln41_13_fu_890_p4) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign m_axi_INPUT_r_0_ARBURST = 2'd0;

assign m_axi_INPUT_r_0_ARCACHE = 4'd0;

assign m_axi_INPUT_r_0_ARID = 1'd0;

assign m_axi_INPUT_r_0_ARLEN = 64'd1;

assign m_axi_INPUT_r_0_ARLOCK = 2'd0;

assign m_axi_INPUT_r_0_ARPROT = 3'd0;

assign m_axi_INPUT_r_0_ARQOS = 4'd0;

assign m_axi_INPUT_r_0_ARREGION = 4'd0;

assign m_axi_INPUT_r_0_ARSIZE = 3'd0;

assign m_axi_INPUT_r_0_ARUSER = 1'd0;

assign m_axi_INPUT_r_0_AWADDR = 64'd0;

assign m_axi_INPUT_r_0_AWBURST = 2'd0;

assign m_axi_INPUT_r_0_AWCACHE = 4'd0;

assign m_axi_INPUT_r_0_AWID = 1'd0;

assign m_axi_INPUT_r_0_AWLEN = 32'd0;

assign m_axi_INPUT_r_0_AWLOCK = 2'd0;

assign m_axi_INPUT_r_0_AWPROT = 3'd0;

assign m_axi_INPUT_r_0_AWQOS = 4'd0;

assign m_axi_INPUT_r_0_AWREGION = 4'd0;

assign m_axi_INPUT_r_0_AWSIZE = 3'd0;

assign m_axi_INPUT_r_0_AWUSER = 1'd0;

assign m_axi_INPUT_r_0_AWVALID = 1'b0;

assign m_axi_INPUT_r_0_BREADY = 1'b0;

assign m_axi_INPUT_r_0_WDATA = 16'd0;

assign m_axi_INPUT_r_0_WID = 1'd0;

assign m_axi_INPUT_r_0_WLAST = 1'b0;

assign m_axi_INPUT_r_0_WSTRB = 2'd0;

assign m_axi_INPUT_r_0_WUSER = 1'd0;

assign m_axi_INPUT_r_0_WVALID = 1'b0;

assign output_0_address0 = zext_ln43_fu_928_p1;

assign output_0_ce0 = output_0_ce0_local;

assign output_0_d0 = select_ln43_reg_1322;

assign output_0_we0 = output_0_we0_local;

assign output_1_address0 = zext_ln43_fu_928_p1;

assign output_1_ce0 = output_1_ce0_local;

assign output_1_d0 = select_ln43_reg_1322;

assign output_1_we0 = output_1_we0_local;

assign select_ln35_1_fu_628_p3 = ((icmp_ln36_reg_1034[0:0] == 1'b1) ? add_ln35_fu_622_p2 : f_fu_172);

assign select_ln35_fu_359_p3 = ((icmp_ln36_fu_353_p2[0:0] == 1'b1) ? 10'd0 : i_fu_168);

assign select_ln43_fu_914_p3 = ((icmp_ln43_fu_908_p2[0:0] == 1'b1) ? trunc_ln6_fu_899_p4 : 11'd0);

assign sext_ln41_10_fu_473_p1 = $signed(trunc_ln41_9_fu_463_p4);

assign sext_ln41_12_fu_507_p1 = $signed(trunc_ln41_s_fu_497_p4);

assign sext_ln41_14_fu_541_p1 = $signed(trunc_ln41_3_fu_531_p4);

assign sext_ln41_16_fu_575_p1 = $signed(trunc_ln41_7_fu_565_p4);

assign sext_ln41_18_fu_609_p1 = $signed(trunc_ln41_11_fu_599_p4);

assign sext_ln41_6_fu_394_p1 = $signed(trunc_ln41_1_fu_384_p4);

assign sext_ln41_8_fu_439_p1 = $signed(trunc_ln41_5_fu_429_p4);

assign shl_i_i29_i_i_fu_729_p3 = {{acc_fu_690_p19}, {9'd0}};

assign shl_ln_fu_367_p3 = {{select_ln35_fu_359_p3}, {1'd0}};

assign tmp_62_fu_782_p1 = grp_fu_943_p3;

assign tmp_62_fu_782_p4 = {{tmp_62_fu_782_p1[20:9]}};

assign tmp_63_fu_809_p1 = grp_fu_952_p3;

assign tmp_63_fu_809_p4 = {{tmp_63_fu_809_p1[20:9]}};

assign tmp_64_fu_836_p1 = grp_fu_961_p3;

assign tmp_64_fu_836_p4 = {{tmp_64_fu_836_p1[20:9]}};

assign tmp_65_fu_856_p1 = grp_fu_970_p3;

assign tmp_65_fu_856_p4 = {{tmp_65_fu_856_p1[20:9]}};

assign tmp_66_fu_873_p1 = grp_fu_979_p3;

assign tmp_66_fu_873_p4 = {{tmp_66_fu_873_p1[20:9]}};

assign tmp_fu_922_p3 = {{select_ln35_reg_1039_pp0_iter2_reg}, {lshr_ln_reg_1132_pp0_iter2_reg}};

assign tmp_s_fu_754_p4 = {{grp_fu_934_p3[20:9]}};

assign trunc_ln35_1_fu_647_p1 = select_ln35_1_fu_628_p3[0:0];

assign trunc_ln35_fu_643_p1 = select_ln35_1_fu_628_p3[2:0];

assign trunc_ln41_10_fu_802_p1 = m_axi_INPUT_r_0_RDATA[11:0];

assign trunc_ln41_11_fu_599_p4 = {{add_ln41_19_fu_594_p2[63:1]}};

assign trunc_ln41_12_fu_829_p1 = m_axi_INPUT_r_0_RDATA[11:0];

assign trunc_ln41_13_fu_890_p1 = grp_fu_988_p3;

assign trunc_ln41_13_fu_890_p4 = {{trunc_ln41_13_fu_890_p1[20:9]}};

assign trunc_ln41_1_fu_384_p4 = {{add_ln41_fu_379_p2[63:1]}};

assign trunc_ln41_2_fu_676_p1 = m_axi_INPUT_r_0_RDATA[11:0];

assign trunc_ln41_3_fu_531_p4 = {{add_ln41_13_fu_526_p2[63:1]}};

assign trunc_ln41_4_fu_686_p1 = m_axi_INPUT_r_0_RDATA[11:0];

assign trunc_ln41_5_fu_429_p4 = {{add_ln41_4_fu_424_p2[63:1]}};

assign trunc_ln41_6_fu_747_p1 = m_axi_INPUT_r_0_RDATA[11:0];

assign trunc_ln41_7_fu_565_p4 = {{add_ln41_16_fu_560_p2[63:1]}};

assign trunc_ln41_8_fu_774_p1 = m_axi_INPUT_r_0_RDATA[11:0];

assign trunc_ln41_9_fu_463_p4 = {{add_ln41_7_fu_458_p2[63:1]}};

assign trunc_ln41_fu_666_p1 = m_axi_INPUT_r_0_RDATA[11:0];

assign trunc_ln41_s_fu_497_p4 = {{add_ln41_10_fu_492_p2[63:1]}};

assign trunc_ln6_fu_899_p1 = grp_fu_988_p3;

assign trunc_ln6_fu_899_p4 = {{trunc_ln6_fu_899_p1[19:9]}};

assign w_local_0_address0 = zext_ln35_fu_635_p1;

assign w_local_1_address0 = zext_ln35_fu_635_p1;

assign w_local_2_address0 = zext_ln35_fu_635_p1;

assign w_local_3_address0 = zext_ln35_fu_635_p1;

assign w_local_4_address0 = zext_ln35_reg_1096;

assign w_local_5_address0 = zext_ln35_reg_1096;

assign w_local_6_address0 = zext_ln35_reg_1096;

assign zext_ln35_fu_635_p1 = select_ln35_1_fu_628_p3;

assign zext_ln41_1_fu_420_p1 = add_ln41_3_fu_415_p2;

assign zext_ln41_2_fu_454_p1 = add_ln41_6_fu_449_p2;

assign zext_ln41_3_fu_488_p1 = add_ln41_9_fu_483_p2;

assign zext_ln41_4_fu_522_p1 = add_ln41_12_fu_517_p2;

assign zext_ln41_5_fu_556_p1 = add_ln41_15_fu_551_p2;

assign zext_ln41_6_fu_590_p1 = add_ln41_18_fu_585_p2;

assign zext_ln41_fu_375_p1 = shl_ln_fu_367_p3;

assign zext_ln43_fu_928_p1 = tmp_fu_922_p3;

always @ (posedge ap_clk) begin
    shl_ln_reg_1044[0] <= 1'b0;
    zext_ln35_reg_1096[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //ecg_cnn_conv1d_relu
