
sinking-clock_master_NUCLEO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006550  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000528  0800660c  0800660c  0001660c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b34  08006b34  000200b0  2**0
                  CONTENTS
  4 .ARM          00000008  08006b34  08006b34  00016b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006b3c  08006b3c  000200b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b3c  08006b3c  00016b3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b40  08006b40  00016b40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  08006b44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f0  200000b0  08006bf4  000200b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a0  08006bf4  000202a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001421f  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002922  00000000  00000000  000342f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001170  00000000  00000000  00036c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001058  00000000  00000000  00037d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e10  00000000  00000000  00038de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014e69  00000000  00000000  00051bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b1fe  00000000  00000000  00066a61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00101c5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046bc  00000000  00000000  00101cb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200000b0 	.word	0x200000b0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080065f4 	.word	0x080065f4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200000b4 	.word	0x200000b4
 8000100:	080065f4 	.word	0x080065f4

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	0008      	movs	r0, r1
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	; (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	; (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__udivmoddi4>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	4657      	mov	r7, sl
 8000274:	464e      	mov	r6, r9
 8000276:	4645      	mov	r5, r8
 8000278:	46de      	mov	lr, fp
 800027a:	b5e0      	push	{r5, r6, r7, lr}
 800027c:	0004      	movs	r4, r0
 800027e:	000d      	movs	r5, r1
 8000280:	4692      	mov	sl, r2
 8000282:	4699      	mov	r9, r3
 8000284:	b083      	sub	sp, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d830      	bhi.n	80002ec <__udivmoddi4+0x7c>
 800028a:	d02d      	beq.n	80002e8 <__udivmoddi4+0x78>
 800028c:	4649      	mov	r1, r9
 800028e:	4650      	mov	r0, sl
 8000290:	f000 f8ba 	bl	8000408 <__clzdi2>
 8000294:	0029      	movs	r1, r5
 8000296:	0006      	movs	r6, r0
 8000298:	0020      	movs	r0, r4
 800029a:	f000 f8b5 	bl	8000408 <__clzdi2>
 800029e:	1a33      	subs	r3, r6, r0
 80002a0:	4698      	mov	r8, r3
 80002a2:	3b20      	subs	r3, #32
 80002a4:	469b      	mov	fp, r3
 80002a6:	d433      	bmi.n	8000310 <__udivmoddi4+0xa0>
 80002a8:	465a      	mov	r2, fp
 80002aa:	4653      	mov	r3, sl
 80002ac:	4093      	lsls	r3, r2
 80002ae:	4642      	mov	r2, r8
 80002b0:	001f      	movs	r7, r3
 80002b2:	4653      	mov	r3, sl
 80002b4:	4093      	lsls	r3, r2
 80002b6:	001e      	movs	r6, r3
 80002b8:	42af      	cmp	r7, r5
 80002ba:	d83a      	bhi.n	8000332 <__udivmoddi4+0xc2>
 80002bc:	42af      	cmp	r7, r5
 80002be:	d100      	bne.n	80002c2 <__udivmoddi4+0x52>
 80002c0:	e078      	b.n	80003b4 <__udivmoddi4+0x144>
 80002c2:	465b      	mov	r3, fp
 80002c4:	1ba4      	subs	r4, r4, r6
 80002c6:	41bd      	sbcs	r5, r7
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	da00      	bge.n	80002ce <__udivmoddi4+0x5e>
 80002cc:	e075      	b.n	80003ba <__udivmoddi4+0x14a>
 80002ce:	2200      	movs	r2, #0
 80002d0:	2300      	movs	r3, #0
 80002d2:	9200      	str	r2, [sp, #0]
 80002d4:	9301      	str	r3, [sp, #4]
 80002d6:	2301      	movs	r3, #1
 80002d8:	465a      	mov	r2, fp
 80002da:	4093      	lsls	r3, r2
 80002dc:	9301      	str	r3, [sp, #4]
 80002de:	2301      	movs	r3, #1
 80002e0:	4642      	mov	r2, r8
 80002e2:	4093      	lsls	r3, r2
 80002e4:	9300      	str	r3, [sp, #0]
 80002e6:	e028      	b.n	800033a <__udivmoddi4+0xca>
 80002e8:	4282      	cmp	r2, r0
 80002ea:	d9cf      	bls.n	800028c <__udivmoddi4+0x1c>
 80002ec:	2200      	movs	r2, #0
 80002ee:	2300      	movs	r3, #0
 80002f0:	9200      	str	r2, [sp, #0]
 80002f2:	9301      	str	r3, [sp, #4]
 80002f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <__udivmoddi4+0x8e>
 80002fa:	601c      	str	r4, [r3, #0]
 80002fc:	605d      	str	r5, [r3, #4]
 80002fe:	9800      	ldr	r0, [sp, #0]
 8000300:	9901      	ldr	r1, [sp, #4]
 8000302:	b003      	add	sp, #12
 8000304:	bcf0      	pop	{r4, r5, r6, r7}
 8000306:	46bb      	mov	fp, r7
 8000308:	46b2      	mov	sl, r6
 800030a:	46a9      	mov	r9, r5
 800030c:	46a0      	mov	r8, r4
 800030e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000310:	4642      	mov	r2, r8
 8000312:	2320      	movs	r3, #32
 8000314:	1a9b      	subs	r3, r3, r2
 8000316:	4652      	mov	r2, sl
 8000318:	40da      	lsrs	r2, r3
 800031a:	4641      	mov	r1, r8
 800031c:	0013      	movs	r3, r2
 800031e:	464a      	mov	r2, r9
 8000320:	408a      	lsls	r2, r1
 8000322:	0017      	movs	r7, r2
 8000324:	4642      	mov	r2, r8
 8000326:	431f      	orrs	r7, r3
 8000328:	4653      	mov	r3, sl
 800032a:	4093      	lsls	r3, r2
 800032c:	001e      	movs	r6, r3
 800032e:	42af      	cmp	r7, r5
 8000330:	d9c4      	bls.n	80002bc <__udivmoddi4+0x4c>
 8000332:	2200      	movs	r2, #0
 8000334:	2300      	movs	r3, #0
 8000336:	9200      	str	r2, [sp, #0]
 8000338:	9301      	str	r3, [sp, #4]
 800033a:	4643      	mov	r3, r8
 800033c:	2b00      	cmp	r3, #0
 800033e:	d0d9      	beq.n	80002f4 <__udivmoddi4+0x84>
 8000340:	07fb      	lsls	r3, r7, #31
 8000342:	0872      	lsrs	r2, r6, #1
 8000344:	431a      	orrs	r2, r3
 8000346:	4646      	mov	r6, r8
 8000348:	087b      	lsrs	r3, r7, #1
 800034a:	e00e      	b.n	800036a <__udivmoddi4+0xfa>
 800034c:	42ab      	cmp	r3, r5
 800034e:	d101      	bne.n	8000354 <__udivmoddi4+0xe4>
 8000350:	42a2      	cmp	r2, r4
 8000352:	d80c      	bhi.n	800036e <__udivmoddi4+0xfe>
 8000354:	1aa4      	subs	r4, r4, r2
 8000356:	419d      	sbcs	r5, r3
 8000358:	2001      	movs	r0, #1
 800035a:	1924      	adds	r4, r4, r4
 800035c:	416d      	adcs	r5, r5
 800035e:	2100      	movs	r1, #0
 8000360:	3e01      	subs	r6, #1
 8000362:	1824      	adds	r4, r4, r0
 8000364:	414d      	adcs	r5, r1
 8000366:	2e00      	cmp	r6, #0
 8000368:	d006      	beq.n	8000378 <__udivmoddi4+0x108>
 800036a:	42ab      	cmp	r3, r5
 800036c:	d9ee      	bls.n	800034c <__udivmoddi4+0xdc>
 800036e:	3e01      	subs	r6, #1
 8000370:	1924      	adds	r4, r4, r4
 8000372:	416d      	adcs	r5, r5
 8000374:	2e00      	cmp	r6, #0
 8000376:	d1f8      	bne.n	800036a <__udivmoddi4+0xfa>
 8000378:	9800      	ldr	r0, [sp, #0]
 800037a:	9901      	ldr	r1, [sp, #4]
 800037c:	465b      	mov	r3, fp
 800037e:	1900      	adds	r0, r0, r4
 8000380:	4169      	adcs	r1, r5
 8000382:	2b00      	cmp	r3, #0
 8000384:	db24      	blt.n	80003d0 <__udivmoddi4+0x160>
 8000386:	002b      	movs	r3, r5
 8000388:	465a      	mov	r2, fp
 800038a:	4644      	mov	r4, r8
 800038c:	40d3      	lsrs	r3, r2
 800038e:	002a      	movs	r2, r5
 8000390:	40e2      	lsrs	r2, r4
 8000392:	001c      	movs	r4, r3
 8000394:	465b      	mov	r3, fp
 8000396:	0015      	movs	r5, r2
 8000398:	2b00      	cmp	r3, #0
 800039a:	db2a      	blt.n	80003f2 <__udivmoddi4+0x182>
 800039c:	0026      	movs	r6, r4
 800039e:	409e      	lsls	r6, r3
 80003a0:	0033      	movs	r3, r6
 80003a2:	0026      	movs	r6, r4
 80003a4:	4647      	mov	r7, r8
 80003a6:	40be      	lsls	r6, r7
 80003a8:	0032      	movs	r2, r6
 80003aa:	1a80      	subs	r0, r0, r2
 80003ac:	4199      	sbcs	r1, r3
 80003ae:	9000      	str	r0, [sp, #0]
 80003b0:	9101      	str	r1, [sp, #4]
 80003b2:	e79f      	b.n	80002f4 <__udivmoddi4+0x84>
 80003b4:	42a3      	cmp	r3, r4
 80003b6:	d8bc      	bhi.n	8000332 <__udivmoddi4+0xc2>
 80003b8:	e783      	b.n	80002c2 <__udivmoddi4+0x52>
 80003ba:	4642      	mov	r2, r8
 80003bc:	2320      	movs	r3, #32
 80003be:	2100      	movs	r1, #0
 80003c0:	1a9b      	subs	r3, r3, r2
 80003c2:	2200      	movs	r2, #0
 80003c4:	9100      	str	r1, [sp, #0]
 80003c6:	9201      	str	r2, [sp, #4]
 80003c8:	2201      	movs	r2, #1
 80003ca:	40da      	lsrs	r2, r3
 80003cc:	9201      	str	r2, [sp, #4]
 80003ce:	e786      	b.n	80002de <__udivmoddi4+0x6e>
 80003d0:	4642      	mov	r2, r8
 80003d2:	2320      	movs	r3, #32
 80003d4:	1a9b      	subs	r3, r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	4646      	mov	r6, r8
 80003da:	409a      	lsls	r2, r3
 80003dc:	0023      	movs	r3, r4
 80003de:	40f3      	lsrs	r3, r6
 80003e0:	4644      	mov	r4, r8
 80003e2:	4313      	orrs	r3, r2
 80003e4:	002a      	movs	r2, r5
 80003e6:	40e2      	lsrs	r2, r4
 80003e8:	001c      	movs	r4, r3
 80003ea:	465b      	mov	r3, fp
 80003ec:	0015      	movs	r5, r2
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	dad4      	bge.n	800039c <__udivmoddi4+0x12c>
 80003f2:	4642      	mov	r2, r8
 80003f4:	002f      	movs	r7, r5
 80003f6:	2320      	movs	r3, #32
 80003f8:	0026      	movs	r6, r4
 80003fa:	4097      	lsls	r7, r2
 80003fc:	1a9b      	subs	r3, r3, r2
 80003fe:	40de      	lsrs	r6, r3
 8000400:	003b      	movs	r3, r7
 8000402:	4333      	orrs	r3, r6
 8000404:	e7cd      	b.n	80003a2 <__udivmoddi4+0x132>
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__clzdi2>:
 8000408:	b510      	push	{r4, lr}
 800040a:	2900      	cmp	r1, #0
 800040c:	d103      	bne.n	8000416 <__clzdi2+0xe>
 800040e:	f000 f807 	bl	8000420 <__clzsi2>
 8000412:	3020      	adds	r0, #32
 8000414:	e002      	b.n	800041c <__clzdi2+0x14>
 8000416:	0008      	movs	r0, r1
 8000418:	f000 f802 	bl	8000420 <__clzsi2>
 800041c:	bd10      	pop	{r4, pc}
 800041e:	46c0      	nop			; (mov r8, r8)

08000420 <__clzsi2>:
 8000420:	211c      	movs	r1, #28
 8000422:	2301      	movs	r3, #1
 8000424:	041b      	lsls	r3, r3, #16
 8000426:	4298      	cmp	r0, r3
 8000428:	d301      	bcc.n	800042e <__clzsi2+0xe>
 800042a:	0c00      	lsrs	r0, r0, #16
 800042c:	3910      	subs	r1, #16
 800042e:	0a1b      	lsrs	r3, r3, #8
 8000430:	4298      	cmp	r0, r3
 8000432:	d301      	bcc.n	8000438 <__clzsi2+0x18>
 8000434:	0a00      	lsrs	r0, r0, #8
 8000436:	3908      	subs	r1, #8
 8000438:	091b      	lsrs	r3, r3, #4
 800043a:	4298      	cmp	r0, r3
 800043c:	d301      	bcc.n	8000442 <__clzsi2+0x22>
 800043e:	0900      	lsrs	r0, r0, #4
 8000440:	3904      	subs	r1, #4
 8000442:	a202      	add	r2, pc, #8	; (adr r2, 800044c <__clzsi2+0x2c>)
 8000444:	5c10      	ldrb	r0, [r2, r0]
 8000446:	1840      	adds	r0, r0, r1
 8000448:	4770      	bx	lr
 800044a:	46c0      	nop			; (mov r8, r8)
 800044c:	02020304 	.word	0x02020304
 8000450:	01010101 	.word	0x01010101
	...

0800045c <getRTCTime>:
				internalAlarm_initTest.AlarmTime.Minutes, internalAlarm_initTest.AlarmTime.Seconds);
	}

}

void getRTCTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 800045c:	b580      	push	{r7, lr}
 800045e:	b084      	sub	sp, #16
 8000460:	af00      	add	r7, sp, #0
 8000462:	60f8      	str	r0, [r7, #12]
 8000464:	60b9      	str	r1, [r7, #8]
 8000466:	607a      	str	r2, [r7, #4]

	// Store both current time and current date in time and date pointers.
	HAL_RTC_GetTime(hrtc, currTime, RTCTimeFormat);
 8000468:	68b9      	ldr	r1, [r7, #8]
 800046a:	68fb      	ldr	r3, [r7, #12]
 800046c:	2200      	movs	r2, #0
 800046e:	0018      	movs	r0, r3
 8000470:	f002 ffc2 	bl	80033f8 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, currDate, RTCTimeFormat);
 8000474:	6879      	ldr	r1, [r7, #4]
 8000476:	68fb      	ldr	r3, [r7, #12]
 8000478:	2200      	movs	r2, #0
 800047a:	0018      	movs	r0, r3
 800047c:	f003 f8aa 	bl	80035d4 <HAL_RTC_GetDate>

}
 8000480:	46c0      	nop			; (mov r8, r8)
 8000482:	46bd      	mov	sp, r7
 8000484:	b004      	add	sp, #16
 8000486:	bd80      	pop	{r7, pc}

08000488 <getUserAlarmTime>:

void getUserAlarmTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *userAlarmTime) {
 8000488:	b590      	push	{r4, r7, lr}
 800048a:	b08d      	sub	sp, #52	; 0x34
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
 8000490:	6039      	str	r1, [r7, #0]

	// Store alarm data in alarm object pointer and extract alarm time data from alarm object
	RTC_AlarmTypeDef userAlarmObj;
	HAL_RTC_GetAlarm(hrtc, &userAlarmObj, userAlarm, RTCTimeFormat);
 8000492:	2380      	movs	r3, #128	; 0x80
 8000494:	009a      	lsls	r2, r3, #2
 8000496:	2408      	movs	r4, #8
 8000498:	1939      	adds	r1, r7, r4
 800049a:	6878      	ldr	r0, [r7, #4]
 800049c:	2300      	movs	r3, #0
 800049e:	f003 fa27 	bl	80038f0 <HAL_RTC_GetAlarm>
	*userAlarmTime = userAlarmObj.AlarmTime;
 80004a2:	683b      	ldr	r3, [r7, #0]
 80004a4:	193a      	adds	r2, r7, r4
 80004a6:	ca13      	ldmia	r2!, {r0, r1, r4}
 80004a8:	c313      	stmia	r3!, {r0, r1, r4}
 80004aa:	ca03      	ldmia	r2!, {r0, r1}
 80004ac:	c303      	stmia	r3!, {r0, r1}

}
 80004ae:	46c0      	nop			; (mov r8, r8)
 80004b0:	46bd      	mov	sp, r7
 80004b2:	b00d      	add	sp, #52	; 0x34
 80004b4:	bd90      	pop	{r4, r7, pc}

080004b6 <getUserAlarmObj>:

void getUserAlarmObj(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *userAlarmObj) {
 80004b6:	b580      	push	{r7, lr}
 80004b8:	b082      	sub	sp, #8
 80004ba:	af00      	add	r7, sp, #0
 80004bc:	6078      	str	r0, [r7, #4]
 80004be:	6039      	str	r1, [r7, #0]

	// Store alarm data in alarm object pointer
	HAL_RTC_GetAlarm(hrtc, userAlarmObj, internalAlarm, FORMAT_BIN);
 80004c0:	2380      	movs	r3, #128	; 0x80
 80004c2:	005a      	lsls	r2, r3, #1
 80004c4:	6839      	ldr	r1, [r7, #0]
 80004c6:	6878      	ldr	r0, [r7, #4]
 80004c8:	2300      	movs	r3, #0
 80004ca:	f003 fa11 	bl	80038f0 <HAL_RTC_GetAlarm>

}
 80004ce:	46c0      	nop			; (mov r8, r8)
 80004d0:	46bd      	mov	sp, r7
 80004d2:	b002      	add	sp, #8
 80004d4:	bd80      	pop	{r7, pc}

080004d6 <capTouchTrigger>:
 *      Author: marka
 */

#include "../Inc/ctouch.h"

bool capTouchTrigger(uint8_t buttonPin) {
 80004d6:	b580      	push	{r7, lr}
 80004d8:	b082      	sub	sp, #8
 80004da:	af00      	add	r7, sp, #0
 80004dc:	0002      	movs	r2, r0
 80004de:	1dfb      	adds	r3, r7, #7
 80004e0:	701a      	strb	r2, [r3, #0]

	if(HAL_GPIO_ReadPin(GPIOA, buttonPin) == GPIO_PIN_RESET) {		// If button is low, cap. touch has triggered.
 80004e2:	1dfb      	adds	r3, r7, #7
 80004e4:	781b      	ldrb	r3, [r3, #0]
 80004e6:	b29a      	uxth	r2, r3
 80004e8:	23a0      	movs	r3, #160	; 0xa0
 80004ea:	05db      	lsls	r3, r3, #23
 80004ec:	0011      	movs	r1, r2
 80004ee:	0018      	movs	r0, r3
 80004f0:	f001 fefa 	bl	80022e8 <HAL_GPIO_ReadPin>
 80004f4:	1e03      	subs	r3, r0, #0
 80004f6:	d101      	bne.n	80004fc <capTouchTrigger+0x26>
		return true;
 80004f8:	2301      	movs	r3, #1
 80004fa:	e000      	b.n	80004fe <capTouchTrigger+0x28>
		printf("Cap. touch triggered.\n\r");
	}

	return false;
 80004fc:	2300      	movs	r3, #0

}
 80004fe:	0018      	movs	r0, r3
 8000500:	46bd      	mov	sp, r7
 8000502:	b002      	add	sp, #8
 8000504:	bd80      	pop	{r7, pc}
	...

08000508 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000510:	2301      	movs	r3, #1
 8000512:	425b      	negs	r3, r3
 8000514:	1d39      	adds	r1, r7, #4
 8000516:	4804      	ldr	r0, [pc, #16]	; (8000528 <__io_putchar+0x20>)
 8000518:	2201      	movs	r2, #1
 800051a:	f004 fb83 	bl	8004c24 <HAL_UART_Transmit>
  return ch;
 800051e:	687b      	ldr	r3, [r7, #4]
}
 8000520:	0018      	movs	r0, r3
 8000522:	46bd      	mov	sp, r7
 8000524:	b002      	add	sp, #8
 8000526:	bd80      	pop	{r7, pc}
 8000528:	20000194 	.word	0x20000194

0800052c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800052c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800052e:	b087      	sub	sp, #28
 8000530:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
HAL_Init();
 8000532:	f001 fbed 	bl	8001d10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000536:	f000 f859 	bl	80005ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800053a:	f000 fa79 	bl	8000a30 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800053e:	f000 fa43 	bl	80009c8 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8000542:	f000 f89f 	bl	8000684 <MX_RTC_Init>
  MX_TIM16_Init();
 8000546:	f000 fa17 	bl	8000978 <MX_TIM16_Init>
  MX_TIM1_Init();
 800054a:	f000 f96b 	bl	8000824 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  displayToggle = 2; 		// Display at 100% intensity for next display toggle
 800054e:	4b1b      	ldr	r3, [pc, #108]	; (80005bc <main+0x90>)
 8000550:	2202      	movs	r2, #2
 8000552:	701a      	strb	r2, [r3, #0]

  // Initialize all GPIOs to be used with 7 segment display
  sevSeg_Init(shiftDataPin, shiftDataClockPin, shiftStoreClockPin,
 8000554:	4b1a      	ldr	r3, [pc, #104]	; (80005c0 <main+0x94>)
 8000556:	8818      	ldrh	r0, [r3, #0]
 8000558:	4b1a      	ldr	r3, [pc, #104]	; (80005c4 <main+0x98>)
 800055a:	881c      	ldrh	r4, [r3, #0]
 800055c:	4b1a      	ldr	r3, [pc, #104]	; (80005c8 <main+0x9c>)
 800055e:	881d      	ldrh	r5, [r3, #0]
 8000560:	4b1a      	ldr	r3, [pc, #104]	; (80005cc <main+0xa0>)
 8000562:	881e      	ldrh	r6, [r3, #0]
 8000564:	4b1a      	ldr	r3, [pc, #104]	; (80005d0 <main+0xa4>)
 8000566:	881a      	ldrh	r2, [r3, #0]
 8000568:	4b1a      	ldr	r3, [pc, #104]	; (80005d4 <main+0xa8>)
 800056a:	6819      	ldr	r1, [r3, #0]
 800056c:	4b1a      	ldr	r3, [pc, #104]	; (80005d8 <main+0xac>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	9303      	str	r3, [sp, #12]
 8000572:	9102      	str	r1, [sp, #8]
 8000574:	4b19      	ldr	r3, [pc, #100]	; (80005dc <main+0xb0>)
 8000576:	9301      	str	r3, [sp, #4]
 8000578:	9200      	str	r2, [sp, #0]
 800057a:	0033      	movs	r3, r6
 800057c:	002a      	movs	r2, r5
 800057e:	0021      	movs	r1, r4
 8000580:	f000 ff8c 	bl	800149c <sevSeg_Init>
					shiftOutputEnablePin, shiftMCLRPin,
					GPIOPortArray, timerDelay, timerPWM);

  	HAL_StatusTypeDef halRet = updateAndDisplayTime();
 8000584:	1dfc      	adds	r4, r7, #7
 8000586:	f000 fb37 	bl	8000bf8 <updateAndDisplayTime>
 800058a:	0003      	movs	r3, r0
 800058c:	7023      	strb	r3, [r4, #0]

  	if(halRet != HAL_OK) {		//check HAL
 800058e:	1dfb      	adds	r3, r7, #7
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	2b00      	cmp	r3, #0
 8000594:	d004      	beq.n	80005a0 <main+0x74>
  		printf("HAL Error - TX current time\n\r");
 8000596:	4b12      	ldr	r3, [pc, #72]	; (80005e0 <main+0xb4>)
 8000598:	0018      	movs	r0, r3
 800059a:	f005 f853 	bl	8005644 <iprintf>
 800059e:	e003      	b.n	80005a8 <main+0x7c>
  	} else {
  		printf("Display Updated with current time\n\r");
 80005a0:	4b10      	ldr	r3, [pc, #64]	; (80005e4 <main+0xb8>)
 80005a2:	0018      	movs	r0, r3
 80005a4:	f005 f84e 	bl	8005644 <iprintf>
  	}

  userAlarmToggle = false;			//Default to off
 80005a8:	4b0f      	ldr	r3, [pc, #60]	; (80005e8 <main+0xbc>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  userAlarmBeep();
 80005ae:	f000 fbcf 	bl	8000d50 <userAlarmBeep>

	  HAL_Delay(100);
 80005b2:	2064      	movs	r0, #100	; 0x64
 80005b4:	f001 fc32 	bl	8001e1c <HAL_Delay>
	  userAlarmBeep();
 80005b8:	e7f9      	b.n	80005ae <main+0x82>
 80005ba:	46c0      	nop			; (mov r8, r8)
 80005bc:	200000cc 	.word	0x200000cc
 80005c0:	20000000 	.word	0x20000000
 80005c4:	20000002 	.word	0x20000002
 80005c8:	20000004 	.word	0x20000004
 80005cc:	20000006 	.word	0x20000006
 80005d0:	20000008 	.word	0x20000008
 80005d4:	20000024 	.word	0x20000024
 80005d8:	20000020 	.word	0x20000020
 80005dc:	2000000c 	.word	0x2000000c
 80005e0:	0800660c 	.word	0x0800660c
 80005e4:	0800662c 	.word	0x0800662c
 80005e8:	200000cd 	.word	0x200000cd

080005ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005ec:	b590      	push	{r4, r7, lr}
 80005ee:	b093      	sub	sp, #76	; 0x4c
 80005f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005f2:	2410      	movs	r4, #16
 80005f4:	193b      	adds	r3, r7, r4
 80005f6:	0018      	movs	r0, r3
 80005f8:	2338      	movs	r3, #56	; 0x38
 80005fa:	001a      	movs	r2, r3
 80005fc:	2100      	movs	r1, #0
 80005fe:	f005 f819 	bl	8005634 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000602:	003b      	movs	r3, r7
 8000604:	0018      	movs	r0, r3
 8000606:	2310      	movs	r3, #16
 8000608:	001a      	movs	r2, r3
 800060a:	2100      	movs	r1, #0
 800060c:	f005 f812 	bl	8005634 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000610:	2380      	movs	r3, #128	; 0x80
 8000612:	009b      	lsls	r3, r3, #2
 8000614:	0018      	movs	r0, r3
 8000616:	f001 fef1 	bl	80023fc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800061a:	193b      	adds	r3, r7, r4
 800061c:	220a      	movs	r2, #10
 800061e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000620:	193b      	adds	r3, r7, r4
 8000622:	2280      	movs	r2, #128	; 0x80
 8000624:	0052      	lsls	r2, r2, #1
 8000626:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000628:	0021      	movs	r1, r4
 800062a:	187b      	adds	r3, r7, r1
 800062c:	2200      	movs	r2, #0
 800062e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000630:	187b      	adds	r3, r7, r1
 8000632:	2240      	movs	r2, #64	; 0x40
 8000634:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000636:	187b      	adds	r3, r7, r1
 8000638:	2201      	movs	r2, #1
 800063a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800063c:	187b      	adds	r3, r7, r1
 800063e:	2200      	movs	r2, #0
 8000640:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000642:	187b      	adds	r3, r7, r1
 8000644:	0018      	movs	r0, r3
 8000646:	f001 ff4f 	bl	80024e8 <HAL_RCC_OscConfig>
 800064a:	1e03      	subs	r3, r0, #0
 800064c:	d001      	beq.n	8000652 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800064e:	f000 ff1f 	bl	8001490 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000652:	003b      	movs	r3, r7
 8000654:	2207      	movs	r2, #7
 8000656:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000658:	003b      	movs	r3, r7
 800065a:	2200      	movs	r2, #0
 800065c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800065e:	003b      	movs	r3, r7
 8000660:	2200      	movs	r2, #0
 8000662:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000664:	003b      	movs	r3, r7
 8000666:	2200      	movs	r2, #0
 8000668:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800066a:	003b      	movs	r3, r7
 800066c:	2100      	movs	r1, #0
 800066e:	0018      	movs	r0, r3
 8000670:	f002 fa54 	bl	8002b1c <HAL_RCC_ClockConfig>
 8000674:	1e03      	subs	r3, r0, #0
 8000676:	d001      	beq.n	800067c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000678:	f000 ff0a 	bl	8001490 <Error_Handler>
  }
}
 800067c:	46c0      	nop			; (mov r8, r8)
 800067e:	46bd      	mov	sp, r7
 8000680:	b013      	add	sp, #76	; 0x4c
 8000682:	bd90      	pop	{r4, r7, pc}

08000684 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000684:	b590      	push	{r4, r7, lr}
 8000686:	b091      	sub	sp, #68	; 0x44
 8000688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800068a:	232c      	movs	r3, #44	; 0x2c
 800068c:	18fb      	adds	r3, r7, r3
 800068e:	0018      	movs	r0, r3
 8000690:	2314      	movs	r3, #20
 8000692:	001a      	movs	r2, r3
 8000694:	2100      	movs	r1, #0
 8000696:	f004 ffcd 	bl	8005634 <memset>
  RTC_DateTypeDef sDate = {0};
 800069a:	2328      	movs	r3, #40	; 0x28
 800069c:	18fb      	adds	r3, r7, r3
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80006a2:	003b      	movs	r3, r7
 80006a4:	0018      	movs	r0, r3
 80006a6:	2328      	movs	r3, #40	; 0x28
 80006a8:	001a      	movs	r2, r3
 80006aa:	2100      	movs	r1, #0
 80006ac:	f004 ffc2 	bl	8005634 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80006b0:	4b55      	ldr	r3, [pc, #340]	; (8000808 <MX_RTC_Init+0x184>)
 80006b2:	4a56      	ldr	r2, [pc, #344]	; (800080c <MX_RTC_Init+0x188>)
 80006b4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 80006b6:	4b54      	ldr	r3, [pc, #336]	; (8000808 <MX_RTC_Init+0x184>)
 80006b8:	2240      	movs	r2, #64	; 0x40
 80006ba:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 80006bc:	4b52      	ldr	r3, [pc, #328]	; (8000808 <MX_RTC_Init+0x184>)
 80006be:	227f      	movs	r2, #127	; 0x7f
 80006c0:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 80006c2:	4b51      	ldr	r3, [pc, #324]	; (8000808 <MX_RTC_Init+0x184>)
 80006c4:	22ff      	movs	r2, #255	; 0xff
 80006c6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80006c8:	4b4f      	ldr	r3, [pc, #316]	; (8000808 <MX_RTC_Init+0x184>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80006ce:	4b4e      	ldr	r3, [pc, #312]	; (8000808 <MX_RTC_Init+0x184>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80006d4:	4b4c      	ldr	r3, [pc, #304]	; (8000808 <MX_RTC_Init+0x184>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80006da:	4b4b      	ldr	r3, [pc, #300]	; (8000808 <MX_RTC_Init+0x184>)
 80006dc:	2280      	movs	r2, #128	; 0x80
 80006de:	05d2      	lsls	r2, r2, #23
 80006e0:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80006e2:	4b49      	ldr	r3, [pc, #292]	; (8000808 <MX_RTC_Init+0x184>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80006e8:	4b47      	ldr	r3, [pc, #284]	; (8000808 <MX_RTC_Init+0x184>)
 80006ea:	0018      	movs	r0, r3
 80006ec:	f002 fd3a 	bl	8003164 <HAL_RTC_Init>
 80006f0:	1e03      	subs	r3, r0, #0
 80006f2:	d001      	beq.n	80006f8 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 80006f4:	f000 fecc 	bl	8001490 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 1;
 80006f8:	212c      	movs	r1, #44	; 0x2c
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	2201      	movs	r2, #1
 80006fe:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8000700:	187b      	adds	r3, r7, r1
 8000702:	2200      	movs	r2, #0
 8000704:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8000706:	187b      	adds	r3, r7, r1
 8000708:	2200      	movs	r2, #0
 800070a:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0;
 800070c:	187b      	adds	r3, r7, r1
 800070e:	2200      	movs	r2, #0
 8000710:	605a      	str	r2, [r3, #4]
  sTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000712:	187b      	adds	r3, r7, r1
 8000714:	2200      	movs	r2, #0
 8000716:	70da      	strb	r2, [r3, #3]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000718:	187b      	adds	r3, r7, r1
 800071a:	2200      	movs	r2, #0
 800071c:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800071e:	187b      	adds	r3, r7, r1
 8000720:	2200      	movs	r2, #0
 8000722:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000724:	1879      	adds	r1, r7, r1
 8000726:	4b38      	ldr	r3, [pc, #224]	; (8000808 <MX_RTC_Init+0x184>)
 8000728:	2200      	movs	r2, #0
 800072a:	0018      	movs	r0, r3
 800072c:	f002 fdbc 	bl	80032a8 <HAL_RTC_SetTime>
 8000730:	1e03      	subs	r3, r0, #0
 8000732:	d001      	beq.n	8000738 <MX_RTC_Init+0xb4>
  {
    Error_Handler();
 8000734:	f000 feac 	bl	8001490 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000738:	2128      	movs	r1, #40	; 0x28
 800073a:	187b      	adds	r3, r7, r1
 800073c:	2201      	movs	r2, #1
 800073e:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000740:	187b      	adds	r3, r7, r1
 8000742:	2201      	movs	r2, #1
 8000744:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8000746:	187b      	adds	r3, r7, r1
 8000748:	2201      	movs	r2, #1
 800074a:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 800074c:	187b      	adds	r3, r7, r1
 800074e:	2200      	movs	r2, #0
 8000750:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000752:	1879      	adds	r1, r7, r1
 8000754:	4b2c      	ldr	r3, [pc, #176]	; (8000808 <MX_RTC_Init+0x184>)
 8000756:	2200      	movs	r2, #0
 8000758:	0018      	movs	r0, r3
 800075a:	f002 fea9 	bl	80034b0 <HAL_RTC_SetDate>
 800075e:	1e03      	subs	r3, r0, #0
 8000760:	d001      	beq.n	8000766 <MX_RTC_Init+0xe2>
  {
    Error_Handler();
 8000762:	f000 fe95 	bl	8001490 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 1;
 8000766:	003b      	movs	r3, r7
 8000768:	2201      	movs	r2, #1
 800076a:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 1;
 800076c:	003b      	movs	r3, r7
 800076e:	2201      	movs	r2, #1
 8000770:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8000772:	003b      	movs	r3, r7
 8000774:	2200      	movs	r2, #0
 8000776:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8000778:	003b      	movs	r3, r7
 800077a:	2200      	movs	r2, #0
 800077c:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 800077e:	003b      	movs	r3, r7
 8000780:	2200      	movs	r2, #0
 8000782:	70da      	strb	r2, [r3, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000784:	003b      	movs	r3, r7
 8000786:	2200      	movs	r2, #0
 8000788:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800078a:	003b      	movs	r3, r7
 800078c:	2200      	movs	r2, #0
 800078e:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000790:	003b      	movs	r3, r7
 8000792:	4a1f      	ldr	r2, [pc, #124]	; (8000810 <MX_RTC_Init+0x18c>)
 8000794:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000796:	003b      	movs	r3, r7
 8000798:	2200      	movs	r2, #0
 800079a:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800079c:	003b      	movs	r3, r7
 800079e:	2200      	movs	r2, #0
 80007a0:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 80007a2:	003b      	movs	r3, r7
 80007a4:	2220      	movs	r2, #32
 80007a6:	2101      	movs	r1, #1
 80007a8:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 80007aa:	003b      	movs	r3, r7
 80007ac:	2280      	movs	r2, #128	; 0x80
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80007b2:	0039      	movs	r1, r7
 80007b4:	4b14      	ldr	r3, [pc, #80]	; (8000808 <MX_RTC_Init+0x184>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	0018      	movs	r0, r3
 80007ba:	f002 ff59 	bl	8003670 <HAL_RTC_SetAlarm_IT>
 80007be:	1e03      	subs	r3, r0, #0
 80007c0:	d001      	beq.n	80007c6 <MX_RTC_Init+0x142>
  {
    Error_Handler();
 80007c2:	f000 fe65 	bl	8001490 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  currTime = sTime;
 80007c6:	4b13      	ldr	r3, [pc, #76]	; (8000814 <MX_RTC_Init+0x190>)
 80007c8:	222c      	movs	r2, #44	; 0x2c
 80007ca:	18ba      	adds	r2, r7, r2
 80007cc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007ce:	c313      	stmia	r3!, {r0, r1, r4}
 80007d0:	ca03      	ldmia	r2!, {r0, r1}
 80007d2:	c303      	stmia	r3!, {r0, r1}
  currDate = sDate;
 80007d4:	4b10      	ldr	r3, [pc, #64]	; (8000818 <MX_RTC_Init+0x194>)
 80007d6:	2228      	movs	r2, #40	; 0x28
 80007d8:	18ba      	adds	r2, r7, r2
 80007da:	6812      	ldr	r2, [r2, #0]
 80007dc:	601a      	str	r2, [r3, #0]
  userAlarmObj = sAlarm;
 80007de:	4b0f      	ldr	r3, [pc, #60]	; (800081c <MX_RTC_Init+0x198>)
 80007e0:	003a      	movs	r2, r7
 80007e2:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007e4:	c313      	stmia	r3!, {r0, r1, r4}
 80007e6:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007e8:	c313      	stmia	r3!, {r0, r1, r4}
 80007ea:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007ec:	c313      	stmia	r3!, {r0, r1, r4}
 80007ee:	6812      	ldr	r2, [r2, #0]
 80007f0:	601a      	str	r2, [r3, #0]
  userAlarmTime = userAlarmObj.AlarmTime;
 80007f2:	4b0b      	ldr	r3, [pc, #44]	; (8000820 <MX_RTC_Init+0x19c>)
 80007f4:	4a09      	ldr	r2, [pc, #36]	; (800081c <MX_RTC_Init+0x198>)
 80007f6:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007f8:	c313      	stmia	r3!, {r0, r1, r4}
 80007fa:	ca03      	ldmia	r2!, {r0, r1}
 80007fc:	c303      	stmia	r3!, {r0, r1}

  /* USER CODE END RTC_Init 2 */

}
 80007fe:	46c0      	nop			; (mov r8, r8)
 8000800:	46bd      	mov	sp, r7
 8000802:	b011      	add	sp, #68	; 0x44
 8000804:	bd90      	pop	{r4, r7, pc}
 8000806:	46c0      	nop			; (mov r8, r8)
 8000808:	200000d0 	.word	0x200000d0
 800080c:	40002800 	.word	0x40002800
 8000810:	80800080 	.word	0x80800080
 8000814:	20000228 	.word	0x20000228
 8000818:	2000023c 	.word	0x2000023c
 800081c:	20000254 	.word	0x20000254
 8000820:	20000240 	.word	0x20000240

08000824 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b098      	sub	sp, #96	; 0x60
 8000828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800082a:	2354      	movs	r3, #84	; 0x54
 800082c:	18fb      	adds	r3, r7, r3
 800082e:	0018      	movs	r0, r3
 8000830:	230c      	movs	r3, #12
 8000832:	001a      	movs	r2, r3
 8000834:	2100      	movs	r1, #0
 8000836:	f004 fefd 	bl	8005634 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800083a:	2338      	movs	r3, #56	; 0x38
 800083c:	18fb      	adds	r3, r7, r3
 800083e:	0018      	movs	r0, r3
 8000840:	231c      	movs	r3, #28
 8000842:	001a      	movs	r2, r3
 8000844:	2100      	movs	r1, #0
 8000846:	f004 fef5 	bl	8005634 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800084a:	1d3b      	adds	r3, r7, #4
 800084c:	0018      	movs	r0, r3
 800084e:	2334      	movs	r3, #52	; 0x34
 8000850:	001a      	movs	r2, r3
 8000852:	2100      	movs	r1, #0
 8000854:	f004 feee 	bl	8005634 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000858:	4b45      	ldr	r3, [pc, #276]	; (8000970 <MX_TIM1_Init+0x14c>)
 800085a:	4a46      	ldr	r2, [pc, #280]	; (8000974 <MX_TIM1_Init+0x150>)
 800085c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160-1;
 800085e:	4b44      	ldr	r3, [pc, #272]	; (8000970 <MX_TIM1_Init+0x14c>)
 8000860:	229f      	movs	r2, #159	; 0x9f
 8000862:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000864:	4b42      	ldr	r3, [pc, #264]	; (8000970 <MX_TIM1_Init+0x14c>)
 8000866:	2200      	movs	r2, #0
 8000868:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 800086a:	4b41      	ldr	r3, [pc, #260]	; (8000970 <MX_TIM1_Init+0x14c>)
 800086c:	2263      	movs	r2, #99	; 0x63
 800086e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000870:	4b3f      	ldr	r3, [pc, #252]	; (8000970 <MX_TIM1_Init+0x14c>)
 8000872:	2200      	movs	r2, #0
 8000874:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000876:	4b3e      	ldr	r3, [pc, #248]	; (8000970 <MX_TIM1_Init+0x14c>)
 8000878:	2200      	movs	r2, #0
 800087a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800087c:	4b3c      	ldr	r3, [pc, #240]	; (8000970 <MX_TIM1_Init+0x14c>)
 800087e:	2200      	movs	r2, #0
 8000880:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000882:	4b3b      	ldr	r3, [pc, #236]	; (8000970 <MX_TIM1_Init+0x14c>)
 8000884:	0018      	movs	r0, r3
 8000886:	f003 fafd 	bl	8003e84 <HAL_TIM_PWM_Init>
 800088a:	1e03      	subs	r3, r0, #0
 800088c:	d001      	beq.n	8000892 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800088e:	f000 fdff 	bl	8001490 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000892:	2154      	movs	r1, #84	; 0x54
 8000894:	187b      	adds	r3, r7, r1
 8000896:	2200      	movs	r2, #0
 8000898:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800089a:	187b      	adds	r3, r7, r1
 800089c:	2200      	movs	r2, #0
 800089e:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	2200      	movs	r2, #0
 80008a4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80008a6:	187a      	adds	r2, r7, r1
 80008a8:	4b31      	ldr	r3, [pc, #196]	; (8000970 <MX_TIM1_Init+0x14c>)
 80008aa:	0011      	movs	r1, r2
 80008ac:	0018      	movs	r0, r3
 80008ae:	f004 f855 	bl	800495c <HAL_TIMEx_MasterConfigSynchronization>
 80008b2:	1e03      	subs	r3, r0, #0
 80008b4:	d001      	beq.n	80008ba <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80008b6:	f000 fdeb 	bl	8001490 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008ba:	2138      	movs	r1, #56	; 0x38
 80008bc:	187b      	adds	r3, r7, r1
 80008be:	2260      	movs	r2, #96	; 0x60
 80008c0:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	2200      	movs	r2, #0
 80008c6:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008c8:	187b      	adds	r3, r7, r1
 80008ca:	2200      	movs	r2, #0
 80008cc:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80008ce:	187b      	adds	r3, r7, r1
 80008d0:	2200      	movs	r2, #0
 80008d2:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008d4:	187b      	adds	r3, r7, r1
 80008d6:	2200      	movs	r2, #0
 80008d8:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80008da:	187b      	adds	r3, r7, r1
 80008dc:	2200      	movs	r2, #0
 80008de:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80008e0:	187b      	adds	r3, r7, r1
 80008e2:	2200      	movs	r2, #0
 80008e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80008e6:	1879      	adds	r1, r7, r1
 80008e8:	4b21      	ldr	r3, [pc, #132]	; (8000970 <MX_TIM1_Init+0x14c>)
 80008ea:	2204      	movs	r2, #4
 80008ec:	0018      	movs	r0, r3
 80008ee:	f003 fbff 	bl	80040f0 <HAL_TIM_PWM_ConfigChannel>
 80008f2:	1e03      	subs	r3, r0, #0
 80008f4:	d001      	beq.n	80008fa <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80008f6:	f000 fdcb 	bl	8001490 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80008fa:	1d3b      	adds	r3, r7, #4
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000900:	1d3b      	adds	r3, r7, #4
 8000902:	2200      	movs	r2, #0
 8000904:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000906:	1d3b      	adds	r3, r7, #4
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800090c:	1d3b      	adds	r3, r7, #4
 800090e:	2200      	movs	r2, #0
 8000910:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000912:	1d3b      	adds	r3, r7, #4
 8000914:	2200      	movs	r2, #0
 8000916:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000918:	1d3b      	adds	r3, r7, #4
 800091a:	2280      	movs	r2, #128	; 0x80
 800091c:	0192      	lsls	r2, r2, #6
 800091e:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000920:	1d3b      	adds	r3, r7, #4
 8000922:	2200      	movs	r2, #0
 8000924:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000926:	1d3b      	adds	r3, r7, #4
 8000928:	2200      	movs	r2, #0
 800092a:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800092c:	1d3b      	adds	r3, r7, #4
 800092e:	2200      	movs	r2, #0
 8000930:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000932:	1d3b      	adds	r3, r7, #4
 8000934:	2280      	movs	r2, #128	; 0x80
 8000936:	0492      	lsls	r2, r2, #18
 8000938:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800093a:	1d3b      	adds	r3, r7, #4
 800093c:	2200      	movs	r2, #0
 800093e:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000940:	1d3b      	adds	r3, r7, #4
 8000942:	2200      	movs	r2, #0
 8000944:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000946:	1d3b      	adds	r3, r7, #4
 8000948:	2200      	movs	r2, #0
 800094a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800094c:	1d3a      	adds	r2, r7, #4
 800094e:	4b08      	ldr	r3, [pc, #32]	; (8000970 <MX_TIM1_Init+0x14c>)
 8000950:	0011      	movs	r1, r2
 8000952:	0018      	movs	r0, r3
 8000954:	f004 f86a 	bl	8004a2c <HAL_TIMEx_ConfigBreakDeadTime>
 8000958:	1e03      	subs	r3, r0, #0
 800095a:	d001      	beq.n	8000960 <MX_TIM1_Init+0x13c>
  {
    Error_Handler();
 800095c:	f000 fd98 	bl	8001490 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000960:	4b03      	ldr	r3, [pc, #12]	; (8000970 <MX_TIM1_Init+0x14c>)
 8000962:	0018      	movs	r0, r3
 8000964:	f001 f834 	bl	80019d0 <HAL_TIM_MspPostInit>

}
 8000968:	46c0      	nop			; (mov r8, r8)
 800096a:	46bd      	mov	sp, r7
 800096c:	b018      	add	sp, #96	; 0x60
 800096e:	bd80      	pop	{r7, pc}
 8000970:	200000fc 	.word	0x200000fc
 8000974:	40012c00 	.word	0x40012c00

08000978 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800097c:	4b0f      	ldr	r3, [pc, #60]	; (80009bc <MX_TIM16_Init+0x44>)
 800097e:	4a10      	ldr	r2, [pc, #64]	; (80009c0 <MX_TIM16_Init+0x48>)
 8000980:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 244;
 8000982:	4b0e      	ldr	r3, [pc, #56]	; (80009bc <MX_TIM16_Init+0x44>)
 8000984:	22f4      	movs	r2, #244	; 0xf4
 8000986:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000988:	4b0c      	ldr	r3, [pc, #48]	; (80009bc <MX_TIM16_Init+0x44>)
 800098a:	2200      	movs	r2, #0
 800098c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 800098e:	4b0b      	ldr	r3, [pc, #44]	; (80009bc <MX_TIM16_Init+0x44>)
 8000990:	4a0c      	ldr	r2, [pc, #48]	; (80009c4 <MX_TIM16_Init+0x4c>)
 8000992:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000994:	4b09      	ldr	r3, [pc, #36]	; (80009bc <MX_TIM16_Init+0x44>)
 8000996:	2200      	movs	r2, #0
 8000998:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800099a:	4b08      	ldr	r3, [pc, #32]	; (80009bc <MX_TIM16_Init+0x44>)
 800099c:	2200      	movs	r2, #0
 800099e:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009a0:	4b06      	ldr	r3, [pc, #24]	; (80009bc <MX_TIM16_Init+0x44>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80009a6:	4b05      	ldr	r3, [pc, #20]	; (80009bc <MX_TIM16_Init+0x44>)
 80009a8:	0018      	movs	r0, r3
 80009aa:	f003 f9a0 	bl	8003cee <HAL_TIM_Base_Init>
 80009ae:	1e03      	subs	r3, r0, #0
 80009b0:	d001      	beq.n	80009b6 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 80009b2:	f000 fd6d 	bl	8001490 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80009b6:	46c0      	nop			; (mov r8, r8)
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	20000148 	.word	0x20000148
 80009c0:	40014400 	.word	0x40014400
 80009c4:	0000ffff 	.word	0x0000ffff

080009c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009cc:	4b16      	ldr	r3, [pc, #88]	; (8000a28 <MX_USART2_UART_Init+0x60>)
 80009ce:	4a17      	ldr	r2, [pc, #92]	; (8000a2c <MX_USART2_UART_Init+0x64>)
 80009d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009d2:	4b15      	ldr	r3, [pc, #84]	; (8000a28 <MX_USART2_UART_Init+0x60>)
 80009d4:	22e1      	movs	r2, #225	; 0xe1
 80009d6:	0252      	lsls	r2, r2, #9
 80009d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 80009da:	4b13      	ldr	r3, [pc, #76]	; (8000a28 <MX_USART2_UART_Init+0x60>)
 80009dc:	2280      	movs	r2, #128	; 0x80
 80009de:	0152      	lsls	r2, r2, #5
 80009e0:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009e2:	4b11      	ldr	r3, [pc, #68]	; (8000a28 <MX_USART2_UART_Init+0x60>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009e8:	4b0f      	ldr	r3, [pc, #60]	; (8000a28 <MX_USART2_UART_Init+0x60>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009ee:	4b0e      	ldr	r3, [pc, #56]	; (8000a28 <MX_USART2_UART_Init+0x60>)
 80009f0:	220c      	movs	r2, #12
 80009f2:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009f4:	4b0c      	ldr	r3, [pc, #48]	; (8000a28 <MX_USART2_UART_Init+0x60>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009fa:	4b0b      	ldr	r3, [pc, #44]	; (8000a28 <MX_USART2_UART_Init+0x60>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a00:	4b09      	ldr	r3, [pc, #36]	; (8000a28 <MX_USART2_UART_Init+0x60>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a06:	4b08      	ldr	r3, [pc, #32]	; (8000a28 <MX_USART2_UART_Init+0x60>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a0c:	4b06      	ldr	r3, [pc, #24]	; (8000a28 <MX_USART2_UART_Init+0x60>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a12:	4b05      	ldr	r3, [pc, #20]	; (8000a28 <MX_USART2_UART_Init+0x60>)
 8000a14:	0018      	movs	r0, r3
 8000a16:	f004 f8af 	bl	8004b78 <HAL_UART_Init>
 8000a1a:	1e03      	subs	r3, r0, #0
 8000a1c:	d001      	beq.n	8000a22 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8000a1e:	f000 fd37 	bl	8001490 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a22:	46c0      	nop			; (mov r8, r8)
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	20000194 	.word	0x20000194
 8000a2c:	40004400 	.word	0x40004400

08000a30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a30:	b590      	push	{r4, r7, lr}
 8000a32:	b08b      	sub	sp, #44	; 0x2c
 8000a34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a36:	2414      	movs	r4, #20
 8000a38:	193b      	adds	r3, r7, r4
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	2314      	movs	r3, #20
 8000a3e:	001a      	movs	r2, r3
 8000a40:	2100      	movs	r1, #0
 8000a42:	f004 fdf7 	bl	8005634 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a46:	4b67      	ldr	r3, [pc, #412]	; (8000be4 <MX_GPIO_Init+0x1b4>)
 8000a48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a4a:	4b66      	ldr	r3, [pc, #408]	; (8000be4 <MX_GPIO_Init+0x1b4>)
 8000a4c:	2104      	movs	r1, #4
 8000a4e:	430a      	orrs	r2, r1
 8000a50:	635a      	str	r2, [r3, #52]	; 0x34
 8000a52:	4b64      	ldr	r3, [pc, #400]	; (8000be4 <MX_GPIO_Init+0x1b4>)
 8000a54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a56:	2204      	movs	r2, #4
 8000a58:	4013      	ands	r3, r2
 8000a5a:	613b      	str	r3, [r7, #16]
 8000a5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a5e:	4b61      	ldr	r3, [pc, #388]	; (8000be4 <MX_GPIO_Init+0x1b4>)
 8000a60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a62:	4b60      	ldr	r3, [pc, #384]	; (8000be4 <MX_GPIO_Init+0x1b4>)
 8000a64:	2120      	movs	r1, #32
 8000a66:	430a      	orrs	r2, r1
 8000a68:	635a      	str	r2, [r3, #52]	; 0x34
 8000a6a:	4b5e      	ldr	r3, [pc, #376]	; (8000be4 <MX_GPIO_Init+0x1b4>)
 8000a6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a6e:	2220      	movs	r2, #32
 8000a70:	4013      	ands	r3, r2
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a76:	4b5b      	ldr	r3, [pc, #364]	; (8000be4 <MX_GPIO_Init+0x1b4>)
 8000a78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a7a:	4b5a      	ldr	r3, [pc, #360]	; (8000be4 <MX_GPIO_Init+0x1b4>)
 8000a7c:	2101      	movs	r1, #1
 8000a7e:	430a      	orrs	r2, r1
 8000a80:	635a      	str	r2, [r3, #52]	; 0x34
 8000a82:	4b58      	ldr	r3, [pc, #352]	; (8000be4 <MX_GPIO_Init+0x1b4>)
 8000a84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a86:	2201      	movs	r2, #1
 8000a88:	4013      	ands	r3, r2
 8000a8a:	60bb      	str	r3, [r7, #8]
 8000a8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a8e:	4b55      	ldr	r3, [pc, #340]	; (8000be4 <MX_GPIO_Init+0x1b4>)
 8000a90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a92:	4b54      	ldr	r3, [pc, #336]	; (8000be4 <MX_GPIO_Init+0x1b4>)
 8000a94:	2102      	movs	r1, #2
 8000a96:	430a      	orrs	r2, r1
 8000a98:	635a      	str	r2, [r3, #52]	; 0x34
 8000a9a:	4b52      	ldr	r3, [pc, #328]	; (8000be4 <MX_GPIO_Init+0x1b4>)
 8000a9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a9e:	2202      	movs	r2, #2
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Buzzer_Output_Pin|Shift_Store_Clock_Pin|Shift_Data_Clock_Pin|Shift_Master_Clear_Pin
 8000aa6:	23f9      	movs	r3, #249	; 0xf9
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	484f      	ldr	r0, [pc, #316]	; (8000be8 <MX_GPIO_Init+0x1b8>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	0019      	movs	r1, r3
 8000ab0:	f001 fc37 	bl	8002322 <HAL_GPIO_WritePin>
                          |AM_PM_LED_Pin|Alarm_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000ab4:	4b4d      	ldr	r3, [pc, #308]	; (8000bec <MX_GPIO_Init+0x1bc>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2140      	movs	r1, #64	; 0x40
 8000aba:	0018      	movs	r0, r3
 8000abc:	f001 fc31 	bl	8002322 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Shift_Data_In_GPIO_Port, Shift_Data_In_Pin, GPIO_PIN_RESET);
 8000ac0:	2380      	movs	r3, #128	; 0x80
 8000ac2:	0219      	lsls	r1, r3, #8
 8000ac4:	23a0      	movs	r3, #160	; 0xa0
 8000ac6:	05db      	lsls	r3, r3, #23
 8000ac8:	2200      	movs	r2, #0
 8000aca:	0018      	movs	r0, r3
 8000acc:	f001 fc29 	bl	8002322 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : T_NRST_Pin */
  GPIO_InitStruct.Pin = T_NRST_Pin;
 8000ad0:	193b      	adds	r3, r7, r4
 8000ad2:	2204      	movs	r2, #4
 8000ad4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ad6:	193b      	adds	r3, r7, r4
 8000ad8:	2288      	movs	r2, #136	; 0x88
 8000ada:	0352      	lsls	r2, r2, #13
 8000adc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ade:	193b      	adds	r3, r7, r4
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 8000ae4:	193b      	adds	r3, r7, r4
 8000ae6:	4a42      	ldr	r2, [pc, #264]	; (8000bf0 <MX_GPIO_Init+0x1c0>)
 8000ae8:	0019      	movs	r1, r3
 8000aea:	0010      	movs	r0, r2
 8000aec:	f001 fa98 	bl	8002020 <HAL_GPIO_Init>

  /*Configure GPIO pins : Display_Button_Pin Alarm_Set_Button_Pin Hour_Set_Button_Pin Alarm_Enable_Button_Pin
                           Minute_Set_Button_Pin */
  GPIO_InitStruct.Pin = Display_Button_Pin|Alarm_Set_Button_Pin|Hour_Set_Button_Pin|Alarm_Enable_Button_Pin
 8000af0:	193b      	adds	r3, r7, r4
 8000af2:	4a40      	ldr	r2, [pc, #256]	; (8000bf4 <MX_GPIO_Init+0x1c4>)
 8000af4:	601a      	str	r2, [r3, #0]
                          |Minute_Set_Button_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000af6:	193b      	adds	r3, r7, r4
 8000af8:	2284      	movs	r2, #132	; 0x84
 8000afa:	0392      	lsls	r2, r2, #14
 8000afc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000afe:	193b      	adds	r3, r7, r4
 8000b00:	2201      	movs	r2, #1
 8000b02:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b04:	193a      	adds	r2, r7, r4
 8000b06:	23a0      	movs	r3, #160	; 0xa0
 8000b08:	05db      	lsls	r3, r3, #23
 8000b0a:	0011      	movs	r1, r2
 8000b0c:	0018      	movs	r0, r3
 8000b0e:	f001 fa87 	bl	8002020 <HAL_GPIO_Init>

  /*Configure GPIO pins : Buzzer_Output_Pin Shift_Store_Clock_Pin Shift_Data_Clock_Pin Shift_Master_Clear_Pin
                           AM_PM_LED_Pin Alarm_LED_Pin */
  GPIO_InitStruct.Pin = Buzzer_Output_Pin|Shift_Store_Clock_Pin|Shift_Data_Clock_Pin|Shift_Master_Clear_Pin
 8000b12:	0021      	movs	r1, r4
 8000b14:	187b      	adds	r3, r7, r1
 8000b16:	22f9      	movs	r2, #249	; 0xf9
 8000b18:	0052      	lsls	r2, r2, #1
 8000b1a:	601a      	str	r2, [r3, #0]
                          |AM_PM_LED_Pin|Alarm_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1c:	000c      	movs	r4, r1
 8000b1e:	193b      	adds	r3, r7, r4
 8000b20:	2201      	movs	r2, #1
 8000b22:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b24:	193b      	adds	r3, r7, r4
 8000b26:	2200      	movs	r2, #0
 8000b28:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2a:	193b      	adds	r3, r7, r4
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b30:	193b      	adds	r3, r7, r4
 8000b32:	4a2d      	ldr	r2, [pc, #180]	; (8000be8 <MX_GPIO_Init+0x1b8>)
 8000b34:	0019      	movs	r1, r3
 8000b36:	0010      	movs	r0, r2
 8000b38:	f001 fa72 	bl	8002020 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000b3c:	193b      	adds	r3, r7, r4
 8000b3e:	2240      	movs	r2, #64	; 0x40
 8000b40:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b42:	193b      	adds	r3, r7, r4
 8000b44:	2201      	movs	r2, #1
 8000b46:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b48:	193b      	adds	r3, r7, r4
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4e:	193b      	adds	r3, r7, r4
 8000b50:	2200      	movs	r2, #0
 8000b52:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000b54:	193b      	adds	r3, r7, r4
 8000b56:	4a25      	ldr	r2, [pc, #148]	; (8000bec <MX_GPIO_Init+0x1bc>)
 8000b58:	0019      	movs	r1, r3
 8000b5a:	0010      	movs	r0, r2
 8000b5c:	f001 fa60 	bl	8002020 <HAL_GPIO_Init>

  /*Configure GPIO pin : Snooze_Button_Pin */
  GPIO_InitStruct.Pin = Snooze_Button_Pin;
 8000b60:	193b      	adds	r3, r7, r4
 8000b62:	2280      	movs	r2, #128	; 0x80
 8000b64:	0112      	lsls	r2, r2, #4
 8000b66:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b68:	193b      	adds	r3, r7, r4
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b6e:	193b      	adds	r3, r7, r4
 8000b70:	2201      	movs	r2, #1
 8000b72:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Snooze_Button_GPIO_Port, &GPIO_InitStruct);
 8000b74:	193a      	adds	r2, r7, r4
 8000b76:	23a0      	movs	r3, #160	; 0xa0
 8000b78:	05db      	lsls	r3, r3, #23
 8000b7a:	0011      	movs	r1, r2
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	f001 fa4f 	bl	8002020 <HAL_GPIO_Init>

  /*Configure GPIO pin : Shift_Data_In_Pin */
  GPIO_InitStruct.Pin = Shift_Data_In_Pin;
 8000b82:	0021      	movs	r1, r4
 8000b84:	187b      	adds	r3, r7, r1
 8000b86:	2280      	movs	r2, #128	; 0x80
 8000b88:	0212      	lsls	r2, r2, #8
 8000b8a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b8c:	187b      	adds	r3, r7, r1
 8000b8e:	2201      	movs	r2, #1
 8000b90:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b92:	187b      	adds	r3, r7, r1
 8000b94:	2200      	movs	r2, #0
 8000b96:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b98:	187b      	adds	r3, r7, r1
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Shift_Data_In_GPIO_Port, &GPIO_InitStruct);
 8000b9e:	187a      	adds	r2, r7, r1
 8000ba0:	23a0      	movs	r3, #160	; 0xa0
 8000ba2:	05db      	lsls	r3, r3, #23
 8000ba4:	0011      	movs	r1, r2
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f001 fa3a 	bl	8002020 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 1, 0);
 8000bac:	2200      	movs	r2, #0
 8000bae:	2101      	movs	r1, #1
 8000bb0:	2005      	movs	r0, #5
 8000bb2:	f001 fa03 	bl	8001fbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000bb6:	2005      	movs	r0, #5
 8000bb8:	f001 fa15 	bl	8001fe6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	2100      	movs	r1, #0
 8000bc0:	2006      	movs	r0, #6
 8000bc2:	f001 f9fb 	bl	8001fbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8000bc6:	2006      	movs	r0, #6
 8000bc8:	f001 fa0d 	bl	8001fe6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	2100      	movs	r1, #0
 8000bd0:	2007      	movs	r0, #7
 8000bd2:	f001 f9f3 	bl	8001fbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000bd6:	2007      	movs	r0, #7
 8000bd8:	f001 fa05 	bl	8001fe6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000bdc:	46c0      	nop			; (mov r8, r8)
 8000bde:	46bd      	mov	sp, r7
 8000be0:	b00b      	add	sp, #44	; 0x2c
 8000be2:	bd90      	pop	{r4, r7, pc}
 8000be4:	40021000 	.word	0x40021000
 8000be8:	50000400 	.word	0x50000400
 8000bec:	50000800 	.word	0x50000800
 8000bf0:	50001400 	.word	0x50001400
 8000bf4:	00001063 	.word	0x00001063

08000bf8 <updateAndDisplayTime>:

/* USER CODE BEGIN 4 */

HAL_StatusTypeDef updateAndDisplayTime(void) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 8000bfe:	1dfb      	adds	r3, r7, #7
 8000c00:	2200      	movs	r2, #0
 8000c02:	701a      	strb	r2, [r3, #0]

	getRTCTime(&hrtc, &currTime, &currDate);
 8000c04:	4a10      	ldr	r2, [pc, #64]	; (8000c48 <updateAndDisplayTime+0x50>)
 8000c06:	4911      	ldr	r1, [pc, #68]	; (8000c4c <updateAndDisplayTime+0x54>)
 8000c08:	4b11      	ldr	r3, [pc, #68]	; (8000c50 <updateAndDisplayTime+0x58>)
 8000c0a:	0018      	movs	r0, r3
 8000c0c:	f7ff fc26 	bl	800045c <getRTCTime>
	sevSeg_updateDigits(&currTime);
 8000c10:	4b0e      	ldr	r3, [pc, #56]	; (8000c4c <updateAndDisplayTime+0x54>)
 8000c12:	0018      	movs	r0, r3
 8000c14:	f000 fd5a 	bl	80016cc <sevSeg_updateDigits>

	if(currTime.TimeFormat == RTC_HOURFORMAT12_PM) {			// If we are in the PM hours
 8000c18:	4b0c      	ldr	r3, [pc, #48]	; (8000c4c <updateAndDisplayTime+0x54>)
 8000c1a:	78db      	ldrb	r3, [r3, #3]
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d106      	bne.n	8000c2e <updateAndDisplayTime+0x36>
		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_SET);			// Turn on PM LED
 8000c20:	2180      	movs	r1, #128	; 0x80
 8000c22:	4b0c      	ldr	r3, [pc, #48]	; (8000c54 <updateAndDisplayTime+0x5c>)
 8000c24:	2201      	movs	r2, #1
 8000c26:	0018      	movs	r0, r3
 8000c28:	f001 fb7b 	bl	8002322 <HAL_GPIO_WritePin>
 8000c2c:	e005      	b.n	8000c3a <updateAndDisplayTime+0x42>
	}
	else {
		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_RESET);		// Else, it is A.M.
 8000c2e:	2180      	movs	r1, #128	; 0x80
 8000c30:	4b08      	ldr	r3, [pc, #32]	; (8000c54 <updateAndDisplayTime+0x5c>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	0018      	movs	r0, r3
 8000c36:	f001 fb74 	bl	8002322 <HAL_GPIO_WritePin>
	}

	return halRet;
 8000c3a:	1dfb      	adds	r3, r7, #7
 8000c3c:	781b      	ldrb	r3, [r3, #0]

}
 8000c3e:	0018      	movs	r0, r3
 8000c40:	46bd      	mov	sp, r7
 8000c42:	b002      	add	sp, #8
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	46c0      	nop			; (mov r8, r8)
 8000c48:	2000023c 	.word	0x2000023c
 8000c4c:	20000228 	.word	0x20000228
 8000c50:	200000d0 	.word	0x200000d0
 8000c54:	50000400 	.word	0x50000400

08000c58 <updateAndDisplayAlarm>:

HAL_StatusTypeDef updateAndDisplayAlarm(void) {
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 8000c5e:	1dfb      	adds	r3, r7, #7
 8000c60:	2200      	movs	r2, #0
 8000c62:	701a      	strb	r2, [r3, #0]

	getUserAlarmTime(&hrtc, &userAlarmTime);
 8000c64:	4a10      	ldr	r2, [pc, #64]	; (8000ca8 <updateAndDisplayAlarm+0x50>)
 8000c66:	4b11      	ldr	r3, [pc, #68]	; (8000cac <updateAndDisplayAlarm+0x54>)
 8000c68:	0011      	movs	r1, r2
 8000c6a:	0018      	movs	r0, r3
 8000c6c:	f7ff fc0c 	bl	8000488 <getUserAlarmTime>
	sevSeg_updateDigits(&userAlarmTime);
 8000c70:	4b0d      	ldr	r3, [pc, #52]	; (8000ca8 <updateAndDisplayAlarm+0x50>)
 8000c72:	0018      	movs	r0, r3
 8000c74:	f000 fd2a 	bl	80016cc <sevSeg_updateDigits>

	if(userAlarmTime.TimeFormat == RTC_HOURFORMAT12_PM) {			// If we are in the PM hours
 8000c78:	4b0b      	ldr	r3, [pc, #44]	; (8000ca8 <updateAndDisplayAlarm+0x50>)
 8000c7a:	78db      	ldrb	r3, [r3, #3]
 8000c7c:	2b01      	cmp	r3, #1
 8000c7e:	d106      	bne.n	8000c8e <updateAndDisplayAlarm+0x36>
		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_SET);			// Turn on PM LED
 8000c80:	2180      	movs	r1, #128	; 0x80
 8000c82:	4b0b      	ldr	r3, [pc, #44]	; (8000cb0 <updateAndDisplayAlarm+0x58>)
 8000c84:	2201      	movs	r2, #1
 8000c86:	0018      	movs	r0, r3
 8000c88:	f001 fb4b 	bl	8002322 <HAL_GPIO_WritePin>
 8000c8c:	e005      	b.n	8000c9a <updateAndDisplayAlarm+0x42>
	}
	else {
		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_RESET);		// Else, it is A.M.
 8000c8e:	2180      	movs	r1, #128	; 0x80
 8000c90:	4b07      	ldr	r3, [pc, #28]	; (8000cb0 <updateAndDisplayAlarm+0x58>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	0018      	movs	r0, r3
 8000c96:	f001 fb44 	bl	8002322 <HAL_GPIO_WritePin>
	}

	return halRet;
 8000c9a:	1dfb      	adds	r3, r7, #7
 8000c9c:	781b      	ldrb	r3, [r3, #0]

}
 8000c9e:	0018      	movs	r0, r3
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	b002      	add	sp, #8
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	46c0      	nop			; (mov r8, r8)
 8000ca8:	20000240 	.word	0x20000240
 8000cac:	200000d0 	.word	0x200000d0
 8000cb0:	50000400 	.word	0x50000400

08000cb4 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8000cb4:	b590      	push	{r4, r7, lr}
 8000cb6:	b08d      	sub	sp, #52	; 0x34
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]

	  printf("Enter current time minute increment interrupt\n\r");
 8000cbc:	4b1f      	ldr	r3, [pc, #124]	; (8000d3c <HAL_RTC_AlarmAEventCallback+0x88>)
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	f004 fcc0 	bl	8005644 <iprintf>

	  RTC_AlarmTypeDef sAlarm;
	  getUserAlarmObj(hrtc, &sAlarm);
 8000cc4:	2408      	movs	r4, #8
 8000cc6:	193a      	adds	r2, r7, r4
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	0011      	movs	r1, r2
 8000ccc:	0018      	movs	r0, r3
 8000cce:	f7ff fbf2 	bl	80004b6 <getUserAlarmObj>
	  getRTCTime(hrtc, &currTime, &currDate);
 8000cd2:	4a1b      	ldr	r2, [pc, #108]	; (8000d40 <HAL_RTC_AlarmAEventCallback+0x8c>)
 8000cd4:	491b      	ldr	r1, [pc, #108]	; (8000d44 <HAL_RTC_AlarmAEventCallback+0x90>)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	0018      	movs	r0, r3
 8000cda:	f7ff fbbf 	bl	800045c <getRTCTime>

	  if(sAlarm.AlarmTime.Minutes>58) {
 8000cde:	0022      	movs	r2, r4
 8000ce0:	18bb      	adds	r3, r7, r2
 8000ce2:	785b      	ldrb	r3, [r3, #1]
 8000ce4:	2b3a      	cmp	r3, #58	; 0x3a
 8000ce6:	d907      	bls.n	8000cf8 <HAL_RTC_AlarmAEventCallback+0x44>
		sAlarm.AlarmTime.Minutes=0;
 8000ce8:	18bb      	adds	r3, r7, r2
 8000cea:	2200      	movs	r2, #0
 8000cec:	705a      	strb	r2, [r3, #1]
		printf("Reset alarm time\n\r");
 8000cee:	4b16      	ldr	r3, [pc, #88]	; (8000d48 <HAL_RTC_AlarmAEventCallback+0x94>)
 8000cf0:	0018      	movs	r0, r3
 8000cf2:	f004 fca7 	bl	8005644 <iprintf>
 8000cf6:	e006      	b.n	8000d06 <HAL_RTC_AlarmAEventCallback+0x52>
	  } else {
		sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 8000cf8:	2108      	movs	r1, #8
 8000cfa:	187b      	adds	r3, r7, r1
 8000cfc:	785b      	ldrb	r3, [r3, #1]
 8000cfe:	3301      	adds	r3, #1
 8000d00:	b2da      	uxtb	r2, r3
 8000d02:	187b      	adds	r3, r7, r1
 8000d04:	705a      	strb	r2, [r3, #1]
	  }
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 8000d06:	46c0      	nop			; (mov r8, r8)
 8000d08:	2308      	movs	r3, #8
 8000d0a:	18f9      	adds	r1, r7, r3
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	2200      	movs	r2, #0
 8000d10:	0018      	movs	r0, r3
 8000d12:	f002 fcad 	bl	8003670 <HAL_RTC_SetAlarm_IT>
 8000d16:	1e03      	subs	r3, r0, #0
 8000d18:	d1f6      	bne.n	8000d08 <HAL_RTC_AlarmAEventCallback+0x54>

	  updateAndDisplayTime();
 8000d1a:	f7ff ff6d 	bl	8000bf8 <updateAndDisplayTime>

	  printf("Current time: %u : %u : %u\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);
 8000d1e:	4b09      	ldr	r3, [pc, #36]	; (8000d44 <HAL_RTC_AlarmAEventCallback+0x90>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	0019      	movs	r1, r3
 8000d24:	4b07      	ldr	r3, [pc, #28]	; (8000d44 <HAL_RTC_AlarmAEventCallback+0x90>)
 8000d26:	785b      	ldrb	r3, [r3, #1]
 8000d28:	001a      	movs	r2, r3
 8000d2a:	4b06      	ldr	r3, [pc, #24]	; (8000d44 <HAL_RTC_AlarmAEventCallback+0x90>)
 8000d2c:	789b      	ldrb	r3, [r3, #2]
 8000d2e:	4807      	ldr	r0, [pc, #28]	; (8000d4c <HAL_RTC_AlarmAEventCallback+0x98>)
 8000d30:	f004 fc88 	bl	8005644 <iprintf>

}
 8000d34:	46c0      	nop			; (mov r8, r8)
 8000d36:	46bd      	mov	sp, r7
 8000d38:	b00d      	add	sp, #52	; 0x34
 8000d3a:	bd90      	pop	{r4, r7, pc}
 8000d3c:	08006650 	.word	0x08006650
 8000d40:	2000023c 	.word	0x2000023c
 8000d44:	20000228 	.word	0x20000228
 8000d48:	08006680 	.word	0x08006680
 8000d4c:	08006694 	.word	0x08006694

08000d50 <userAlarmBeep>:
		userAlarmBeep();				// Enter beeping alarm loop
	}

}

void userAlarmBeep() {
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Stop(timerDelay);
 8000d56:	4b29      	ldr	r3, [pc, #164]	; (8000dfc <userAlarmBeep+0xac>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	f003 f86c 	bl	8003e38 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8000d60:	4b26      	ldr	r3, [pc, #152]	; (8000dfc <userAlarmBeep+0xac>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	0018      	movs	r0, r3
 8000d66:	f003 f81b 	bl	8003da0 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8000d6a:	4b24      	ldr	r3, [pc, #144]	; (8000dfc <userAlarmBeep+0xac>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d72:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 8000d74:	1cfb      	adds	r3, r7, #3
 8000d76:	2200      	movs	r2, #0
 8000d78:	701a      	strb	r2, [r3, #0]

	do {						// Beep buzzer and blink display until snooze button is pressed

		updateAndDisplayTime();				// Update to current time and display
 8000d7a:	f7ff ff3d 	bl	8000bf8 <updateAndDisplayTime>

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 2)) {		// Use hardware timer to blink/beep display
 8000d7e:	4b1f      	ldr	r3, [pc, #124]	; (8000dfc <userAlarmBeep+0xac>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	1ad3      	subs	r3, r2, r3
 8000d8a:	4a1d      	ldr	r2, [pc, #116]	; (8000e00 <userAlarmBeep+0xb0>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d923      	bls.n	8000dd8 <userAlarmBeep+0x88>

			sevSeg_setIntensity(timerPWM, sevSeg_intensityDuty[displayBlink]);	// Toggle 0% to 50% duty cycle
 8000d90:	4b1c      	ldr	r3, [pc, #112]	; (8000e04 <userAlarmBeep+0xb4>)
 8000d92:	6818      	ldr	r0, [r3, #0]
 8000d94:	1cfb      	adds	r3, r7, #3
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	4a1b      	ldr	r2, [pc, #108]	; (8000e08 <userAlarmBeep+0xb8>)
 8000d9a:	5cd3      	ldrb	r3, [r2, r3]
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	0019      	movs	r1, r3
 8000da0:	f000 fd38 	bl	8001814 <sevSeg_setIntensity>

			HAL_GPIO_TogglePin(GPIOB, buzzerPin);					// Toggle Buzzer
 8000da4:	2202      	movs	r2, #2
 8000da6:	4b19      	ldr	r3, [pc, #100]	; (8000e0c <userAlarmBeep+0xbc>)
 8000da8:	0011      	movs	r1, r2
 8000daa:	0018      	movs	r0, r3
 8000dac:	f001 fad6 	bl	800235c <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 8000db0:	4b12      	ldr	r3, [pc, #72]	; (8000dfc <userAlarmBeep+0xac>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000db8:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 8000dba:	1cfb      	adds	r3, r7, #3
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	1e5a      	subs	r2, r3, #1
 8000dc0:	4193      	sbcs	r3, r2
 8000dc2:	b2db      	uxtb	r3, r3
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	4053      	eors	r3, r2
 8000dc8:	b2db      	uxtb	r3, r3
 8000dca:	001a      	movs	r2, r3
 8000dcc:	1cfb      	adds	r3, r7, #3
 8000dce:	701a      	strb	r2, [r3, #0]
 8000dd0:	781a      	ldrb	r2, [r3, #0]
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	400a      	ands	r2, r1
 8000dd6:	701a      	strb	r2, [r3, #0]

			//printf("Display Blink = %u\n\r", displayBlink);

		}

	} while(capTouchTrigger(snoozeButtonPin));
 8000dd8:	2380      	movs	r3, #128	; 0x80
 8000dda:	011b      	lsls	r3, r3, #4
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	0018      	movs	r0, r3
 8000de0:	f7ff fb79 	bl	80004d6 <capTouchTrigger>
 8000de4:	1e03      	subs	r3, r0, #0
 8000de6:	d1c8      	bne.n	8000d7a <userAlarmBeep+0x2a>

	HAL_TIM_Base_Stop(timerDelay);
 8000de8:	4b04      	ldr	r3, [pc, #16]	; (8000dfc <userAlarmBeep+0xac>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	0018      	movs	r0, r3
 8000dee:	f003 f823 	bl	8003e38 <HAL_TIM_Base_Stop>

}
 8000df2:	46c0      	nop			; (mov r8, r8)
 8000df4:	46bd      	mov	sp, r7
 8000df6:	b002      	add	sp, #8
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	46c0      	nop			; (mov r8, r8)
 8000dfc:	20000024 	.word	0x20000024
 8000e00:	00007ffe 	.word	0x00007ffe
 8000e04:	20000020 	.word	0x20000020
 8000e08:	080069bc 	.word	0x080069bc
 8000e0c:	50000400 	.word	0x50000400

08000e10 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 8000e10:	b5b0      	push	{r4, r5, r7, lr}
 8000e12:	b084      	sub	sp, #16
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	0002      	movs	r2, r0
 8000e18:	1dbb      	adds	r3, r7, #6
 8000e1a:	801a      	strh	r2, [r3, #0]

	HAL_StatusTypeDef halRet;					// Flag for printing interrupt status

	if(GPIO_Pin == displayButtonPin) {
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	1dbb      	adds	r3, r7, #6
 8000e20:	881b      	ldrh	r3, [r3, #0]
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d113      	bne.n	8000e4e <HAL_GPIO_EXTI_Falling_Callback+0x3e>
		halRet = displayButtonISR();
 8000e26:	250f      	movs	r5, #15
 8000e28:	197c      	adds	r4, r7, r5
 8000e2a:	f000 f88f 	bl	8000f4c <displayButtonISR>
 8000e2e:	0003      	movs	r3, r0
 8000e30:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000e32:	197b      	adds	r3, r7, r5
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d004      	beq.n	8000e44 <HAL_GPIO_EXTI_Falling_Callback+0x34>
			printf("Error toggling display.\n\r");
 8000e3a:	4b3a      	ldr	r3, [pc, #232]	; (8000f24 <HAL_GPIO_EXTI_Falling_Callback+0x114>)
 8000e3c:	0018      	movs	r0, r3
 8000e3e:	f004 fc01 	bl	8005644 <iprintf>
	}
	else {			//Code should never reach here, but do nothing if it does.
		__NOP();
	}

}
 8000e42:	e06a      	b.n	8000f1a <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("Display intensity toggled.\n\r");
 8000e44:	4b38      	ldr	r3, [pc, #224]	; (8000f28 <HAL_GPIO_EXTI_Falling_Callback+0x118>)
 8000e46:	0018      	movs	r0, r3
 8000e48:	f004 fbfc 	bl	8005644 <iprintf>
}
 8000e4c:	e065      	b.n	8000f1a <HAL_GPIO_EXTI_Falling_Callback+0x10a>
	else if(GPIO_Pin == alarmEnableButtonPin) {
 8000e4e:	2240      	movs	r2, #64	; 0x40
 8000e50:	1dbb      	adds	r3, r7, #6
 8000e52:	881b      	ldrh	r3, [r3, #0]
 8000e54:	4293      	cmp	r3, r2
 8000e56:	d113      	bne.n	8000e80 <HAL_GPIO_EXTI_Falling_Callback+0x70>
		halRet = alarmEnableISR();
 8000e58:	250f      	movs	r5, #15
 8000e5a:	197c      	adds	r4, r7, r5
 8000e5c:	f000 f8b2 	bl	8000fc4 <alarmEnableISR>
 8000e60:	0003      	movs	r3, r0
 8000e62:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000e64:	197b      	adds	r3, r7, r5
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d004      	beq.n	8000e76 <HAL_GPIO_EXTI_Falling_Callback+0x66>
			printf("Error toggling user alarm.\n\r");
 8000e6c:	4b2f      	ldr	r3, [pc, #188]	; (8000f2c <HAL_GPIO_EXTI_Falling_Callback+0x11c>)
 8000e6e:	0018      	movs	r0, r3
 8000e70:	f004 fbe8 	bl	8005644 <iprintf>
}
 8000e74:	e051      	b.n	8000f1a <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("User alarm toggled.\n\r");
 8000e76:	4b2e      	ldr	r3, [pc, #184]	; (8000f30 <HAL_GPIO_EXTI_Falling_Callback+0x120>)
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f004 fbe3 	bl	8005644 <iprintf>
}
 8000e7e:	e04c      	b.n	8000f1a <HAL_GPIO_EXTI_Falling_Callback+0x10a>
	else if(GPIO_Pin == alarmSetButtonPin) {
 8000e80:	2202      	movs	r2, #2
 8000e82:	1dbb      	adds	r3, r7, #6
 8000e84:	881b      	ldrh	r3, [r3, #0]
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d113      	bne.n	8000eb2 <HAL_GPIO_EXTI_Falling_Callback+0xa2>
		halRet = alarmSetISR();
 8000e8a:	250f      	movs	r5, #15
 8000e8c:	197c      	adds	r4, r7, r5
 8000e8e:	f000 f8e7 	bl	8001060 <alarmSetISR>
 8000e92:	0003      	movs	r3, r0
 8000e94:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000e96:	197b      	adds	r3, r7, r5
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d004      	beq.n	8000ea8 <HAL_GPIO_EXTI_Falling_Callback+0x98>
			printf("Error setting user alarm.\n\r");
 8000e9e:	4b25      	ldr	r3, [pc, #148]	; (8000f34 <HAL_GPIO_EXTI_Falling_Callback+0x124>)
 8000ea0:	0018      	movs	r0, r3
 8000ea2:	f004 fbcf 	bl	8005644 <iprintf>
}
 8000ea6:	e038      	b.n	8000f1a <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("User alarm set.\n\r");
 8000ea8:	4b23      	ldr	r3, [pc, #140]	; (8000f38 <HAL_GPIO_EXTI_Falling_Callback+0x128>)
 8000eaa:	0018      	movs	r0, r3
 8000eac:	f004 fbca 	bl	8005644 <iprintf>
}
 8000eb0:	e033      	b.n	8000f1a <HAL_GPIO_EXTI_Falling_Callback+0x10a>
	else if(GPIO_Pin == hourSetButtonPin) {
 8000eb2:	2220      	movs	r2, #32
 8000eb4:	1dbb      	adds	r3, r7, #6
 8000eb6:	881b      	ldrh	r3, [r3, #0]
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d113      	bne.n	8000ee4 <HAL_GPIO_EXTI_Falling_Callback+0xd4>
		halRet = hourSetISR();
 8000ebc:	250f      	movs	r5, #15
 8000ebe:	197c      	adds	r4, r7, r5
 8000ec0:	f000 f960 	bl	8001184 <hourSetISR>
 8000ec4:	0003      	movs	r3, r0
 8000ec6:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000ec8:	197b      	adds	r3, r7, r5
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d004      	beq.n	8000eda <HAL_GPIO_EXTI_Falling_Callback+0xca>
			printf("Error incrementing hour.\n\r");
 8000ed0:	4b1a      	ldr	r3, [pc, #104]	; (8000f3c <HAL_GPIO_EXTI_Falling_Callback+0x12c>)
 8000ed2:	0018      	movs	r0, r3
 8000ed4:	f004 fbb6 	bl	8005644 <iprintf>
}
 8000ed8:	e01f      	b.n	8000f1a <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("Hour increment ISR success.\n\r");
 8000eda:	4b19      	ldr	r3, [pc, #100]	; (8000f40 <HAL_GPIO_EXTI_Falling_Callback+0x130>)
 8000edc:	0018      	movs	r0, r3
 8000ede:	f004 fbb1 	bl	8005644 <iprintf>
}
 8000ee2:	e01a      	b.n	8000f1a <HAL_GPIO_EXTI_Falling_Callback+0x10a>
	else if(GPIO_Pin == minuteSetButtonPin) {
 8000ee4:	2380      	movs	r3, #128	; 0x80
 8000ee6:	015b      	lsls	r3, r3, #5
 8000ee8:	1dba      	adds	r2, r7, #6
 8000eea:	8812      	ldrh	r2, [r2, #0]
 8000eec:	429a      	cmp	r2, r3
 8000eee:	d113      	bne.n	8000f18 <HAL_GPIO_EXTI_Falling_Callback+0x108>
		halRet = minuteSetISR();
 8000ef0:	250f      	movs	r5, #15
 8000ef2:	197c      	adds	r4, r7, r5
 8000ef4:	f000 f9f2 	bl	80012dc <minuteSetISR>
 8000ef8:	0003      	movs	r3, r0
 8000efa:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000efc:	197b      	adds	r3, r7, r5
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d004      	beq.n	8000f0e <HAL_GPIO_EXTI_Falling_Callback+0xfe>
			printf("Error incrementing minute.\n\r");
 8000f04:	4b0f      	ldr	r3, [pc, #60]	; (8000f44 <HAL_GPIO_EXTI_Falling_Callback+0x134>)
 8000f06:	0018      	movs	r0, r3
 8000f08:	f004 fb9c 	bl	8005644 <iprintf>
}
 8000f0c:	e005      	b.n	8000f1a <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("Minute increment ISR success.\n\r");
 8000f0e:	4b0e      	ldr	r3, [pc, #56]	; (8000f48 <HAL_GPIO_EXTI_Falling_Callback+0x138>)
 8000f10:	0018      	movs	r0, r3
 8000f12:	f004 fb97 	bl	8005644 <iprintf>
}
 8000f16:	e000      	b.n	8000f1a <HAL_GPIO_EXTI_Falling_Callback+0x10a>
		__NOP();
 8000f18:	46c0      	nop			; (mov r8, r8)
}
 8000f1a:	46c0      	nop			; (mov r8, r8)
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	b004      	add	sp, #16
 8000f20:	bdb0      	pop	{r4, r5, r7, pc}
 8000f22:	46c0      	nop			; (mov r8, r8)
 8000f24:	080066d4 	.word	0x080066d4
 8000f28:	080066f0 	.word	0x080066f0
 8000f2c:	08006710 	.word	0x08006710
 8000f30:	08006730 	.word	0x08006730
 8000f34:	08006748 	.word	0x08006748
 8000f38:	08006764 	.word	0x08006764
 8000f3c:	08006778 	.word	0x08006778
 8000f40:	08006794 	.word	0x08006794
 8000f44:	080067b4 	.word	0x080067b4
 8000f48:	080067d4 	.word	0x080067d4

08000f4c <displayButtonISR>:

HAL_StatusTypeDef displayButtonISR(void) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0

	printf("Entered display toggle ISR\n\r");
 8000f52:	4b17      	ldr	r3, [pc, #92]	; (8000fb0 <displayButtonISR+0x64>)
 8000f54:	0018      	movs	r0, r3
 8000f56:	f004 fb75 	bl	8005644 <iprintf>
	HAL_StatusTypeDef halRet = HAL_OK;
 8000f5a:	1dfb      	adds	r3, r7, #7
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	701a      	strb	r2, [r3, #0]

	updateAndDisplayTime();
 8000f60:	f7ff fe4a 	bl	8000bf8 <updateAndDisplayTime>

	sevSeg_setIntensity(timerPWM, sevSeg_intensityDuty[displayToggle]);		//Turn display to proper duty cycle
 8000f64:	4b13      	ldr	r3, [pc, #76]	; (8000fb4 <displayButtonISR+0x68>)
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	4b13      	ldr	r3, [pc, #76]	; (8000fb8 <displayButtonISR+0x6c>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	0019      	movs	r1, r3
 8000f6e:	4b13      	ldr	r3, [pc, #76]	; (8000fbc <displayButtonISR+0x70>)
 8000f70:	5c5b      	ldrb	r3, [r3, r1]
 8000f72:	b29b      	uxth	r3, r3
 8000f74:	0019      	movs	r1, r3
 8000f76:	0010      	movs	r0, r2
 8000f78:	f000 fc4c 	bl	8001814 <sevSeg_setIntensity>

	if(displayToggle >= 2) {			// Increment display toggle or reset back down to 0;
 8000f7c:	4b0e      	ldr	r3, [pc, #56]	; (8000fb8 <displayButtonISR+0x6c>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d909      	bls.n	8000f98 <displayButtonISR+0x4c>
		displayToggle = 0;
 8000f84:	4b0c      	ldr	r3, [pc, #48]	; (8000fb8 <displayButtonISR+0x6c>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_RESET);		// If display is off, turn off AM/PM LED
 8000f8a:	2180      	movs	r1, #128	; 0x80
 8000f8c:	4b0c      	ldr	r3, [pc, #48]	; (8000fc0 <displayButtonISR+0x74>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	0018      	movs	r0, r3
 8000f92:	f001 f9c6 	bl	8002322 <HAL_GPIO_WritePin>
 8000f96:	e005      	b.n	8000fa4 <displayButtonISR+0x58>
	} else {
		displayToggle++;
 8000f98:	4b07      	ldr	r3, [pc, #28]	; (8000fb8 <displayButtonISR+0x6c>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	b2da      	uxtb	r2, r3
 8000fa0:	4b05      	ldr	r3, [pc, #20]	; (8000fb8 <displayButtonISR+0x6c>)
 8000fa2:	701a      	strb	r2, [r3, #0]
	}

	return halRet;				// Return HAL status
 8000fa4:	1dfb      	adds	r3, r7, #7
 8000fa6:	781b      	ldrb	r3, [r3, #0]

}
 8000fa8:	0018      	movs	r0, r3
 8000faa:	46bd      	mov	sp, r7
 8000fac:	b002      	add	sp, #8
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	080067f4 	.word	0x080067f4
 8000fb4:	20000020 	.word	0x20000020
 8000fb8:	200000cc 	.word	0x200000cc
 8000fbc:	080069bc 	.word	0x080069bc
 8000fc0:	50000400 	.word	0x50000400

08000fc4 <alarmEnableISR>:

HAL_StatusTypeDef alarmEnableISR(void) {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0

	printf("Entered alarm toggle ISR\n\r");
 8000fca:	4b1f      	ldr	r3, [pc, #124]	; (8001048 <alarmEnableISR+0x84>)
 8000fcc:	0018      	movs	r0, r3
 8000fce:	f004 fb39 	bl	8005644 <iprintf>
	HAL_StatusTypeDef halRet = HAL_OK;
 8000fd2:	1dfb      	adds	r3, r7, #7
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	701a      	strb	r2, [r3, #0]

	if(!userAlarmToggle) {					// If alarm is disabled, enable it.
 8000fd8:	4b1c      	ldr	r3, [pc, #112]	; (800104c <alarmEnableISR+0x88>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2201      	movs	r2, #1
 8000fde:	4053      	eors	r3, r2
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d015      	beq.n	8001012 <alarmEnableISR+0x4e>

		HAL_GPIO_WritePin(GPIOB, alarmLED, GPIO_PIN_SET);			// Turn on alarm LED
 8000fe6:	2380      	movs	r3, #128	; 0x80
 8000fe8:	005b      	lsls	r3, r3, #1
 8000fea:	4819      	ldr	r0, [pc, #100]	; (8001050 <alarmEnableISR+0x8c>)
 8000fec:	2201      	movs	r2, #1
 8000fee:	0019      	movs	r1, r3
 8000ff0:	f001 f997 	bl	8002322 <HAL_GPIO_WritePin>
		userAlarmToggle = true;								// Toggle internal flag to true
 8000ff4:	4b15      	ldr	r3, [pc, #84]	; (800104c <alarmEnableISR+0x88>)
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	701a      	strb	r2, [r3, #0]

		printf("User alarm set to: %u:%u:%u.\n\r", userAlarmTime.Hours,
 8000ffa:	4b16      	ldr	r3, [pc, #88]	; (8001054 <alarmEnableISR+0x90>)
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	0019      	movs	r1, r3
								userAlarmTime.Minutes, userAlarmTime.Seconds);
 8001000:	4b14      	ldr	r3, [pc, #80]	; (8001054 <alarmEnableISR+0x90>)
 8001002:	785b      	ldrb	r3, [r3, #1]
		printf("User alarm set to: %u:%u:%u.\n\r", userAlarmTime.Hours,
 8001004:	001a      	movs	r2, r3
								userAlarmTime.Minutes, userAlarmTime.Seconds);
 8001006:	4b13      	ldr	r3, [pc, #76]	; (8001054 <alarmEnableISR+0x90>)
 8001008:	789b      	ldrb	r3, [r3, #2]
		printf("User alarm set to: %u:%u:%u.\n\r", userAlarmTime.Hours,
 800100a:	4813      	ldr	r0, [pc, #76]	; (8001058 <alarmEnableISR+0x94>)
 800100c:	f004 fb1a 	bl	8005644 <iprintf>
 8001010:	e013      	b.n	800103a <alarmEnableISR+0x76>

	}
	else if (userAlarmToggle) {				// If alarm is enabled, disable it.
 8001012:	4b0e      	ldr	r3, [pc, #56]	; (800104c <alarmEnableISR+0x88>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d00e      	beq.n	8001038 <alarmEnableISR+0x74>

		HAL_GPIO_WritePin(GPIOB, alarmLED, GPIO_PIN_RESET);			// Turn off alarm LED
 800101a:	2380      	movs	r3, #128	; 0x80
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	480c      	ldr	r0, [pc, #48]	; (8001050 <alarmEnableISR+0x8c>)
 8001020:	2200      	movs	r2, #0
 8001022:	0019      	movs	r1, r3
 8001024:	f001 f97d 	bl	8002322 <HAL_GPIO_WritePin>
		userAlarmToggle = false;							// Toggle internal flag to false
 8001028:	4b08      	ldr	r3, [pc, #32]	; (800104c <alarmEnableISR+0x88>)
 800102a:	2200      	movs	r2, #0
 800102c:	701a      	strb	r2, [r3, #0]

		printf("User alarm disabled.\n\r");
 800102e:	4b0b      	ldr	r3, [pc, #44]	; (800105c <alarmEnableISR+0x98>)
 8001030:	0018      	movs	r0, r3
 8001032:	f004 fb07 	bl	8005644 <iprintf>
 8001036:	e000      	b.n	800103a <alarmEnableISR+0x76>
	}
	else {
		__NOP();							//Code should never reach here.
 8001038:	46c0      	nop			; (mov r8, r8)
	}

	return halRet;
 800103a:	1dfb      	adds	r3, r7, #7
 800103c:	781b      	ldrb	r3, [r3, #0]

}
 800103e:	0018      	movs	r0, r3
 8001040:	46bd      	mov	sp, r7
 8001042:	b002      	add	sp, #8
 8001044:	bd80      	pop	{r7, pc}
 8001046:	46c0      	nop			; (mov r8, r8)
 8001048:	08006814 	.word	0x08006814
 800104c:	200000cd 	.word	0x200000cd
 8001050:	50000400 	.word	0x50000400
 8001054:	20000240 	.word	0x20000240
 8001058:	08006830 	.word	0x08006830
 800105c:	08006850 	.word	0x08006850

08001060 <alarmSetISR>:

HAL_StatusTypeDef alarmSetISR(void) {
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0

	printf("Enter user alarm set ISR.\n\r");
 8001066:	4b3e      	ldr	r3, [pc, #248]	; (8001160 <alarmSetISR+0x100>)
 8001068:	0018      	movs	r0, r3
 800106a:	f004 faeb 	bl	8005644 <iprintf>

	getUserAlarmTime(&hrtc, &userAlarmTime);
 800106e:	4a3d      	ldr	r2, [pc, #244]	; (8001164 <alarmSetISR+0x104>)
 8001070:	4b3d      	ldr	r3, [pc, #244]	; (8001168 <alarmSetISR+0x108>)
 8001072:	0011      	movs	r1, r2
 8001074:	0018      	movs	r0, r3
 8001076:	f7ff fa07 	bl	8000488 <getUserAlarmTime>
	printf("User alarm currently set to %u:%u:%u.\n\r", userAlarmTime.Hours,
 800107a:	4b3a      	ldr	r3, [pc, #232]	; (8001164 <alarmSetISR+0x104>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	0019      	movs	r1, r3
			userAlarmTime.Minutes, userAlarmTime.Seconds);
 8001080:	4b38      	ldr	r3, [pc, #224]	; (8001164 <alarmSetISR+0x104>)
 8001082:	785b      	ldrb	r3, [r3, #1]
	printf("User alarm currently set to %u:%u:%u.\n\r", userAlarmTime.Hours,
 8001084:	001a      	movs	r2, r3
			userAlarmTime.Minutes, userAlarmTime.Seconds);
 8001086:	4b37      	ldr	r3, [pc, #220]	; (8001164 <alarmSetISR+0x104>)
 8001088:	789b      	ldrb	r3, [r3, #2]
	printf("User alarm currently set to %u:%u:%u.\n\r", userAlarmTime.Hours,
 800108a:	4838      	ldr	r0, [pc, #224]	; (800116c <alarmSetISR+0x10c>)
 800108c:	f004 fada 	bl	8005644 <iprintf>

	HAL_StatusTypeDef halRet = HAL_OK;
 8001090:	1d3b      	adds	r3, r7, #4
 8001092:	2200      	movs	r2, #0
 8001094:	701a      	strb	r2, [r3, #0]

	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8001096:	4b36      	ldr	r3, [pc, #216]	; (8001170 <alarmSetISR+0x110>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	0018      	movs	r0, r3
 800109c:	f002 fe80 	bl	8003da0 <HAL_TIM_Base_Start>
	uint16_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 80010a0:	4b33      	ldr	r3, [pc, #204]	; (8001170 <alarmSetISR+0x110>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010a8:	1dbb      	adds	r3, r7, #6
 80010aa:	801a      	strh	r2, [r3, #0]
	bool displayBlink = false;
 80010ac:	1d7b      	adds	r3, r7, #5
 80010ae:	2200      	movs	r2, #0
 80010b0:	701a      	strb	r2, [r3, #0]

	do {											// while the alarm set button is not held down, blink display.

		updateAndDisplayAlarm();
 80010b2:	f7ff fdd1 	bl	8000c58 <updateAndDisplayAlarm>

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65536 / 2)) {
 80010b6:	4b2e      	ldr	r3, [pc, #184]	; (8001170 <alarmSetISR+0x110>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010be:	1dbb      	adds	r3, r7, #6
 80010c0:	881b      	ldrh	r3, [r3, #0]
 80010c2:	1ad2      	subs	r2, r2, r3
 80010c4:	2380      	movs	r3, #128	; 0x80
 80010c6:	021b      	lsls	r3, r3, #8
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d31f      	bcc.n	800110c <alarmSetISR+0xac>

			sevSeg_setIntensity (timerPWM, sevSeg_intensityDuty[displayBlink + 1]);		// Initialize to whatever duty cycle
 80010cc:	4b29      	ldr	r3, [pc, #164]	; (8001174 <alarmSetISR+0x114>)
 80010ce:	6818      	ldr	r0, [r3, #0]
 80010d0:	1d7b      	adds	r3, r7, #5
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	3301      	adds	r3, #1
 80010d6:	4a28      	ldr	r2, [pc, #160]	; (8001178 <alarmSetISR+0x118>)
 80010d8:	5cd3      	ldrb	r3, [r2, r3]
 80010da:	b29b      	uxth	r3, r3
 80010dc:	0019      	movs	r1, r3
 80010de:	f000 fb99 	bl	8001814 <sevSeg_setIntensity>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);
 80010e2:	4b23      	ldr	r3, [pc, #140]	; (8001170 <alarmSetISR+0x110>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010ea:	1dbb      	adds	r3, r7, #6
 80010ec:	801a      	strh	r2, [r3, #0]
			displayBlink = !displayBlink;
 80010ee:	1d7b      	adds	r3, r7, #5
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	1e5a      	subs	r2, r3, #1
 80010f4:	4193      	sbcs	r3, r2
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	2201      	movs	r2, #1
 80010fa:	4053      	eors	r3, r2
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	001a      	movs	r2, r3
 8001100:	1d7b      	adds	r3, r7, #5
 8001102:	701a      	strb	r2, [r3, #0]
 8001104:	781a      	ldrb	r2, [r3, #0]
 8001106:	2101      	movs	r1, #1
 8001108:	400a      	ands	r2, r1
 800110a:	701a      	strb	r2, [r3, #0]

		}

	}while(HAL_GPIO_ReadPin(GPIOA, alarmSetButtonPin) == GPIO_PIN_RESET);
 800110c:	2202      	movs	r2, #2
 800110e:	23a0      	movs	r3, #160	; 0xa0
 8001110:	05db      	lsls	r3, r3, #23
 8001112:	0011      	movs	r1, r2
 8001114:	0018      	movs	r0, r3
 8001116:	f001 f8e7 	bl	80022e8 <HAL_GPIO_ReadPin>
 800111a:	1e03      	subs	r3, r0, #0
 800111c:	d0c9      	beq.n	80010b2 <alarmSetISR+0x52>

	sevSeg_setIntensity(timerPWM, sevSeg_intensityDuty[0]);			// Turn display back to full intensity
 800111e:	4b15      	ldr	r3, [pc, #84]	; (8001174 <alarmSetISR+0x114>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	2264      	movs	r2, #100	; 0x64
 8001124:	b292      	uxth	r2, r2
 8001126:	0011      	movs	r1, r2
 8001128:	0018      	movs	r0, r3
 800112a:	f000 fb73 	bl	8001814 <sevSeg_setIntensity>

	HAL_TIM_Base_Stop(timerDelay);
 800112e:	4b10      	ldr	r3, [pc, #64]	; (8001170 <alarmSetISR+0x110>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	0018      	movs	r0, r3
 8001134:	f002 fe80 	bl	8003e38 <HAL_TIM_Base_Stop>

	updateAndDisplayTime();
 8001138:	f7ff fd5e 	bl	8000bf8 <updateAndDisplayTime>
	printf("Current time back to %u:%u:%u.\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);
 800113c:	4b0f      	ldr	r3, [pc, #60]	; (800117c <alarmSetISR+0x11c>)
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	0019      	movs	r1, r3
 8001142:	4b0e      	ldr	r3, [pc, #56]	; (800117c <alarmSetISR+0x11c>)
 8001144:	785b      	ldrb	r3, [r3, #1]
 8001146:	001a      	movs	r2, r3
 8001148:	4b0c      	ldr	r3, [pc, #48]	; (800117c <alarmSetISR+0x11c>)
 800114a:	789b      	ldrb	r3, [r3, #2]
 800114c:	480c      	ldr	r0, [pc, #48]	; (8001180 <alarmSetISR+0x120>)
 800114e:	f004 fa79 	bl	8005644 <iprintf>

	return halRet;
 8001152:	1d3b      	adds	r3, r7, #4
 8001154:	781b      	ldrb	r3, [r3, #0]

}
 8001156:	0018      	movs	r0, r3
 8001158:	46bd      	mov	sp, r7
 800115a:	b002      	add	sp, #8
 800115c:	bd80      	pop	{r7, pc}
 800115e:	46c0      	nop			; (mov r8, r8)
 8001160:	08006868 	.word	0x08006868
 8001164:	20000240 	.word	0x20000240
 8001168:	200000d0 	.word	0x200000d0
 800116c:	08006884 	.word	0x08006884
 8001170:	20000024 	.word	0x20000024
 8001174:	20000020 	.word	0x20000020
 8001178:	080069bc 	.word	0x080069bc
 800117c:	20000228 	.word	0x20000228
 8001180:	080068ac 	.word	0x080068ac

08001184 <hourSetISR>:

HAL_StatusTypeDef hourSetISR(void) {
 8001184:	b590      	push	{r4, r7, lr}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0

	printf("Entered hour set ISR.\n\r");
 800118a:	4b4c      	ldr	r3, [pc, #304]	; (80012bc <hourSetISR+0x138>)
 800118c:	0018      	movs	r0, r3
 800118e:	f004 fa59 	bl	8005644 <iprintf>

	HAL_StatusTypeDef halRet = HAL_OK;
 8001192:	1dfb      	adds	r3, r7, #7
 8001194:	2200      	movs	r2, #0
 8001196:	701a      	strb	r2, [r3, #0]

	if(HAL_GPIO_ReadPin(GPIOA, alarmSetButtonPin) != GPIO_PIN_SET) {	// If the alarm set button is held down, change user alarm time hour
 8001198:	2202      	movs	r2, #2
 800119a:	23a0      	movs	r3, #160	; 0xa0
 800119c:	05db      	lsls	r3, r3, #23
 800119e:	0011      	movs	r1, r2
 80011a0:	0018      	movs	r0, r3
 80011a2:	f001 f8a1 	bl	80022e8 <HAL_GPIO_ReadPin>
 80011a6:	0003      	movs	r3, r0
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d042      	beq.n	8001232 <hourSetISR+0xae>

		getUserAlarmTime(&hrtc, &userAlarmTime);
 80011ac:	4a44      	ldr	r2, [pc, #272]	; (80012c0 <hourSetISR+0x13c>)
 80011ae:	4b45      	ldr	r3, [pc, #276]	; (80012c4 <hourSetISR+0x140>)
 80011b0:	0011      	movs	r1, r2
 80011b2:	0018      	movs	r0, r3
 80011b4:	f7ff f968 	bl	8000488 <getUserAlarmTime>

		if(userAlarmTime.Hours >= 12) {
 80011b8:	4b41      	ldr	r3, [pc, #260]	; (80012c0 <hourSetISR+0x13c>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b0b      	cmp	r3, #11
 80011be:	d90e      	bls.n	80011de <hourSetISR+0x5a>
			userAlarmTime.Hours = 1;
 80011c0:	4b3f      	ldr	r3, [pc, #252]	; (80012c0 <hourSetISR+0x13c>)
 80011c2:	2201      	movs	r2, #1
 80011c4:	701a      	strb	r2, [r3, #0]
			if(userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 80011c6:	4b3e      	ldr	r3, [pc, #248]	; (80012c0 <hourSetISR+0x13c>)
 80011c8:	78db      	ldrb	r3, [r3, #3]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d103      	bne.n	80011d6 <hourSetISR+0x52>
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 80011ce:	4b3c      	ldr	r3, [pc, #240]	; (80012c0 <hourSetISR+0x13c>)
 80011d0:	2201      	movs	r2, #1
 80011d2:	70da      	strb	r2, [r3, #3]
 80011d4:	e00f      	b.n	80011f6 <hourSetISR+0x72>
			} else {
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80011d6:	4b3a      	ldr	r3, [pc, #232]	; (80012c0 <hourSetISR+0x13c>)
 80011d8:	2200      	movs	r2, #0
 80011da:	70da      	strb	r2, [r3, #3]
 80011dc:	e00b      	b.n	80011f6 <hourSetISR+0x72>
			}
		}
		else if(userAlarmTime.Hours < 12) {
 80011de:	4b38      	ldr	r3, [pc, #224]	; (80012c0 <hourSetISR+0x13c>)
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	2b0b      	cmp	r3, #11
 80011e4:	d806      	bhi.n	80011f4 <hourSetISR+0x70>
			userAlarmTime.Hours = userAlarmTime.Hours + 1;
 80011e6:	4b36      	ldr	r3, [pc, #216]	; (80012c0 <hourSetISR+0x13c>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	3301      	adds	r3, #1
 80011ec:	b2da      	uxtb	r2, r3
 80011ee:	4b34      	ldr	r3, [pc, #208]	; (80012c0 <hourSetISR+0x13c>)
 80011f0:	701a      	strb	r2, [r3, #0]
 80011f2:	e000      	b.n	80011f6 <hourSetISR+0x72>
		}
		else {
			__NOP();
 80011f4:	46c0      	nop			; (mov r8, r8)
		}

		userAlarmObj.AlarmTime = userAlarmTime;
 80011f6:	4b34      	ldr	r3, [pc, #208]	; (80012c8 <hourSetISR+0x144>)
 80011f8:	4a31      	ldr	r2, [pc, #196]	; (80012c0 <hourSetISR+0x13c>)
 80011fa:	ca13      	ldmia	r2!, {r0, r1, r4}
 80011fc:	c313      	stmia	r3!, {r0, r1, r4}
 80011fe:	ca03      	ldmia	r2!, {r0, r1}
 8001200:	c303      	stmia	r3!, {r0, r1}

		HAL_RTC_SetAlarm_IT(&hrtc, &userAlarmObj, RTCTimeFormat);
 8001202:	4931      	ldr	r1, [pc, #196]	; (80012c8 <hourSetISR+0x144>)
 8001204:	4b2f      	ldr	r3, [pc, #188]	; (80012c4 <hourSetISR+0x140>)
 8001206:	2200      	movs	r2, #0
 8001208:	0018      	movs	r0, r3
 800120a:	f002 fa31 	bl	8003670 <HAL_RTC_SetAlarm_IT>
		getUserAlarmTime(&hrtc, &userAlarmTime);
 800120e:	4a2c      	ldr	r2, [pc, #176]	; (80012c0 <hourSetISR+0x13c>)
 8001210:	4b2c      	ldr	r3, [pc, #176]	; (80012c4 <hourSetISR+0x140>)
 8001212:	0011      	movs	r1, r2
 8001214:	0018      	movs	r0, r3
 8001216:	f7ff f937 	bl	8000488 <getUserAlarmTime>

		printf("User alarm hour incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 800121a:	4b29      	ldr	r3, [pc, #164]	; (80012c0 <hourSetISR+0x13c>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	0019      	movs	r1, r3
				userAlarmTime.Minutes, userAlarmTime.Seconds);
 8001220:	4b27      	ldr	r3, [pc, #156]	; (80012c0 <hourSetISR+0x13c>)
 8001222:	785b      	ldrb	r3, [r3, #1]
		printf("User alarm hour incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 8001224:	001a      	movs	r2, r3
				userAlarmTime.Minutes, userAlarmTime.Seconds);
 8001226:	4b26      	ldr	r3, [pc, #152]	; (80012c0 <hourSetISR+0x13c>)
 8001228:	789b      	ldrb	r3, [r3, #2]
		printf("User alarm hour incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 800122a:	4828      	ldr	r0, [pc, #160]	; (80012cc <hourSetISR+0x148>)
 800122c:	f004 fa0a 	bl	8005644 <iprintf>
 8001230:	e03d      	b.n	80012ae <hourSetISR+0x12a>

	}
	else {									// Otherwise, change current time hour.

		getRTCTime(&hrtc, &currTime, &currDate);
 8001232:	4a27      	ldr	r2, [pc, #156]	; (80012d0 <hourSetISR+0x14c>)
 8001234:	4927      	ldr	r1, [pc, #156]	; (80012d4 <hourSetISR+0x150>)
 8001236:	4b23      	ldr	r3, [pc, #140]	; (80012c4 <hourSetISR+0x140>)
 8001238:	0018      	movs	r0, r3
 800123a:	f7ff f90f 	bl	800045c <getRTCTime>
		if(currTime.Hours >= 12) {
 800123e:	4b25      	ldr	r3, [pc, #148]	; (80012d4 <hourSetISR+0x150>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b0b      	cmp	r3, #11
 8001244:	d90e      	bls.n	8001264 <hourSetISR+0xe0>
			currTime.Hours = 1;
 8001246:	4b23      	ldr	r3, [pc, #140]	; (80012d4 <hourSetISR+0x150>)
 8001248:	2201      	movs	r2, #1
 800124a:	701a      	strb	r2, [r3, #0]
			if(currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 800124c:	4b21      	ldr	r3, [pc, #132]	; (80012d4 <hourSetISR+0x150>)
 800124e:	78db      	ldrb	r3, [r3, #3]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d103      	bne.n	800125c <hourSetISR+0xd8>
				currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8001254:	4b1f      	ldr	r3, [pc, #124]	; (80012d4 <hourSetISR+0x150>)
 8001256:	2201      	movs	r2, #1
 8001258:	70da      	strb	r2, [r3, #3]
 800125a:	e00f      	b.n	800127c <hourSetISR+0xf8>
			} else {
				currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 800125c:	4b1d      	ldr	r3, [pc, #116]	; (80012d4 <hourSetISR+0x150>)
 800125e:	2200      	movs	r2, #0
 8001260:	70da      	strb	r2, [r3, #3]
 8001262:	e00b      	b.n	800127c <hourSetISR+0xf8>
			}
		}
		else if(currTime.Hours < 12) {
 8001264:	4b1b      	ldr	r3, [pc, #108]	; (80012d4 <hourSetISR+0x150>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b0b      	cmp	r3, #11
 800126a:	d806      	bhi.n	800127a <hourSetISR+0xf6>
			currTime.Hours = currTime.Hours + 1;
 800126c:	4b19      	ldr	r3, [pc, #100]	; (80012d4 <hourSetISR+0x150>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	3301      	adds	r3, #1
 8001272:	b2da      	uxtb	r2, r3
 8001274:	4b17      	ldr	r3, [pc, #92]	; (80012d4 <hourSetISR+0x150>)
 8001276:	701a      	strb	r2, [r3, #0]
 8001278:	e000      	b.n	800127c <hourSetISR+0xf8>
		}
		else {
			__NOP();
 800127a:	46c0      	nop			; (mov r8, r8)
		}
		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 800127c:	4915      	ldr	r1, [pc, #84]	; (80012d4 <hourSetISR+0x150>)
 800127e:	4b11      	ldr	r3, [pc, #68]	; (80012c4 <hourSetISR+0x140>)
 8001280:	2200      	movs	r2, #0
 8001282:	0018      	movs	r0, r3
 8001284:	f002 f810 	bl	80032a8 <HAL_RTC_SetTime>

		updateAndDisplayTime();
 8001288:	f7ff fcb6 	bl	8000bf8 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 800128c:	4a10      	ldr	r2, [pc, #64]	; (80012d0 <hourSetISR+0x14c>)
 800128e:	4911      	ldr	r1, [pc, #68]	; (80012d4 <hourSetISR+0x150>)
 8001290:	4b0c      	ldr	r3, [pc, #48]	; (80012c4 <hourSetISR+0x140>)
 8001292:	0018      	movs	r0, r3
 8001294:	f7ff f8e2 	bl	800045c <getRTCTime>

		printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
 8001298:	4b0e      	ldr	r3, [pc, #56]	; (80012d4 <hourSetISR+0x150>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	0019      	movs	r1, r3
				currTime.Minutes, currTime.Seconds);
 800129e:	4b0d      	ldr	r3, [pc, #52]	; (80012d4 <hourSetISR+0x150>)
 80012a0:	785b      	ldrb	r3, [r3, #1]
		printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
 80012a2:	001a      	movs	r2, r3
				currTime.Minutes, currTime.Seconds);
 80012a4:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <hourSetISR+0x150>)
 80012a6:	789b      	ldrb	r3, [r3, #2]
		printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
 80012a8:	480b      	ldr	r0, [pc, #44]	; (80012d8 <hourSetISR+0x154>)
 80012aa:	f004 f9cb 	bl	8005644 <iprintf>
	}

	return halRet;
 80012ae:	1dfb      	adds	r3, r7, #7
 80012b0:	781b      	ldrb	r3, [r3, #0]
}
 80012b2:	0018      	movs	r0, r3
 80012b4:	46bd      	mov	sp, r7
 80012b6:	b003      	add	sp, #12
 80012b8:	bd90      	pop	{r4, r7, pc}
 80012ba:	46c0      	nop			; (mov r8, r8)
 80012bc:	080068d0 	.word	0x080068d0
 80012c0:	20000240 	.word	0x20000240
 80012c4:	200000d0 	.word	0x200000d0
 80012c8:	20000254 	.word	0x20000254
 80012cc:	080068e8 	.word	0x080068e8
 80012d0:	2000023c 	.word	0x2000023c
 80012d4:	20000228 	.word	0x20000228
 80012d8:	08006914 	.word	0x08006914

080012dc <minuteSetISR>:

HAL_StatusTypeDef minuteSetISR(void) {
 80012dc:	b590      	push	{r4, r7, lr}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0

	printf("Entered minute set ISR.\n\r");
 80012e2:	4b63      	ldr	r3, [pc, #396]	; (8001470 <minuteSetISR+0x194>)
 80012e4:	0018      	movs	r0, r3
 80012e6:	f004 f9ad 	bl	8005644 <iprintf>

	HAL_StatusTypeDef halRet = HAL_OK;
 80012ea:	1dfb      	adds	r3, r7, #7
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]

	if(HAL_GPIO_ReadPin(GPIOA, alarmSetButtonPin) == !GPIO_PIN_SET) {	// If the alarm set button is held down, change user alarm time hour
 80012f0:	2202      	movs	r2, #2
 80012f2:	23a0      	movs	r3, #160	; 0xa0
 80012f4:	05db      	lsls	r3, r3, #23
 80012f6:	0011      	movs	r1, r2
 80012f8:	0018      	movs	r0, r3
 80012fa:	f000 fff5 	bl	80022e8 <HAL_GPIO_ReadPin>
 80012fe:	1e03      	subs	r3, r0, #0
 8001300:	d157      	bne.n	80013b2 <minuteSetISR+0xd6>

		getUserAlarmTime(&hrtc, &userAlarmTime);
 8001302:	4a5c      	ldr	r2, [pc, #368]	; (8001474 <minuteSetISR+0x198>)
 8001304:	4b5c      	ldr	r3, [pc, #368]	; (8001478 <minuteSetISR+0x19c>)
 8001306:	0011      	movs	r1, r2
 8001308:	0018      	movs	r0, r3
 800130a:	f7ff f8bd 	bl	8000488 <getUserAlarmTime>

		if(userAlarmTime.Minutes >= 59) {
 800130e:	4b59      	ldr	r3, [pc, #356]	; (8001474 <minuteSetISR+0x198>)
 8001310:	785b      	ldrb	r3, [r3, #1]
 8001312:	2b3a      	cmp	r3, #58	; 0x3a
 8001314:	d929      	bls.n	800136a <minuteSetISR+0x8e>
			userAlarmTime.Minutes = 0;
 8001316:	4b57      	ldr	r3, [pc, #348]	; (8001474 <minuteSetISR+0x198>)
 8001318:	2200      	movs	r2, #0
 800131a:	705a      	strb	r2, [r3, #1]
			userAlarmTime.Hours = userAlarmTime.Hours + 1;
 800131c:	4b55      	ldr	r3, [pc, #340]	; (8001474 <minuteSetISR+0x198>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	3301      	adds	r3, #1
 8001322:	b2da      	uxtb	r2, r3
 8001324:	4b53      	ldr	r3, [pc, #332]	; (8001474 <minuteSetISR+0x198>)
 8001326:	701a      	strb	r2, [r3, #0]
			if(userAlarmTime.Hours > 12) {
 8001328:	4b52      	ldr	r3, [pc, #328]	; (8001474 <minuteSetISR+0x198>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2b0c      	cmp	r3, #12
 800132e:	d902      	bls.n	8001336 <minuteSetISR+0x5a>
				userAlarmTime.Hours = 1;
 8001330:	4b50      	ldr	r3, [pc, #320]	; (8001474 <minuteSetISR+0x198>)
 8001332:	2201      	movs	r2, #1
 8001334:	701a      	strb	r2, [r3, #0]
			}
			if(userAlarmTime.Hours == 12 && userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8001336:	4b4f      	ldr	r3, [pc, #316]	; (8001474 <minuteSetISR+0x198>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	2b0c      	cmp	r3, #12
 800133c:	d107      	bne.n	800134e <minuteSetISR+0x72>
 800133e:	4b4d      	ldr	r3, [pc, #308]	; (8001474 <minuteSetISR+0x198>)
 8001340:	78db      	ldrb	r3, [r3, #3]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d103      	bne.n	800134e <minuteSetISR+0x72>
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8001346:	4b4b      	ldr	r3, [pc, #300]	; (8001474 <minuteSetISR+0x198>)
 8001348:	2201      	movs	r2, #1
 800134a:	70da      	strb	r2, [r3, #3]
 800134c:	e019      	b.n	8001382 <minuteSetISR+0xa6>
			} else if(userAlarmTime.Hours == 12 && userAlarmTime.TimeFormat == RTC_HOURFORMAT12_PM) {
 800134e:	4b49      	ldr	r3, [pc, #292]	; (8001474 <minuteSetISR+0x198>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	2b0c      	cmp	r3, #12
 8001354:	d107      	bne.n	8001366 <minuteSetISR+0x8a>
 8001356:	4b47      	ldr	r3, [pc, #284]	; (8001474 <minuteSetISR+0x198>)
 8001358:	78db      	ldrb	r3, [r3, #3]
 800135a:	2b01      	cmp	r3, #1
 800135c:	d103      	bne.n	8001366 <minuteSetISR+0x8a>
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 800135e:	4b45      	ldr	r3, [pc, #276]	; (8001474 <minuteSetISR+0x198>)
 8001360:	2200      	movs	r2, #0
 8001362:	70da      	strb	r2, [r3, #3]
 8001364:	e00d      	b.n	8001382 <minuteSetISR+0xa6>
			}
			else {
				__NOP();
 8001366:	46c0      	nop			; (mov r8, r8)
 8001368:	e00b      	b.n	8001382 <minuteSetISR+0xa6>
			}
		}
		else if(userAlarmTime.Minutes < 59) {
 800136a:	4b42      	ldr	r3, [pc, #264]	; (8001474 <minuteSetISR+0x198>)
 800136c:	785b      	ldrb	r3, [r3, #1]
 800136e:	2b3a      	cmp	r3, #58	; 0x3a
 8001370:	d806      	bhi.n	8001380 <minuteSetISR+0xa4>
			userAlarmTime.Minutes = userAlarmTime.Minutes + 1;
 8001372:	4b40      	ldr	r3, [pc, #256]	; (8001474 <minuteSetISR+0x198>)
 8001374:	785b      	ldrb	r3, [r3, #1]
 8001376:	3301      	adds	r3, #1
 8001378:	b2da      	uxtb	r2, r3
 800137a:	4b3e      	ldr	r3, [pc, #248]	; (8001474 <minuteSetISR+0x198>)
 800137c:	705a      	strb	r2, [r3, #1]
 800137e:	e000      	b.n	8001382 <minuteSetISR+0xa6>
		}
		else {
			__NOP();
 8001380:	46c0      	nop			; (mov r8, r8)
		}

		userAlarmObj.AlarmTime = userAlarmTime;
 8001382:	4b3e      	ldr	r3, [pc, #248]	; (800147c <minuteSetISR+0x1a0>)
 8001384:	4a3b      	ldr	r2, [pc, #236]	; (8001474 <minuteSetISR+0x198>)
 8001386:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001388:	c313      	stmia	r3!, {r0, r1, r4}
 800138a:	ca03      	ldmia	r2!, {r0, r1}
 800138c:	c303      	stmia	r3!, {r0, r1}

		HAL_RTC_SetAlarm_IT(&hrtc, &userAlarmObj, RTCTimeFormat);
 800138e:	493b      	ldr	r1, [pc, #236]	; (800147c <minuteSetISR+0x1a0>)
 8001390:	4b39      	ldr	r3, [pc, #228]	; (8001478 <minuteSetISR+0x19c>)
 8001392:	2200      	movs	r2, #0
 8001394:	0018      	movs	r0, r3
 8001396:	f002 f96b 	bl	8003670 <HAL_RTC_SetAlarm_IT>

		printf("User alarm minute incremented to %u:%u:%u\n\r", userAlarmObj.AlarmTime.Hours,
 800139a:	4b38      	ldr	r3, [pc, #224]	; (800147c <minuteSetISR+0x1a0>)
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	0019      	movs	r1, r3
				userAlarmObj.AlarmTime.Minutes, userAlarmObj.AlarmTime.Seconds);
 80013a0:	4b36      	ldr	r3, [pc, #216]	; (800147c <minuteSetISR+0x1a0>)
 80013a2:	785b      	ldrb	r3, [r3, #1]
		printf("User alarm minute incremented to %u:%u:%u\n\r", userAlarmObj.AlarmTime.Hours,
 80013a4:	001a      	movs	r2, r3
				userAlarmObj.AlarmTime.Minutes, userAlarmObj.AlarmTime.Seconds);
 80013a6:	4b35      	ldr	r3, [pc, #212]	; (800147c <minuteSetISR+0x1a0>)
 80013a8:	789b      	ldrb	r3, [r3, #2]
		printf("User alarm minute incremented to %u:%u:%u\n\r", userAlarmObj.AlarmTime.Hours,
 80013aa:	4835      	ldr	r0, [pc, #212]	; (8001480 <minuteSetISR+0x1a4>)
 80013ac:	f004 f94a 	bl	8005644 <iprintf>
 80013b0:	e058      	b.n	8001464 <minuteSetISR+0x188>

	}
	else {									// Otherwise, change current time hour.

		getRTCTime(&hrtc, &currTime, &currDate);
 80013b2:	4a34      	ldr	r2, [pc, #208]	; (8001484 <minuteSetISR+0x1a8>)
 80013b4:	4934      	ldr	r1, [pc, #208]	; (8001488 <minuteSetISR+0x1ac>)
 80013b6:	4b30      	ldr	r3, [pc, #192]	; (8001478 <minuteSetISR+0x19c>)
 80013b8:	0018      	movs	r0, r3
 80013ba:	f7ff f84f 	bl	800045c <getRTCTime>

		if(currTime.Minutes >= 59) {
 80013be:	4b32      	ldr	r3, [pc, #200]	; (8001488 <minuteSetISR+0x1ac>)
 80013c0:	785b      	ldrb	r3, [r3, #1]
 80013c2:	2b3a      	cmp	r3, #58	; 0x3a
 80013c4:	d929      	bls.n	800141a <minuteSetISR+0x13e>
			currTime.Minutes = 0;
 80013c6:	4b30      	ldr	r3, [pc, #192]	; (8001488 <minuteSetISR+0x1ac>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	705a      	strb	r2, [r3, #1]
			currTime.Hours = currTime.Hours + 1;
 80013cc:	4b2e      	ldr	r3, [pc, #184]	; (8001488 <minuteSetISR+0x1ac>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	3301      	adds	r3, #1
 80013d2:	b2da      	uxtb	r2, r3
 80013d4:	4b2c      	ldr	r3, [pc, #176]	; (8001488 <minuteSetISR+0x1ac>)
 80013d6:	701a      	strb	r2, [r3, #0]
			if(currTime.Hours > 12) {
 80013d8:	4b2b      	ldr	r3, [pc, #172]	; (8001488 <minuteSetISR+0x1ac>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	2b0c      	cmp	r3, #12
 80013de:	d902      	bls.n	80013e6 <minuteSetISR+0x10a>
				currTime.Hours = 1;
 80013e0:	4b29      	ldr	r3, [pc, #164]	; (8001488 <minuteSetISR+0x1ac>)
 80013e2:	2201      	movs	r2, #1
 80013e4:	701a      	strb	r2, [r3, #0]
			}
			if(currTime.Hours == 12 && currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 80013e6:	4b28      	ldr	r3, [pc, #160]	; (8001488 <minuteSetISR+0x1ac>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	2b0c      	cmp	r3, #12
 80013ec:	d107      	bne.n	80013fe <minuteSetISR+0x122>
 80013ee:	4b26      	ldr	r3, [pc, #152]	; (8001488 <minuteSetISR+0x1ac>)
 80013f0:	78db      	ldrb	r3, [r3, #3]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d103      	bne.n	80013fe <minuteSetISR+0x122>
				currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 80013f6:	4b24      	ldr	r3, [pc, #144]	; (8001488 <minuteSetISR+0x1ac>)
 80013f8:	2201      	movs	r2, #1
 80013fa:	70da      	strb	r2, [r3, #3]
 80013fc:	e019      	b.n	8001432 <minuteSetISR+0x156>
			} else if(currTime.Hours == 12 && currTime.TimeFormat == RTC_HOURFORMAT12_PM) {
 80013fe:	4b22      	ldr	r3, [pc, #136]	; (8001488 <minuteSetISR+0x1ac>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	2b0c      	cmp	r3, #12
 8001404:	d107      	bne.n	8001416 <minuteSetISR+0x13a>
 8001406:	4b20      	ldr	r3, [pc, #128]	; (8001488 <minuteSetISR+0x1ac>)
 8001408:	78db      	ldrb	r3, [r3, #3]
 800140a:	2b01      	cmp	r3, #1
 800140c:	d103      	bne.n	8001416 <minuteSetISR+0x13a>
				currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 800140e:	4b1e      	ldr	r3, [pc, #120]	; (8001488 <minuteSetISR+0x1ac>)
 8001410:	2200      	movs	r2, #0
 8001412:	70da      	strb	r2, [r3, #3]
 8001414:	e00d      	b.n	8001432 <minuteSetISR+0x156>
			}
			else {
				__NOP();
 8001416:	46c0      	nop			; (mov r8, r8)
 8001418:	e00b      	b.n	8001432 <minuteSetISR+0x156>
			}
		}
		else if(currTime.Minutes < 59) {
 800141a:	4b1b      	ldr	r3, [pc, #108]	; (8001488 <minuteSetISR+0x1ac>)
 800141c:	785b      	ldrb	r3, [r3, #1]
 800141e:	2b3a      	cmp	r3, #58	; 0x3a
 8001420:	d806      	bhi.n	8001430 <minuteSetISR+0x154>
			currTime.Minutes = currTime.Minutes + 1;
 8001422:	4b19      	ldr	r3, [pc, #100]	; (8001488 <minuteSetISR+0x1ac>)
 8001424:	785b      	ldrb	r3, [r3, #1]
 8001426:	3301      	adds	r3, #1
 8001428:	b2da      	uxtb	r2, r3
 800142a:	4b17      	ldr	r3, [pc, #92]	; (8001488 <minuteSetISR+0x1ac>)
 800142c:	705a      	strb	r2, [r3, #1]
 800142e:	e000      	b.n	8001432 <minuteSetISR+0x156>
		}
		else {
			__NOP();
 8001430:	46c0      	nop			; (mov r8, r8)
		}
		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 8001432:	4915      	ldr	r1, [pc, #84]	; (8001488 <minuteSetISR+0x1ac>)
 8001434:	4b10      	ldr	r3, [pc, #64]	; (8001478 <minuteSetISR+0x19c>)
 8001436:	2200      	movs	r2, #0
 8001438:	0018      	movs	r0, r3
 800143a:	f001 ff35 	bl	80032a8 <HAL_RTC_SetTime>

		updateAndDisplayTime();
 800143e:	f7ff fbdb 	bl	8000bf8 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 8001442:	4a10      	ldr	r2, [pc, #64]	; (8001484 <minuteSetISR+0x1a8>)
 8001444:	4910      	ldr	r1, [pc, #64]	; (8001488 <minuteSetISR+0x1ac>)
 8001446:	4b0c      	ldr	r3, [pc, #48]	; (8001478 <minuteSetISR+0x19c>)
 8001448:	0018      	movs	r0, r3
 800144a:	f7ff f807 	bl	800045c <getRTCTime>

		printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
 800144e:	4b0e      	ldr	r3, [pc, #56]	; (8001488 <minuteSetISR+0x1ac>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	0019      	movs	r1, r3
				currTime.Minutes, currTime.Seconds);
 8001454:	4b0c      	ldr	r3, [pc, #48]	; (8001488 <minuteSetISR+0x1ac>)
 8001456:	785b      	ldrb	r3, [r3, #1]
		printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
 8001458:	001a      	movs	r2, r3
				currTime.Minutes, currTime.Seconds);
 800145a:	4b0b      	ldr	r3, [pc, #44]	; (8001488 <minuteSetISR+0x1ac>)
 800145c:	789b      	ldrb	r3, [r3, #2]
		printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
 800145e:	480b      	ldr	r0, [pc, #44]	; (800148c <minuteSetISR+0x1b0>)
 8001460:	f004 f8f0 	bl	8005644 <iprintf>
	}

	return halRet;
 8001464:	1dfb      	adds	r3, r7, #7
 8001466:	781b      	ldrb	r3, [r3, #0]
}
 8001468:	0018      	movs	r0, r3
 800146a:	46bd      	mov	sp, r7
 800146c:	b003      	add	sp, #12
 800146e:	bd90      	pop	{r4, r7, pc}
 8001470:	08006944 	.word	0x08006944
 8001474:	20000240 	.word	0x20000240
 8001478:	200000d0 	.word	0x200000d0
 800147c:	20000254 	.word	0x20000254
 8001480:	08006960 	.word	0x08006960
 8001484:	2000023c 	.word	0x2000023c
 8001488:	20000228 	.word	0x20000228
 800148c:	0800698c 	.word	0x0800698c

08001490 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001494:	b672      	cpsid	i
}
 8001496:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001498:	e7fe      	b.n	8001498 <Error_Handler+0x8>
	...

0800149c <sevSeg_Init>:
GPIO_PinState GPIOPinSet[2] = {GPIO_PIN_RESET, GPIO_PIN_SET};


void sevSeg_Init(uint16_t shiftDataPin, uint16_t shiftDataClockPin, uint16_t shiftStoreClockPin,
					uint16_t shiftOutputEnablePin, uint16_t shiftMCLRPin,
					GPIO_TypeDef **GPIOPortArray, TIM_HandleTypeDef *htim, TIM_HandleTypeDef *htim_PWM) {
 800149c:	b5b0      	push	{r4, r5, r7, lr}
 800149e:	b088      	sub	sp, #32
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	0005      	movs	r5, r0
 80014a4:	000c      	movs	r4, r1
 80014a6:	0010      	movs	r0, r2
 80014a8:	0019      	movs	r1, r3
 80014aa:	1dbb      	adds	r3, r7, #6
 80014ac:	1c2a      	adds	r2, r5, #0
 80014ae:	801a      	strh	r2, [r3, #0]
 80014b0:	1d3b      	adds	r3, r7, #4
 80014b2:	1c22      	adds	r2, r4, #0
 80014b4:	801a      	strh	r2, [r3, #0]
 80014b6:	1cbb      	adds	r3, r7, #2
 80014b8:	1c02      	adds	r2, r0, #0
 80014ba:	801a      	strh	r2, [r3, #0]
 80014bc:	003b      	movs	r3, r7
 80014be:	1c0a      	adds	r2, r1, #0
 80014c0:	801a      	strh	r2, [r3, #0]

	shiftData = shiftDataPin;
 80014c2:	4b7a      	ldr	r3, [pc, #488]	; (80016ac <sevSeg_Init+0x210>)
 80014c4:	1dba      	adds	r2, r7, #6
 80014c6:	8812      	ldrh	r2, [r2, #0]
 80014c8:	801a      	strh	r2, [r3, #0]
	shiftDataClock = shiftDataClockPin;
 80014ca:	4b79      	ldr	r3, [pc, #484]	; (80016b0 <sevSeg_Init+0x214>)
 80014cc:	1d3a      	adds	r2, r7, #4
 80014ce:	8812      	ldrh	r2, [r2, #0]
 80014d0:	801a      	strh	r2, [r3, #0]
	shiftStoreClock = shiftStoreClockPin;
 80014d2:	4b78      	ldr	r3, [pc, #480]	; (80016b4 <sevSeg_Init+0x218>)
 80014d4:	1cba      	adds	r2, r7, #2
 80014d6:	8812      	ldrh	r2, [r2, #0]
 80014d8:	801a      	strh	r2, [r3, #0]
	shiftOutputEnable = shiftOutputEnablePin;
 80014da:	4b77      	ldr	r3, [pc, #476]	; (80016b8 <sevSeg_Init+0x21c>)
 80014dc:	003a      	movs	r2, r7
 80014de:	8812      	ldrh	r2, [r2, #0]
 80014e0:	801a      	strh	r2, [r3, #0]
	shiftMCLR = shiftMCLRPin;
 80014e2:	4a76      	ldr	r2, [pc, #472]	; (80016bc <sevSeg_Init+0x220>)
 80014e4:	2330      	movs	r3, #48	; 0x30
 80014e6:	18fb      	adds	r3, r7, r3
 80014e8:	881b      	ldrh	r3, [r3, #0]
 80014ea:	8013      	strh	r3, [r2, #0]

	for(int i = 0; i < 5; i++) {
 80014ec:	2300      	movs	r3, #0
 80014ee:	61fb      	str	r3, [r7, #28]
 80014f0:	e00b      	b.n	800150a <sevSeg_Init+0x6e>
		portArray[i] = GPIOPortArray[i];
 80014f2:	69fb      	ldr	r3, [r7, #28]
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80014f8:	18d3      	adds	r3, r2, r3
 80014fa:	6819      	ldr	r1, [r3, #0]
 80014fc:	4b70      	ldr	r3, [pc, #448]	; (80016c0 <sevSeg_Init+0x224>)
 80014fe:	69fa      	ldr	r2, [r7, #28]
 8001500:	0092      	lsls	r2, r2, #2
 8001502:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < 5; i++) {
 8001504:	69fb      	ldr	r3, [r7, #28]
 8001506:	3301      	adds	r3, #1
 8001508:	61fb      	str	r3, [r7, #28]
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	2b04      	cmp	r3, #4
 800150e:	ddf0      	ble.n	80014f2 <sevSeg_Init+0x56>
	}

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8001510:	4b6b      	ldr	r3, [pc, #428]	; (80016c0 <sevSeg_Init+0x224>)
 8001512:	6918      	ldr	r0, [r3, #16]
 8001514:	4b69      	ldr	r3, [pc, #420]	; (80016bc <sevSeg_Init+0x220>)
 8001516:	8819      	ldrh	r1, [r3, #0]
 8001518:	4b6a      	ldr	r3, [pc, #424]	; (80016c4 <sevSeg_Init+0x228>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	001a      	movs	r2, r3
 800151e:	f000 ff00 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8001522:	4b67      	ldr	r3, [pc, #412]	; (80016c0 <sevSeg_Init+0x224>)
 8001524:	6918      	ldr	r0, [r3, #16]
 8001526:	4b65      	ldr	r3, [pc, #404]	; (80016bc <sevSeg_Init+0x220>)
 8001528:	8819      	ldrh	r1, [r3, #0]
 800152a:	4b66      	ldr	r3, [pc, #408]	; (80016c4 <sevSeg_Init+0x228>)
 800152c:	785b      	ldrb	r3, [r3, #1]
 800152e:	001a      	movs	r2, r3
 8001530:	f000 fef7 	bl	8002322 <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001534:	4b62      	ldr	r3, [pc, #392]	; (80016c0 <sevSeg_Init+0x224>)
 8001536:	6898      	ldr	r0, [r3, #8]
 8001538:	4b5e      	ldr	r3, [pc, #376]	; (80016b4 <sevSeg_Init+0x218>)
 800153a:	8819      	ldrh	r1, [r3, #0]
 800153c:	4b61      	ldr	r3, [pc, #388]	; (80016c4 <sevSeg_Init+0x228>)
 800153e:	785b      	ldrb	r3, [r3, #1]
 8001540:	001a      	movs	r2, r3
 8001542:	f000 feee 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001546:	4b5e      	ldr	r3, [pc, #376]	; (80016c0 <sevSeg_Init+0x224>)
 8001548:	6898      	ldr	r0, [r3, #8]
 800154a:	4b5a      	ldr	r3, [pc, #360]	; (80016b4 <sevSeg_Init+0x218>)
 800154c:	8819      	ldrh	r1, [r3, #0]
 800154e:	4b5d      	ldr	r3, [pc, #372]	; (80016c4 <sevSeg_Init+0x228>)
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	001a      	movs	r2, r3
 8001554:	f000 fee5 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[3], shiftOutputEnable, GPIOPinSet[0]);
 8001558:	4b59      	ldr	r3, [pc, #356]	; (80016c0 <sevSeg_Init+0x224>)
 800155a:	68d8      	ldr	r0, [r3, #12]
 800155c:	4b56      	ldr	r3, [pc, #344]	; (80016b8 <sevSeg_Init+0x21c>)
 800155e:	8819      	ldrh	r1, [r3, #0]
 8001560:	4b58      	ldr	r3, [pc, #352]	; (80016c4 <sevSeg_Init+0x228>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	001a      	movs	r2, r3
 8001566:	f000 fedc 	bl	8002322 <HAL_GPIO_WritePin>

	// Set duty cycle to 50%

	sevSeg_setIntensity(htim_PWM, 90);
 800156a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800156c:	215a      	movs	r1, #90	; 0x5a
 800156e:	0018      	movs	r0, r3
 8001570:	f000 f950 	bl	8001814 <sevSeg_setIntensity>

	//Flash an initializing "Hof" symbol
	uint8_t hofSymb[4] = {0b00000000, 0b00110111, 0b00011101, 0b01000111};
 8001574:	2308      	movs	r3, #8
 8001576:	18fb      	adds	r3, r7, r3
 8001578:	4a53      	ldr	r2, [pc, #332]	; (80016c8 <sevSeg_Init+0x22c>)
 800157a:	601a      	str	r2, [r3, #0]

	uint8_t sendByte;					// To be used to shift bits

	for(int i = 0; i <= 3; i++) {
 800157c:	2300      	movs	r3, #0
 800157e:	617b      	str	r3, [r7, #20]
 8001580:	e038      	b.n	80015f4 <sevSeg_Init+0x158>

		sendByte = hofSymb[i];
 8001582:	231b      	movs	r3, #27
 8001584:	18fb      	adds	r3, r7, r3
 8001586:	2208      	movs	r2, #8
 8001588:	18b9      	adds	r1, r7, r2
 800158a:	697a      	ldr	r2, [r7, #20]
 800158c:	188a      	adds	r2, r1, r2
 800158e:	7812      	ldrb	r2, [r2, #0]
 8001590:	701a      	strb	r2, [r3, #0]

		for(int j = 0; j < 8; j++) {
 8001592:	2300      	movs	r3, #0
 8001594:	613b      	str	r3, [r7, #16]
 8001596:	e027      	b.n	80015e8 <sevSeg_Init+0x14c>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 8001598:	4b49      	ldr	r3, [pc, #292]	; (80016c0 <sevSeg_Init+0x224>)
 800159a:	6818      	ldr	r0, [r3, #0]
 800159c:	4b43      	ldr	r3, [pc, #268]	; (80016ac <sevSeg_Init+0x210>)
 800159e:	8819      	ldrh	r1, [r3, #0]
 80015a0:	241b      	movs	r4, #27
 80015a2:	193b      	adds	r3, r7, r4
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	2201      	movs	r2, #1
 80015a8:	4013      	ands	r3, r2
 80015aa:	4a46      	ldr	r2, [pc, #280]	; (80016c4 <sevSeg_Init+0x228>)
 80015ac:	5cd3      	ldrb	r3, [r2, r3]
 80015ae:	001a      	movs	r2, r3
 80015b0:	f000 feb7 	bl	8002322 <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 80015b4:	4b42      	ldr	r3, [pc, #264]	; (80016c0 <sevSeg_Init+0x224>)
 80015b6:	6858      	ldr	r0, [r3, #4]
 80015b8:	4b3d      	ldr	r3, [pc, #244]	; (80016b0 <sevSeg_Init+0x214>)
 80015ba:	8819      	ldrh	r1, [r3, #0]
 80015bc:	4b41      	ldr	r3, [pc, #260]	; (80016c4 <sevSeg_Init+0x228>)
 80015be:	785b      	ldrb	r3, [r3, #1]
 80015c0:	001a      	movs	r2, r3
 80015c2:	f000 feae 	bl	8002322 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 80015c6:	4b3e      	ldr	r3, [pc, #248]	; (80016c0 <sevSeg_Init+0x224>)
 80015c8:	6858      	ldr	r0, [r3, #4]
 80015ca:	4b39      	ldr	r3, [pc, #228]	; (80016b0 <sevSeg_Init+0x214>)
 80015cc:	8819      	ldrh	r1, [r3, #0]
 80015ce:	4b3d      	ldr	r3, [pc, #244]	; (80016c4 <sevSeg_Init+0x228>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	001a      	movs	r2, r3
 80015d4:	f000 fea5 	bl	8002322 <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 80015d8:	193b      	adds	r3, r7, r4
 80015da:	193a      	adds	r2, r7, r4
 80015dc:	7812      	ldrb	r2, [r2, #0]
 80015de:	0852      	lsrs	r2, r2, #1
 80015e0:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	3301      	adds	r3, #1
 80015e6:	613b      	str	r3, [r7, #16]
 80015e8:	693b      	ldr	r3, [r7, #16]
 80015ea:	2b07      	cmp	r3, #7
 80015ec:	ddd4      	ble.n	8001598 <sevSeg_Init+0xfc>
	for(int i = 0; i <= 3; i++) {
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	3301      	adds	r3, #1
 80015f2:	617b      	str	r3, [r7, #20]
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	2b03      	cmp	r3, #3
 80015f8:	ddc3      	ble.n	8001582 <sevSeg_Init+0xe6>

		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 80015fa:	4b31      	ldr	r3, [pc, #196]	; (80016c0 <sevSeg_Init+0x224>)
 80015fc:	6898      	ldr	r0, [r3, #8]
 80015fe:	4b2d      	ldr	r3, [pc, #180]	; (80016b4 <sevSeg_Init+0x218>)
 8001600:	8819      	ldrh	r1, [r3, #0]
 8001602:	4b30      	ldr	r3, [pc, #192]	; (80016c4 <sevSeg_Init+0x228>)
 8001604:	785b      	ldrb	r3, [r3, #1]
 8001606:	001a      	movs	r2, r3
 8001608:	f000 fe8b 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 800160c:	4b2c      	ldr	r3, [pc, #176]	; (80016c0 <sevSeg_Init+0x224>)
 800160e:	6898      	ldr	r0, [r3, #8]
 8001610:	4b28      	ldr	r3, [pc, #160]	; (80016b4 <sevSeg_Init+0x218>)
 8001612:	8819      	ldrh	r1, [r3, #0]
 8001614:	4b2b      	ldr	r3, [pc, #172]	; (80016c4 <sevSeg_Init+0x228>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	001a      	movs	r2, r3
 800161a:	f000 fe82 	bl	8002322 <HAL_GPIO_WritePin>

	// Delay for 500 ms using hardware timer
	HAL_TIM_Base_Stop(htim);
 800161e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001620:	0018      	movs	r0, r3
 8001622:	f002 fc09 	bl	8003e38 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(htim);							// Begin timer counting
 8001626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001628:	0018      	movs	r0, r3
 800162a:	f002 fbb9 	bl	8003da0 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(htim);	// Get initial timer value to compare to
 800162e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001634:	60fb      	str	r3, [r7, #12]
	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(htim) - timerVal <= (65535 / 2)){ timerVal = __HAL_TIM_GET_COUNTER(htim); }
 8001636:	e003      	b.n	8001640 <sevSeg_Init+0x1a4>
 8001638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	1ad2      	subs	r2, r2, r3
 800164a:	2380      	movs	r3, #128	; 0x80
 800164c:	021b      	lsls	r3, r3, #8
 800164e:	429a      	cmp	r2, r3
 8001650:	d3f2      	bcc.n	8001638 <sevSeg_Init+0x19c>

	HAL_TIM_Base_Stop(htim);
 8001652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001654:	0018      	movs	r0, r3
 8001656:	f002 fbef 	bl	8003e38 <HAL_TIM_Base_Stop>

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 800165a:	4b19      	ldr	r3, [pc, #100]	; (80016c0 <sevSeg_Init+0x224>)
 800165c:	6918      	ldr	r0, [r3, #16]
 800165e:	4b17      	ldr	r3, [pc, #92]	; (80016bc <sevSeg_Init+0x220>)
 8001660:	8819      	ldrh	r1, [r3, #0]
 8001662:	4b18      	ldr	r3, [pc, #96]	; (80016c4 <sevSeg_Init+0x228>)
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	001a      	movs	r2, r3
 8001668:	f000 fe5b 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 800166c:	4b14      	ldr	r3, [pc, #80]	; (80016c0 <sevSeg_Init+0x224>)
 800166e:	6918      	ldr	r0, [r3, #16]
 8001670:	4b12      	ldr	r3, [pc, #72]	; (80016bc <sevSeg_Init+0x220>)
 8001672:	8819      	ldrh	r1, [r3, #0]
 8001674:	4b13      	ldr	r3, [pc, #76]	; (80016c4 <sevSeg_Init+0x228>)
 8001676:	785b      	ldrb	r3, [r3, #1]
 8001678:	001a      	movs	r2, r3
 800167a:	f000 fe52 	bl	8002322 <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 800167e:	4b10      	ldr	r3, [pc, #64]	; (80016c0 <sevSeg_Init+0x224>)
 8001680:	6898      	ldr	r0, [r3, #8]
 8001682:	4b0c      	ldr	r3, [pc, #48]	; (80016b4 <sevSeg_Init+0x218>)
 8001684:	8819      	ldrh	r1, [r3, #0]
 8001686:	4b0f      	ldr	r3, [pc, #60]	; (80016c4 <sevSeg_Init+0x228>)
 8001688:	785b      	ldrb	r3, [r3, #1]
 800168a:	001a      	movs	r2, r3
 800168c:	f000 fe49 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001690:	4b0b      	ldr	r3, [pc, #44]	; (80016c0 <sevSeg_Init+0x224>)
 8001692:	6898      	ldr	r0, [r3, #8]
 8001694:	4b07      	ldr	r3, [pc, #28]	; (80016b4 <sevSeg_Init+0x218>)
 8001696:	8819      	ldrh	r1, [r3, #0]
 8001698:	4b0a      	ldr	r3, [pc, #40]	; (80016c4 <sevSeg_Init+0x228>)
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	001a      	movs	r2, r3
 800169e:	f000 fe40 	bl	8002322 <HAL_GPIO_WritePin>

}
 80016a2:	46c0      	nop			; (mov r8, r8)
 80016a4:	46bd      	mov	sp, r7
 80016a6:	b008      	add	sp, #32
 80016a8:	bdb0      	pop	{r4, r5, r7, pc}
 80016aa:	46c0      	nop			; (mov r8, r8)
 80016ac:	2000027c 	.word	0x2000027c
 80016b0:	2000027e 	.word	0x2000027e
 80016b4:	20000280 	.word	0x20000280
 80016b8:	20000282 	.word	0x20000282
 80016bc:	20000284 	.word	0x20000284
 80016c0:	20000028 	.word	0x20000028
 80016c4:	2000003c 	.word	0x2000003c
 80016c8:	471d3700 	.word	0x471d3700

080016cc <sevSeg_updateDigits>:

void sevSeg_updateDigits(RTC_TimeTypeDef *updateTime) {
 80016cc:	b590      	push	{r4, r7, lr}
 80016ce:	b087      	sub	sp, #28
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
	/*
	 * Determine what time to send to shift registers
	 * digit 3 is a special case - the colons are always on, but the one can be on/off.
	 * Therefore, use array indexing to decide what to send.
	 */
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	210a      	movs	r1, #10
 80016da:	0018      	movs	r0, r3
 80016dc:	f7fe fd1c 	bl	8000118 <__udivsi3>
 80016e0:	0003      	movs	r3, r0
 80016e2:	b2da      	uxtb	r2, r3
 80016e4:	2408      	movs	r4, #8
 80016e6:	193b      	adds	r3, r7, r4
 80016e8:	701a      	strb	r2, [r3, #0]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	210a      	movs	r1, #10
 80016f0:	0018      	movs	r0, r3
 80016f2:	f7fe fd97 	bl	8000224 <__aeabi_uidivmod>
 80016f6:	000b      	movs	r3, r1
 80016f8:	b2da      	uxtb	r2, r3
 80016fa:	193b      	adds	r3, r7, r4
 80016fc:	705a      	strb	r2, [r3, #1]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001702:	210a      	movs	r1, #10
 8001704:	0018      	movs	r0, r3
 8001706:	f7fe fd07 	bl	8000118 <__udivsi3>
 800170a:	0003      	movs	r3, r0
 800170c:	b2da      	uxtb	r2, r3
 800170e:	193b      	adds	r3, r7, r4
 8001710:	709a      	strb	r2, [r3, #2]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001716:	210a      	movs	r1, #10
 8001718:	0018      	movs	r0, r3
 800171a:	f7fe fd83 	bl	8000224 <__aeabi_uidivmod>
 800171e:	000b      	movs	r3, r1
 8001720:	b2da      	uxtb	r2, r3
 8001722:	193b      	adds	r3, r7, r4
 8001724:	70da      	strb	r2, [r3, #3]

	//uint8_t sendTime[4] = {8, 8, 8, 8};

	uint8_t sendByte;					// To be used to shift bits

	for(int i = 0; i < 4; i++) {
 8001726:	2300      	movs	r3, #0
 8001728:	613b      	str	r3, [r7, #16]
 800172a:	e04b      	b.n	80017c4 <sevSeg_updateDigits+0xf8>

		sendByte = dispDigits[sendTime[i]];
 800172c:	2308      	movs	r3, #8
 800172e:	18fa      	adds	r2, r7, r3
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	18d3      	adds	r3, r2, r3
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	0019      	movs	r1, r3
 8001738:	2417      	movs	r4, #23
 800173a:	193b      	adds	r3, r7, r4
 800173c:	4a2e      	ldr	r2, [pc, #184]	; (80017f8 <sevSeg_updateDigits+0x12c>)
 800173e:	5c52      	ldrb	r2, [r2, r1]
 8001740:	701a      	strb	r2, [r3, #0]

		if(i == 0) {		// If tenth's place of hour, use special values
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d10c      	bne.n	8001762 <sevSeg_updateDigits+0x96>
			sendByte = dig3Seg[updateTime->Hours / 10];
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	210a      	movs	r1, #10
 800174e:	0018      	movs	r0, r3
 8001750:	f7fe fce2 	bl	8000118 <__udivsi3>
 8001754:	0003      	movs	r3, r0
 8001756:	b2db      	uxtb	r3, r3
 8001758:	0019      	movs	r1, r3
 800175a:	193b      	adds	r3, r7, r4
 800175c:	4a27      	ldr	r2, [pc, #156]	; (80017fc <sevSeg_updateDigits+0x130>)
 800175e:	5c52      	ldrb	r2, [r2, r1]
 8001760:	701a      	strb	r2, [r3, #0]
		}

		for(int j = 0; j < 8; j++) {
 8001762:	2300      	movs	r3, #0
 8001764:	60fb      	str	r3, [r7, #12]
 8001766:	e027      	b.n	80017b8 <sevSeg_updateDigits+0xec>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 8001768:	4b25      	ldr	r3, [pc, #148]	; (8001800 <sevSeg_updateDigits+0x134>)
 800176a:	6818      	ldr	r0, [r3, #0]
 800176c:	4b25      	ldr	r3, [pc, #148]	; (8001804 <sevSeg_updateDigits+0x138>)
 800176e:	8819      	ldrh	r1, [r3, #0]
 8001770:	2417      	movs	r4, #23
 8001772:	193b      	adds	r3, r7, r4
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2201      	movs	r2, #1
 8001778:	4013      	ands	r3, r2
 800177a:	4a23      	ldr	r2, [pc, #140]	; (8001808 <sevSeg_updateDigits+0x13c>)
 800177c:	5cd3      	ldrb	r3, [r2, r3]
 800177e:	001a      	movs	r2, r3
 8001780:	f000 fdcf 	bl	8002322 <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8001784:	4b1e      	ldr	r3, [pc, #120]	; (8001800 <sevSeg_updateDigits+0x134>)
 8001786:	6858      	ldr	r0, [r3, #4]
 8001788:	4b20      	ldr	r3, [pc, #128]	; (800180c <sevSeg_updateDigits+0x140>)
 800178a:	8819      	ldrh	r1, [r3, #0]
 800178c:	4b1e      	ldr	r3, [pc, #120]	; (8001808 <sevSeg_updateDigits+0x13c>)
 800178e:	785b      	ldrb	r3, [r3, #1]
 8001790:	001a      	movs	r2, r3
 8001792:	f000 fdc6 	bl	8002322 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8001796:	4b1a      	ldr	r3, [pc, #104]	; (8001800 <sevSeg_updateDigits+0x134>)
 8001798:	6858      	ldr	r0, [r3, #4]
 800179a:	4b1c      	ldr	r3, [pc, #112]	; (800180c <sevSeg_updateDigits+0x140>)
 800179c:	8819      	ldrh	r1, [r3, #0]
 800179e:	4b1a      	ldr	r3, [pc, #104]	; (8001808 <sevSeg_updateDigits+0x13c>)
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	001a      	movs	r2, r3
 80017a4:	f000 fdbd 	bl	8002322 <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 80017a8:	193b      	adds	r3, r7, r4
 80017aa:	193a      	adds	r2, r7, r4
 80017ac:	7812      	ldrb	r2, [r2, #0]
 80017ae:	0852      	lsrs	r2, r2, #1
 80017b0:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	3301      	adds	r3, #1
 80017b6:	60fb      	str	r3, [r7, #12]
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	2b07      	cmp	r3, #7
 80017bc:	ddd4      	ble.n	8001768 <sevSeg_updateDigits+0x9c>
	for(int i = 0; i < 4; i++) {
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	3301      	adds	r3, #1
 80017c2:	613b      	str	r3, [r7, #16]
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	2b03      	cmp	r3, #3
 80017c8:	ddb0      	ble.n	800172c <sevSeg_updateDigits+0x60>
		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.

	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 80017ca:	4b0d      	ldr	r3, [pc, #52]	; (8001800 <sevSeg_updateDigits+0x134>)
 80017cc:	6898      	ldr	r0, [r3, #8]
 80017ce:	4b10      	ldr	r3, [pc, #64]	; (8001810 <sevSeg_updateDigits+0x144>)
 80017d0:	8819      	ldrh	r1, [r3, #0]
 80017d2:	4b0d      	ldr	r3, [pc, #52]	; (8001808 <sevSeg_updateDigits+0x13c>)
 80017d4:	785b      	ldrb	r3, [r3, #1]
 80017d6:	001a      	movs	r2, r3
 80017d8:	f000 fda3 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 80017dc:	4b08      	ldr	r3, [pc, #32]	; (8001800 <sevSeg_updateDigits+0x134>)
 80017de:	6898      	ldr	r0, [r3, #8]
 80017e0:	4b0b      	ldr	r3, [pc, #44]	; (8001810 <sevSeg_updateDigits+0x144>)
 80017e2:	8819      	ldrh	r1, [r3, #0]
 80017e4:	4b08      	ldr	r3, [pc, #32]	; (8001808 <sevSeg_updateDigits+0x13c>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	001a      	movs	r2, r3
 80017ea:	f000 fd9a 	bl	8002322 <HAL_GPIO_WritePin>

	return;
 80017ee:	46c0      	nop			; (mov r8, r8)

}
 80017f0:	46bd      	mov	sp, r7
 80017f2:	b007      	add	sp, #28
 80017f4:	bd90      	pop	{r4, r7, pc}
 80017f6:	46c0      	nop			; (mov r8, r8)
 80017f8:	080069c0 	.word	0x080069c0
 80017fc:	080069cc 	.word	0x080069cc
 8001800:	20000028 	.word	0x20000028
 8001804:	2000027c 	.word	0x2000027c
 8001808:	2000003c 	.word	0x2000003c
 800180c:	2000027e 	.word	0x2000027e
 8001810:	20000280 	.word	0x20000280

08001814 <sevSeg_setIntensity>:

void sevSeg_setIntensity(TIM_HandleTypeDef *htim_PWM, uint16_t dutyCycle) {
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	000a      	movs	r2, r1
 800181e:	1cbb      	adds	r3, r7, #2
 8001820:	801a      	strh	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(htim_PWM, TIM_CHANNEL_2, dutyCycle);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	1cba      	adds	r2, r7, #2
 8001828:	8812      	ldrh	r2, [r2, #0]
 800182a:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_TIM_PWM_Start(htim_PWM, TIM_CHANNEL_2);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2104      	movs	r1, #4
 8001830:	0018      	movs	r0, r3
 8001832:	f002 fb7f 	bl	8003f34 <HAL_TIM_PWM_Start>

}
 8001836:	46c0      	nop			; (mov r8, r8)
 8001838:	46bd      	mov	sp, r7
 800183a:	b002      	add	sp, #8
 800183c:	bd80      	pop	{r7, pc}
	...

08001840 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001846:	4b13      	ldr	r3, [pc, #76]	; (8001894 <HAL_MspInit+0x54>)
 8001848:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800184a:	4b12      	ldr	r3, [pc, #72]	; (8001894 <HAL_MspInit+0x54>)
 800184c:	2101      	movs	r1, #1
 800184e:	430a      	orrs	r2, r1
 8001850:	641a      	str	r2, [r3, #64]	; 0x40
 8001852:	4b10      	ldr	r3, [pc, #64]	; (8001894 <HAL_MspInit+0x54>)
 8001854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001856:	2201      	movs	r2, #1
 8001858:	4013      	ands	r3, r2
 800185a:	607b      	str	r3, [r7, #4]
 800185c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800185e:	4b0d      	ldr	r3, [pc, #52]	; (8001894 <HAL_MspInit+0x54>)
 8001860:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001862:	4b0c      	ldr	r3, [pc, #48]	; (8001894 <HAL_MspInit+0x54>)
 8001864:	2180      	movs	r1, #128	; 0x80
 8001866:	0549      	lsls	r1, r1, #21
 8001868:	430a      	orrs	r2, r1
 800186a:	63da      	str	r2, [r3, #60]	; 0x3c
 800186c:	4b09      	ldr	r3, [pc, #36]	; (8001894 <HAL_MspInit+0x54>)
 800186e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001870:	2380      	movs	r3, #128	; 0x80
 8001872:	055b      	lsls	r3, r3, #21
 8001874:	4013      	ands	r3, r2
 8001876:	603b      	str	r3, [r7, #0]
 8001878:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 800187a:	2200      	movs	r2, #0
 800187c:	2100      	movs	r1, #0
 800187e:	2001      	movs	r0, #1
 8001880:	f000 fb9c 	bl	8001fbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8001884:	2001      	movs	r0, #1
 8001886:	f000 fbae 	bl	8001fe6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800188a:	46c0      	nop			; (mov r8, r8)
 800188c:	46bd      	mov	sp, r7
 800188e:	b002      	add	sp, #8
 8001890:	bd80      	pop	{r7, pc}
 8001892:	46c0      	nop			; (mov r8, r8)
 8001894:	40021000 	.word	0x40021000

08001898 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001898:	b590      	push	{r4, r7, lr}
 800189a:	b08f      	sub	sp, #60	; 0x3c
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018a0:	2410      	movs	r4, #16
 80018a2:	193b      	adds	r3, r7, r4
 80018a4:	0018      	movs	r0, r3
 80018a6:	2328      	movs	r3, #40	; 0x28
 80018a8:	001a      	movs	r2, r3
 80018aa:	2100      	movs	r1, #0
 80018ac:	f003 fec2 	bl	8005634 <memset>
  if(hrtc->Instance==RTC)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a19      	ldr	r2, [pc, #100]	; (800191c <HAL_RTC_MspInit+0x84>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d12c      	bne.n	8001914 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80018ba:	193b      	adds	r3, r7, r4
 80018bc:	2280      	movs	r2, #128	; 0x80
 80018be:	0292      	lsls	r2, r2, #10
 80018c0:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80018c2:	193b      	adds	r3, r7, r4
 80018c4:	2280      	movs	r2, #128	; 0x80
 80018c6:	0092      	lsls	r2, r2, #2
 80018c8:	625a      	str	r2, [r3, #36]	; 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018ca:	193b      	adds	r3, r7, r4
 80018cc:	0018      	movs	r0, r3
 80018ce:	f001 facf 	bl	8002e70 <HAL_RCCEx_PeriphCLKConfig>
 80018d2:	1e03      	subs	r3, r0, #0
 80018d4:	d001      	beq.n	80018da <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80018d6:	f7ff fddb 	bl	8001490 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80018da:	4b11      	ldr	r3, [pc, #68]	; (8001920 <HAL_RTC_MspInit+0x88>)
 80018dc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80018de:	4b10      	ldr	r3, [pc, #64]	; (8001920 <HAL_RTC_MspInit+0x88>)
 80018e0:	2180      	movs	r1, #128	; 0x80
 80018e2:	0209      	lsls	r1, r1, #8
 80018e4:	430a      	orrs	r2, r1
 80018e6:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80018e8:	4b0d      	ldr	r3, [pc, #52]	; (8001920 <HAL_RTC_MspInit+0x88>)
 80018ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80018ec:	4b0c      	ldr	r3, [pc, #48]	; (8001920 <HAL_RTC_MspInit+0x88>)
 80018ee:	2180      	movs	r1, #128	; 0x80
 80018f0:	00c9      	lsls	r1, r1, #3
 80018f2:	430a      	orrs	r2, r1
 80018f4:	63da      	str	r2, [r3, #60]	; 0x3c
 80018f6:	4b0a      	ldr	r3, [pc, #40]	; (8001920 <HAL_RTC_MspInit+0x88>)
 80018f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80018fa:	2380      	movs	r3, #128	; 0x80
 80018fc:	00db      	lsls	r3, r3, #3
 80018fe:	4013      	ands	r3, r2
 8001900:	60fb      	str	r3, [r7, #12]
 8001902:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8001904:	2200      	movs	r2, #0
 8001906:	2100      	movs	r1, #0
 8001908:	2002      	movs	r0, #2
 800190a:	f000 fb57 	bl	8001fbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 800190e:	2002      	movs	r0, #2
 8001910:	f000 fb69 	bl	8001fe6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001914:	46c0      	nop			; (mov r8, r8)
 8001916:	46bd      	mov	sp, r7
 8001918:	b00f      	add	sp, #60	; 0x3c
 800191a:	bd90      	pop	{r4, r7, pc}
 800191c:	40002800 	.word	0x40002800
 8001920:	40021000 	.word	0x40021000

08001924 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001924:	b590      	push	{r4, r7, lr}
 8001926:	b08f      	sub	sp, #60	; 0x3c
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800192c:	2410      	movs	r4, #16
 800192e:	193b      	adds	r3, r7, r4
 8001930:	0018      	movs	r0, r3
 8001932:	2328      	movs	r3, #40	; 0x28
 8001934:	001a      	movs	r2, r3
 8001936:	2100      	movs	r1, #0
 8001938:	f003 fe7c 	bl	8005634 <memset>
  if(htim_pwm->Instance==TIM1)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a11      	ldr	r2, [pc, #68]	; (8001988 <HAL_TIM_PWM_MspInit+0x64>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d11c      	bne.n	8001980 <HAL_TIM_PWM_MspInit+0x5c>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8001946:	193b      	adds	r3, r7, r4
 8001948:	2280      	movs	r2, #128	; 0x80
 800194a:	0392      	lsls	r2, r2, #14
 800194c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 800194e:	193b      	adds	r3, r7, r4
 8001950:	2200      	movs	r2, #0
 8001952:	621a      	str	r2, [r3, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001954:	193b      	adds	r3, r7, r4
 8001956:	0018      	movs	r0, r3
 8001958:	f001 fa8a 	bl	8002e70 <HAL_RCCEx_PeriphCLKConfig>
 800195c:	1e03      	subs	r3, r0, #0
 800195e:	d001      	beq.n	8001964 <HAL_TIM_PWM_MspInit+0x40>
    {
      Error_Handler();
 8001960:	f7ff fd96 	bl	8001490 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001964:	4b09      	ldr	r3, [pc, #36]	; (800198c <HAL_TIM_PWM_MspInit+0x68>)
 8001966:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001968:	4b08      	ldr	r3, [pc, #32]	; (800198c <HAL_TIM_PWM_MspInit+0x68>)
 800196a:	2180      	movs	r1, #128	; 0x80
 800196c:	0109      	lsls	r1, r1, #4
 800196e:	430a      	orrs	r2, r1
 8001970:	641a      	str	r2, [r3, #64]	; 0x40
 8001972:	4b06      	ldr	r3, [pc, #24]	; (800198c <HAL_TIM_PWM_MspInit+0x68>)
 8001974:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001976:	2380      	movs	r3, #128	; 0x80
 8001978:	011b      	lsls	r3, r3, #4
 800197a:	4013      	ands	r3, r2
 800197c:	60fb      	str	r3, [r7, #12]
 800197e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001980:	46c0      	nop			; (mov r8, r8)
 8001982:	46bd      	mov	sp, r7
 8001984:	b00f      	add	sp, #60	; 0x3c
 8001986:	bd90      	pop	{r4, r7, pc}
 8001988:	40012c00 	.word	0x40012c00
 800198c:	40021000 	.word	0x40021000

08001990 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a0a      	ldr	r2, [pc, #40]	; (80019c8 <HAL_TIM_Base_MspInit+0x38>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d10d      	bne.n	80019be <HAL_TIM_Base_MspInit+0x2e>
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80019a2:	4b0a      	ldr	r3, [pc, #40]	; (80019cc <HAL_TIM_Base_MspInit+0x3c>)
 80019a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019a6:	4b09      	ldr	r3, [pc, #36]	; (80019cc <HAL_TIM_Base_MspInit+0x3c>)
 80019a8:	2180      	movs	r1, #128	; 0x80
 80019aa:	0289      	lsls	r1, r1, #10
 80019ac:	430a      	orrs	r2, r1
 80019ae:	641a      	str	r2, [r3, #64]	; 0x40
 80019b0:	4b06      	ldr	r3, [pc, #24]	; (80019cc <HAL_TIM_Base_MspInit+0x3c>)
 80019b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019b4:	2380      	movs	r3, #128	; 0x80
 80019b6:	029b      	lsls	r3, r3, #10
 80019b8:	4013      	ands	r3, r2
 80019ba:	60fb      	str	r3, [r7, #12]
 80019bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80019be:	46c0      	nop			; (mov r8, r8)
 80019c0:	46bd      	mov	sp, r7
 80019c2:	b004      	add	sp, #16
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	46c0      	nop			; (mov r8, r8)
 80019c8:	40014400 	.word	0x40014400
 80019cc:	40021000 	.word	0x40021000

080019d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019d0:	b590      	push	{r4, r7, lr}
 80019d2:	b089      	sub	sp, #36	; 0x24
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d8:	240c      	movs	r4, #12
 80019da:	193b      	adds	r3, r7, r4
 80019dc:	0018      	movs	r0, r3
 80019de:	2314      	movs	r3, #20
 80019e0:	001a      	movs	r2, r3
 80019e2:	2100      	movs	r1, #0
 80019e4:	f003 fe26 	bl	8005634 <memset>
  if(htim->Instance==TIM1)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a14      	ldr	r2, [pc, #80]	; (8001a40 <HAL_TIM_MspPostInit+0x70>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d121      	bne.n	8001a36 <HAL_TIM_MspPostInit+0x66>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f2:	4b14      	ldr	r3, [pc, #80]	; (8001a44 <HAL_TIM_MspPostInit+0x74>)
 80019f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019f6:	4b13      	ldr	r3, [pc, #76]	; (8001a44 <HAL_TIM_MspPostInit+0x74>)
 80019f8:	2102      	movs	r1, #2
 80019fa:	430a      	orrs	r2, r1
 80019fc:	635a      	str	r2, [r3, #52]	; 0x34
 80019fe:	4b11      	ldr	r3, [pc, #68]	; (8001a44 <HAL_TIM_MspPostInit+0x74>)
 8001a00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a02:	2202      	movs	r2, #2
 8001a04:	4013      	ands	r3, r2
 8001a06:	60bb      	str	r3, [r7, #8]
 8001a08:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PB3     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Shift_Output_En_Pin;
 8001a0a:	0021      	movs	r1, r4
 8001a0c:	187b      	adds	r3, r7, r1
 8001a0e:	2208      	movs	r2, #8
 8001a10:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a12:	187b      	adds	r3, r7, r1
 8001a14:	2202      	movs	r2, #2
 8001a16:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a18:	187b      	adds	r3, r7, r1
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a1e:	187b      	adds	r3, r7, r1
 8001a20:	2200      	movs	r2, #0
 8001a22:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001a24:	187b      	adds	r3, r7, r1
 8001a26:	2201      	movs	r2, #1
 8001a28:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(Shift_Output_En_GPIO_Port, &GPIO_InitStruct);
 8001a2a:	187b      	adds	r3, r7, r1
 8001a2c:	4a06      	ldr	r2, [pc, #24]	; (8001a48 <HAL_TIM_MspPostInit+0x78>)
 8001a2e:	0019      	movs	r1, r3
 8001a30:	0010      	movs	r0, r2
 8001a32:	f000 faf5 	bl	8002020 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001a36:	46c0      	nop			; (mov r8, r8)
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	b009      	add	sp, #36	; 0x24
 8001a3c:	bd90      	pop	{r4, r7, pc}
 8001a3e:	46c0      	nop			; (mov r8, r8)
 8001a40:	40012c00 	.word	0x40012c00
 8001a44:	40021000 	.word	0x40021000
 8001a48:	50000400 	.word	0x50000400

08001a4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a4c:	b590      	push	{r4, r7, lr}
 8001a4e:	b08b      	sub	sp, #44	; 0x2c
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a54:	2414      	movs	r4, #20
 8001a56:	193b      	adds	r3, r7, r4
 8001a58:	0018      	movs	r0, r3
 8001a5a:	2314      	movs	r3, #20
 8001a5c:	001a      	movs	r2, r3
 8001a5e:	2100      	movs	r1, #0
 8001a60:	f003 fde8 	bl	8005634 <memset>
  if(huart->Instance==USART2)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a1b      	ldr	r2, [pc, #108]	; (8001ad8 <HAL_UART_MspInit+0x8c>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d130      	bne.n	8001ad0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a6e:	4b1b      	ldr	r3, [pc, #108]	; (8001adc <HAL_UART_MspInit+0x90>)
 8001a70:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a72:	4b1a      	ldr	r3, [pc, #104]	; (8001adc <HAL_UART_MspInit+0x90>)
 8001a74:	2180      	movs	r1, #128	; 0x80
 8001a76:	0289      	lsls	r1, r1, #10
 8001a78:	430a      	orrs	r2, r1
 8001a7a:	63da      	str	r2, [r3, #60]	; 0x3c
 8001a7c:	4b17      	ldr	r3, [pc, #92]	; (8001adc <HAL_UART_MspInit+0x90>)
 8001a7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a80:	2380      	movs	r3, #128	; 0x80
 8001a82:	029b      	lsls	r3, r3, #10
 8001a84:	4013      	ands	r3, r2
 8001a86:	613b      	str	r3, [r7, #16]
 8001a88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a8a:	4b14      	ldr	r3, [pc, #80]	; (8001adc <HAL_UART_MspInit+0x90>)
 8001a8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a8e:	4b13      	ldr	r3, [pc, #76]	; (8001adc <HAL_UART_MspInit+0x90>)
 8001a90:	2101      	movs	r1, #1
 8001a92:	430a      	orrs	r2, r1
 8001a94:	635a      	str	r2, [r3, #52]	; 0x34
 8001a96:	4b11      	ldr	r3, [pc, #68]	; (8001adc <HAL_UART_MspInit+0x90>)
 8001a98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 8001aa2:	0021      	movs	r1, r4
 8001aa4:	187b      	adds	r3, r7, r1
 8001aa6:	220c      	movs	r2, #12
 8001aa8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aaa:	187b      	adds	r3, r7, r1
 8001aac:	2202      	movs	r2, #2
 8001aae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ab0:	187b      	adds	r3, r7, r1
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab6:	187b      	adds	r3, r7, r1
 8001ab8:	2200      	movs	r2, #0
 8001aba:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001abc:	187b      	adds	r3, r7, r1
 8001abe:	2201      	movs	r2, #1
 8001ac0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac2:	187a      	adds	r2, r7, r1
 8001ac4:	23a0      	movs	r3, #160	; 0xa0
 8001ac6:	05db      	lsls	r3, r3, #23
 8001ac8:	0011      	movs	r1, r2
 8001aca:	0018      	movs	r0, r3
 8001acc:	f000 faa8 	bl	8002020 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ad0:	46c0      	nop			; (mov r8, r8)
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	b00b      	add	sp, #44	; 0x2c
 8001ad6:	bd90      	pop	{r4, r7, pc}
 8001ad8:	40004400 	.word	0x40004400
 8001adc:	40021000 	.word	0x40021000

08001ae0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ae4:	e7fe      	b.n	8001ae4 <NMI_Handler+0x4>

08001ae6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aea:	e7fe      	b.n	8001aea <HardFault_Handler+0x4>

08001aec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001af0:	46c0      	nop			; (mov r8, r8)
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001afa:	46c0      	nop			; (mov r8, r8)
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}

08001b00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b04:	f000 f96e 	bl	8001de4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b08:	46c0      	nop			; (mov r8, r8)
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8001b12:	f000 fcb3 	bl	800247c <HAL_PWREx_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 8001b16:	46c0      	nop			; (mov r8, r8)
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}

08001b1c <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001b20:	4b03      	ldr	r3, [pc, #12]	; (8001b30 <RTC_TAMP_IRQHandler+0x14>)
 8001b22:	0018      	movs	r0, r3
 8001b24:	f001 ffaa 	bl	8003a7c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8001b28:	46c0      	nop			; (mov r8, r8)
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	46c0      	nop			; (mov r8, r8)
 8001b30:	200000d0 	.word	0x200000d0

08001b34 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Display_Button_Pin);
 8001b38:	2001      	movs	r0, #1
 8001b3a:	f000 fc2b 	bl	8002394 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Alarm_Set_Button_Pin);
 8001b3e:	2002      	movs	r0, #2
 8001b40:	f000 fc28 	bl	8002394 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8001b44:	46c0      	nop			; (mov r8, r8)
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(T_NRST_Pin);
 8001b4e:	2004      	movs	r0, #4
 8001b50:	f000 fc20 	bl	8002394 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8001b54:	46c0      	nop			; (mov r8, r8)
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}

08001b5a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001b5a:	b580      	push	{r7, lr}
 8001b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Hour_Set_Button_Pin);
 8001b5e:	2020      	movs	r0, #32
 8001b60:	f000 fc18 	bl	8002394 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Alarm_Enable_Button_Pin);
 8001b64:	2040      	movs	r0, #64	; 0x40
 8001b66:	f000 fc15 	bl	8002394 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Minute_Set_Button_Pin);
 8001b6a:	2380      	movs	r3, #128	; 0x80
 8001b6c:	015b      	lsls	r3, r3, #5
 8001b6e:	0018      	movs	r0, r3
 8001b70:	f000 fc10 	bl	8002394 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001b74:	46c0      	nop			; (mov r8, r8)
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b7a:	b580      	push	{r7, lr}
 8001b7c:	b086      	sub	sp, #24
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	60f8      	str	r0, [r7, #12]
 8001b82:	60b9      	str	r1, [r7, #8]
 8001b84:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b86:	2300      	movs	r3, #0
 8001b88:	617b      	str	r3, [r7, #20]
 8001b8a:	e00a      	b.n	8001ba2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b8c:	e000      	b.n	8001b90 <_read+0x16>
 8001b8e:	bf00      	nop
 8001b90:	0001      	movs	r1, r0
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	1c5a      	adds	r2, r3, #1
 8001b96:	60ba      	str	r2, [r7, #8]
 8001b98:	b2ca      	uxtb	r2, r1
 8001b9a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	617b      	str	r3, [r7, #20]
 8001ba2:	697a      	ldr	r2, [r7, #20]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	429a      	cmp	r2, r3
 8001ba8:	dbf0      	blt.n	8001b8c <_read+0x12>
  }

  return len;
 8001baa:	687b      	ldr	r3, [r7, #4]
}
 8001bac:	0018      	movs	r0, r3
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	b006      	add	sp, #24
 8001bb2:	bd80      	pop	{r7, pc}

08001bb4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	617b      	str	r3, [r7, #20]
 8001bc4:	e009      	b.n	8001bda <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	1c5a      	adds	r2, r3, #1
 8001bca:	60ba      	str	r2, [r7, #8]
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	0018      	movs	r0, r3
 8001bd0:	f7fe fc9a 	bl	8000508 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	617b      	str	r3, [r7, #20]
 8001bda:	697a      	ldr	r2, [r7, #20]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	dbf1      	blt.n	8001bc6 <_write+0x12>
  }
  return len;
 8001be2:	687b      	ldr	r3, [r7, #4]
}
 8001be4:	0018      	movs	r0, r3
 8001be6:	46bd      	mov	sp, r7
 8001be8:	b006      	add	sp, #24
 8001bea:	bd80      	pop	{r7, pc}

08001bec <_close>:

int _close(int file)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	425b      	negs	r3, r3
}
 8001bf8:	0018      	movs	r0, r3
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	b002      	add	sp, #8
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	2280      	movs	r2, #128	; 0x80
 8001c0e:	0192      	lsls	r2, r2, #6
 8001c10:	605a      	str	r2, [r3, #4]
  return 0;
 8001c12:	2300      	movs	r3, #0
}
 8001c14:	0018      	movs	r0, r3
 8001c16:	46bd      	mov	sp, r7
 8001c18:	b002      	add	sp, #8
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <_isatty>:

int _isatty(int file)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c24:	2301      	movs	r3, #1
}
 8001c26:	0018      	movs	r0, r3
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	b002      	add	sp, #8
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	b084      	sub	sp, #16
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	60f8      	str	r0, [r7, #12]
 8001c36:	60b9      	str	r1, [r7, #8]
 8001c38:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c3a:	2300      	movs	r3, #0
}
 8001c3c:	0018      	movs	r0, r3
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	b004      	add	sp, #16
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c4c:	4a14      	ldr	r2, [pc, #80]	; (8001ca0 <_sbrk+0x5c>)
 8001c4e:	4b15      	ldr	r3, [pc, #84]	; (8001ca4 <_sbrk+0x60>)
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c58:	4b13      	ldr	r3, [pc, #76]	; (8001ca8 <_sbrk+0x64>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d102      	bne.n	8001c66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c60:	4b11      	ldr	r3, [pc, #68]	; (8001ca8 <_sbrk+0x64>)
 8001c62:	4a12      	ldr	r2, [pc, #72]	; (8001cac <_sbrk+0x68>)
 8001c64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c66:	4b10      	ldr	r3, [pc, #64]	; (8001ca8 <_sbrk+0x64>)
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	18d3      	adds	r3, r2, r3
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d207      	bcs.n	8001c84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c74:	f003 fcb4 	bl	80055e0 <__errno>
 8001c78:	0003      	movs	r3, r0
 8001c7a:	220c      	movs	r2, #12
 8001c7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	425b      	negs	r3, r3
 8001c82:	e009      	b.n	8001c98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c84:	4b08      	ldr	r3, [pc, #32]	; (8001ca8 <_sbrk+0x64>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c8a:	4b07      	ldr	r3, [pc, #28]	; (8001ca8 <_sbrk+0x64>)
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	18d2      	adds	r2, r2, r3
 8001c92:	4b05      	ldr	r3, [pc, #20]	; (8001ca8 <_sbrk+0x64>)
 8001c94:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001c96:	68fb      	ldr	r3, [r7, #12]
}
 8001c98:	0018      	movs	r0, r3
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	b006      	add	sp, #24
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	20002000 	.word	0x20002000
 8001ca4:	00000400 	.word	0x00000400
 8001ca8:	20000288 	.word	0x20000288
 8001cac:	200002a0 	.word	0x200002a0

08001cb0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cb4:	46c0      	nop			; (mov r8, r8)
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
	...

08001cbc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001cbc:	480d      	ldr	r0, [pc, #52]	; (8001cf4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001cbe:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001cc0:	f7ff fff6 	bl	8001cb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cc4:	480c      	ldr	r0, [pc, #48]	; (8001cf8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001cc6:	490d      	ldr	r1, [pc, #52]	; (8001cfc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cc8:	4a0d      	ldr	r2, [pc, #52]	; (8001d00 <LoopForever+0xe>)
  movs r3, #0
 8001cca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ccc:	e002      	b.n	8001cd4 <LoopCopyDataInit>

08001cce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cd2:	3304      	adds	r3, #4

08001cd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cd8:	d3f9      	bcc.n	8001cce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cda:	4a0a      	ldr	r2, [pc, #40]	; (8001d04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cdc:	4c0a      	ldr	r4, [pc, #40]	; (8001d08 <LoopForever+0x16>)
  movs r3, #0
 8001cde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ce0:	e001      	b.n	8001ce6 <LoopFillZerobss>

08001ce2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ce2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ce4:	3204      	adds	r2, #4

08001ce6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ce6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ce8:	d3fb      	bcc.n	8001ce2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001cea:	f003 fc7f 	bl	80055ec <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001cee:	f7fe fc1d 	bl	800052c <main>

08001cf2 <LoopForever>:

LoopForever:
  b LoopForever
 8001cf2:	e7fe      	b.n	8001cf2 <LoopForever>
  ldr   r0, =_estack
 8001cf4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001cf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cfc:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 8001d00:	08006b44 	.word	0x08006b44
  ldr r2, =_sbss
 8001d04:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 8001d08:	200002a0 	.word	0x200002a0

08001d0c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d0c:	e7fe      	b.n	8001d0c <ADC1_IRQHandler>
	...

08001d10 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d16:	1dfb      	adds	r3, r7, #7
 8001d18:	2200      	movs	r2, #0
 8001d1a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d1c:	4b0b      	ldr	r3, [pc, #44]	; (8001d4c <HAL_Init+0x3c>)
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	4b0a      	ldr	r3, [pc, #40]	; (8001d4c <HAL_Init+0x3c>)
 8001d22:	2180      	movs	r1, #128	; 0x80
 8001d24:	0049      	lsls	r1, r1, #1
 8001d26:	430a      	orrs	r2, r1
 8001d28:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d2a:	2000      	movs	r0, #0
 8001d2c:	f000 f810 	bl	8001d50 <HAL_InitTick>
 8001d30:	1e03      	subs	r3, r0, #0
 8001d32:	d003      	beq.n	8001d3c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001d34:	1dfb      	adds	r3, r7, #7
 8001d36:	2201      	movs	r2, #1
 8001d38:	701a      	strb	r2, [r3, #0]
 8001d3a:	e001      	b.n	8001d40 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001d3c:	f7ff fd80 	bl	8001840 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d40:	1dfb      	adds	r3, r7, #7
 8001d42:	781b      	ldrb	r3, [r3, #0]
}
 8001d44:	0018      	movs	r0, r3
 8001d46:	46bd      	mov	sp, r7
 8001d48:	b002      	add	sp, #8
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	40022000 	.word	0x40022000

08001d50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d50:	b590      	push	{r4, r7, lr}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d58:	230f      	movs	r3, #15
 8001d5a:	18fb      	adds	r3, r7, r3
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001d60:	4b1d      	ldr	r3, [pc, #116]	; (8001dd8 <HAL_InitTick+0x88>)
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d02b      	beq.n	8001dc0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001d68:	4b1c      	ldr	r3, [pc, #112]	; (8001ddc <HAL_InitTick+0x8c>)
 8001d6a:	681c      	ldr	r4, [r3, #0]
 8001d6c:	4b1a      	ldr	r3, [pc, #104]	; (8001dd8 <HAL_InitTick+0x88>)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	0019      	movs	r1, r3
 8001d72:	23fa      	movs	r3, #250	; 0xfa
 8001d74:	0098      	lsls	r0, r3, #2
 8001d76:	f7fe f9cf 	bl	8000118 <__udivsi3>
 8001d7a:	0003      	movs	r3, r0
 8001d7c:	0019      	movs	r1, r3
 8001d7e:	0020      	movs	r0, r4
 8001d80:	f7fe f9ca 	bl	8000118 <__udivsi3>
 8001d84:	0003      	movs	r3, r0
 8001d86:	0018      	movs	r0, r3
 8001d88:	f000 f93d 	bl	8002006 <HAL_SYSTICK_Config>
 8001d8c:	1e03      	subs	r3, r0, #0
 8001d8e:	d112      	bne.n	8001db6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2b03      	cmp	r3, #3
 8001d94:	d80a      	bhi.n	8001dac <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d96:	6879      	ldr	r1, [r7, #4]
 8001d98:	2301      	movs	r3, #1
 8001d9a:	425b      	negs	r3, r3
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	0018      	movs	r0, r3
 8001da0:	f000 f90c 	bl	8001fbc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001da4:	4b0e      	ldr	r3, [pc, #56]	; (8001de0 <HAL_InitTick+0x90>)
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	601a      	str	r2, [r3, #0]
 8001daa:	e00d      	b.n	8001dc8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001dac:	230f      	movs	r3, #15
 8001dae:	18fb      	adds	r3, r7, r3
 8001db0:	2201      	movs	r2, #1
 8001db2:	701a      	strb	r2, [r3, #0]
 8001db4:	e008      	b.n	8001dc8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001db6:	230f      	movs	r3, #15
 8001db8:	18fb      	adds	r3, r7, r3
 8001dba:	2201      	movs	r2, #1
 8001dbc:	701a      	strb	r2, [r3, #0]
 8001dbe:	e003      	b.n	8001dc8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001dc0:	230f      	movs	r3, #15
 8001dc2:	18fb      	adds	r3, r7, r3
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001dc8:	230f      	movs	r3, #15
 8001dca:	18fb      	adds	r3, r7, r3
 8001dcc:	781b      	ldrb	r3, [r3, #0]
}
 8001dce:	0018      	movs	r0, r3
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	b005      	add	sp, #20
 8001dd4:	bd90      	pop	{r4, r7, pc}
 8001dd6:	46c0      	nop			; (mov r8, r8)
 8001dd8:	20000048 	.word	0x20000048
 8001ddc:	20000040 	.word	0x20000040
 8001de0:	20000044 	.word	0x20000044

08001de4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001de8:	4b05      	ldr	r3, [pc, #20]	; (8001e00 <HAL_IncTick+0x1c>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	001a      	movs	r2, r3
 8001dee:	4b05      	ldr	r3, [pc, #20]	; (8001e04 <HAL_IncTick+0x20>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	18d2      	adds	r2, r2, r3
 8001df4:	4b03      	ldr	r3, [pc, #12]	; (8001e04 <HAL_IncTick+0x20>)
 8001df6:	601a      	str	r2, [r3, #0]
}
 8001df8:	46c0      	nop			; (mov r8, r8)
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	46c0      	nop			; (mov r8, r8)
 8001e00:	20000048 	.word	0x20000048
 8001e04:	2000028c 	.word	0x2000028c

08001e08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e0c:	4b02      	ldr	r3, [pc, #8]	; (8001e18 <HAL_GetTick+0x10>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
}
 8001e10:	0018      	movs	r0, r3
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	46c0      	nop			; (mov r8, r8)
 8001e18:	2000028c 	.word	0x2000028c

08001e1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e24:	f7ff fff0 	bl	8001e08 <HAL_GetTick>
 8001e28:	0003      	movs	r3, r0
 8001e2a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	3301      	adds	r3, #1
 8001e34:	d005      	beq.n	8001e42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e36:	4b0a      	ldr	r3, [pc, #40]	; (8001e60 <HAL_Delay+0x44>)
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	001a      	movs	r2, r3
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	189b      	adds	r3, r3, r2
 8001e40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e42:	46c0      	nop			; (mov r8, r8)
 8001e44:	f7ff ffe0 	bl	8001e08 <HAL_GetTick>
 8001e48:	0002      	movs	r2, r0
 8001e4a:	68bb      	ldr	r3, [r7, #8]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	68fa      	ldr	r2, [r7, #12]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d8f7      	bhi.n	8001e44 <HAL_Delay+0x28>
  {
  }
}
 8001e54:	46c0      	nop			; (mov r8, r8)
 8001e56:	46c0      	nop			; (mov r8, r8)
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	b004      	add	sp, #16
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	46c0      	nop			; (mov r8, r8)
 8001e60:	20000048 	.word	0x20000048

08001e64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	0002      	movs	r2, r0
 8001e6c:	1dfb      	adds	r3, r7, #7
 8001e6e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001e70:	1dfb      	adds	r3, r7, #7
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	2b7f      	cmp	r3, #127	; 0x7f
 8001e76:	d809      	bhi.n	8001e8c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e78:	1dfb      	adds	r3, r7, #7
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	001a      	movs	r2, r3
 8001e7e:	231f      	movs	r3, #31
 8001e80:	401a      	ands	r2, r3
 8001e82:	4b04      	ldr	r3, [pc, #16]	; (8001e94 <__NVIC_EnableIRQ+0x30>)
 8001e84:	2101      	movs	r1, #1
 8001e86:	4091      	lsls	r1, r2
 8001e88:	000a      	movs	r2, r1
 8001e8a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001e8c:	46c0      	nop			; (mov r8, r8)
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	b002      	add	sp, #8
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	e000e100 	.word	0xe000e100

08001e98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e98:	b590      	push	{r4, r7, lr}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	0002      	movs	r2, r0
 8001ea0:	6039      	str	r1, [r7, #0]
 8001ea2:	1dfb      	adds	r3, r7, #7
 8001ea4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001ea6:	1dfb      	adds	r3, r7, #7
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	2b7f      	cmp	r3, #127	; 0x7f
 8001eac:	d828      	bhi.n	8001f00 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001eae:	4a2f      	ldr	r2, [pc, #188]	; (8001f6c <__NVIC_SetPriority+0xd4>)
 8001eb0:	1dfb      	adds	r3, r7, #7
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	b25b      	sxtb	r3, r3
 8001eb6:	089b      	lsrs	r3, r3, #2
 8001eb8:	33c0      	adds	r3, #192	; 0xc0
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	589b      	ldr	r3, [r3, r2]
 8001ebe:	1dfa      	adds	r2, r7, #7
 8001ec0:	7812      	ldrb	r2, [r2, #0]
 8001ec2:	0011      	movs	r1, r2
 8001ec4:	2203      	movs	r2, #3
 8001ec6:	400a      	ands	r2, r1
 8001ec8:	00d2      	lsls	r2, r2, #3
 8001eca:	21ff      	movs	r1, #255	; 0xff
 8001ecc:	4091      	lsls	r1, r2
 8001ece:	000a      	movs	r2, r1
 8001ed0:	43d2      	mvns	r2, r2
 8001ed2:	401a      	ands	r2, r3
 8001ed4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	019b      	lsls	r3, r3, #6
 8001eda:	22ff      	movs	r2, #255	; 0xff
 8001edc:	401a      	ands	r2, r3
 8001ede:	1dfb      	adds	r3, r7, #7
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	0018      	movs	r0, r3
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	4003      	ands	r3, r0
 8001ee8:	00db      	lsls	r3, r3, #3
 8001eea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001eec:	481f      	ldr	r0, [pc, #124]	; (8001f6c <__NVIC_SetPriority+0xd4>)
 8001eee:	1dfb      	adds	r3, r7, #7
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	b25b      	sxtb	r3, r3
 8001ef4:	089b      	lsrs	r3, r3, #2
 8001ef6:	430a      	orrs	r2, r1
 8001ef8:	33c0      	adds	r3, #192	; 0xc0
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001efe:	e031      	b.n	8001f64 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f00:	4a1b      	ldr	r2, [pc, #108]	; (8001f70 <__NVIC_SetPriority+0xd8>)
 8001f02:	1dfb      	adds	r3, r7, #7
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	0019      	movs	r1, r3
 8001f08:	230f      	movs	r3, #15
 8001f0a:	400b      	ands	r3, r1
 8001f0c:	3b08      	subs	r3, #8
 8001f0e:	089b      	lsrs	r3, r3, #2
 8001f10:	3306      	adds	r3, #6
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	18d3      	adds	r3, r2, r3
 8001f16:	3304      	adds	r3, #4
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	1dfa      	adds	r2, r7, #7
 8001f1c:	7812      	ldrb	r2, [r2, #0]
 8001f1e:	0011      	movs	r1, r2
 8001f20:	2203      	movs	r2, #3
 8001f22:	400a      	ands	r2, r1
 8001f24:	00d2      	lsls	r2, r2, #3
 8001f26:	21ff      	movs	r1, #255	; 0xff
 8001f28:	4091      	lsls	r1, r2
 8001f2a:	000a      	movs	r2, r1
 8001f2c:	43d2      	mvns	r2, r2
 8001f2e:	401a      	ands	r2, r3
 8001f30:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	019b      	lsls	r3, r3, #6
 8001f36:	22ff      	movs	r2, #255	; 0xff
 8001f38:	401a      	ands	r2, r3
 8001f3a:	1dfb      	adds	r3, r7, #7
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	0018      	movs	r0, r3
 8001f40:	2303      	movs	r3, #3
 8001f42:	4003      	ands	r3, r0
 8001f44:	00db      	lsls	r3, r3, #3
 8001f46:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f48:	4809      	ldr	r0, [pc, #36]	; (8001f70 <__NVIC_SetPriority+0xd8>)
 8001f4a:	1dfb      	adds	r3, r7, #7
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	001c      	movs	r4, r3
 8001f50:	230f      	movs	r3, #15
 8001f52:	4023      	ands	r3, r4
 8001f54:	3b08      	subs	r3, #8
 8001f56:	089b      	lsrs	r3, r3, #2
 8001f58:	430a      	orrs	r2, r1
 8001f5a:	3306      	adds	r3, #6
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	18c3      	adds	r3, r0, r3
 8001f60:	3304      	adds	r3, #4
 8001f62:	601a      	str	r2, [r3, #0]
}
 8001f64:	46c0      	nop			; (mov r8, r8)
 8001f66:	46bd      	mov	sp, r7
 8001f68:	b003      	add	sp, #12
 8001f6a:	bd90      	pop	{r4, r7, pc}
 8001f6c:	e000e100 	.word	0xe000e100
 8001f70:	e000ed00 	.word	0xe000ed00

08001f74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	1e5a      	subs	r2, r3, #1
 8001f80:	2380      	movs	r3, #128	; 0x80
 8001f82:	045b      	lsls	r3, r3, #17
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d301      	bcc.n	8001f8c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e010      	b.n	8001fae <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f8c:	4b0a      	ldr	r3, [pc, #40]	; (8001fb8 <SysTick_Config+0x44>)
 8001f8e:	687a      	ldr	r2, [r7, #4]
 8001f90:	3a01      	subs	r2, #1
 8001f92:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f94:	2301      	movs	r3, #1
 8001f96:	425b      	negs	r3, r3
 8001f98:	2103      	movs	r1, #3
 8001f9a:	0018      	movs	r0, r3
 8001f9c:	f7ff ff7c 	bl	8001e98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fa0:	4b05      	ldr	r3, [pc, #20]	; (8001fb8 <SysTick_Config+0x44>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fa6:	4b04      	ldr	r3, [pc, #16]	; (8001fb8 <SysTick_Config+0x44>)
 8001fa8:	2207      	movs	r2, #7
 8001faa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fac:	2300      	movs	r3, #0
}
 8001fae:	0018      	movs	r0, r3
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	b002      	add	sp, #8
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	46c0      	nop			; (mov r8, r8)
 8001fb8:	e000e010 	.word	0xe000e010

08001fbc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60b9      	str	r1, [r7, #8]
 8001fc4:	607a      	str	r2, [r7, #4]
 8001fc6:	210f      	movs	r1, #15
 8001fc8:	187b      	adds	r3, r7, r1
 8001fca:	1c02      	adds	r2, r0, #0
 8001fcc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001fce:	68ba      	ldr	r2, [r7, #8]
 8001fd0:	187b      	adds	r3, r7, r1
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	b25b      	sxtb	r3, r3
 8001fd6:	0011      	movs	r1, r2
 8001fd8:	0018      	movs	r0, r3
 8001fda:	f7ff ff5d 	bl	8001e98 <__NVIC_SetPriority>
}
 8001fde:	46c0      	nop			; (mov r8, r8)
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	b004      	add	sp, #16
 8001fe4:	bd80      	pop	{r7, pc}

08001fe6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b082      	sub	sp, #8
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	0002      	movs	r2, r0
 8001fee:	1dfb      	adds	r3, r7, #7
 8001ff0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ff2:	1dfb      	adds	r3, r7, #7
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	b25b      	sxtb	r3, r3
 8001ff8:	0018      	movs	r0, r3
 8001ffa:	f7ff ff33 	bl	8001e64 <__NVIC_EnableIRQ>
}
 8001ffe:	46c0      	nop			; (mov r8, r8)
 8002000:	46bd      	mov	sp, r7
 8002002:	b002      	add	sp, #8
 8002004:	bd80      	pop	{r7, pc}

08002006 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	b082      	sub	sp, #8
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	0018      	movs	r0, r3
 8002012:	f7ff ffaf 	bl	8001f74 <SysTick_Config>
 8002016:	0003      	movs	r3, r0
}
 8002018:	0018      	movs	r0, r3
 800201a:	46bd      	mov	sp, r7
 800201c:	b002      	add	sp, #8
 800201e:	bd80      	pop	{r7, pc}

08002020 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800202a:	2300      	movs	r3, #0
 800202c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800202e:	e147      	b.n	80022c0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2101      	movs	r1, #1
 8002036:	697a      	ldr	r2, [r7, #20]
 8002038:	4091      	lsls	r1, r2
 800203a:	000a      	movs	r2, r1
 800203c:	4013      	ands	r3, r2
 800203e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d100      	bne.n	8002048 <HAL_GPIO_Init+0x28>
 8002046:	e138      	b.n	80022ba <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	2203      	movs	r2, #3
 800204e:	4013      	ands	r3, r2
 8002050:	2b01      	cmp	r3, #1
 8002052:	d005      	beq.n	8002060 <HAL_GPIO_Init+0x40>
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	2203      	movs	r2, #3
 800205a:	4013      	ands	r3, r2
 800205c:	2b02      	cmp	r3, #2
 800205e:	d130      	bne.n	80020c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	2203      	movs	r2, #3
 800206c:	409a      	lsls	r2, r3
 800206e:	0013      	movs	r3, r2
 8002070:	43da      	mvns	r2, r3
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	4013      	ands	r3, r2
 8002076:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	68da      	ldr	r2, [r3, #12]
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	409a      	lsls	r2, r3
 8002082:	0013      	movs	r3, r2
 8002084:	693a      	ldr	r2, [r7, #16]
 8002086:	4313      	orrs	r3, r2
 8002088:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	693a      	ldr	r2, [r7, #16]
 800208e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002096:	2201      	movs	r2, #1
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	409a      	lsls	r2, r3
 800209c:	0013      	movs	r3, r2
 800209e:	43da      	mvns	r2, r3
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	4013      	ands	r3, r2
 80020a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	091b      	lsrs	r3, r3, #4
 80020ac:	2201      	movs	r2, #1
 80020ae:	401a      	ands	r2, r3
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	409a      	lsls	r2, r3
 80020b4:	0013      	movs	r3, r2
 80020b6:	693a      	ldr	r2, [r7, #16]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	2203      	movs	r2, #3
 80020c8:	4013      	ands	r3, r2
 80020ca:	2b03      	cmp	r3, #3
 80020cc:	d017      	beq.n	80020fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	68db      	ldr	r3, [r3, #12]
 80020d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	005b      	lsls	r3, r3, #1
 80020d8:	2203      	movs	r2, #3
 80020da:	409a      	lsls	r2, r3
 80020dc:	0013      	movs	r3, r2
 80020de:	43da      	mvns	r2, r3
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	4013      	ands	r3, r2
 80020e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	689a      	ldr	r2, [r3, #8]
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	409a      	lsls	r2, r3
 80020f0:	0013      	movs	r3, r2
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	693a      	ldr	r2, [r7, #16]
 80020fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	2203      	movs	r2, #3
 8002104:	4013      	ands	r3, r2
 8002106:	2b02      	cmp	r3, #2
 8002108:	d123      	bne.n	8002152 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	08da      	lsrs	r2, r3, #3
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	3208      	adds	r2, #8
 8002112:	0092      	lsls	r2, r2, #2
 8002114:	58d3      	ldr	r3, [r2, r3]
 8002116:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	2207      	movs	r2, #7
 800211c:	4013      	ands	r3, r2
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	220f      	movs	r2, #15
 8002122:	409a      	lsls	r2, r3
 8002124:	0013      	movs	r3, r2
 8002126:	43da      	mvns	r2, r3
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	4013      	ands	r3, r2
 800212c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	691a      	ldr	r2, [r3, #16]
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	2107      	movs	r1, #7
 8002136:	400b      	ands	r3, r1
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	409a      	lsls	r2, r3
 800213c:	0013      	movs	r3, r2
 800213e:	693a      	ldr	r2, [r7, #16]
 8002140:	4313      	orrs	r3, r2
 8002142:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	08da      	lsrs	r2, r3, #3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	3208      	adds	r2, #8
 800214c:	0092      	lsls	r2, r2, #2
 800214e:	6939      	ldr	r1, [r7, #16]
 8002150:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	2203      	movs	r2, #3
 800215e:	409a      	lsls	r2, r3
 8002160:	0013      	movs	r3, r2
 8002162:	43da      	mvns	r2, r3
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	4013      	ands	r3, r2
 8002168:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	2203      	movs	r2, #3
 8002170:	401a      	ands	r2, r3
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	409a      	lsls	r2, r3
 8002178:	0013      	movs	r3, r2
 800217a:	693a      	ldr	r2, [r7, #16]
 800217c:	4313      	orrs	r3, r2
 800217e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	693a      	ldr	r2, [r7, #16]
 8002184:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	685a      	ldr	r2, [r3, #4]
 800218a:	23c0      	movs	r3, #192	; 0xc0
 800218c:	029b      	lsls	r3, r3, #10
 800218e:	4013      	ands	r3, r2
 8002190:	d100      	bne.n	8002194 <HAL_GPIO_Init+0x174>
 8002192:	e092      	b.n	80022ba <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002194:	4a50      	ldr	r2, [pc, #320]	; (80022d8 <HAL_GPIO_Init+0x2b8>)
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	089b      	lsrs	r3, r3, #2
 800219a:	3318      	adds	r3, #24
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	589b      	ldr	r3, [r3, r2]
 80021a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	2203      	movs	r2, #3
 80021a6:	4013      	ands	r3, r2
 80021a8:	00db      	lsls	r3, r3, #3
 80021aa:	220f      	movs	r2, #15
 80021ac:	409a      	lsls	r2, r3
 80021ae:	0013      	movs	r3, r2
 80021b0:	43da      	mvns	r2, r3
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	4013      	ands	r3, r2
 80021b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80021b8:	687a      	ldr	r2, [r7, #4]
 80021ba:	23a0      	movs	r3, #160	; 0xa0
 80021bc:	05db      	lsls	r3, r3, #23
 80021be:	429a      	cmp	r2, r3
 80021c0:	d013      	beq.n	80021ea <HAL_GPIO_Init+0x1ca>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4a45      	ldr	r2, [pc, #276]	; (80022dc <HAL_GPIO_Init+0x2bc>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d00d      	beq.n	80021e6 <HAL_GPIO_Init+0x1c6>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4a44      	ldr	r2, [pc, #272]	; (80022e0 <HAL_GPIO_Init+0x2c0>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d007      	beq.n	80021e2 <HAL_GPIO_Init+0x1c2>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4a43      	ldr	r2, [pc, #268]	; (80022e4 <HAL_GPIO_Init+0x2c4>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d101      	bne.n	80021de <HAL_GPIO_Init+0x1be>
 80021da:	2303      	movs	r3, #3
 80021dc:	e006      	b.n	80021ec <HAL_GPIO_Init+0x1cc>
 80021de:	2305      	movs	r3, #5
 80021e0:	e004      	b.n	80021ec <HAL_GPIO_Init+0x1cc>
 80021e2:	2302      	movs	r3, #2
 80021e4:	e002      	b.n	80021ec <HAL_GPIO_Init+0x1cc>
 80021e6:	2301      	movs	r3, #1
 80021e8:	e000      	b.n	80021ec <HAL_GPIO_Init+0x1cc>
 80021ea:	2300      	movs	r3, #0
 80021ec:	697a      	ldr	r2, [r7, #20]
 80021ee:	2103      	movs	r1, #3
 80021f0:	400a      	ands	r2, r1
 80021f2:	00d2      	lsls	r2, r2, #3
 80021f4:	4093      	lsls	r3, r2
 80021f6:	693a      	ldr	r2, [r7, #16]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80021fc:	4936      	ldr	r1, [pc, #216]	; (80022d8 <HAL_GPIO_Init+0x2b8>)
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	089b      	lsrs	r3, r3, #2
 8002202:	3318      	adds	r3, #24
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	693a      	ldr	r2, [r7, #16]
 8002208:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800220a:	4b33      	ldr	r3, [pc, #204]	; (80022d8 <HAL_GPIO_Init+0x2b8>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	43da      	mvns	r2, r3
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	4013      	ands	r3, r2
 8002218:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685a      	ldr	r2, [r3, #4]
 800221e:	2380      	movs	r3, #128	; 0x80
 8002220:	035b      	lsls	r3, r3, #13
 8002222:	4013      	ands	r3, r2
 8002224:	d003      	beq.n	800222e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	4313      	orrs	r3, r2
 800222c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800222e:	4b2a      	ldr	r3, [pc, #168]	; (80022d8 <HAL_GPIO_Init+0x2b8>)
 8002230:	693a      	ldr	r2, [r7, #16]
 8002232:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002234:	4b28      	ldr	r3, [pc, #160]	; (80022d8 <HAL_GPIO_Init+0x2b8>)
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	43da      	mvns	r2, r3
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	4013      	ands	r3, r2
 8002242:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685a      	ldr	r2, [r3, #4]
 8002248:	2380      	movs	r3, #128	; 0x80
 800224a:	039b      	lsls	r3, r3, #14
 800224c:	4013      	ands	r3, r2
 800224e:	d003      	beq.n	8002258 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	4313      	orrs	r3, r2
 8002256:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002258:	4b1f      	ldr	r3, [pc, #124]	; (80022d8 <HAL_GPIO_Init+0x2b8>)
 800225a:	693a      	ldr	r2, [r7, #16]
 800225c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800225e:	4a1e      	ldr	r2, [pc, #120]	; (80022d8 <HAL_GPIO_Init+0x2b8>)
 8002260:	2384      	movs	r3, #132	; 0x84
 8002262:	58d3      	ldr	r3, [r2, r3]
 8002264:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	43da      	mvns	r2, r3
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	4013      	ands	r3, r2
 800226e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685a      	ldr	r2, [r3, #4]
 8002274:	2380      	movs	r3, #128	; 0x80
 8002276:	029b      	lsls	r3, r3, #10
 8002278:	4013      	ands	r3, r2
 800227a:	d003      	beq.n	8002284 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800227c:	693a      	ldr	r2, [r7, #16]
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	4313      	orrs	r3, r2
 8002282:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002284:	4914      	ldr	r1, [pc, #80]	; (80022d8 <HAL_GPIO_Init+0x2b8>)
 8002286:	2284      	movs	r2, #132	; 0x84
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800228c:	4a12      	ldr	r2, [pc, #72]	; (80022d8 <HAL_GPIO_Init+0x2b8>)
 800228e:	2380      	movs	r3, #128	; 0x80
 8002290:	58d3      	ldr	r3, [r2, r3]
 8002292:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	43da      	mvns	r2, r3
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	4013      	ands	r3, r2
 800229c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	685a      	ldr	r2, [r3, #4]
 80022a2:	2380      	movs	r3, #128	; 0x80
 80022a4:	025b      	lsls	r3, r3, #9
 80022a6:	4013      	ands	r3, r2
 80022a8:	d003      	beq.n	80022b2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80022aa:	693a      	ldr	r2, [r7, #16]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022b2:	4909      	ldr	r1, [pc, #36]	; (80022d8 <HAL_GPIO_Init+0x2b8>)
 80022b4:	2280      	movs	r2, #128	; 0x80
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	3301      	adds	r3, #1
 80022be:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	40da      	lsrs	r2, r3
 80022c8:	1e13      	subs	r3, r2, #0
 80022ca:	d000      	beq.n	80022ce <HAL_GPIO_Init+0x2ae>
 80022cc:	e6b0      	b.n	8002030 <HAL_GPIO_Init+0x10>
  }
}
 80022ce:	46c0      	nop			; (mov r8, r8)
 80022d0:	46c0      	nop			; (mov r8, r8)
 80022d2:	46bd      	mov	sp, r7
 80022d4:	b006      	add	sp, #24
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	40021800 	.word	0x40021800
 80022dc:	50000400 	.word	0x50000400
 80022e0:	50000800 	.word	0x50000800
 80022e4:	50000c00 	.word	0x50000c00

080022e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	000a      	movs	r2, r1
 80022f2:	1cbb      	adds	r3, r7, #2
 80022f4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	691b      	ldr	r3, [r3, #16]
 80022fa:	1cba      	adds	r2, r7, #2
 80022fc:	8812      	ldrh	r2, [r2, #0]
 80022fe:	4013      	ands	r3, r2
 8002300:	d004      	beq.n	800230c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002302:	230f      	movs	r3, #15
 8002304:	18fb      	adds	r3, r7, r3
 8002306:	2201      	movs	r2, #1
 8002308:	701a      	strb	r2, [r3, #0]
 800230a:	e003      	b.n	8002314 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800230c:	230f      	movs	r3, #15
 800230e:	18fb      	adds	r3, r7, r3
 8002310:	2200      	movs	r2, #0
 8002312:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002314:	230f      	movs	r3, #15
 8002316:	18fb      	adds	r3, r7, r3
 8002318:	781b      	ldrb	r3, [r3, #0]
}
 800231a:	0018      	movs	r0, r3
 800231c:	46bd      	mov	sp, r7
 800231e:	b004      	add	sp, #16
 8002320:	bd80      	pop	{r7, pc}

08002322 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002322:	b580      	push	{r7, lr}
 8002324:	b082      	sub	sp, #8
 8002326:	af00      	add	r7, sp, #0
 8002328:	6078      	str	r0, [r7, #4]
 800232a:	0008      	movs	r0, r1
 800232c:	0011      	movs	r1, r2
 800232e:	1cbb      	adds	r3, r7, #2
 8002330:	1c02      	adds	r2, r0, #0
 8002332:	801a      	strh	r2, [r3, #0]
 8002334:	1c7b      	adds	r3, r7, #1
 8002336:	1c0a      	adds	r2, r1, #0
 8002338:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800233a:	1c7b      	adds	r3, r7, #1
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d004      	beq.n	800234c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002342:	1cbb      	adds	r3, r7, #2
 8002344:	881a      	ldrh	r2, [r3, #0]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800234a:	e003      	b.n	8002354 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800234c:	1cbb      	adds	r3, r7, #2
 800234e:	881a      	ldrh	r2, [r3, #0]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002354:	46c0      	nop			; (mov r8, r8)
 8002356:	46bd      	mov	sp, r7
 8002358:	b002      	add	sp, #8
 800235a:	bd80      	pop	{r7, pc}

0800235c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	000a      	movs	r2, r1
 8002366:	1cbb      	adds	r3, r7, #2
 8002368:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	695b      	ldr	r3, [r3, #20]
 800236e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002370:	1cbb      	adds	r3, r7, #2
 8002372:	881b      	ldrh	r3, [r3, #0]
 8002374:	68fa      	ldr	r2, [r7, #12]
 8002376:	4013      	ands	r3, r2
 8002378:	041a      	lsls	r2, r3, #16
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	43db      	mvns	r3, r3
 800237e:	1cb9      	adds	r1, r7, #2
 8002380:	8809      	ldrh	r1, [r1, #0]
 8002382:	400b      	ands	r3, r1
 8002384:	431a      	orrs	r2, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	619a      	str	r2, [r3, #24]
}
 800238a:	46c0      	nop			; (mov r8, r8)
 800238c:	46bd      	mov	sp, r7
 800238e:	b004      	add	sp, #16
 8002390:	bd80      	pop	{r7, pc}
	...

08002394 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	0002      	movs	r2, r0
 800239c:	1dbb      	adds	r3, r7, #6
 800239e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80023a0:	4b10      	ldr	r3, [pc, #64]	; (80023e4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	1dba      	adds	r2, r7, #6
 80023a6:	8812      	ldrh	r2, [r2, #0]
 80023a8:	4013      	ands	r3, r2
 80023aa:	d008      	beq.n	80023be <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80023ac:	4b0d      	ldr	r3, [pc, #52]	; (80023e4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80023ae:	1dba      	adds	r2, r7, #6
 80023b0:	8812      	ldrh	r2, [r2, #0]
 80023b2:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80023b4:	1dbb      	adds	r3, r7, #6
 80023b6:	881b      	ldrh	r3, [r3, #0]
 80023b8:	0018      	movs	r0, r3
 80023ba:	f000 f815 	bl	80023e8 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80023be:	4b09      	ldr	r3, [pc, #36]	; (80023e4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80023c0:	691b      	ldr	r3, [r3, #16]
 80023c2:	1dba      	adds	r2, r7, #6
 80023c4:	8812      	ldrh	r2, [r2, #0]
 80023c6:	4013      	ands	r3, r2
 80023c8:	d008      	beq.n	80023dc <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80023ca:	4b06      	ldr	r3, [pc, #24]	; (80023e4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80023cc:	1dba      	adds	r2, r7, #6
 80023ce:	8812      	ldrh	r2, [r2, #0]
 80023d0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80023d2:	1dbb      	adds	r3, r7, #6
 80023d4:	881b      	ldrh	r3, [r3, #0]
 80023d6:	0018      	movs	r0, r3
 80023d8:	f7fe fd1a 	bl	8000e10 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80023dc:	46c0      	nop			; (mov r8, r8)
 80023de:	46bd      	mov	sp, r7
 80023e0:	b002      	add	sp, #8
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	40021800 	.word	0x40021800

080023e8 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	0002      	movs	r2, r0
 80023f0:	1dbb      	adds	r3, r7, #6
 80023f2:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80023f4:	46c0      	nop			; (mov r8, r8)
 80023f6:	46bd      	mov	sp, r7
 80023f8:	b002      	add	sp, #8
 80023fa:	bd80      	pop	{r7, pc}

080023fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002404:	4b19      	ldr	r3, [pc, #100]	; (800246c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a19      	ldr	r2, [pc, #100]	; (8002470 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800240a:	4013      	ands	r3, r2
 800240c:	0019      	movs	r1, r3
 800240e:	4b17      	ldr	r3, [pc, #92]	; (800246c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	430a      	orrs	r2, r1
 8002414:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	2380      	movs	r3, #128	; 0x80
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	429a      	cmp	r2, r3
 800241e:	d11f      	bne.n	8002460 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002420:	4b14      	ldr	r3, [pc, #80]	; (8002474 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	0013      	movs	r3, r2
 8002426:	005b      	lsls	r3, r3, #1
 8002428:	189b      	adds	r3, r3, r2
 800242a:	005b      	lsls	r3, r3, #1
 800242c:	4912      	ldr	r1, [pc, #72]	; (8002478 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800242e:	0018      	movs	r0, r3
 8002430:	f7fd fe72 	bl	8000118 <__udivsi3>
 8002434:	0003      	movs	r3, r0
 8002436:	3301      	adds	r3, #1
 8002438:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800243a:	e008      	b.n	800244e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d003      	beq.n	800244a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	3b01      	subs	r3, #1
 8002446:	60fb      	str	r3, [r7, #12]
 8002448:	e001      	b.n	800244e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e009      	b.n	8002462 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800244e:	4b07      	ldr	r3, [pc, #28]	; (800246c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002450:	695a      	ldr	r2, [r3, #20]
 8002452:	2380      	movs	r3, #128	; 0x80
 8002454:	00db      	lsls	r3, r3, #3
 8002456:	401a      	ands	r2, r3
 8002458:	2380      	movs	r3, #128	; 0x80
 800245a:	00db      	lsls	r3, r3, #3
 800245c:	429a      	cmp	r2, r3
 800245e:	d0ed      	beq.n	800243c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002460:	2300      	movs	r3, #0
}
 8002462:	0018      	movs	r0, r3
 8002464:	46bd      	mov	sp, r7
 8002466:	b004      	add	sp, #16
 8002468:	bd80      	pop	{r7, pc}
 800246a:	46c0      	nop			; (mov r8, r8)
 800246c:	40007000 	.word	0x40007000
 8002470:	fffff9ff 	.word	0xfffff9ff
 8002474:	20000040 	.word	0x20000040
 8002478:	000f4240 	.word	0x000f4240

0800247c <HAL_PWREx_PVD_IRQHandler>:
  * @brief  This function handles the PWR PVD interrupt request.
  * @note   This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWREx_PVD_IRQHandler(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* Check PWR exti Rising flag */
  if (__HAL_PWR_PVD_EXTI_GET_RISING_FLAG() != 0x0U)
 8002480:	4b0d      	ldr	r3, [pc, #52]	; (80024b8 <HAL_PWREx_PVD_IRQHandler+0x3c>)
 8002482:	68da      	ldr	r2, [r3, #12]
 8002484:	2380      	movs	r3, #128	; 0x80
 8002486:	025b      	lsls	r3, r3, #9
 8002488:	4013      	ands	r3, r2
 800248a:	d005      	beq.n	8002498 <HAL_PWREx_PVD_IRQHandler+0x1c>
  {
    /* Clear PVD exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_RISING_FLAG();
 800248c:	4b0a      	ldr	r3, [pc, #40]	; (80024b8 <HAL_PWREx_PVD_IRQHandler+0x3c>)
 800248e:	2280      	movs	r2, #128	; 0x80
 8002490:	0252      	lsls	r2, r2, #9
 8002492:	60da      	str	r2, [r3, #12]

    /* PWR PVD interrupt rising user callback */
    HAL_PWREx_PVD_Rising_Callback();
 8002494:	f000 f812 	bl	80024bc <HAL_PWREx_PVD_Rising_Callback>
  }

  /* Check PWR exti fallling flag */
  if (__HAL_PWR_PVD_EXTI_GET_FALLING_FLAG() != 0x0U)
 8002498:	4b07      	ldr	r3, [pc, #28]	; (80024b8 <HAL_PWREx_PVD_IRQHandler+0x3c>)
 800249a:	691a      	ldr	r2, [r3, #16]
 800249c:	2380      	movs	r3, #128	; 0x80
 800249e:	025b      	lsls	r3, r3, #9
 80024a0:	4013      	ands	r3, r2
 80024a2:	d005      	beq.n	80024b0 <HAL_PWREx_PVD_IRQHandler+0x34>
  {
    /* Clear PVD exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FALLING_FLAG();
 80024a4:	4b04      	ldr	r3, [pc, #16]	; (80024b8 <HAL_PWREx_PVD_IRQHandler+0x3c>)
 80024a6:	2280      	movs	r2, #128	; 0x80
 80024a8:	0252      	lsls	r2, r2, #9
 80024aa:	611a      	str	r2, [r3, #16]

    /* PWR PVD interrupt falling user callback */
    HAL_PWREx_PVD_Falling_Callback();
 80024ac:	f000 f80b 	bl	80024c6 <HAL_PWREx_PVD_Falling_Callback>
  }
}
 80024b0:	46c0      	nop			; (mov r8, r8)
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	46c0      	nop			; (mov r8, r8)
 80024b8:	40021800 	.word	0x40021800

080024bc <HAL_PWREx_PVD_Rising_Callback>:
/**
  * @brief  PWR PVD interrupt rising callback
  * @retval None
  */
__weak void HAL_PWREx_PVD_Rising_Callback(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_PWR_PVD_Rising_Callback can be implemented in the user file
  */
}
 80024c0:	46c0      	nop			; (mov r8, r8)
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <HAL_PWREx_PVD_Falling_Callback>:
/**
  * @brief  PWR PVD interrupt Falling callback
  * @retval None
  */
__weak void HAL_PWREx_PVD_Falling_Callback(void)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_PWR_PVD_Falling_Callback can be implemented in the user file
  */
}
 80024ca:	46c0      	nop			; (mov r8, r8)
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}

080024d0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80024d4:	4b03      	ldr	r3, [pc, #12]	; (80024e4 <LL_RCC_GetAPB1Prescaler+0x14>)
 80024d6:	689a      	ldr	r2, [r3, #8]
 80024d8:	23e0      	movs	r3, #224	; 0xe0
 80024da:	01db      	lsls	r3, r3, #7
 80024dc:	4013      	ands	r3, r2
}
 80024de:	0018      	movs	r0, r3
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	40021000 	.word	0x40021000

080024e8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b088      	sub	sp, #32
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d101      	bne.n	80024fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e2fe      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	2201      	movs	r2, #1
 8002500:	4013      	ands	r3, r2
 8002502:	d100      	bne.n	8002506 <HAL_RCC_OscConfig+0x1e>
 8002504:	e07c      	b.n	8002600 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002506:	4bc3      	ldr	r3, [pc, #780]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	2238      	movs	r2, #56	; 0x38
 800250c:	4013      	ands	r3, r2
 800250e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002510:	4bc0      	ldr	r3, [pc, #768]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	2203      	movs	r2, #3
 8002516:	4013      	ands	r3, r2
 8002518:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	2b10      	cmp	r3, #16
 800251e:	d102      	bne.n	8002526 <HAL_RCC_OscConfig+0x3e>
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	2b03      	cmp	r3, #3
 8002524:	d002      	beq.n	800252c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	2b08      	cmp	r3, #8
 800252a:	d10b      	bne.n	8002544 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800252c:	4bb9      	ldr	r3, [pc, #740]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	2380      	movs	r3, #128	; 0x80
 8002532:	029b      	lsls	r3, r3, #10
 8002534:	4013      	ands	r3, r2
 8002536:	d062      	beq.n	80025fe <HAL_RCC_OscConfig+0x116>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d15e      	bne.n	80025fe <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e2d9      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	685a      	ldr	r2, [r3, #4]
 8002548:	2380      	movs	r3, #128	; 0x80
 800254a:	025b      	lsls	r3, r3, #9
 800254c:	429a      	cmp	r2, r3
 800254e:	d107      	bne.n	8002560 <HAL_RCC_OscConfig+0x78>
 8002550:	4bb0      	ldr	r3, [pc, #704]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	4baf      	ldr	r3, [pc, #700]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 8002556:	2180      	movs	r1, #128	; 0x80
 8002558:	0249      	lsls	r1, r1, #9
 800255a:	430a      	orrs	r2, r1
 800255c:	601a      	str	r2, [r3, #0]
 800255e:	e020      	b.n	80025a2 <HAL_RCC_OscConfig+0xba>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	685a      	ldr	r2, [r3, #4]
 8002564:	23a0      	movs	r3, #160	; 0xa0
 8002566:	02db      	lsls	r3, r3, #11
 8002568:	429a      	cmp	r2, r3
 800256a:	d10e      	bne.n	800258a <HAL_RCC_OscConfig+0xa2>
 800256c:	4ba9      	ldr	r3, [pc, #676]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	4ba8      	ldr	r3, [pc, #672]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 8002572:	2180      	movs	r1, #128	; 0x80
 8002574:	02c9      	lsls	r1, r1, #11
 8002576:	430a      	orrs	r2, r1
 8002578:	601a      	str	r2, [r3, #0]
 800257a:	4ba6      	ldr	r3, [pc, #664]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	4ba5      	ldr	r3, [pc, #660]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 8002580:	2180      	movs	r1, #128	; 0x80
 8002582:	0249      	lsls	r1, r1, #9
 8002584:	430a      	orrs	r2, r1
 8002586:	601a      	str	r2, [r3, #0]
 8002588:	e00b      	b.n	80025a2 <HAL_RCC_OscConfig+0xba>
 800258a:	4ba2      	ldr	r3, [pc, #648]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	4ba1      	ldr	r3, [pc, #644]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 8002590:	49a1      	ldr	r1, [pc, #644]	; (8002818 <HAL_RCC_OscConfig+0x330>)
 8002592:	400a      	ands	r2, r1
 8002594:	601a      	str	r2, [r3, #0]
 8002596:	4b9f      	ldr	r3, [pc, #636]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	4b9e      	ldr	r3, [pc, #632]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 800259c:	499f      	ldr	r1, [pc, #636]	; (800281c <HAL_RCC_OscConfig+0x334>)
 800259e:	400a      	ands	r2, r1
 80025a0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d014      	beq.n	80025d4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025aa:	f7ff fc2d 	bl	8001e08 <HAL_GetTick>
 80025ae:	0003      	movs	r3, r0
 80025b0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025b2:	e008      	b.n	80025c6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025b4:	f7ff fc28 	bl	8001e08 <HAL_GetTick>
 80025b8:	0002      	movs	r2, r0
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	2b64      	cmp	r3, #100	; 0x64
 80025c0:	d901      	bls.n	80025c6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	e298      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025c6:	4b93      	ldr	r3, [pc, #588]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	2380      	movs	r3, #128	; 0x80
 80025cc:	029b      	lsls	r3, r3, #10
 80025ce:	4013      	ands	r3, r2
 80025d0:	d0f0      	beq.n	80025b4 <HAL_RCC_OscConfig+0xcc>
 80025d2:	e015      	b.n	8002600 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d4:	f7ff fc18 	bl	8001e08 <HAL_GetTick>
 80025d8:	0003      	movs	r3, r0
 80025da:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025dc:	e008      	b.n	80025f0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025de:	f7ff fc13 	bl	8001e08 <HAL_GetTick>
 80025e2:	0002      	movs	r2, r0
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	2b64      	cmp	r3, #100	; 0x64
 80025ea:	d901      	bls.n	80025f0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80025ec:	2303      	movs	r3, #3
 80025ee:	e283      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025f0:	4b88      	ldr	r3, [pc, #544]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	2380      	movs	r3, #128	; 0x80
 80025f6:	029b      	lsls	r3, r3, #10
 80025f8:	4013      	ands	r3, r2
 80025fa:	d1f0      	bne.n	80025de <HAL_RCC_OscConfig+0xf6>
 80025fc:	e000      	b.n	8002600 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025fe:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2202      	movs	r2, #2
 8002606:	4013      	ands	r3, r2
 8002608:	d100      	bne.n	800260c <HAL_RCC_OscConfig+0x124>
 800260a:	e099      	b.n	8002740 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800260c:	4b81      	ldr	r3, [pc, #516]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	2238      	movs	r2, #56	; 0x38
 8002612:	4013      	ands	r3, r2
 8002614:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002616:	4b7f      	ldr	r3, [pc, #508]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 8002618:	68db      	ldr	r3, [r3, #12]
 800261a:	2203      	movs	r2, #3
 800261c:	4013      	ands	r3, r2
 800261e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	2b10      	cmp	r3, #16
 8002624:	d102      	bne.n	800262c <HAL_RCC_OscConfig+0x144>
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	2b02      	cmp	r3, #2
 800262a:	d002      	beq.n	8002632 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800262c:	69bb      	ldr	r3, [r7, #24]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d135      	bne.n	800269e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002632:	4b78      	ldr	r3, [pc, #480]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	2380      	movs	r3, #128	; 0x80
 8002638:	00db      	lsls	r3, r3, #3
 800263a:	4013      	ands	r3, r2
 800263c:	d005      	beq.n	800264a <HAL_RCC_OscConfig+0x162>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	68db      	ldr	r3, [r3, #12]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e256      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800264a:	4b72      	ldr	r3, [pc, #456]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	4a74      	ldr	r2, [pc, #464]	; (8002820 <HAL_RCC_OscConfig+0x338>)
 8002650:	4013      	ands	r3, r2
 8002652:	0019      	movs	r1, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	695b      	ldr	r3, [r3, #20]
 8002658:	021a      	lsls	r2, r3, #8
 800265a:	4b6e      	ldr	r3, [pc, #440]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 800265c:	430a      	orrs	r2, r1
 800265e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d112      	bne.n	800268c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002666:	4b6b      	ldr	r3, [pc, #428]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a6e      	ldr	r2, [pc, #440]	; (8002824 <HAL_RCC_OscConfig+0x33c>)
 800266c:	4013      	ands	r3, r2
 800266e:	0019      	movs	r1, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	691a      	ldr	r2, [r3, #16]
 8002674:	4b67      	ldr	r3, [pc, #412]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 8002676:	430a      	orrs	r2, r1
 8002678:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800267a:	4b66      	ldr	r3, [pc, #408]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	0adb      	lsrs	r3, r3, #11
 8002680:	2207      	movs	r2, #7
 8002682:	4013      	ands	r3, r2
 8002684:	4a68      	ldr	r2, [pc, #416]	; (8002828 <HAL_RCC_OscConfig+0x340>)
 8002686:	40da      	lsrs	r2, r3
 8002688:	4b68      	ldr	r3, [pc, #416]	; (800282c <HAL_RCC_OscConfig+0x344>)
 800268a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800268c:	4b68      	ldr	r3, [pc, #416]	; (8002830 <HAL_RCC_OscConfig+0x348>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	0018      	movs	r0, r3
 8002692:	f7ff fb5d 	bl	8001d50 <HAL_InitTick>
 8002696:	1e03      	subs	r3, r0, #0
 8002698:	d051      	beq.n	800273e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e22c      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d030      	beq.n	8002708 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80026a6:	4b5b      	ldr	r3, [pc, #364]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a5e      	ldr	r2, [pc, #376]	; (8002824 <HAL_RCC_OscConfig+0x33c>)
 80026ac:	4013      	ands	r3, r2
 80026ae:	0019      	movs	r1, r3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	691a      	ldr	r2, [r3, #16]
 80026b4:	4b57      	ldr	r3, [pc, #348]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 80026b6:	430a      	orrs	r2, r1
 80026b8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80026ba:	4b56      	ldr	r3, [pc, #344]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	4b55      	ldr	r3, [pc, #340]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 80026c0:	2180      	movs	r1, #128	; 0x80
 80026c2:	0049      	lsls	r1, r1, #1
 80026c4:	430a      	orrs	r2, r1
 80026c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c8:	f7ff fb9e 	bl	8001e08 <HAL_GetTick>
 80026cc:	0003      	movs	r3, r0
 80026ce:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026d0:	e008      	b.n	80026e4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026d2:	f7ff fb99 	bl	8001e08 <HAL_GetTick>
 80026d6:	0002      	movs	r2, r0
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d901      	bls.n	80026e4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80026e0:	2303      	movs	r3, #3
 80026e2:	e209      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026e4:	4b4b      	ldr	r3, [pc, #300]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	2380      	movs	r3, #128	; 0x80
 80026ea:	00db      	lsls	r3, r3, #3
 80026ec:	4013      	ands	r3, r2
 80026ee:	d0f0      	beq.n	80026d2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026f0:	4b48      	ldr	r3, [pc, #288]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	4a4a      	ldr	r2, [pc, #296]	; (8002820 <HAL_RCC_OscConfig+0x338>)
 80026f6:	4013      	ands	r3, r2
 80026f8:	0019      	movs	r1, r3
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	695b      	ldr	r3, [r3, #20]
 80026fe:	021a      	lsls	r2, r3, #8
 8002700:	4b44      	ldr	r3, [pc, #272]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 8002702:	430a      	orrs	r2, r1
 8002704:	605a      	str	r2, [r3, #4]
 8002706:	e01b      	b.n	8002740 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002708:	4b42      	ldr	r3, [pc, #264]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	4b41      	ldr	r3, [pc, #260]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 800270e:	4949      	ldr	r1, [pc, #292]	; (8002834 <HAL_RCC_OscConfig+0x34c>)
 8002710:	400a      	ands	r2, r1
 8002712:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002714:	f7ff fb78 	bl	8001e08 <HAL_GetTick>
 8002718:	0003      	movs	r3, r0
 800271a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800271c:	e008      	b.n	8002730 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800271e:	f7ff fb73 	bl	8001e08 <HAL_GetTick>
 8002722:	0002      	movs	r2, r0
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	2b02      	cmp	r3, #2
 800272a:	d901      	bls.n	8002730 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800272c:	2303      	movs	r3, #3
 800272e:	e1e3      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002730:	4b38      	ldr	r3, [pc, #224]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	2380      	movs	r3, #128	; 0x80
 8002736:	00db      	lsls	r3, r3, #3
 8002738:	4013      	ands	r3, r2
 800273a:	d1f0      	bne.n	800271e <HAL_RCC_OscConfig+0x236>
 800273c:	e000      	b.n	8002740 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800273e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	2208      	movs	r2, #8
 8002746:	4013      	ands	r3, r2
 8002748:	d047      	beq.n	80027da <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800274a:	4b32      	ldr	r3, [pc, #200]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	2238      	movs	r2, #56	; 0x38
 8002750:	4013      	ands	r3, r2
 8002752:	2b18      	cmp	r3, #24
 8002754:	d10a      	bne.n	800276c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002756:	4b2f      	ldr	r3, [pc, #188]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 8002758:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800275a:	2202      	movs	r2, #2
 800275c:	4013      	ands	r3, r2
 800275e:	d03c      	beq.n	80027da <HAL_RCC_OscConfig+0x2f2>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d138      	bne.n	80027da <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e1c5      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d019      	beq.n	80027a8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002774:	4b27      	ldr	r3, [pc, #156]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 8002776:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002778:	4b26      	ldr	r3, [pc, #152]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 800277a:	2101      	movs	r1, #1
 800277c:	430a      	orrs	r2, r1
 800277e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002780:	f7ff fb42 	bl	8001e08 <HAL_GetTick>
 8002784:	0003      	movs	r3, r0
 8002786:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002788:	e008      	b.n	800279c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800278a:	f7ff fb3d 	bl	8001e08 <HAL_GetTick>
 800278e:	0002      	movs	r2, r0
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	2b02      	cmp	r3, #2
 8002796:	d901      	bls.n	800279c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e1ad      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800279c:	4b1d      	ldr	r3, [pc, #116]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 800279e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027a0:	2202      	movs	r2, #2
 80027a2:	4013      	ands	r3, r2
 80027a4:	d0f1      	beq.n	800278a <HAL_RCC_OscConfig+0x2a2>
 80027a6:	e018      	b.n	80027da <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80027a8:	4b1a      	ldr	r3, [pc, #104]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 80027aa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80027ac:	4b19      	ldr	r3, [pc, #100]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 80027ae:	2101      	movs	r1, #1
 80027b0:	438a      	bics	r2, r1
 80027b2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027b4:	f7ff fb28 	bl	8001e08 <HAL_GetTick>
 80027b8:	0003      	movs	r3, r0
 80027ba:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027bc:	e008      	b.n	80027d0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027be:	f7ff fb23 	bl	8001e08 <HAL_GetTick>
 80027c2:	0002      	movs	r2, r0
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d901      	bls.n	80027d0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	e193      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027d0:	4b10      	ldr	r3, [pc, #64]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 80027d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027d4:	2202      	movs	r2, #2
 80027d6:	4013      	ands	r3, r2
 80027d8:	d1f1      	bne.n	80027be <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	2204      	movs	r2, #4
 80027e0:	4013      	ands	r3, r2
 80027e2:	d100      	bne.n	80027e6 <HAL_RCC_OscConfig+0x2fe>
 80027e4:	e0c6      	b.n	8002974 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027e6:	231f      	movs	r3, #31
 80027e8:	18fb      	adds	r3, r7, r3
 80027ea:	2200      	movs	r2, #0
 80027ec:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80027ee:	4b09      	ldr	r3, [pc, #36]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	2238      	movs	r2, #56	; 0x38
 80027f4:	4013      	ands	r3, r2
 80027f6:	2b20      	cmp	r3, #32
 80027f8:	d11e      	bne.n	8002838 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80027fa:	4b06      	ldr	r3, [pc, #24]	; (8002814 <HAL_RCC_OscConfig+0x32c>)
 80027fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027fe:	2202      	movs	r2, #2
 8002800:	4013      	ands	r3, r2
 8002802:	d100      	bne.n	8002806 <HAL_RCC_OscConfig+0x31e>
 8002804:	e0b6      	b.n	8002974 <HAL_RCC_OscConfig+0x48c>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d000      	beq.n	8002810 <HAL_RCC_OscConfig+0x328>
 800280e:	e0b1      	b.n	8002974 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e171      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>
 8002814:	40021000 	.word	0x40021000
 8002818:	fffeffff 	.word	0xfffeffff
 800281c:	fffbffff 	.word	0xfffbffff
 8002820:	ffff80ff 	.word	0xffff80ff
 8002824:	ffffc7ff 	.word	0xffffc7ff
 8002828:	00f42400 	.word	0x00f42400
 800282c:	20000040 	.word	0x20000040
 8002830:	20000044 	.word	0x20000044
 8002834:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002838:	4bb1      	ldr	r3, [pc, #708]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 800283a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800283c:	2380      	movs	r3, #128	; 0x80
 800283e:	055b      	lsls	r3, r3, #21
 8002840:	4013      	ands	r3, r2
 8002842:	d101      	bne.n	8002848 <HAL_RCC_OscConfig+0x360>
 8002844:	2301      	movs	r3, #1
 8002846:	e000      	b.n	800284a <HAL_RCC_OscConfig+0x362>
 8002848:	2300      	movs	r3, #0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d011      	beq.n	8002872 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800284e:	4bac      	ldr	r3, [pc, #688]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 8002850:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002852:	4bab      	ldr	r3, [pc, #684]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 8002854:	2180      	movs	r1, #128	; 0x80
 8002856:	0549      	lsls	r1, r1, #21
 8002858:	430a      	orrs	r2, r1
 800285a:	63da      	str	r2, [r3, #60]	; 0x3c
 800285c:	4ba8      	ldr	r3, [pc, #672]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 800285e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002860:	2380      	movs	r3, #128	; 0x80
 8002862:	055b      	lsls	r3, r3, #21
 8002864:	4013      	ands	r3, r2
 8002866:	60fb      	str	r3, [r7, #12]
 8002868:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800286a:	231f      	movs	r3, #31
 800286c:	18fb      	adds	r3, r7, r3
 800286e:	2201      	movs	r2, #1
 8002870:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002872:	4ba4      	ldr	r3, [pc, #656]	; (8002b04 <HAL_RCC_OscConfig+0x61c>)
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	2380      	movs	r3, #128	; 0x80
 8002878:	005b      	lsls	r3, r3, #1
 800287a:	4013      	ands	r3, r2
 800287c:	d11a      	bne.n	80028b4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800287e:	4ba1      	ldr	r3, [pc, #644]	; (8002b04 <HAL_RCC_OscConfig+0x61c>)
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	4ba0      	ldr	r3, [pc, #640]	; (8002b04 <HAL_RCC_OscConfig+0x61c>)
 8002884:	2180      	movs	r1, #128	; 0x80
 8002886:	0049      	lsls	r1, r1, #1
 8002888:	430a      	orrs	r2, r1
 800288a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800288c:	f7ff fabc 	bl	8001e08 <HAL_GetTick>
 8002890:	0003      	movs	r3, r0
 8002892:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002894:	e008      	b.n	80028a8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002896:	f7ff fab7 	bl	8001e08 <HAL_GetTick>
 800289a:	0002      	movs	r2, r0
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d901      	bls.n	80028a8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e127      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028a8:	4b96      	ldr	r3, [pc, #600]	; (8002b04 <HAL_RCC_OscConfig+0x61c>)
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	2380      	movs	r3, #128	; 0x80
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	4013      	ands	r3, r2
 80028b2:	d0f0      	beq.n	8002896 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d106      	bne.n	80028ca <HAL_RCC_OscConfig+0x3e2>
 80028bc:	4b90      	ldr	r3, [pc, #576]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 80028be:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80028c0:	4b8f      	ldr	r3, [pc, #572]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 80028c2:	2101      	movs	r1, #1
 80028c4:	430a      	orrs	r2, r1
 80028c6:	65da      	str	r2, [r3, #92]	; 0x5c
 80028c8:	e01c      	b.n	8002904 <HAL_RCC_OscConfig+0x41c>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	2b05      	cmp	r3, #5
 80028d0:	d10c      	bne.n	80028ec <HAL_RCC_OscConfig+0x404>
 80028d2:	4b8b      	ldr	r3, [pc, #556]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 80028d4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80028d6:	4b8a      	ldr	r3, [pc, #552]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 80028d8:	2104      	movs	r1, #4
 80028da:	430a      	orrs	r2, r1
 80028dc:	65da      	str	r2, [r3, #92]	; 0x5c
 80028de:	4b88      	ldr	r3, [pc, #544]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 80028e0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80028e2:	4b87      	ldr	r3, [pc, #540]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 80028e4:	2101      	movs	r1, #1
 80028e6:	430a      	orrs	r2, r1
 80028e8:	65da      	str	r2, [r3, #92]	; 0x5c
 80028ea:	e00b      	b.n	8002904 <HAL_RCC_OscConfig+0x41c>
 80028ec:	4b84      	ldr	r3, [pc, #528]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 80028ee:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80028f0:	4b83      	ldr	r3, [pc, #524]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 80028f2:	2101      	movs	r1, #1
 80028f4:	438a      	bics	r2, r1
 80028f6:	65da      	str	r2, [r3, #92]	; 0x5c
 80028f8:	4b81      	ldr	r3, [pc, #516]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 80028fa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80028fc:	4b80      	ldr	r3, [pc, #512]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 80028fe:	2104      	movs	r1, #4
 8002900:	438a      	bics	r2, r1
 8002902:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d014      	beq.n	8002936 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800290c:	f7ff fa7c 	bl	8001e08 <HAL_GetTick>
 8002910:	0003      	movs	r3, r0
 8002912:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002914:	e009      	b.n	800292a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002916:	f7ff fa77 	bl	8001e08 <HAL_GetTick>
 800291a:	0002      	movs	r2, r0
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	1ad3      	subs	r3, r2, r3
 8002920:	4a79      	ldr	r2, [pc, #484]	; (8002b08 <HAL_RCC_OscConfig+0x620>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d901      	bls.n	800292a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e0e6      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800292a:	4b75      	ldr	r3, [pc, #468]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 800292c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800292e:	2202      	movs	r2, #2
 8002930:	4013      	ands	r3, r2
 8002932:	d0f0      	beq.n	8002916 <HAL_RCC_OscConfig+0x42e>
 8002934:	e013      	b.n	800295e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002936:	f7ff fa67 	bl	8001e08 <HAL_GetTick>
 800293a:	0003      	movs	r3, r0
 800293c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800293e:	e009      	b.n	8002954 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002940:	f7ff fa62 	bl	8001e08 <HAL_GetTick>
 8002944:	0002      	movs	r2, r0
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	4a6f      	ldr	r2, [pc, #444]	; (8002b08 <HAL_RCC_OscConfig+0x620>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d901      	bls.n	8002954 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e0d1      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002954:	4b6a      	ldr	r3, [pc, #424]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 8002956:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002958:	2202      	movs	r2, #2
 800295a:	4013      	ands	r3, r2
 800295c:	d1f0      	bne.n	8002940 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800295e:	231f      	movs	r3, #31
 8002960:	18fb      	adds	r3, r7, r3
 8002962:	781b      	ldrb	r3, [r3, #0]
 8002964:	2b01      	cmp	r3, #1
 8002966:	d105      	bne.n	8002974 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002968:	4b65      	ldr	r3, [pc, #404]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 800296a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800296c:	4b64      	ldr	r3, [pc, #400]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 800296e:	4967      	ldr	r1, [pc, #412]	; (8002b0c <HAL_RCC_OscConfig+0x624>)
 8002970:	400a      	ands	r2, r1
 8002972:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	69db      	ldr	r3, [r3, #28]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d100      	bne.n	800297e <HAL_RCC_OscConfig+0x496>
 800297c:	e0bb      	b.n	8002af6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800297e:	4b60      	ldr	r3, [pc, #384]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	2238      	movs	r2, #56	; 0x38
 8002984:	4013      	ands	r3, r2
 8002986:	2b10      	cmp	r3, #16
 8002988:	d100      	bne.n	800298c <HAL_RCC_OscConfig+0x4a4>
 800298a:	e07b      	b.n	8002a84 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	69db      	ldr	r3, [r3, #28]
 8002990:	2b02      	cmp	r3, #2
 8002992:	d156      	bne.n	8002a42 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002994:	4b5a      	ldr	r3, [pc, #360]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	4b59      	ldr	r3, [pc, #356]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 800299a:	495d      	ldr	r1, [pc, #372]	; (8002b10 <HAL_RCC_OscConfig+0x628>)
 800299c:	400a      	ands	r2, r1
 800299e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029a0:	f7ff fa32 	bl	8001e08 <HAL_GetTick>
 80029a4:	0003      	movs	r3, r0
 80029a6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029a8:	e008      	b.n	80029bc <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029aa:	f7ff fa2d 	bl	8001e08 <HAL_GetTick>
 80029ae:	0002      	movs	r2, r0
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d901      	bls.n	80029bc <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e09d      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029bc:	4b50      	ldr	r3, [pc, #320]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	2380      	movs	r3, #128	; 0x80
 80029c2:	049b      	lsls	r3, r3, #18
 80029c4:	4013      	ands	r3, r2
 80029c6:	d1f0      	bne.n	80029aa <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029c8:	4b4d      	ldr	r3, [pc, #308]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	4a51      	ldr	r2, [pc, #324]	; (8002b14 <HAL_RCC_OscConfig+0x62c>)
 80029ce:	4013      	ands	r3, r2
 80029d0:	0019      	movs	r1, r3
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a1a      	ldr	r2, [r3, #32]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029da:	431a      	orrs	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029e0:	021b      	lsls	r3, r3, #8
 80029e2:	431a      	orrs	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e8:	431a      	orrs	r2, r3
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ee:	431a      	orrs	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029f4:	431a      	orrs	r2, r3
 80029f6:	4b42      	ldr	r3, [pc, #264]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 80029f8:	430a      	orrs	r2, r1
 80029fa:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029fc:	4b40      	ldr	r3, [pc, #256]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	4b3f      	ldr	r3, [pc, #252]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 8002a02:	2180      	movs	r1, #128	; 0x80
 8002a04:	0449      	lsls	r1, r1, #17
 8002a06:	430a      	orrs	r2, r1
 8002a08:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002a0a:	4b3d      	ldr	r3, [pc, #244]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 8002a0c:	68da      	ldr	r2, [r3, #12]
 8002a0e:	4b3c      	ldr	r3, [pc, #240]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 8002a10:	2180      	movs	r1, #128	; 0x80
 8002a12:	0549      	lsls	r1, r1, #21
 8002a14:	430a      	orrs	r2, r1
 8002a16:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a18:	f7ff f9f6 	bl	8001e08 <HAL_GetTick>
 8002a1c:	0003      	movs	r3, r0
 8002a1e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a20:	e008      	b.n	8002a34 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a22:	f7ff f9f1 	bl	8001e08 <HAL_GetTick>
 8002a26:	0002      	movs	r2, r0
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d901      	bls.n	8002a34 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8002a30:	2303      	movs	r3, #3
 8002a32:	e061      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a34:	4b32      	ldr	r3, [pc, #200]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	2380      	movs	r3, #128	; 0x80
 8002a3a:	049b      	lsls	r3, r3, #18
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	d0f0      	beq.n	8002a22 <HAL_RCC_OscConfig+0x53a>
 8002a40:	e059      	b.n	8002af6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a42:	4b2f      	ldr	r3, [pc, #188]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	4b2e      	ldr	r3, [pc, #184]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 8002a48:	4931      	ldr	r1, [pc, #196]	; (8002b10 <HAL_RCC_OscConfig+0x628>)
 8002a4a:	400a      	ands	r2, r1
 8002a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a4e:	f7ff f9db 	bl	8001e08 <HAL_GetTick>
 8002a52:	0003      	movs	r3, r0
 8002a54:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a56:	e008      	b.n	8002a6a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a58:	f7ff f9d6 	bl	8001e08 <HAL_GetTick>
 8002a5c:	0002      	movs	r2, r0
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d901      	bls.n	8002a6a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e046      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a6a:	4b25      	ldr	r3, [pc, #148]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	2380      	movs	r3, #128	; 0x80
 8002a70:	049b      	lsls	r3, r3, #18
 8002a72:	4013      	ands	r3, r2
 8002a74:	d1f0      	bne.n	8002a58 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002a76:	4b22      	ldr	r3, [pc, #136]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 8002a78:	68da      	ldr	r2, [r3, #12]
 8002a7a:	4b21      	ldr	r3, [pc, #132]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 8002a7c:	4926      	ldr	r1, [pc, #152]	; (8002b18 <HAL_RCC_OscConfig+0x630>)
 8002a7e:	400a      	ands	r2, r1
 8002a80:	60da      	str	r2, [r3, #12]
 8002a82:	e038      	b.n	8002af6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	69db      	ldr	r3, [r3, #28]
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d101      	bne.n	8002a90 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e033      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002a90:	4b1b      	ldr	r3, [pc, #108]	; (8002b00 <HAL_RCC_OscConfig+0x618>)
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	2203      	movs	r2, #3
 8002a9a:	401a      	ands	r2, r3
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6a1b      	ldr	r3, [r3, #32]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d126      	bne.n	8002af2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	2270      	movs	r2, #112	; 0x70
 8002aa8:	401a      	ands	r2, r3
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d11f      	bne.n	8002af2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ab2:	697a      	ldr	r2, [r7, #20]
 8002ab4:	23fe      	movs	r3, #254	; 0xfe
 8002ab6:	01db      	lsls	r3, r3, #7
 8002ab8:	401a      	ands	r2, r3
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002abe:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d116      	bne.n	8002af2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002ac4:	697a      	ldr	r2, [r7, #20]
 8002ac6:	23f8      	movs	r3, #248	; 0xf8
 8002ac8:	039b      	lsls	r3, r3, #14
 8002aca:	401a      	ands	r2, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d10e      	bne.n	8002af2 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002ad4:	697a      	ldr	r2, [r7, #20]
 8002ad6:	23e0      	movs	r3, #224	; 0xe0
 8002ad8:	051b      	lsls	r3, r3, #20
 8002ada:	401a      	ands	r2, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d106      	bne.n	8002af2 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	0f5b      	lsrs	r3, r3, #29
 8002ae8:	075a      	lsls	r2, r3, #29
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002aee:	429a      	cmp	r2, r3
 8002af0:	d001      	beq.n	8002af6 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e000      	b.n	8002af8 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8002af6:	2300      	movs	r3, #0
}
 8002af8:	0018      	movs	r0, r3
 8002afa:	46bd      	mov	sp, r7
 8002afc:	b008      	add	sp, #32
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	40021000 	.word	0x40021000
 8002b04:	40007000 	.word	0x40007000
 8002b08:	00001388 	.word	0x00001388
 8002b0c:	efffffff 	.word	0xefffffff
 8002b10:	feffffff 	.word	0xfeffffff
 8002b14:	11c1808c 	.word	0x11c1808c
 8002b18:	eefefffc 	.word	0xeefefffc

08002b1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d101      	bne.n	8002b30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e0e9      	b.n	8002d04 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b30:	4b76      	ldr	r3, [pc, #472]	; (8002d0c <HAL_RCC_ClockConfig+0x1f0>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2207      	movs	r2, #7
 8002b36:	4013      	ands	r3, r2
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d91e      	bls.n	8002b7c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b3e:	4b73      	ldr	r3, [pc, #460]	; (8002d0c <HAL_RCC_ClockConfig+0x1f0>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	2207      	movs	r2, #7
 8002b44:	4393      	bics	r3, r2
 8002b46:	0019      	movs	r1, r3
 8002b48:	4b70      	ldr	r3, [pc, #448]	; (8002d0c <HAL_RCC_ClockConfig+0x1f0>)
 8002b4a:	683a      	ldr	r2, [r7, #0]
 8002b4c:	430a      	orrs	r2, r1
 8002b4e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002b50:	f7ff f95a 	bl	8001e08 <HAL_GetTick>
 8002b54:	0003      	movs	r3, r0
 8002b56:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002b58:	e009      	b.n	8002b6e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b5a:	f7ff f955 	bl	8001e08 <HAL_GetTick>
 8002b5e:	0002      	movs	r2, r0
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	4a6a      	ldr	r2, [pc, #424]	; (8002d10 <HAL_RCC_ClockConfig+0x1f4>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d901      	bls.n	8002b6e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e0ca      	b.n	8002d04 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002b6e:	4b67      	ldr	r3, [pc, #412]	; (8002d0c <HAL_RCC_ClockConfig+0x1f0>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2207      	movs	r2, #7
 8002b74:	4013      	ands	r3, r2
 8002b76:	683a      	ldr	r2, [r7, #0]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d1ee      	bne.n	8002b5a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2202      	movs	r2, #2
 8002b82:	4013      	ands	r3, r2
 8002b84:	d015      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	2204      	movs	r2, #4
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	d006      	beq.n	8002b9e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002b90:	4b60      	ldr	r3, [pc, #384]	; (8002d14 <HAL_RCC_ClockConfig+0x1f8>)
 8002b92:	689a      	ldr	r2, [r3, #8]
 8002b94:	4b5f      	ldr	r3, [pc, #380]	; (8002d14 <HAL_RCC_ClockConfig+0x1f8>)
 8002b96:	21e0      	movs	r1, #224	; 0xe0
 8002b98:	01c9      	lsls	r1, r1, #7
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b9e:	4b5d      	ldr	r3, [pc, #372]	; (8002d14 <HAL_RCC_ClockConfig+0x1f8>)
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	4a5d      	ldr	r2, [pc, #372]	; (8002d18 <HAL_RCC_ClockConfig+0x1fc>)
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	0019      	movs	r1, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689a      	ldr	r2, [r3, #8]
 8002bac:	4b59      	ldr	r3, [pc, #356]	; (8002d14 <HAL_RCC_ClockConfig+0x1f8>)
 8002bae:	430a      	orrs	r2, r1
 8002bb0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	4013      	ands	r3, r2
 8002bba:	d057      	beq.n	8002c6c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d107      	bne.n	8002bd4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bc4:	4b53      	ldr	r3, [pc, #332]	; (8002d14 <HAL_RCC_ClockConfig+0x1f8>)
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	2380      	movs	r3, #128	; 0x80
 8002bca:	029b      	lsls	r3, r3, #10
 8002bcc:	4013      	ands	r3, r2
 8002bce:	d12b      	bne.n	8002c28 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e097      	b.n	8002d04 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	2b02      	cmp	r3, #2
 8002bda:	d107      	bne.n	8002bec <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bdc:	4b4d      	ldr	r3, [pc, #308]	; (8002d14 <HAL_RCC_ClockConfig+0x1f8>)
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	2380      	movs	r3, #128	; 0x80
 8002be2:	049b      	lsls	r3, r3, #18
 8002be4:	4013      	ands	r3, r2
 8002be6:	d11f      	bne.n	8002c28 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e08b      	b.n	8002d04 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d107      	bne.n	8002c04 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bf4:	4b47      	ldr	r3, [pc, #284]	; (8002d14 <HAL_RCC_ClockConfig+0x1f8>)
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	2380      	movs	r3, #128	; 0x80
 8002bfa:	00db      	lsls	r3, r3, #3
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	d113      	bne.n	8002c28 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e07f      	b.n	8002d04 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	2b03      	cmp	r3, #3
 8002c0a:	d106      	bne.n	8002c1a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c0c:	4b41      	ldr	r3, [pc, #260]	; (8002d14 <HAL_RCC_ClockConfig+0x1f8>)
 8002c0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c10:	2202      	movs	r2, #2
 8002c12:	4013      	ands	r3, r2
 8002c14:	d108      	bne.n	8002c28 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e074      	b.n	8002d04 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c1a:	4b3e      	ldr	r3, [pc, #248]	; (8002d14 <HAL_RCC_ClockConfig+0x1f8>)
 8002c1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c1e:	2202      	movs	r2, #2
 8002c20:	4013      	ands	r3, r2
 8002c22:	d101      	bne.n	8002c28 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e06d      	b.n	8002d04 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c28:	4b3a      	ldr	r3, [pc, #232]	; (8002d14 <HAL_RCC_ClockConfig+0x1f8>)
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	2207      	movs	r2, #7
 8002c2e:	4393      	bics	r3, r2
 8002c30:	0019      	movs	r1, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685a      	ldr	r2, [r3, #4]
 8002c36:	4b37      	ldr	r3, [pc, #220]	; (8002d14 <HAL_RCC_ClockConfig+0x1f8>)
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c3c:	f7ff f8e4 	bl	8001e08 <HAL_GetTick>
 8002c40:	0003      	movs	r3, r0
 8002c42:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c44:	e009      	b.n	8002c5a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c46:	f7ff f8df 	bl	8001e08 <HAL_GetTick>
 8002c4a:	0002      	movs	r2, r0
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	4a2f      	ldr	r2, [pc, #188]	; (8002d10 <HAL_RCC_ClockConfig+0x1f4>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e054      	b.n	8002d04 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c5a:	4b2e      	ldr	r3, [pc, #184]	; (8002d14 <HAL_RCC_ClockConfig+0x1f8>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	2238      	movs	r2, #56	; 0x38
 8002c60:	401a      	ands	r2, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	00db      	lsls	r3, r3, #3
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d1ec      	bne.n	8002c46 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c6c:	4b27      	ldr	r3, [pc, #156]	; (8002d0c <HAL_RCC_ClockConfig+0x1f0>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	2207      	movs	r2, #7
 8002c72:	4013      	ands	r3, r2
 8002c74:	683a      	ldr	r2, [r7, #0]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d21e      	bcs.n	8002cb8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c7a:	4b24      	ldr	r3, [pc, #144]	; (8002d0c <HAL_RCC_ClockConfig+0x1f0>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	2207      	movs	r2, #7
 8002c80:	4393      	bics	r3, r2
 8002c82:	0019      	movs	r1, r3
 8002c84:	4b21      	ldr	r3, [pc, #132]	; (8002d0c <HAL_RCC_ClockConfig+0x1f0>)
 8002c86:	683a      	ldr	r2, [r7, #0]
 8002c88:	430a      	orrs	r2, r1
 8002c8a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002c8c:	f7ff f8bc 	bl	8001e08 <HAL_GetTick>
 8002c90:	0003      	movs	r3, r0
 8002c92:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002c94:	e009      	b.n	8002caa <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c96:	f7ff f8b7 	bl	8001e08 <HAL_GetTick>
 8002c9a:	0002      	movs	r2, r0
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	4a1b      	ldr	r2, [pc, #108]	; (8002d10 <HAL_RCC_ClockConfig+0x1f4>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d901      	bls.n	8002caa <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e02c      	b.n	8002d04 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002caa:	4b18      	ldr	r3, [pc, #96]	; (8002d0c <HAL_RCC_ClockConfig+0x1f0>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	2207      	movs	r2, #7
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	683a      	ldr	r2, [r7, #0]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d1ee      	bne.n	8002c96 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2204      	movs	r2, #4
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	d009      	beq.n	8002cd6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002cc2:	4b14      	ldr	r3, [pc, #80]	; (8002d14 <HAL_RCC_ClockConfig+0x1f8>)
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	4a15      	ldr	r2, [pc, #84]	; (8002d1c <HAL_RCC_ClockConfig+0x200>)
 8002cc8:	4013      	ands	r3, r2
 8002cca:	0019      	movs	r1, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	68da      	ldr	r2, [r3, #12]
 8002cd0:	4b10      	ldr	r3, [pc, #64]	; (8002d14 <HAL_RCC_ClockConfig+0x1f8>)
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002cd6:	f000 f829 	bl	8002d2c <HAL_RCC_GetSysClockFreq>
 8002cda:	0001      	movs	r1, r0
 8002cdc:	4b0d      	ldr	r3, [pc, #52]	; (8002d14 <HAL_RCC_ClockConfig+0x1f8>)
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	0a1b      	lsrs	r3, r3, #8
 8002ce2:	220f      	movs	r2, #15
 8002ce4:	401a      	ands	r2, r3
 8002ce6:	4b0e      	ldr	r3, [pc, #56]	; (8002d20 <HAL_RCC_ClockConfig+0x204>)
 8002ce8:	0092      	lsls	r2, r2, #2
 8002cea:	58d3      	ldr	r3, [r2, r3]
 8002cec:	221f      	movs	r2, #31
 8002cee:	4013      	ands	r3, r2
 8002cf0:	000a      	movs	r2, r1
 8002cf2:	40da      	lsrs	r2, r3
 8002cf4:	4b0b      	ldr	r3, [pc, #44]	; (8002d24 <HAL_RCC_ClockConfig+0x208>)
 8002cf6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002cf8:	4b0b      	ldr	r3, [pc, #44]	; (8002d28 <HAL_RCC_ClockConfig+0x20c>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	0018      	movs	r0, r3
 8002cfe:	f7ff f827 	bl	8001d50 <HAL_InitTick>
 8002d02:	0003      	movs	r3, r0
}
 8002d04:	0018      	movs	r0, r3
 8002d06:	46bd      	mov	sp, r7
 8002d08:	b004      	add	sp, #16
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	40022000 	.word	0x40022000
 8002d10:	00001388 	.word	0x00001388
 8002d14:	40021000 	.word	0x40021000
 8002d18:	fffff0ff 	.word	0xfffff0ff
 8002d1c:	ffff8fff 	.word	0xffff8fff
 8002d20:	080069d0 	.word	0x080069d0
 8002d24:	20000040 	.word	0x20000040
 8002d28:	20000044 	.word	0x20000044

08002d2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b086      	sub	sp, #24
 8002d30:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d32:	4b3c      	ldr	r3, [pc, #240]	; (8002e24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	2238      	movs	r2, #56	; 0x38
 8002d38:	4013      	ands	r3, r2
 8002d3a:	d10f      	bne.n	8002d5c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002d3c:	4b39      	ldr	r3, [pc, #228]	; (8002e24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	0adb      	lsrs	r3, r3, #11
 8002d42:	2207      	movs	r2, #7
 8002d44:	4013      	ands	r3, r2
 8002d46:	2201      	movs	r2, #1
 8002d48:	409a      	lsls	r2, r3
 8002d4a:	0013      	movs	r3, r2
 8002d4c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002d4e:	6839      	ldr	r1, [r7, #0]
 8002d50:	4835      	ldr	r0, [pc, #212]	; (8002e28 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002d52:	f7fd f9e1 	bl	8000118 <__udivsi3>
 8002d56:	0003      	movs	r3, r0
 8002d58:	613b      	str	r3, [r7, #16]
 8002d5a:	e05d      	b.n	8002e18 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002d5c:	4b31      	ldr	r3, [pc, #196]	; (8002e24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	2238      	movs	r2, #56	; 0x38
 8002d62:	4013      	ands	r3, r2
 8002d64:	2b08      	cmp	r3, #8
 8002d66:	d102      	bne.n	8002d6e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d68:	4b30      	ldr	r3, [pc, #192]	; (8002e2c <HAL_RCC_GetSysClockFreq+0x100>)
 8002d6a:	613b      	str	r3, [r7, #16]
 8002d6c:	e054      	b.n	8002e18 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d6e:	4b2d      	ldr	r3, [pc, #180]	; (8002e24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	2238      	movs	r2, #56	; 0x38
 8002d74:	4013      	ands	r3, r2
 8002d76:	2b10      	cmp	r3, #16
 8002d78:	d138      	bne.n	8002dec <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002d7a:	4b2a      	ldr	r3, [pc, #168]	; (8002e24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	2203      	movs	r2, #3
 8002d80:	4013      	ands	r3, r2
 8002d82:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d84:	4b27      	ldr	r3, [pc, #156]	; (8002e24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	091b      	lsrs	r3, r3, #4
 8002d8a:	2207      	movs	r2, #7
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	3301      	adds	r3, #1
 8002d90:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2b03      	cmp	r3, #3
 8002d96:	d10d      	bne.n	8002db4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002d98:	68b9      	ldr	r1, [r7, #8]
 8002d9a:	4824      	ldr	r0, [pc, #144]	; (8002e2c <HAL_RCC_GetSysClockFreq+0x100>)
 8002d9c:	f7fd f9bc 	bl	8000118 <__udivsi3>
 8002da0:	0003      	movs	r3, r0
 8002da2:	0019      	movs	r1, r3
 8002da4:	4b1f      	ldr	r3, [pc, #124]	; (8002e24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	0a1b      	lsrs	r3, r3, #8
 8002daa:	227f      	movs	r2, #127	; 0x7f
 8002dac:	4013      	ands	r3, r2
 8002dae:	434b      	muls	r3, r1
 8002db0:	617b      	str	r3, [r7, #20]
        break;
 8002db2:	e00d      	b.n	8002dd0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002db4:	68b9      	ldr	r1, [r7, #8]
 8002db6:	481c      	ldr	r0, [pc, #112]	; (8002e28 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002db8:	f7fd f9ae 	bl	8000118 <__udivsi3>
 8002dbc:	0003      	movs	r3, r0
 8002dbe:	0019      	movs	r1, r3
 8002dc0:	4b18      	ldr	r3, [pc, #96]	; (8002e24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	0a1b      	lsrs	r3, r3, #8
 8002dc6:	227f      	movs	r2, #127	; 0x7f
 8002dc8:	4013      	ands	r3, r2
 8002dca:	434b      	muls	r3, r1
 8002dcc:	617b      	str	r3, [r7, #20]
        break;
 8002dce:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002dd0:	4b14      	ldr	r3, [pc, #80]	; (8002e24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	0f5b      	lsrs	r3, r3, #29
 8002dd6:	2207      	movs	r2, #7
 8002dd8:	4013      	ands	r3, r2
 8002dda:	3301      	adds	r3, #1
 8002ddc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002dde:	6879      	ldr	r1, [r7, #4]
 8002de0:	6978      	ldr	r0, [r7, #20]
 8002de2:	f7fd f999 	bl	8000118 <__udivsi3>
 8002de6:	0003      	movs	r3, r0
 8002de8:	613b      	str	r3, [r7, #16]
 8002dea:	e015      	b.n	8002e18 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002dec:	4b0d      	ldr	r3, [pc, #52]	; (8002e24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	2238      	movs	r2, #56	; 0x38
 8002df2:	4013      	ands	r3, r2
 8002df4:	2b20      	cmp	r3, #32
 8002df6:	d103      	bne.n	8002e00 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002df8:	2380      	movs	r3, #128	; 0x80
 8002dfa:	021b      	lsls	r3, r3, #8
 8002dfc:	613b      	str	r3, [r7, #16]
 8002dfe:	e00b      	b.n	8002e18 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002e00:	4b08      	ldr	r3, [pc, #32]	; (8002e24 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	2238      	movs	r2, #56	; 0x38
 8002e06:	4013      	ands	r3, r2
 8002e08:	2b18      	cmp	r3, #24
 8002e0a:	d103      	bne.n	8002e14 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002e0c:	23fa      	movs	r3, #250	; 0xfa
 8002e0e:	01db      	lsls	r3, r3, #7
 8002e10:	613b      	str	r3, [r7, #16]
 8002e12:	e001      	b.n	8002e18 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002e14:	2300      	movs	r3, #0
 8002e16:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002e18:	693b      	ldr	r3, [r7, #16]
}
 8002e1a:	0018      	movs	r0, r3
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	b006      	add	sp, #24
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	46c0      	nop			; (mov r8, r8)
 8002e24:	40021000 	.word	0x40021000
 8002e28:	00f42400 	.word	0x00f42400
 8002e2c:	007a1200 	.word	0x007a1200

08002e30 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e34:	4b02      	ldr	r3, [pc, #8]	; (8002e40 <HAL_RCC_GetHCLKFreq+0x10>)
 8002e36:	681b      	ldr	r3, [r3, #0]
}
 8002e38:	0018      	movs	r0, r3
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	46c0      	nop			; (mov r8, r8)
 8002e40:	20000040 	.word	0x20000040

08002e44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e44:	b5b0      	push	{r4, r5, r7, lr}
 8002e46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002e48:	f7ff fff2 	bl	8002e30 <HAL_RCC_GetHCLKFreq>
 8002e4c:	0004      	movs	r4, r0
 8002e4e:	f7ff fb3f 	bl	80024d0 <LL_RCC_GetAPB1Prescaler>
 8002e52:	0003      	movs	r3, r0
 8002e54:	0b1a      	lsrs	r2, r3, #12
 8002e56:	4b05      	ldr	r3, [pc, #20]	; (8002e6c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e58:	0092      	lsls	r2, r2, #2
 8002e5a:	58d3      	ldr	r3, [r2, r3]
 8002e5c:	221f      	movs	r2, #31
 8002e5e:	4013      	ands	r3, r2
 8002e60:	40dc      	lsrs	r4, r3
 8002e62:	0023      	movs	r3, r4
}
 8002e64:	0018      	movs	r0, r3
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bdb0      	pop	{r4, r5, r7, pc}
 8002e6a:	46c0      	nop			; (mov r8, r8)
 8002e6c:	08006a10 	.word	0x08006a10

08002e70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b086      	sub	sp, #24
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002e78:	2313      	movs	r3, #19
 8002e7a:	18fb      	adds	r3, r7, r3
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e80:	2312      	movs	r3, #18
 8002e82:	18fb      	adds	r3, r7, r3
 8002e84:	2200      	movs	r2, #0
 8002e86:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	2380      	movs	r3, #128	; 0x80
 8002e8e:	029b      	lsls	r3, r3, #10
 8002e90:	4013      	ands	r3, r2
 8002e92:	d100      	bne.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002e94:	e0a3      	b.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e96:	2011      	movs	r0, #17
 8002e98:	183b      	adds	r3, r7, r0
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e9e:	4ba5      	ldr	r3, [pc, #660]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ea0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ea2:	2380      	movs	r3, #128	; 0x80
 8002ea4:	055b      	lsls	r3, r3, #21
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	d110      	bne.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eaa:	4ba2      	ldr	r3, [pc, #648]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002eac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002eae:	4ba1      	ldr	r3, [pc, #644]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002eb0:	2180      	movs	r1, #128	; 0x80
 8002eb2:	0549      	lsls	r1, r1, #21
 8002eb4:	430a      	orrs	r2, r1
 8002eb6:	63da      	str	r2, [r3, #60]	; 0x3c
 8002eb8:	4b9e      	ldr	r3, [pc, #632]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002eba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ebc:	2380      	movs	r3, #128	; 0x80
 8002ebe:	055b      	lsls	r3, r3, #21
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	60bb      	str	r3, [r7, #8]
 8002ec4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ec6:	183b      	adds	r3, r7, r0
 8002ec8:	2201      	movs	r2, #1
 8002eca:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ecc:	4b9a      	ldr	r3, [pc, #616]	; (8003138 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	4b99      	ldr	r3, [pc, #612]	; (8003138 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002ed2:	2180      	movs	r1, #128	; 0x80
 8002ed4:	0049      	lsls	r1, r1, #1
 8002ed6:	430a      	orrs	r2, r1
 8002ed8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002eda:	f7fe ff95 	bl	8001e08 <HAL_GetTick>
 8002ede:	0003      	movs	r3, r0
 8002ee0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002ee2:	e00b      	b.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ee4:	f7fe ff90 	bl	8001e08 <HAL_GetTick>
 8002ee8:	0002      	movs	r2, r0
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d904      	bls.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002ef2:	2313      	movs	r3, #19
 8002ef4:	18fb      	adds	r3, r7, r3
 8002ef6:	2203      	movs	r2, #3
 8002ef8:	701a      	strb	r2, [r3, #0]
        break;
 8002efa:	e005      	b.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002efc:	4b8e      	ldr	r3, [pc, #568]	; (8003138 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	2380      	movs	r3, #128	; 0x80
 8002f02:	005b      	lsls	r3, r3, #1
 8002f04:	4013      	ands	r3, r2
 8002f06:	d0ed      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002f08:	2313      	movs	r3, #19
 8002f0a:	18fb      	adds	r3, r7, r3
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d154      	bne.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002f12:	4b88      	ldr	r3, [pc, #544]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002f14:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002f16:	23c0      	movs	r3, #192	; 0xc0
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d019      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f28:	697a      	ldr	r2, [r7, #20]
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d014      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002f2e:	4b81      	ldr	r3, [pc, #516]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002f30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f32:	4a82      	ldr	r2, [pc, #520]	; (800313c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002f34:	4013      	ands	r3, r2
 8002f36:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f38:	4b7e      	ldr	r3, [pc, #504]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002f3a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002f3c:	4b7d      	ldr	r3, [pc, #500]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002f3e:	2180      	movs	r1, #128	; 0x80
 8002f40:	0249      	lsls	r1, r1, #9
 8002f42:	430a      	orrs	r2, r1
 8002f44:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f46:	4b7b      	ldr	r3, [pc, #492]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002f48:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002f4a:	4b7a      	ldr	r3, [pc, #488]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002f4c:	497c      	ldr	r1, [pc, #496]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8002f4e:	400a      	ands	r2, r1
 8002f50:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002f52:	4b78      	ldr	r3, [pc, #480]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002f54:	697a      	ldr	r2, [r7, #20]
 8002f56:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	d016      	beq.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f60:	f7fe ff52 	bl	8001e08 <HAL_GetTick>
 8002f64:	0003      	movs	r3, r0
 8002f66:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f68:	e00c      	b.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f6a:	f7fe ff4d 	bl	8001e08 <HAL_GetTick>
 8002f6e:	0002      	movs	r2, r0
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	4a73      	ldr	r2, [pc, #460]	; (8003144 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d904      	bls.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002f7a:	2313      	movs	r3, #19
 8002f7c:	18fb      	adds	r3, r7, r3
 8002f7e:	2203      	movs	r2, #3
 8002f80:	701a      	strb	r2, [r3, #0]
            break;
 8002f82:	e004      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f84:	4b6b      	ldr	r3, [pc, #428]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002f86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f88:	2202      	movs	r2, #2
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	d0ed      	beq.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002f8e:	2313      	movs	r3, #19
 8002f90:	18fb      	adds	r3, r7, r3
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d10a      	bne.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f98:	4b66      	ldr	r3, [pc, #408]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002f9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f9c:	4a67      	ldr	r2, [pc, #412]	; (800313c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	0019      	movs	r1, r3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002fa6:	4b63      	ldr	r3, [pc, #396]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	65da      	str	r2, [r3, #92]	; 0x5c
 8002fac:	e00c      	b.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002fae:	2312      	movs	r3, #18
 8002fb0:	18fb      	adds	r3, r7, r3
 8002fb2:	2213      	movs	r2, #19
 8002fb4:	18ba      	adds	r2, r7, r2
 8002fb6:	7812      	ldrb	r2, [r2, #0]
 8002fb8:	701a      	strb	r2, [r3, #0]
 8002fba:	e005      	b.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fbc:	2312      	movs	r3, #18
 8002fbe:	18fb      	adds	r3, r7, r3
 8002fc0:	2213      	movs	r2, #19
 8002fc2:	18ba      	adds	r2, r7, r2
 8002fc4:	7812      	ldrb	r2, [r2, #0]
 8002fc6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002fc8:	2311      	movs	r3, #17
 8002fca:	18fb      	adds	r3, r7, r3
 8002fcc:	781b      	ldrb	r3, [r3, #0]
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d105      	bne.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fd2:	4b58      	ldr	r3, [pc, #352]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002fd4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002fd6:	4b57      	ldr	r3, [pc, #348]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002fd8:	495b      	ldr	r1, [pc, #364]	; (8003148 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8002fda:	400a      	ands	r2, r1
 8002fdc:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	d009      	beq.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002fe8:	4b52      	ldr	r3, [pc, #328]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002fea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fec:	2203      	movs	r2, #3
 8002fee:	4393      	bics	r3, r2
 8002ff0:	0019      	movs	r1, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	685a      	ldr	r2, [r3, #4]
 8002ff6:	4b4f      	ldr	r3, [pc, #316]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ff8:	430a      	orrs	r2, r1
 8002ffa:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2210      	movs	r2, #16
 8003002:	4013      	ands	r3, r2
 8003004:	d009      	beq.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003006:	4b4b      	ldr	r3, [pc, #300]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003008:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800300a:	4a50      	ldr	r2, [pc, #320]	; (800314c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800300c:	4013      	ands	r3, r2
 800300e:	0019      	movs	r1, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689a      	ldr	r2, [r3, #8]
 8003014:	4b47      	ldr	r3, [pc, #284]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003016:	430a      	orrs	r2, r1
 8003018:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	2380      	movs	r3, #128	; 0x80
 8003020:	009b      	lsls	r3, r3, #2
 8003022:	4013      	ands	r3, r2
 8003024:	d009      	beq.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003026:	4b43      	ldr	r3, [pc, #268]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003028:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800302a:	4a49      	ldr	r2, [pc, #292]	; (8003150 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800302c:	4013      	ands	r3, r2
 800302e:	0019      	movs	r1, r3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	695a      	ldr	r2, [r3, #20]
 8003034:	4b3f      	ldr	r3, [pc, #252]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003036:	430a      	orrs	r2, r1
 8003038:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	2380      	movs	r3, #128	; 0x80
 8003040:	00db      	lsls	r3, r3, #3
 8003042:	4013      	ands	r3, r2
 8003044:	d009      	beq.n	800305a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003046:	4b3b      	ldr	r3, [pc, #236]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003048:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800304a:	4a42      	ldr	r2, [pc, #264]	; (8003154 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800304c:	4013      	ands	r3, r2
 800304e:	0019      	movs	r1, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	699a      	ldr	r2, [r3, #24]
 8003054:	4b37      	ldr	r3, [pc, #220]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003056:	430a      	orrs	r2, r1
 8003058:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	2220      	movs	r2, #32
 8003060:	4013      	ands	r3, r2
 8003062:	d009      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003064:	4b33      	ldr	r3, [pc, #204]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003066:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003068:	4a3b      	ldr	r2, [pc, #236]	; (8003158 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800306a:	4013      	ands	r3, r2
 800306c:	0019      	movs	r1, r3
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	68da      	ldr	r2, [r3, #12]
 8003072:	4b30      	ldr	r3, [pc, #192]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003074:	430a      	orrs	r2, r1
 8003076:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	2380      	movs	r3, #128	; 0x80
 800307e:	01db      	lsls	r3, r3, #7
 8003080:	4013      	ands	r3, r2
 8003082:	d015      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003084:	4b2b      	ldr	r3, [pc, #172]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003086:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	0899      	lsrs	r1, r3, #2
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	69da      	ldr	r2, [r3, #28]
 8003090:	4b28      	ldr	r3, [pc, #160]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003092:	430a      	orrs	r2, r1
 8003094:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	69da      	ldr	r2, [r3, #28]
 800309a:	2380      	movs	r3, #128	; 0x80
 800309c:	05db      	lsls	r3, r3, #23
 800309e:	429a      	cmp	r2, r3
 80030a0:	d106      	bne.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80030a2:	4b24      	ldr	r3, [pc, #144]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80030a4:	68da      	ldr	r2, [r3, #12]
 80030a6:	4b23      	ldr	r3, [pc, #140]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80030a8:	2180      	movs	r1, #128	; 0x80
 80030aa:	0249      	lsls	r1, r1, #9
 80030ac:	430a      	orrs	r2, r1
 80030ae:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	2380      	movs	r3, #128	; 0x80
 80030b6:	039b      	lsls	r3, r3, #14
 80030b8:	4013      	ands	r3, r2
 80030ba:	d016      	beq.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80030bc:	4b1d      	ldr	r3, [pc, #116]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80030be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030c0:	4a26      	ldr	r2, [pc, #152]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80030c2:	4013      	ands	r3, r2
 80030c4:	0019      	movs	r1, r3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6a1a      	ldr	r2, [r3, #32]
 80030ca:	4b1a      	ldr	r3, [pc, #104]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80030cc:	430a      	orrs	r2, r1
 80030ce:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a1a      	ldr	r2, [r3, #32]
 80030d4:	2380      	movs	r3, #128	; 0x80
 80030d6:	03db      	lsls	r3, r3, #15
 80030d8:	429a      	cmp	r2, r3
 80030da:	d106      	bne.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80030dc:	4b15      	ldr	r3, [pc, #84]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80030de:	68da      	ldr	r2, [r3, #12]
 80030e0:	4b14      	ldr	r3, [pc, #80]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80030e2:	2180      	movs	r1, #128	; 0x80
 80030e4:	0449      	lsls	r1, r1, #17
 80030e6:	430a      	orrs	r2, r1
 80030e8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	2380      	movs	r3, #128	; 0x80
 80030f0:	011b      	lsls	r3, r3, #4
 80030f2:	4013      	ands	r3, r2
 80030f4:	d016      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80030f6:	4b0f      	ldr	r3, [pc, #60]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80030f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030fa:	4a19      	ldr	r2, [pc, #100]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80030fc:	4013      	ands	r3, r2
 80030fe:	0019      	movs	r1, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	691a      	ldr	r2, [r3, #16]
 8003104:	4b0b      	ldr	r3, [pc, #44]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003106:	430a      	orrs	r2, r1
 8003108:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	691a      	ldr	r2, [r3, #16]
 800310e:	2380      	movs	r3, #128	; 0x80
 8003110:	01db      	lsls	r3, r3, #7
 8003112:	429a      	cmp	r2, r3
 8003114:	d106      	bne.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003116:	4b07      	ldr	r3, [pc, #28]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003118:	68da      	ldr	r2, [r3, #12]
 800311a:	4b06      	ldr	r3, [pc, #24]	; (8003134 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800311c:	2180      	movs	r1, #128	; 0x80
 800311e:	0249      	lsls	r1, r1, #9
 8003120:	430a      	orrs	r2, r1
 8003122:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003124:	2312      	movs	r3, #18
 8003126:	18fb      	adds	r3, r7, r3
 8003128:	781b      	ldrb	r3, [r3, #0]
}
 800312a:	0018      	movs	r0, r3
 800312c:	46bd      	mov	sp, r7
 800312e:	b006      	add	sp, #24
 8003130:	bd80      	pop	{r7, pc}
 8003132:	46c0      	nop			; (mov r8, r8)
 8003134:	40021000 	.word	0x40021000
 8003138:	40007000 	.word	0x40007000
 800313c:	fffffcff 	.word	0xfffffcff
 8003140:	fffeffff 	.word	0xfffeffff
 8003144:	00001388 	.word	0x00001388
 8003148:	efffffff 	.word	0xefffffff
 800314c:	fffff3ff 	.word	0xfffff3ff
 8003150:	fff3ffff 	.word	0xfff3ffff
 8003154:	ffcfffff 	.word	0xffcfffff
 8003158:	ffffcfff 	.word	0xffffcfff
 800315c:	ffbfffff 	.word	0xffbfffff
 8003160:	ffff3fff 	.word	0xffff3fff

08003164 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003164:	b5b0      	push	{r4, r5, r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800316c:	230f      	movs	r3, #15
 800316e:	18fb      	adds	r3, r7, r3
 8003170:	2201      	movs	r2, #1
 8003172:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d100      	bne.n	800317c <HAL_RTC_Init+0x18>
 800317a:	e08c      	b.n	8003296 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2229      	movs	r2, #41	; 0x29
 8003180:	5c9b      	ldrb	r3, [r3, r2]
 8003182:	b2db      	uxtb	r3, r3
 8003184:	2b00      	cmp	r3, #0
 8003186:	d10b      	bne.n	80031a0 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2228      	movs	r2, #40	; 0x28
 800318c:	2100      	movs	r1, #0
 800318e:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2288      	movs	r2, #136	; 0x88
 8003194:	0212      	lsls	r2, r2, #8
 8003196:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	0018      	movs	r0, r3
 800319c:	f7fe fb7c 	bl	8001898 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2229      	movs	r2, #41	; 0x29
 80031a4:	2102      	movs	r1, #2
 80031a6:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	2210      	movs	r2, #16
 80031b0:	4013      	ands	r3, r2
 80031b2:	2b10      	cmp	r3, #16
 80031b4:	d062      	beq.n	800327c <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	22ca      	movs	r2, #202	; 0xca
 80031bc:	625a      	str	r2, [r3, #36]	; 0x24
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	2253      	movs	r2, #83	; 0x53
 80031c4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80031c6:	250f      	movs	r5, #15
 80031c8:	197c      	adds	r4, r7, r5
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	0018      	movs	r0, r3
 80031ce:	f000 fcba 	bl	8003b46 <RTC_EnterInitMode>
 80031d2:	0003      	movs	r3, r0
 80031d4:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 80031d6:	0028      	movs	r0, r5
 80031d8:	183b      	adds	r3, r7, r0
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d12c      	bne.n	800323a <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	699a      	ldr	r2, [r3, #24]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	492e      	ldr	r1, [pc, #184]	; (80032a4 <HAL_RTC_Init+0x140>)
 80031ec:	400a      	ands	r2, r1
 80031ee:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	6999      	ldr	r1, [r3, #24]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	689a      	ldr	r2, [r3, #8]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	431a      	orrs	r2, r3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	69db      	ldr	r3, [r3, #28]
 8003204:	431a      	orrs	r2, r3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	430a      	orrs	r2, r1
 800320c:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	6912      	ldr	r2, [r2, #16]
 8003216:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	6919      	ldr	r1, [r3, #16]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	041a      	lsls	r2, r3, #16
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	430a      	orrs	r2, r1
 800322a:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800322c:	183c      	adds	r4, r7, r0
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	0018      	movs	r0, r3
 8003232:	f000 fccb 	bl	8003bcc <RTC_ExitInitMode>
 8003236:	0003      	movs	r3, r0
 8003238:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800323a:	230f      	movs	r3, #15
 800323c:	18fb      	adds	r3, r7, r3
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d116      	bne.n	8003272 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	699a      	ldr	r2, [r3, #24]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	00d2      	lsls	r2, r2, #3
 8003250:	08d2      	lsrs	r2, r2, #3
 8003252:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	6999      	ldr	r1, [r3, #24]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6a1b      	ldr	r3, [r3, #32]
 8003262:	431a      	orrs	r2, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	699b      	ldr	r3, [r3, #24]
 8003268:	431a      	orrs	r2, r3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	430a      	orrs	r2, r1
 8003270:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	22ff      	movs	r2, #255	; 0xff
 8003278:	625a      	str	r2, [r3, #36]	; 0x24
 800327a:	e003      	b.n	8003284 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800327c:	230f      	movs	r3, #15
 800327e:	18fb      	adds	r3, r7, r3
 8003280:	2200      	movs	r2, #0
 8003282:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8003284:	230f      	movs	r3, #15
 8003286:	18fb      	adds	r3, r7, r3
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d103      	bne.n	8003296 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2229      	movs	r2, #41	; 0x29
 8003292:	2101      	movs	r1, #1
 8003294:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8003296:	230f      	movs	r3, #15
 8003298:	18fb      	adds	r3, r7, r3
 800329a:	781b      	ldrb	r3, [r3, #0]
}
 800329c:	0018      	movs	r0, r3
 800329e:	46bd      	mov	sp, r7
 80032a0:	b004      	add	sp, #16
 80032a2:	bdb0      	pop	{r4, r5, r7, pc}
 80032a4:	fb8fffbf 	.word	0xfb8fffbf

080032a8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80032a8:	b5b0      	push	{r4, r5, r7, lr}
 80032aa:	b086      	sub	sp, #24
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	60f8      	str	r0, [r7, #12]
 80032b0:	60b9      	str	r1, [r7, #8]
 80032b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2228      	movs	r2, #40	; 0x28
 80032b8:	5c9b      	ldrb	r3, [r3, r2]
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d101      	bne.n	80032c2 <HAL_RTC_SetTime+0x1a>
 80032be:	2302      	movs	r3, #2
 80032c0:	e092      	b.n	80033e8 <HAL_RTC_SetTime+0x140>
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2228      	movs	r2, #40	; 0x28
 80032c6:	2101      	movs	r1, #1
 80032c8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2229      	movs	r2, #41	; 0x29
 80032ce:	2102      	movs	r1, #2
 80032d0:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	22ca      	movs	r2, #202	; 0xca
 80032d8:	625a      	str	r2, [r3, #36]	; 0x24
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2253      	movs	r2, #83	; 0x53
 80032e0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80032e2:	2513      	movs	r5, #19
 80032e4:	197c      	adds	r4, r7, r5
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	0018      	movs	r0, r3
 80032ea:	f000 fc2c 	bl	8003b46 <RTC_EnterInitMode>
 80032ee:	0003      	movs	r3, r0
 80032f0:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80032f2:	197b      	adds	r3, r7, r5
 80032f4:	781b      	ldrb	r3, [r3, #0]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d162      	bne.n	80033c0 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d125      	bne.n	800334c <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	699b      	ldr	r3, [r3, #24]
 8003306:	2240      	movs	r2, #64	; 0x40
 8003308:	4013      	ands	r3, r2
 800330a:	d102      	bne.n	8003312 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	2200      	movs	r2, #0
 8003310:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	0018      	movs	r0, r3
 8003318:	f000 fc9c 	bl	8003c54 <RTC_ByteToBcd2>
 800331c:	0003      	movs	r3, r0
 800331e:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	785b      	ldrb	r3, [r3, #1]
 8003324:	0018      	movs	r0, r3
 8003326:	f000 fc95 	bl	8003c54 <RTC_ByteToBcd2>
 800332a:	0003      	movs	r3, r0
 800332c:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800332e:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	789b      	ldrb	r3, [r3, #2]
 8003334:	0018      	movs	r0, r3
 8003336:	f000 fc8d 	bl	8003c54 <RTC_ByteToBcd2>
 800333a:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800333c:	0022      	movs	r2, r4
 800333e:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	78db      	ldrb	r3, [r3, #3]
 8003344:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003346:	4313      	orrs	r3, r2
 8003348:	617b      	str	r3, [r7, #20]
 800334a:	e017      	b.n	800337c <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	699b      	ldr	r3, [r3, #24]
 8003352:	2240      	movs	r2, #64	; 0x40
 8003354:	4013      	ands	r3, r2
 8003356:	d102      	bne.n	800335e <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	2200      	movs	r2, #0
 800335c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	785b      	ldrb	r3, [r3, #1]
 8003368:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800336a:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800336c:	68ba      	ldr	r2, [r7, #8]
 800336e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003370:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	78db      	ldrb	r3, [r3, #3]
 8003376:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003378:	4313      	orrs	r3, r2
 800337a:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	697a      	ldr	r2, [r7, #20]
 8003382:	491b      	ldr	r1, [pc, #108]	; (80033f0 <HAL_RTC_SetTime+0x148>)
 8003384:	400a      	ands	r2, r1
 8003386:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	699a      	ldr	r2, [r3, #24]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4918      	ldr	r1, [pc, #96]	; (80033f4 <HAL_RTC_SetTime+0x14c>)
 8003394:	400a      	ands	r2, r1
 8003396:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	6999      	ldr	r1, [r3, #24]
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	68da      	ldr	r2, [r3, #12]
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	691b      	ldr	r3, [r3, #16]
 80033a6:	431a      	orrs	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	430a      	orrs	r2, r1
 80033ae:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80033b0:	2313      	movs	r3, #19
 80033b2:	18fc      	adds	r4, r7, r3
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	0018      	movs	r0, r3
 80033b8:	f000 fc08 	bl	8003bcc <RTC_ExitInitMode>
 80033bc:	0003      	movs	r3, r0
 80033be:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	22ff      	movs	r2, #255	; 0xff
 80033c6:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 80033c8:	2313      	movs	r3, #19
 80033ca:	18fb      	adds	r3, r7, r3
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d103      	bne.n	80033da <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2229      	movs	r2, #41	; 0x29
 80033d6:	2101      	movs	r1, #1
 80033d8:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2228      	movs	r2, #40	; 0x28
 80033de:	2100      	movs	r1, #0
 80033e0:	5499      	strb	r1, [r3, r2]

  return status;
 80033e2:	2313      	movs	r3, #19
 80033e4:	18fb      	adds	r3, r7, r3
 80033e6:	781b      	ldrb	r3, [r3, #0]
}
 80033e8:	0018      	movs	r0, r3
 80033ea:	46bd      	mov	sp, r7
 80033ec:	b006      	add	sp, #24
 80033ee:	bdb0      	pop	{r4, r5, r7, pc}
 80033f0:	007f7f7f 	.word	0x007f7f7f
 80033f4:	fffbffff 	.word	0xfffbffff

080033f8 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b086      	sub	sp, #24
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	60f8      	str	r0, [r7, #12]
 8003400:	60b9      	str	r1, [r7, #8]
 8003402:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	689a      	ldr	r2, [r3, #8]
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	691b      	ldr	r3, [r3, #16]
 8003414:	045b      	lsls	r3, r3, #17
 8003416:	0c5a      	lsrs	r2, r3, #17
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a22      	ldr	r2, [pc, #136]	; (80034ac <HAL_RTC_GetTime+0xb4>)
 8003424:	4013      	ands	r3, r2
 8003426:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	0c1b      	lsrs	r3, r3, #16
 800342c:	b2db      	uxtb	r3, r3
 800342e:	223f      	movs	r2, #63	; 0x3f
 8003430:	4013      	ands	r3, r2
 8003432:	b2da      	uxtb	r2, r3
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	0a1b      	lsrs	r3, r3, #8
 800343c:	b2db      	uxtb	r3, r3
 800343e:	227f      	movs	r2, #127	; 0x7f
 8003440:	4013      	ands	r3, r2
 8003442:	b2da      	uxtb	r2, r3
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	b2db      	uxtb	r3, r3
 800344c:	227f      	movs	r2, #127	; 0x7f
 800344e:	4013      	ands	r3, r2
 8003450:	b2da      	uxtb	r2, r3
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	0d9b      	lsrs	r3, r3, #22
 800345a:	b2db      	uxtb	r3, r3
 800345c:	2201      	movs	r2, #1
 800345e:	4013      	ands	r3, r2
 8003460:	b2da      	uxtb	r2, r3
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d11a      	bne.n	80034a2 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	781b      	ldrb	r3, [r3, #0]
 8003470:	0018      	movs	r0, r3
 8003472:	f000 fc17 	bl	8003ca4 <RTC_Bcd2ToByte>
 8003476:	0003      	movs	r3, r0
 8003478:	001a      	movs	r2, r3
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	785b      	ldrb	r3, [r3, #1]
 8003482:	0018      	movs	r0, r3
 8003484:	f000 fc0e 	bl	8003ca4 <RTC_Bcd2ToByte>
 8003488:	0003      	movs	r3, r0
 800348a:	001a      	movs	r2, r3
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	789b      	ldrb	r3, [r3, #2]
 8003494:	0018      	movs	r0, r3
 8003496:	f000 fc05 	bl	8003ca4 <RTC_Bcd2ToByte>
 800349a:	0003      	movs	r3, r0
 800349c:	001a      	movs	r2, r3
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	0018      	movs	r0, r3
 80034a6:	46bd      	mov	sp, r7
 80034a8:	b006      	add	sp, #24
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	007f7f7f 	.word	0x007f7f7f

080034b0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80034b0:	b5b0      	push	{r4, r5, r7, lr}
 80034b2:	b086      	sub	sp, #24
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	60b9      	str	r1, [r7, #8]
 80034ba:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2228      	movs	r2, #40	; 0x28
 80034c0:	5c9b      	ldrb	r3, [r3, r2]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d101      	bne.n	80034ca <HAL_RTC_SetDate+0x1a>
 80034c6:	2302      	movs	r3, #2
 80034c8:	e07e      	b.n	80035c8 <HAL_RTC_SetDate+0x118>
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2228      	movs	r2, #40	; 0x28
 80034ce:	2101      	movs	r1, #1
 80034d0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2229      	movs	r2, #41	; 0x29
 80034d6:	2102      	movs	r1, #2
 80034d8:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d10e      	bne.n	80034fe <HAL_RTC_SetDate+0x4e>
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	785b      	ldrb	r3, [r3, #1]
 80034e4:	001a      	movs	r2, r3
 80034e6:	2310      	movs	r3, #16
 80034e8:	4013      	ands	r3, r2
 80034ea:	d008      	beq.n	80034fe <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	785b      	ldrb	r3, [r3, #1]
 80034f0:	2210      	movs	r2, #16
 80034f2:	4393      	bics	r3, r2
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	330a      	adds	r3, #10
 80034f8:	b2da      	uxtb	r2, r3
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d11c      	bne.n	800353e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	78db      	ldrb	r3, [r3, #3]
 8003508:	0018      	movs	r0, r3
 800350a:	f000 fba3 	bl	8003c54 <RTC_ByteToBcd2>
 800350e:	0003      	movs	r3, r0
 8003510:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	785b      	ldrb	r3, [r3, #1]
 8003516:	0018      	movs	r0, r3
 8003518:	f000 fb9c 	bl	8003c54 <RTC_ByteToBcd2>
 800351c:	0003      	movs	r3, r0
 800351e:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003520:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	789b      	ldrb	r3, [r3, #2]
 8003526:	0018      	movs	r0, r3
 8003528:	f000 fb94 	bl	8003c54 <RTC_ByteToBcd2>
 800352c:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800352e:	0022      	movs	r2, r4
 8003530:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	781b      	ldrb	r3, [r3, #0]
 8003536:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003538:	4313      	orrs	r3, r2
 800353a:	617b      	str	r3, [r7, #20]
 800353c:	e00e      	b.n	800355c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	78db      	ldrb	r3, [r3, #3]
 8003542:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	785b      	ldrb	r3, [r3, #1]
 8003548:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800354a:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 800354c:	68ba      	ldr	r2, [r7, #8]
 800354e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003550:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	781b      	ldrb	r3, [r3, #0]
 8003556:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003558:	4313      	orrs	r3, r2
 800355a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	22ca      	movs	r2, #202	; 0xca
 8003562:	625a      	str	r2, [r3, #36]	; 0x24
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2253      	movs	r2, #83	; 0x53
 800356a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800356c:	2513      	movs	r5, #19
 800356e:	197c      	adds	r4, r7, r5
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	0018      	movs	r0, r3
 8003574:	f000 fae7 	bl	8003b46 <RTC_EnterInitMode>
 8003578:	0003      	movs	r3, r0
 800357a:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800357c:	0028      	movs	r0, r5
 800357e:	183b      	adds	r3, r7, r0
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d10c      	bne.n	80035a0 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	697a      	ldr	r2, [r7, #20]
 800358c:	4910      	ldr	r1, [pc, #64]	; (80035d0 <HAL_RTC_SetDate+0x120>)
 800358e:	400a      	ands	r2, r1
 8003590:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003592:	183c      	adds	r4, r7, r0
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	0018      	movs	r0, r3
 8003598:	f000 fb18 	bl	8003bcc <RTC_ExitInitMode>
 800359c:	0003      	movs	r3, r0
 800359e:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	22ff      	movs	r2, #255	; 0xff
 80035a6:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80035a8:	2313      	movs	r3, #19
 80035aa:	18fb      	adds	r3, r7, r3
 80035ac:	781b      	ldrb	r3, [r3, #0]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d103      	bne.n	80035ba <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2229      	movs	r2, #41	; 0x29
 80035b6:	2101      	movs	r1, #1
 80035b8:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2228      	movs	r2, #40	; 0x28
 80035be:	2100      	movs	r1, #0
 80035c0:	5499      	strb	r1, [r3, r2]

  return status;
 80035c2:	2313      	movs	r3, #19
 80035c4:	18fb      	adds	r3, r7, r3
 80035c6:	781b      	ldrb	r3, [r3, #0]
}
 80035c8:	0018      	movs	r0, r3
 80035ca:	46bd      	mov	sp, r7
 80035cc:	b006      	add	sp, #24
 80035ce:	bdb0      	pop	{r4, r5, r7, pc}
 80035d0:	00ffff3f 	.word	0x00ffff3f

080035d4 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b086      	sub	sp, #24
 80035d8:	af00      	add	r7, sp, #0
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	4a21      	ldr	r2, [pc, #132]	; (800366c <HAL_RTC_GetDate+0x98>)
 80035e8:	4013      	ands	r3, r2
 80035ea:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	0c1b      	lsrs	r3, r3, #16
 80035f0:	b2da      	uxtb	r2, r3
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	0a1b      	lsrs	r3, r3, #8
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	221f      	movs	r2, #31
 80035fe:	4013      	ands	r3, r2
 8003600:	b2da      	uxtb	r2, r3
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	b2db      	uxtb	r3, r3
 800360a:	223f      	movs	r2, #63	; 0x3f
 800360c:	4013      	ands	r3, r2
 800360e:	b2da      	uxtb	r2, r3
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	0b5b      	lsrs	r3, r3, #13
 8003618:	b2db      	uxtb	r3, r3
 800361a:	2207      	movs	r2, #7
 800361c:	4013      	ands	r3, r2
 800361e:	b2da      	uxtb	r2, r3
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d11a      	bne.n	8003660 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	78db      	ldrb	r3, [r3, #3]
 800362e:	0018      	movs	r0, r3
 8003630:	f000 fb38 	bl	8003ca4 <RTC_Bcd2ToByte>
 8003634:	0003      	movs	r3, r0
 8003636:	001a      	movs	r2, r3
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	785b      	ldrb	r3, [r3, #1]
 8003640:	0018      	movs	r0, r3
 8003642:	f000 fb2f 	bl	8003ca4 <RTC_Bcd2ToByte>
 8003646:	0003      	movs	r3, r0
 8003648:	001a      	movs	r2, r3
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	789b      	ldrb	r3, [r3, #2]
 8003652:	0018      	movs	r0, r3
 8003654:	f000 fb26 	bl	8003ca4 <RTC_Bcd2ToByte>
 8003658:	0003      	movs	r3, r0
 800365a:	001a      	movs	r2, r3
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003660:	2300      	movs	r3, #0
}
 8003662:	0018      	movs	r0, r3
 8003664:	46bd      	mov	sp, r7
 8003666:	b006      	add	sp, #24
 8003668:	bd80      	pop	{r7, pc}
 800366a:	46c0      	nop			; (mov r8, r8)
 800366c:	00ffff3f 	.word	0x00ffff3f

08003670 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003670:	b590      	push	{r4, r7, lr}
 8003672:	b089      	sub	sp, #36	; 0x24
 8003674:	af00      	add	r7, sp, #0
 8003676:	60f8      	str	r0, [r7, #12]
 8003678:	60b9      	str	r1, [r7, #8]
 800367a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2228      	movs	r2, #40	; 0x28
 8003680:	5c9b      	ldrb	r3, [r3, r2]
 8003682:	2b01      	cmp	r3, #1
 8003684:	d101      	bne.n	800368a <HAL_RTC_SetAlarm_IT+0x1a>
 8003686:	2302      	movs	r3, #2
 8003688:	e127      	b.n	80038da <HAL_RTC_SetAlarm_IT+0x26a>
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2228      	movs	r2, #40	; 0x28
 800368e:	2101      	movs	r1, #1
 8003690:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2229      	movs	r2, #41	; 0x29
 8003696:	2102      	movs	r1, #2
 8003698:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d136      	bne.n	800370e <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	699b      	ldr	r3, [r3, #24]
 80036a6:	2240      	movs	r2, #64	; 0x40
 80036a8:	4013      	ands	r3, r2
 80036aa:	d102      	bne.n	80036b2 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	2200      	movs	r2, #0
 80036b0:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	781b      	ldrb	r3, [r3, #0]
 80036b6:	0018      	movs	r0, r3
 80036b8:	f000 facc 	bl	8003c54 <RTC_ByteToBcd2>
 80036bc:	0003      	movs	r3, r0
 80036be:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	785b      	ldrb	r3, [r3, #1]
 80036c4:	0018      	movs	r0, r3
 80036c6:	f000 fac5 	bl	8003c54 <RTC_ByteToBcd2>
 80036ca:	0003      	movs	r3, r0
 80036cc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80036ce:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	789b      	ldrb	r3, [r3, #2]
 80036d4:	0018      	movs	r0, r3
 80036d6:	f000 fabd 	bl	8003c54 <RTC_ByteToBcd2>
 80036da:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80036dc:	0022      	movs	r2, r4
 80036de:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	78db      	ldrb	r3, [r3, #3]
 80036e4:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80036e6:	431a      	orrs	r2, r3
 80036e8:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	2220      	movs	r2, #32
 80036ee:	5c9b      	ldrb	r3, [r3, r2]
 80036f0:	0018      	movs	r0, r3
 80036f2:	f000 faaf 	bl	8003c54 <RTC_ByteToBcd2>
 80036f6:	0003      	movs	r3, r0
 80036f8:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80036fa:	0022      	movs	r2, r4
 80036fc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003702:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003708:	4313      	orrs	r3, r2
 800370a:	61fb      	str	r3, [r7, #28]
 800370c:	e022      	b.n	8003754 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	699b      	ldr	r3, [r3, #24]
 8003714:	2240      	movs	r2, #64	; 0x40
 8003716:	4013      	ands	r3, r2
 8003718:	d102      	bne.n	8003720 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	2200      	movs	r2, #0
 800371e:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	781b      	ldrb	r3, [r3, #0]
 8003724:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	785b      	ldrb	r3, [r3, #1]
 800372a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800372c:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800372e:	68ba      	ldr	r2, [r7, #8]
 8003730:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003732:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	78db      	ldrb	r3, [r3, #3]
 8003738:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800373a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	2120      	movs	r1, #32
 8003740:	5c5b      	ldrb	r3, [r3, r1]
 8003742:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003744:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800374a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003750:	4313      	orrs	r3, r2
 8003752:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	685a      	ldr	r2, [r3, #4]
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	699b      	ldr	r3, [r3, #24]
 800375c:	4313      	orrs	r3, r2
 800375e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	22ca      	movs	r2, #202	; 0xca
 8003766:	625a      	str	r2, [r3, #36]	; 0x24
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2253      	movs	r2, #83	; 0x53
 800376e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003774:	2380      	movs	r3, #128	; 0x80
 8003776:	005b      	lsls	r3, r3, #1
 8003778:	429a      	cmp	r2, r3
 800377a:	d14c      	bne.n	8003816 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	699a      	ldr	r2, [r3, #24]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4957      	ldr	r1, [pc, #348]	; (80038e4 <HAL_RTC_SetAlarm_IT+0x274>)
 8003788:	400a      	ands	r2, r1
 800378a:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	2101      	movs	r1, #1
 8003798:	430a      	orrs	r2, r1
 800379a:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 800379c:	f7fe fb34 	bl	8001e08 <HAL_GetTick>
 80037a0:	0003      	movs	r3, r0
 80037a2:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80037a4:	e016      	b.n	80037d4 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80037a6:	f7fe fb2f 	bl	8001e08 <HAL_GetTick>
 80037aa:	0002      	movs	r2, r0
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	1ad2      	subs	r2, r2, r3
 80037b0:	23fa      	movs	r3, #250	; 0xfa
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d90d      	bls.n	80037d4 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	22ff      	movs	r2, #255	; 0xff
 80037be:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2229      	movs	r2, #41	; 0x29
 80037c4:	2103      	movs	r1, #3
 80037c6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2228      	movs	r2, #40	; 0x28
 80037cc:	2100      	movs	r1, #0
 80037ce:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e082      	b.n	80038da <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	2201      	movs	r2, #1
 80037dc:	4013      	ands	r3, r2
 80037de:	d0e2      	beq.n	80037a6 <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	69fa      	ldr	r2, [r7, #28]
 80037e6:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	69ba      	ldr	r2, [r7, #24]
 80037ee:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	699a      	ldr	r2, [r3, #24]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2180      	movs	r1, #128	; 0x80
 80037fc:	0049      	lsls	r1, r1, #1
 80037fe:	430a      	orrs	r2, r1
 8003800:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	699a      	ldr	r2, [r3, #24]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	2180      	movs	r1, #128	; 0x80
 800380e:	0149      	lsls	r1, r1, #5
 8003810:	430a      	orrs	r2, r1
 8003812:	619a      	str	r2, [r3, #24]
 8003814:	e04b      	b.n	80038ae <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	699a      	ldr	r2, [r3, #24]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4931      	ldr	r1, [pc, #196]	; (80038e8 <HAL_RTC_SetAlarm_IT+0x278>)
 8003822:	400a      	ands	r2, r1
 8003824:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2102      	movs	r1, #2
 8003832:	430a      	orrs	r2, r1
 8003834:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8003836:	f7fe fae7 	bl	8001e08 <HAL_GetTick>
 800383a:	0003      	movs	r3, r0
 800383c:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800383e:	e016      	b.n	800386e <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003840:	f7fe fae2 	bl	8001e08 <HAL_GetTick>
 8003844:	0002      	movs	r2, r0
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	1ad2      	subs	r2, r2, r3
 800384a:	23fa      	movs	r3, #250	; 0xfa
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	429a      	cmp	r2, r3
 8003850:	d90d      	bls.n	800386e <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	22ff      	movs	r2, #255	; 0xff
 8003858:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2229      	movs	r2, #41	; 0x29
 800385e:	2103      	movs	r1, #3
 8003860:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2228      	movs	r2, #40	; 0x28
 8003866:	2100      	movs	r1, #0
 8003868:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e035      	b.n	80038da <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	2202      	movs	r2, #2
 8003876:	4013      	ands	r3, r2
 8003878:	d0e2      	beq.n	8003840 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	69fa      	ldr	r2, [r7, #28]
 8003880:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	69ba      	ldr	r2, [r7, #24]
 8003888:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	699a      	ldr	r2, [r3, #24]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2180      	movs	r1, #128	; 0x80
 8003896:	0089      	lsls	r1, r1, #2
 8003898:	430a      	orrs	r2, r1
 800389a:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	699a      	ldr	r2, [r3, #24]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	2180      	movs	r1, #128	; 0x80
 80038a8:	0189      	lsls	r1, r1, #6
 80038aa:	430a      	orrs	r2, r1
 80038ac:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80038ae:	4a0f      	ldr	r2, [pc, #60]	; (80038ec <HAL_RTC_SetAlarm_IT+0x27c>)
 80038b0:	2380      	movs	r3, #128	; 0x80
 80038b2:	58d3      	ldr	r3, [r2, r3]
 80038b4:	490d      	ldr	r1, [pc, #52]	; (80038ec <HAL_RTC_SetAlarm_IT+0x27c>)
 80038b6:	2280      	movs	r2, #128	; 0x80
 80038b8:	0312      	lsls	r2, r2, #12
 80038ba:	4313      	orrs	r3, r2
 80038bc:	2280      	movs	r2, #128	; 0x80
 80038be:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	22ff      	movs	r2, #255	; 0xff
 80038c6:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2229      	movs	r2, #41	; 0x29
 80038cc:	2101      	movs	r1, #1
 80038ce:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2228      	movs	r2, #40	; 0x28
 80038d4:	2100      	movs	r1, #0
 80038d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80038d8:	2300      	movs	r3, #0
}
 80038da:	0018      	movs	r0, r3
 80038dc:	46bd      	mov	sp, r7
 80038de:	b009      	add	sp, #36	; 0x24
 80038e0:	bd90      	pop	{r4, r7, pc}
 80038e2:	46c0      	nop			; (mov r8, r8)
 80038e4:	fffffeff 	.word	0xfffffeff
 80038e8:	fffffdff 	.word	0xfffffdff
 80038ec:	40021800 	.word	0x40021800

080038f0 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b086      	sub	sp, #24
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	60f8      	str	r0, [r7, #12]
 80038f8:	60b9      	str	r1, [r7, #8]
 80038fa:	607a      	str	r2, [r7, #4]
 80038fc:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	2380      	movs	r3, #128	; 0x80
 8003902:	005b      	lsls	r3, r3, #1
 8003904:	429a      	cmp	r2, r3
 8003906:	d144      	bne.n	8003992 <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	2280      	movs	r2, #128	; 0x80
 800390c:	0052      	lsls	r2, r2, #1
 800390e:	625a      	str	r2, [r3, #36]	; 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003916:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800391e:	045b      	lsls	r3, r3, #17
 8003920:	0c5b      	lsrs	r3, r3, #17
 8003922:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	0c1b      	lsrs	r3, r3, #16
 8003928:	b2db      	uxtb	r3, r3
 800392a:	223f      	movs	r2, #63	; 0x3f
 800392c:	4013      	ands	r3, r2
 800392e:	b2da      	uxtb	r2, r3
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	0a1b      	lsrs	r3, r3, #8
 8003938:	b2db      	uxtb	r3, r3
 800393a:	227f      	movs	r2, #127	; 0x7f
 800393c:	4013      	ands	r3, r2
 800393e:	b2da      	uxtb	r2, r3
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	b2db      	uxtb	r3, r3
 8003948:	227f      	movs	r2, #127	; 0x7f
 800394a:	4013      	ands	r3, r2
 800394c:	b2da      	uxtb	r2, r3
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	0d9b      	lsrs	r3, r3, #22
 8003956:	b2db      	uxtb	r3, r3
 8003958:	2201      	movs	r2, #1
 800395a:	4013      	ands	r3, r2
 800395c:	b2da      	uxtb	r2, r3
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	693a      	ldr	r2, [r7, #16]
 8003966:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	0e1b      	lsrs	r3, r3, #24
 800396c:	b2db      	uxtb	r3, r3
 800396e:	223f      	movs	r2, #63	; 0x3f
 8003970:	4013      	ands	r3, r2
 8003972:	b2d9      	uxtb	r1, r3
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	2220      	movs	r2, #32
 8003978:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 800397a:	697a      	ldr	r2, [r7, #20]
 800397c:	2380      	movs	r3, #128	; 0x80
 800397e:	05db      	lsls	r3, r3, #23
 8003980:	401a      	ands	r2, r3
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	4a3b      	ldr	r2, [pc, #236]	; (8003a78 <HAL_RTC_GetAlarm+0x188>)
 800398a:	401a      	ands	r2, r3
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	615a      	str	r2, [r3, #20]
 8003990:	e043      	b.n	8003a1a <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	2280      	movs	r2, #128	; 0x80
 8003996:	0092      	lsls	r2, r2, #2
 8003998:	625a      	str	r2, [r3, #36]	; 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039a0:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039a8:	045b      	lsls	r3, r3, #17
 80039aa:	0c5b      	lsrs	r3, r3, #17
 80039ac:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	0c1b      	lsrs	r3, r3, #16
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	223f      	movs	r2, #63	; 0x3f
 80039b6:	4013      	ands	r3, r2
 80039b8:	b2da      	uxtb	r2, r3
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	0a1b      	lsrs	r3, r3, #8
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	227f      	movs	r2, #127	; 0x7f
 80039c6:	4013      	ands	r3, r2
 80039c8:	b2da      	uxtb	r2, r3
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	227f      	movs	r2, #127	; 0x7f
 80039d4:	4013      	ands	r3, r2
 80039d6:	b2da      	uxtb	r2, r3
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	0d9b      	lsrs	r3, r3, #22
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	2201      	movs	r2, #1
 80039e4:	4013      	ands	r3, r2
 80039e6:	b2da      	uxtb	r2, r3
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	693a      	ldr	r2, [r7, #16]
 80039f0:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	0e1b      	lsrs	r3, r3, #24
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	223f      	movs	r2, #63	; 0x3f
 80039fa:	4013      	ands	r3, r2
 80039fc:	b2d9      	uxtb	r1, r3
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	2220      	movs	r2, #32
 8003a02:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 8003a04:	697a      	ldr	r2, [r7, #20]
 8003a06:	2380      	movs	r3, #128	; 0x80
 8003a08:	05db      	lsls	r3, r3, #23
 8003a0a:	401a      	ands	r2, r3
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	4a19      	ldr	r2, [pc, #100]	; (8003a78 <HAL_RTC_GetAlarm+0x188>)
 8003a14:	401a      	ands	r2, r3
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d125      	bne.n	8003a6c <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	0018      	movs	r0, r3
 8003a26:	f000 f93d 	bl	8003ca4 <RTC_Bcd2ToByte>
 8003a2a:	0003      	movs	r3, r0
 8003a2c:	001a      	movs	r2, r3
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	785b      	ldrb	r3, [r3, #1]
 8003a36:	0018      	movs	r0, r3
 8003a38:	f000 f934 	bl	8003ca4 <RTC_Bcd2ToByte>
 8003a3c:	0003      	movs	r3, r0
 8003a3e:	001a      	movs	r2, r3
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	789b      	ldrb	r3, [r3, #2]
 8003a48:	0018      	movs	r0, r3
 8003a4a:	f000 f92b 	bl	8003ca4 <RTC_Bcd2ToByte>
 8003a4e:	0003      	movs	r3, r0
 8003a50:	001a      	movs	r2, r3
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	2220      	movs	r2, #32
 8003a5a:	5c9b      	ldrb	r3, [r3, r2]
 8003a5c:	0018      	movs	r0, r3
 8003a5e:	f000 f921 	bl	8003ca4 <RTC_Bcd2ToByte>
 8003a62:	0003      	movs	r3, r0
 8003a64:	0019      	movs	r1, r3
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	2220      	movs	r2, #32
 8003a6a:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	0018      	movs	r0, r3
 8003a70:	46bd      	mov	sp, r7
 8003a72:	b006      	add	sp, #24
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	46c0      	nop			; (mov r8, r8)
 8003a78:	80808080 	.word	0x80808080

08003a7c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	699a      	ldr	r2, [r3, #24]
 8003a8a:	2380      	movs	r3, #128	; 0x80
 8003a8c:	015b      	lsls	r3, r3, #5
 8003a8e:	4013      	ands	r3, r2
 8003a90:	d011      	beq.n	8003ab6 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a98:	2201      	movs	r2, #1
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	d00b      	beq.n	8003ab6 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2101      	movs	r1, #1
 8003aaa:	430a      	orrs	r2, r1
 8003aac:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	0018      	movs	r0, r3
 8003ab2:	f7fd f8ff 	bl	8000cb4 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	699a      	ldr	r2, [r3, #24]
 8003abc:	2380      	movs	r3, #128	; 0x80
 8003abe:	019b      	lsls	r3, r3, #6
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	d011      	beq.n	8003ae8 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003aca:	2202      	movs	r2, #2
 8003acc:	4013      	ands	r3, r2
 8003ace:	d00b      	beq.n	8003ae8 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2102      	movs	r1, #2
 8003adc:	430a      	orrs	r2, r1
 8003ade:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	0018      	movs	r0, r3
 8003ae4:	f000 f8fb 	bl	8003cde <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2229      	movs	r2, #41	; 0x29
 8003aec:	2101      	movs	r1, #1
 8003aee:	5499      	strb	r1, [r3, r2]
}
 8003af0:	46c0      	nop			; (mov r8, r8)
 8003af2:	46bd      	mov	sp, r7
 8003af4:	b002      	add	sp, #8
 8003af6:	bd80      	pop	{r7, pc}

08003af8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	68da      	ldr	r2, [r3, #12]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	21a0      	movs	r1, #160	; 0xa0
 8003b0c:	438a      	bics	r2, r1
 8003b0e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003b10:	f7fe f97a 	bl	8001e08 <HAL_GetTick>
 8003b14:	0003      	movs	r3, r0
 8003b16:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8003b18:	e00a      	b.n	8003b30 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003b1a:	f7fe f975 	bl	8001e08 <HAL_GetTick>
 8003b1e:	0002      	movs	r2, r0
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	1ad2      	subs	r2, r2, r3
 8003b24:	23fa      	movs	r3, #250	; 0xfa
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d901      	bls.n	8003b30 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e006      	b.n	8003b3e <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	2220      	movs	r2, #32
 8003b38:	4013      	ands	r3, r2
 8003b3a:	d0ee      	beq.n	8003b1a <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	0018      	movs	r0, r3
 8003b40:	46bd      	mov	sp, r7
 8003b42:	b004      	add	sp, #16
 8003b44:	bd80      	pop	{r7, pc}

08003b46 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003b46:	b580      	push	{r7, lr}
 8003b48:	b084      	sub	sp, #16
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8003b4e:	230f      	movs	r3, #15
 8003b50:	18fb      	adds	r3, r7, r3
 8003b52:	2200      	movs	r2, #0
 8003b54:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	2240      	movs	r2, #64	; 0x40
 8003b5e:	4013      	ands	r3, r2
 8003b60:	d12c      	bne.n	8003bbc <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	68da      	ldr	r2, [r3, #12]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	2180      	movs	r1, #128	; 0x80
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003b72:	f7fe f949 	bl	8001e08 <HAL_GetTick>
 8003b76:	0003      	movs	r3, r0
 8003b78:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003b7a:	e014      	b.n	8003ba6 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8003b7c:	f7fe f944 	bl	8001e08 <HAL_GetTick>
 8003b80:	0002      	movs	r2, r0
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	1ad2      	subs	r2, r2, r3
 8003b86:	200f      	movs	r0, #15
 8003b88:	183b      	adds	r3, r7, r0
 8003b8a:	1839      	adds	r1, r7, r0
 8003b8c:	7809      	ldrb	r1, [r1, #0]
 8003b8e:	7019      	strb	r1, [r3, #0]
 8003b90:	23fa      	movs	r3, #250	; 0xfa
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d906      	bls.n	8003ba6 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8003b98:	183b      	adds	r3, r7, r0
 8003b9a:	2203      	movs	r2, #3
 8003b9c:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2229      	movs	r2, #41	; 0x29
 8003ba2:	2103      	movs	r1, #3
 8003ba4:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	2240      	movs	r2, #64	; 0x40
 8003bae:	4013      	ands	r3, r2
 8003bb0:	d104      	bne.n	8003bbc <RTC_EnterInitMode+0x76>
 8003bb2:	230f      	movs	r3, #15
 8003bb4:	18fb      	adds	r3, r7, r3
 8003bb6:	781b      	ldrb	r3, [r3, #0]
 8003bb8:	2b03      	cmp	r3, #3
 8003bba:	d1df      	bne.n	8003b7c <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003bbc:	230f      	movs	r3, #15
 8003bbe:	18fb      	adds	r3, r7, r3
 8003bc0:	781b      	ldrb	r3, [r3, #0]
}
 8003bc2:	0018      	movs	r0, r3
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	b004      	add	sp, #16
 8003bc8:	bd80      	pop	{r7, pc}
	...

08003bcc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003bcc:	b590      	push	{r4, r7, lr}
 8003bce:	b085      	sub	sp, #20
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bd4:	240f      	movs	r4, #15
 8003bd6:	193b      	adds	r3, r7, r4
 8003bd8:	2200      	movs	r2, #0
 8003bda:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003bdc:	4b1c      	ldr	r3, [pc, #112]	; (8003c50 <RTC_ExitInitMode+0x84>)
 8003bde:	68da      	ldr	r2, [r3, #12]
 8003be0:	4b1b      	ldr	r3, [pc, #108]	; (8003c50 <RTC_ExitInitMode+0x84>)
 8003be2:	2180      	movs	r1, #128	; 0x80
 8003be4:	438a      	bics	r2, r1
 8003be6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8003be8:	4b19      	ldr	r3, [pc, #100]	; (8003c50 <RTC_ExitInitMode+0x84>)
 8003bea:	699b      	ldr	r3, [r3, #24]
 8003bec:	2220      	movs	r2, #32
 8003bee:	4013      	ands	r3, r2
 8003bf0:	d10d      	bne.n	8003c0e <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	0018      	movs	r0, r3
 8003bf6:	f7ff ff7f 	bl	8003af8 <HAL_RTC_WaitForSynchro>
 8003bfa:	1e03      	subs	r3, r0, #0
 8003bfc:	d021      	beq.n	8003c42 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2229      	movs	r2, #41	; 0x29
 8003c02:	2103      	movs	r1, #3
 8003c04:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8003c06:	193b      	adds	r3, r7, r4
 8003c08:	2203      	movs	r2, #3
 8003c0a:	701a      	strb	r2, [r3, #0]
 8003c0c:	e019      	b.n	8003c42 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003c0e:	4b10      	ldr	r3, [pc, #64]	; (8003c50 <RTC_ExitInitMode+0x84>)
 8003c10:	699a      	ldr	r2, [r3, #24]
 8003c12:	4b0f      	ldr	r3, [pc, #60]	; (8003c50 <RTC_ExitInitMode+0x84>)
 8003c14:	2120      	movs	r1, #32
 8003c16:	438a      	bics	r2, r1
 8003c18:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	0018      	movs	r0, r3
 8003c1e:	f7ff ff6b 	bl	8003af8 <HAL_RTC_WaitForSynchro>
 8003c22:	1e03      	subs	r3, r0, #0
 8003c24:	d007      	beq.n	8003c36 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2229      	movs	r2, #41	; 0x29
 8003c2a:	2103      	movs	r1, #3
 8003c2c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8003c2e:	230f      	movs	r3, #15
 8003c30:	18fb      	adds	r3, r7, r3
 8003c32:	2203      	movs	r2, #3
 8003c34:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003c36:	4b06      	ldr	r3, [pc, #24]	; (8003c50 <RTC_ExitInitMode+0x84>)
 8003c38:	699a      	ldr	r2, [r3, #24]
 8003c3a:	4b05      	ldr	r3, [pc, #20]	; (8003c50 <RTC_ExitInitMode+0x84>)
 8003c3c:	2120      	movs	r1, #32
 8003c3e:	430a      	orrs	r2, r1
 8003c40:	619a      	str	r2, [r3, #24]
  }

  return status;
 8003c42:	230f      	movs	r3, #15
 8003c44:	18fb      	adds	r3, r7, r3
 8003c46:	781b      	ldrb	r3, [r3, #0]
}
 8003c48:	0018      	movs	r0, r3
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	b005      	add	sp, #20
 8003c4e:	bd90      	pop	{r4, r7, pc}
 8003c50:	40002800 	.word	0x40002800

08003c54 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b084      	sub	sp, #16
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	0002      	movs	r2, r0
 8003c5c:	1dfb      	adds	r3, r7, #7
 8003c5e:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8003c60:	2300      	movs	r3, #0
 8003c62:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8003c64:	230b      	movs	r3, #11
 8003c66:	18fb      	adds	r3, r7, r3
 8003c68:	1dfa      	adds	r2, r7, #7
 8003c6a:	7812      	ldrb	r2, [r2, #0]
 8003c6c:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8003c6e:	e008      	b.n	8003c82 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	3301      	adds	r3, #1
 8003c74:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8003c76:	220b      	movs	r2, #11
 8003c78:	18bb      	adds	r3, r7, r2
 8003c7a:	18ba      	adds	r2, r7, r2
 8003c7c:	7812      	ldrb	r2, [r2, #0]
 8003c7e:	3a0a      	subs	r2, #10
 8003c80:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8003c82:	210b      	movs	r1, #11
 8003c84:	187b      	adds	r3, r7, r1
 8003c86:	781b      	ldrb	r3, [r3, #0]
 8003c88:	2b09      	cmp	r3, #9
 8003c8a:	d8f1      	bhi.n	8003c70 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	011b      	lsls	r3, r3, #4
 8003c92:	b2da      	uxtb	r2, r3
 8003c94:	187b      	adds	r3, r7, r1
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	b2db      	uxtb	r3, r3
}
 8003c9c:	0018      	movs	r0, r3
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	b004      	add	sp, #16
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	0002      	movs	r2, r0
 8003cac:	1dfb      	adds	r3, r7, #7
 8003cae:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8003cb0:	1dfb      	adds	r3, r7, #7
 8003cb2:	781b      	ldrb	r3, [r3, #0]
 8003cb4:	091b      	lsrs	r3, r3, #4
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	001a      	movs	r2, r3
 8003cba:	0013      	movs	r3, r2
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	189b      	adds	r3, r3, r2
 8003cc0:	005b      	lsls	r3, r3, #1
 8003cc2:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	b2da      	uxtb	r2, r3
 8003cc8:	1dfb      	adds	r3, r7, #7
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	210f      	movs	r1, #15
 8003cce:	400b      	ands	r3, r1
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	18d3      	adds	r3, r2, r3
 8003cd4:	b2db      	uxtb	r3, r3
}
 8003cd6:	0018      	movs	r0, r3
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	b004      	add	sp, #16
 8003cdc:	bd80      	pop	{r7, pc}

08003cde <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003cde:	b580      	push	{r7, lr}
 8003ce0:	b082      	sub	sp, #8
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8003ce6:	46c0      	nop			; (mov r8, r8)
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	b002      	add	sp, #8
 8003cec:	bd80      	pop	{r7, pc}

08003cee <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003cee:	b580      	push	{r7, lr}
 8003cf0:	b082      	sub	sp, #8
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d101      	bne.n	8003d00 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e04a      	b.n	8003d96 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	223d      	movs	r2, #61	; 0x3d
 8003d04:	5c9b      	ldrb	r3, [r3, r2]
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d107      	bne.n	8003d1c <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	223c      	movs	r2, #60	; 0x3c
 8003d10:	2100      	movs	r1, #0
 8003d12:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	0018      	movs	r0, r3
 8003d18:	f7fd fe3a 	bl	8001990 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	223d      	movs	r2, #61	; 0x3d
 8003d20:	2102      	movs	r1, #2
 8003d22:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	3304      	adds	r3, #4
 8003d2c:	0019      	movs	r1, r3
 8003d2e:	0010      	movs	r0, r2
 8003d30:	f000 fade 	bl	80042f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2248      	movs	r2, #72	; 0x48
 8003d38:	2101      	movs	r1, #1
 8003d3a:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	223e      	movs	r2, #62	; 0x3e
 8003d40:	2101      	movs	r1, #1
 8003d42:	5499      	strb	r1, [r3, r2]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	223f      	movs	r2, #63	; 0x3f
 8003d48:	2101      	movs	r1, #1
 8003d4a:	5499      	strb	r1, [r3, r2]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2240      	movs	r2, #64	; 0x40
 8003d50:	2101      	movs	r1, #1
 8003d52:	5499      	strb	r1, [r3, r2]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2241      	movs	r2, #65	; 0x41
 8003d58:	2101      	movs	r1, #1
 8003d5a:	5499      	strb	r1, [r3, r2]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2242      	movs	r2, #66	; 0x42
 8003d60:	2101      	movs	r1, #1
 8003d62:	5499      	strb	r1, [r3, r2]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2243      	movs	r2, #67	; 0x43
 8003d68:	2101      	movs	r1, #1
 8003d6a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2244      	movs	r2, #68	; 0x44
 8003d70:	2101      	movs	r1, #1
 8003d72:	5499      	strb	r1, [r3, r2]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2245      	movs	r2, #69	; 0x45
 8003d78:	2101      	movs	r1, #1
 8003d7a:	5499      	strb	r1, [r3, r2]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2246      	movs	r2, #70	; 0x46
 8003d80:	2101      	movs	r1, #1
 8003d82:	5499      	strb	r1, [r3, r2]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2247      	movs	r2, #71	; 0x47
 8003d88:	2101      	movs	r1, #1
 8003d8a:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	223d      	movs	r2, #61	; 0x3d
 8003d90:	2101      	movs	r1, #1
 8003d92:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d94:	2300      	movs	r3, #0
}
 8003d96:	0018      	movs	r0, r3
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	b002      	add	sp, #8
 8003d9c:	bd80      	pop	{r7, pc}
	...

08003da0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b084      	sub	sp, #16
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	223d      	movs	r2, #61	; 0x3d
 8003dac:	5c9b      	ldrb	r3, [r3, r2]
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d001      	beq.n	8003db8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e035      	b.n	8003e24 <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	223d      	movs	r2, #61	; 0x3d
 8003dbc:	2102      	movs	r1, #2
 8003dbe:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a19      	ldr	r2, [pc, #100]	; (8003e2c <HAL_TIM_Base_Start+0x8c>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d00a      	beq.n	8003de0 <HAL_TIM_Base_Start+0x40>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	2380      	movs	r3, #128	; 0x80
 8003dd0:	05db      	lsls	r3, r3, #23
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	d004      	beq.n	8003de0 <HAL_TIM_Base_Start+0x40>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a15      	ldr	r2, [pc, #84]	; (8003e30 <HAL_TIM_Base_Start+0x90>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d116      	bne.n	8003e0e <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	4a13      	ldr	r2, [pc, #76]	; (8003e34 <HAL_TIM_Base_Start+0x94>)
 8003de8:	4013      	ands	r3, r2
 8003dea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2b06      	cmp	r3, #6
 8003df0:	d016      	beq.n	8003e20 <HAL_TIM_Base_Start+0x80>
 8003df2:	68fa      	ldr	r2, [r7, #12]
 8003df4:	2380      	movs	r3, #128	; 0x80
 8003df6:	025b      	lsls	r3, r3, #9
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d011      	beq.n	8003e20 <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	2101      	movs	r1, #1
 8003e08:	430a      	orrs	r2, r1
 8003e0a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e0c:	e008      	b.n	8003e20 <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2101      	movs	r1, #1
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	601a      	str	r2, [r3, #0]
 8003e1e:	e000      	b.n	8003e22 <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e20:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003e22:	2300      	movs	r3, #0
}
 8003e24:	0018      	movs	r0, r3
 8003e26:	46bd      	mov	sp, r7
 8003e28:	b004      	add	sp, #16
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	40012c00 	.word	0x40012c00
 8003e30:	40000400 	.word	0x40000400
 8003e34:	00010007 	.word	0x00010007

08003e38 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b082      	sub	sp, #8
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	6a1b      	ldr	r3, [r3, #32]
 8003e46:	4a0d      	ldr	r2, [pc, #52]	; (8003e7c <HAL_TIM_Base_Stop+0x44>)
 8003e48:	4013      	ands	r3, r2
 8003e4a:	d10d      	bne.n	8003e68 <HAL_TIM_Base_Stop+0x30>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	6a1b      	ldr	r3, [r3, #32]
 8003e52:	4a0b      	ldr	r2, [pc, #44]	; (8003e80 <HAL_TIM_Base_Stop+0x48>)
 8003e54:	4013      	ands	r3, r2
 8003e56:	d107      	bne.n	8003e68 <HAL_TIM_Base_Stop+0x30>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	2101      	movs	r1, #1
 8003e64:	438a      	bics	r2, r1
 8003e66:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	223d      	movs	r2, #61	; 0x3d
 8003e6c:	2101      	movs	r1, #1
 8003e6e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	0018      	movs	r0, r3
 8003e74:	46bd      	mov	sp, r7
 8003e76:	b002      	add	sp, #8
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	46c0      	nop			; (mov r8, r8)
 8003e7c:	00001111 	.word	0x00001111
 8003e80:	00000444 	.word	0x00000444

08003e84 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d101      	bne.n	8003e96 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e04a      	b.n	8003f2c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	223d      	movs	r2, #61	; 0x3d
 8003e9a:	5c9b      	ldrb	r3, [r3, r2]
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d107      	bne.n	8003eb2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	223c      	movs	r2, #60	; 0x3c
 8003ea6:	2100      	movs	r1, #0
 8003ea8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	0018      	movs	r0, r3
 8003eae:	f7fd fd39 	bl	8001924 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	223d      	movs	r2, #61	; 0x3d
 8003eb6:	2102      	movs	r1, #2
 8003eb8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	3304      	adds	r3, #4
 8003ec2:	0019      	movs	r1, r3
 8003ec4:	0010      	movs	r0, r2
 8003ec6:	f000 fa13 	bl	80042f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2248      	movs	r2, #72	; 0x48
 8003ece:	2101      	movs	r1, #1
 8003ed0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	223e      	movs	r2, #62	; 0x3e
 8003ed6:	2101      	movs	r1, #1
 8003ed8:	5499      	strb	r1, [r3, r2]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	223f      	movs	r2, #63	; 0x3f
 8003ede:	2101      	movs	r1, #1
 8003ee0:	5499      	strb	r1, [r3, r2]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2240      	movs	r2, #64	; 0x40
 8003ee6:	2101      	movs	r1, #1
 8003ee8:	5499      	strb	r1, [r3, r2]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2241      	movs	r2, #65	; 0x41
 8003eee:	2101      	movs	r1, #1
 8003ef0:	5499      	strb	r1, [r3, r2]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2242      	movs	r2, #66	; 0x42
 8003ef6:	2101      	movs	r1, #1
 8003ef8:	5499      	strb	r1, [r3, r2]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2243      	movs	r2, #67	; 0x43
 8003efe:	2101      	movs	r1, #1
 8003f00:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2244      	movs	r2, #68	; 0x44
 8003f06:	2101      	movs	r1, #1
 8003f08:	5499      	strb	r1, [r3, r2]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2245      	movs	r2, #69	; 0x45
 8003f0e:	2101      	movs	r1, #1
 8003f10:	5499      	strb	r1, [r3, r2]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2246      	movs	r2, #70	; 0x46
 8003f16:	2101      	movs	r1, #1
 8003f18:	5499      	strb	r1, [r3, r2]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2247      	movs	r2, #71	; 0x47
 8003f1e:	2101      	movs	r1, #1
 8003f20:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	223d      	movs	r2, #61	; 0x3d
 8003f26:	2101      	movs	r1, #1
 8003f28:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f2a:	2300      	movs	r3, #0
}
 8003f2c:	0018      	movs	r0, r3
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	b002      	add	sp, #8
 8003f32:	bd80      	pop	{r7, pc}

08003f34 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d108      	bne.n	8003f56 <HAL_TIM_PWM_Start+0x22>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	223e      	movs	r2, #62	; 0x3e
 8003f48:	5c9b      	ldrb	r3, [r3, r2]
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	1e5a      	subs	r2, r3, #1
 8003f50:	4193      	sbcs	r3, r2
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	e037      	b.n	8003fc6 <HAL_TIM_PWM_Start+0x92>
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	2b04      	cmp	r3, #4
 8003f5a:	d108      	bne.n	8003f6e <HAL_TIM_PWM_Start+0x3a>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	223f      	movs	r2, #63	; 0x3f
 8003f60:	5c9b      	ldrb	r3, [r3, r2]
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	3b01      	subs	r3, #1
 8003f66:	1e5a      	subs	r2, r3, #1
 8003f68:	4193      	sbcs	r3, r2
 8003f6a:	b2db      	uxtb	r3, r3
 8003f6c:	e02b      	b.n	8003fc6 <HAL_TIM_PWM_Start+0x92>
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	2b08      	cmp	r3, #8
 8003f72:	d108      	bne.n	8003f86 <HAL_TIM_PWM_Start+0x52>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2240      	movs	r2, #64	; 0x40
 8003f78:	5c9b      	ldrb	r3, [r3, r2]
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	3b01      	subs	r3, #1
 8003f7e:	1e5a      	subs	r2, r3, #1
 8003f80:	4193      	sbcs	r3, r2
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	e01f      	b.n	8003fc6 <HAL_TIM_PWM_Start+0x92>
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	2b0c      	cmp	r3, #12
 8003f8a:	d108      	bne.n	8003f9e <HAL_TIM_PWM_Start+0x6a>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2241      	movs	r2, #65	; 0x41
 8003f90:	5c9b      	ldrb	r3, [r3, r2]
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	3b01      	subs	r3, #1
 8003f96:	1e5a      	subs	r2, r3, #1
 8003f98:	4193      	sbcs	r3, r2
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	e013      	b.n	8003fc6 <HAL_TIM_PWM_Start+0x92>
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	2b10      	cmp	r3, #16
 8003fa2:	d108      	bne.n	8003fb6 <HAL_TIM_PWM_Start+0x82>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2242      	movs	r2, #66	; 0x42
 8003fa8:	5c9b      	ldrb	r3, [r3, r2]
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	3b01      	subs	r3, #1
 8003fae:	1e5a      	subs	r2, r3, #1
 8003fb0:	4193      	sbcs	r3, r2
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	e007      	b.n	8003fc6 <HAL_TIM_PWM_Start+0x92>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2243      	movs	r2, #67	; 0x43
 8003fba:	5c9b      	ldrb	r3, [r3, r2]
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	3b01      	subs	r3, #1
 8003fc0:	1e5a      	subs	r2, r3, #1
 8003fc2:	4193      	sbcs	r3, r2
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d001      	beq.n	8003fce <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e081      	b.n	80040d2 <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d104      	bne.n	8003fde <HAL_TIM_PWM_Start+0xaa>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	223e      	movs	r2, #62	; 0x3e
 8003fd8:	2102      	movs	r1, #2
 8003fda:	5499      	strb	r1, [r3, r2]
 8003fdc:	e023      	b.n	8004026 <HAL_TIM_PWM_Start+0xf2>
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	2b04      	cmp	r3, #4
 8003fe2:	d104      	bne.n	8003fee <HAL_TIM_PWM_Start+0xba>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	223f      	movs	r2, #63	; 0x3f
 8003fe8:	2102      	movs	r1, #2
 8003fea:	5499      	strb	r1, [r3, r2]
 8003fec:	e01b      	b.n	8004026 <HAL_TIM_PWM_Start+0xf2>
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	2b08      	cmp	r3, #8
 8003ff2:	d104      	bne.n	8003ffe <HAL_TIM_PWM_Start+0xca>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2240      	movs	r2, #64	; 0x40
 8003ff8:	2102      	movs	r1, #2
 8003ffa:	5499      	strb	r1, [r3, r2]
 8003ffc:	e013      	b.n	8004026 <HAL_TIM_PWM_Start+0xf2>
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	2b0c      	cmp	r3, #12
 8004002:	d104      	bne.n	800400e <HAL_TIM_PWM_Start+0xda>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2241      	movs	r2, #65	; 0x41
 8004008:	2102      	movs	r1, #2
 800400a:	5499      	strb	r1, [r3, r2]
 800400c:	e00b      	b.n	8004026 <HAL_TIM_PWM_Start+0xf2>
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	2b10      	cmp	r3, #16
 8004012:	d104      	bne.n	800401e <HAL_TIM_PWM_Start+0xea>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2242      	movs	r2, #66	; 0x42
 8004018:	2102      	movs	r1, #2
 800401a:	5499      	strb	r1, [r3, r2]
 800401c:	e003      	b.n	8004026 <HAL_TIM_PWM_Start+0xf2>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2243      	movs	r2, #67	; 0x43
 8004022:	2102      	movs	r1, #2
 8004024:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	6839      	ldr	r1, [r7, #0]
 800402c:	2201      	movs	r2, #1
 800402e:	0018      	movs	r0, r3
 8004030:	f000 fc70 	bl	8004914 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a28      	ldr	r2, [pc, #160]	; (80040dc <HAL_TIM_PWM_Start+0x1a8>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d009      	beq.n	8004052 <HAL_TIM_PWM_Start+0x11e>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a27      	ldr	r2, [pc, #156]	; (80040e0 <HAL_TIM_PWM_Start+0x1ac>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d004      	beq.n	8004052 <HAL_TIM_PWM_Start+0x11e>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a25      	ldr	r2, [pc, #148]	; (80040e4 <HAL_TIM_PWM_Start+0x1b0>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d101      	bne.n	8004056 <HAL_TIM_PWM_Start+0x122>
 8004052:	2301      	movs	r3, #1
 8004054:	e000      	b.n	8004058 <HAL_TIM_PWM_Start+0x124>
 8004056:	2300      	movs	r3, #0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d008      	beq.n	800406e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	2180      	movs	r1, #128	; 0x80
 8004068:	0209      	lsls	r1, r1, #8
 800406a:	430a      	orrs	r2, r1
 800406c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a1a      	ldr	r2, [pc, #104]	; (80040dc <HAL_TIM_PWM_Start+0x1a8>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d00a      	beq.n	800408e <HAL_TIM_PWM_Start+0x15a>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	2380      	movs	r3, #128	; 0x80
 800407e:	05db      	lsls	r3, r3, #23
 8004080:	429a      	cmp	r2, r3
 8004082:	d004      	beq.n	800408e <HAL_TIM_PWM_Start+0x15a>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a17      	ldr	r2, [pc, #92]	; (80040e8 <HAL_TIM_PWM_Start+0x1b4>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d116      	bne.n	80040bc <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	4a15      	ldr	r2, [pc, #84]	; (80040ec <HAL_TIM_PWM_Start+0x1b8>)
 8004096:	4013      	ands	r3, r2
 8004098:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2b06      	cmp	r3, #6
 800409e:	d016      	beq.n	80040ce <HAL_TIM_PWM_Start+0x19a>
 80040a0:	68fa      	ldr	r2, [r7, #12]
 80040a2:	2380      	movs	r3, #128	; 0x80
 80040a4:	025b      	lsls	r3, r3, #9
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d011      	beq.n	80040ce <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2101      	movs	r1, #1
 80040b6:	430a      	orrs	r2, r1
 80040b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040ba:	e008      	b.n	80040ce <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2101      	movs	r1, #1
 80040c8:	430a      	orrs	r2, r1
 80040ca:	601a      	str	r2, [r3, #0]
 80040cc:	e000      	b.n	80040d0 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040ce:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	0018      	movs	r0, r3
 80040d4:	46bd      	mov	sp, r7
 80040d6:	b004      	add	sp, #16
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	46c0      	nop			; (mov r8, r8)
 80040dc:	40012c00 	.word	0x40012c00
 80040e0:	40014400 	.word	0x40014400
 80040e4:	40014800 	.word	0x40014800
 80040e8:	40000400 	.word	0x40000400
 80040ec:	00010007 	.word	0x00010007

080040f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b086      	sub	sp, #24
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	60b9      	str	r1, [r7, #8]
 80040fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040fc:	2317      	movs	r3, #23
 80040fe:	18fb      	adds	r3, r7, r3
 8004100:	2200      	movs	r2, #0
 8004102:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	223c      	movs	r2, #60	; 0x3c
 8004108:	5c9b      	ldrb	r3, [r3, r2]
 800410a:	2b01      	cmp	r3, #1
 800410c:	d101      	bne.n	8004112 <HAL_TIM_PWM_ConfigChannel+0x22>
 800410e:	2302      	movs	r3, #2
 8004110:	e0e5      	b.n	80042de <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	223c      	movs	r2, #60	; 0x3c
 8004116:	2101      	movs	r1, #1
 8004118:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2b14      	cmp	r3, #20
 800411e:	d900      	bls.n	8004122 <HAL_TIM_PWM_ConfigChannel+0x32>
 8004120:	e0d1      	b.n	80042c6 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	009a      	lsls	r2, r3, #2
 8004126:	4b70      	ldr	r3, [pc, #448]	; (80042e8 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8004128:	18d3      	adds	r3, r2, r3
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	68ba      	ldr	r2, [r7, #8]
 8004134:	0011      	movs	r1, r2
 8004136:	0018      	movs	r0, r3
 8004138:	f000 f950 	bl	80043dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	699a      	ldr	r2, [r3, #24]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2108      	movs	r1, #8
 8004148:	430a      	orrs	r2, r1
 800414a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	699a      	ldr	r2, [r3, #24]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	2104      	movs	r1, #4
 8004158:	438a      	bics	r2, r1
 800415a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	6999      	ldr	r1, [r3, #24]
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	691a      	ldr	r2, [r3, #16]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	430a      	orrs	r2, r1
 800416c:	619a      	str	r2, [r3, #24]
      break;
 800416e:	e0af      	b.n	80042d0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	68ba      	ldr	r2, [r7, #8]
 8004176:	0011      	movs	r1, r2
 8004178:	0018      	movs	r0, r3
 800417a:	f000 f9af 	bl	80044dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	699a      	ldr	r2, [r3, #24]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2180      	movs	r1, #128	; 0x80
 800418a:	0109      	lsls	r1, r1, #4
 800418c:	430a      	orrs	r2, r1
 800418e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	699a      	ldr	r2, [r3, #24]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4954      	ldr	r1, [pc, #336]	; (80042ec <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800419c:	400a      	ands	r2, r1
 800419e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	6999      	ldr	r1, [r3, #24]
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	021a      	lsls	r2, r3, #8
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	430a      	orrs	r2, r1
 80041b2:	619a      	str	r2, [r3, #24]
      break;
 80041b4:	e08c      	b.n	80042d0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	68ba      	ldr	r2, [r7, #8]
 80041bc:	0011      	movs	r1, r2
 80041be:	0018      	movs	r0, r3
 80041c0:	f000 fa0a 	bl	80045d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	69da      	ldr	r2, [r3, #28]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2108      	movs	r1, #8
 80041d0:	430a      	orrs	r2, r1
 80041d2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	69da      	ldr	r2, [r3, #28]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	2104      	movs	r1, #4
 80041e0:	438a      	bics	r2, r1
 80041e2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	69d9      	ldr	r1, [r3, #28]
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	691a      	ldr	r2, [r3, #16]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	430a      	orrs	r2, r1
 80041f4:	61da      	str	r2, [r3, #28]
      break;
 80041f6:	e06b      	b.n	80042d0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	68ba      	ldr	r2, [r7, #8]
 80041fe:	0011      	movs	r1, r2
 8004200:	0018      	movs	r0, r3
 8004202:	f000 fa6b 	bl	80046dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	69da      	ldr	r2, [r3, #28]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	2180      	movs	r1, #128	; 0x80
 8004212:	0109      	lsls	r1, r1, #4
 8004214:	430a      	orrs	r2, r1
 8004216:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	69da      	ldr	r2, [r3, #28]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4932      	ldr	r1, [pc, #200]	; (80042ec <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004224:	400a      	ands	r2, r1
 8004226:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	69d9      	ldr	r1, [r3, #28]
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	691b      	ldr	r3, [r3, #16]
 8004232:	021a      	lsls	r2, r3, #8
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	430a      	orrs	r2, r1
 800423a:	61da      	str	r2, [r3, #28]
      break;
 800423c:	e048      	b.n	80042d0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	68ba      	ldr	r2, [r7, #8]
 8004244:	0011      	movs	r1, r2
 8004246:	0018      	movs	r0, r3
 8004248:	f000 faac 	bl	80047a4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	2108      	movs	r1, #8
 8004258:	430a      	orrs	r2, r1
 800425a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	2104      	movs	r1, #4
 8004268:	438a      	bics	r2, r1
 800426a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	691a      	ldr	r2, [r3, #16]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	430a      	orrs	r2, r1
 800427c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800427e:	e027      	b.n	80042d0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68ba      	ldr	r2, [r7, #8]
 8004286:	0011      	movs	r1, r2
 8004288:	0018      	movs	r0, r3
 800428a:	f000 fae5 	bl	8004858 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	2180      	movs	r1, #128	; 0x80
 800429a:	0109      	lsls	r1, r1, #4
 800429c:	430a      	orrs	r2, r1
 800429e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4910      	ldr	r1, [pc, #64]	; (80042ec <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80042ac:	400a      	ands	r2, r1
 80042ae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	691b      	ldr	r3, [r3, #16]
 80042ba:	021a      	lsls	r2, r3, #8
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	430a      	orrs	r2, r1
 80042c2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80042c4:	e004      	b.n	80042d0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80042c6:	2317      	movs	r3, #23
 80042c8:	18fb      	adds	r3, r7, r3
 80042ca:	2201      	movs	r2, #1
 80042cc:	701a      	strb	r2, [r3, #0]
      break;
 80042ce:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	223c      	movs	r2, #60	; 0x3c
 80042d4:	2100      	movs	r1, #0
 80042d6:	5499      	strb	r1, [r3, r2]

  return status;
 80042d8:	2317      	movs	r3, #23
 80042da:	18fb      	adds	r3, r7, r3
 80042dc:	781b      	ldrb	r3, [r3, #0]
}
 80042de:	0018      	movs	r0, r3
 80042e0:	46bd      	mov	sp, r7
 80042e2:	b006      	add	sp, #24
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	46c0      	nop			; (mov r8, r8)
 80042e8:	08006a30 	.word	0x08006a30
 80042ec:	fffffbff 	.word	0xfffffbff

080042f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	4a30      	ldr	r2, [pc, #192]	; (80043c4 <TIM_Base_SetConfig+0xd4>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d008      	beq.n	800431a <TIM_Base_SetConfig+0x2a>
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	2380      	movs	r3, #128	; 0x80
 800430c:	05db      	lsls	r3, r3, #23
 800430e:	429a      	cmp	r2, r3
 8004310:	d003      	beq.n	800431a <TIM_Base_SetConfig+0x2a>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a2c      	ldr	r2, [pc, #176]	; (80043c8 <TIM_Base_SetConfig+0xd8>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d108      	bne.n	800432c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2270      	movs	r2, #112	; 0x70
 800431e:	4393      	bics	r3, r2
 8004320:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	68fa      	ldr	r2, [r7, #12]
 8004328:	4313      	orrs	r3, r2
 800432a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	4a25      	ldr	r2, [pc, #148]	; (80043c4 <TIM_Base_SetConfig+0xd4>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d014      	beq.n	800435e <TIM_Base_SetConfig+0x6e>
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	2380      	movs	r3, #128	; 0x80
 8004338:	05db      	lsls	r3, r3, #23
 800433a:	429a      	cmp	r2, r3
 800433c:	d00f      	beq.n	800435e <TIM_Base_SetConfig+0x6e>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a21      	ldr	r2, [pc, #132]	; (80043c8 <TIM_Base_SetConfig+0xd8>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d00b      	beq.n	800435e <TIM_Base_SetConfig+0x6e>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	4a20      	ldr	r2, [pc, #128]	; (80043cc <TIM_Base_SetConfig+0xdc>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d007      	beq.n	800435e <TIM_Base_SetConfig+0x6e>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a1f      	ldr	r2, [pc, #124]	; (80043d0 <TIM_Base_SetConfig+0xe0>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d003      	beq.n	800435e <TIM_Base_SetConfig+0x6e>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a1e      	ldr	r2, [pc, #120]	; (80043d4 <TIM_Base_SetConfig+0xe4>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d108      	bne.n	8004370 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	4a1d      	ldr	r2, [pc, #116]	; (80043d8 <TIM_Base_SetConfig+0xe8>)
 8004362:	4013      	ands	r3, r2
 8004364:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	68fa      	ldr	r2, [r7, #12]
 800436c:	4313      	orrs	r3, r2
 800436e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2280      	movs	r2, #128	; 0x80
 8004374:	4393      	bics	r3, r2
 8004376:	001a      	movs	r2, r3
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	695b      	ldr	r3, [r3, #20]
 800437c:	4313      	orrs	r3, r2
 800437e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	68fa      	ldr	r2, [r7, #12]
 8004384:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	689a      	ldr	r2, [r3, #8]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a0a      	ldr	r2, [pc, #40]	; (80043c4 <TIM_Base_SetConfig+0xd4>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d007      	beq.n	80043ae <TIM_Base_SetConfig+0xbe>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a0b      	ldr	r2, [pc, #44]	; (80043d0 <TIM_Base_SetConfig+0xe0>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d003      	beq.n	80043ae <TIM_Base_SetConfig+0xbe>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4a0a      	ldr	r2, [pc, #40]	; (80043d4 <TIM_Base_SetConfig+0xe4>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d103      	bne.n	80043b6 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	691a      	ldr	r2, [r3, #16]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2201      	movs	r2, #1
 80043ba:	615a      	str	r2, [r3, #20]
}
 80043bc:	46c0      	nop			; (mov r8, r8)
 80043be:	46bd      	mov	sp, r7
 80043c0:	b004      	add	sp, #16
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	40012c00 	.word	0x40012c00
 80043c8:	40000400 	.word	0x40000400
 80043cc:	40002000 	.word	0x40002000
 80043d0:	40014400 	.word	0x40014400
 80043d4:	40014800 	.word	0x40014800
 80043d8:	fffffcff 	.word	0xfffffcff

080043dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b086      	sub	sp, #24
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
 80043e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a1b      	ldr	r3, [r3, #32]
 80043ea:	2201      	movs	r2, #1
 80043ec:	4393      	bics	r3, r2
 80043ee:	001a      	movs	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6a1b      	ldr	r3, [r3, #32]
 80043f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	699b      	ldr	r3, [r3, #24]
 8004404:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	4a2e      	ldr	r2, [pc, #184]	; (80044c4 <TIM_OC1_SetConfig+0xe8>)
 800440a:	4013      	ands	r3, r2
 800440c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2203      	movs	r2, #3
 8004412:	4393      	bics	r3, r2
 8004414:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	68fa      	ldr	r2, [r7, #12]
 800441c:	4313      	orrs	r3, r2
 800441e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	2202      	movs	r2, #2
 8004424:	4393      	bics	r3, r2
 8004426:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	697a      	ldr	r2, [r7, #20]
 800442e:	4313      	orrs	r3, r2
 8004430:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a24      	ldr	r2, [pc, #144]	; (80044c8 <TIM_OC1_SetConfig+0xec>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d007      	beq.n	800444a <TIM_OC1_SetConfig+0x6e>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4a23      	ldr	r2, [pc, #140]	; (80044cc <TIM_OC1_SetConfig+0xf0>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d003      	beq.n	800444a <TIM_OC1_SetConfig+0x6e>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	4a22      	ldr	r2, [pc, #136]	; (80044d0 <TIM_OC1_SetConfig+0xf4>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d10c      	bne.n	8004464 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	2208      	movs	r2, #8
 800444e:	4393      	bics	r3, r2
 8004450:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	697a      	ldr	r2, [r7, #20]
 8004458:	4313      	orrs	r3, r2
 800445a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	2204      	movs	r2, #4
 8004460:	4393      	bics	r3, r2
 8004462:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4a18      	ldr	r2, [pc, #96]	; (80044c8 <TIM_OC1_SetConfig+0xec>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d007      	beq.n	800447c <TIM_OC1_SetConfig+0xa0>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4a17      	ldr	r2, [pc, #92]	; (80044cc <TIM_OC1_SetConfig+0xf0>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d003      	beq.n	800447c <TIM_OC1_SetConfig+0xa0>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a16      	ldr	r2, [pc, #88]	; (80044d0 <TIM_OC1_SetConfig+0xf4>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d111      	bne.n	80044a0 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	4a15      	ldr	r2, [pc, #84]	; (80044d4 <TIM_OC1_SetConfig+0xf8>)
 8004480:	4013      	ands	r3, r2
 8004482:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	4a14      	ldr	r2, [pc, #80]	; (80044d8 <TIM_OC1_SetConfig+0xfc>)
 8004488:	4013      	ands	r3, r2
 800448a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	695b      	ldr	r3, [r3, #20]
 8004490:	693a      	ldr	r2, [r7, #16]
 8004492:	4313      	orrs	r3, r2
 8004494:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	699b      	ldr	r3, [r3, #24]
 800449a:	693a      	ldr	r2, [r7, #16]
 800449c:	4313      	orrs	r3, r2
 800449e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	693a      	ldr	r2, [r7, #16]
 80044a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	68fa      	ldr	r2, [r7, #12]
 80044aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	685a      	ldr	r2, [r3, #4]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	697a      	ldr	r2, [r7, #20]
 80044b8:	621a      	str	r2, [r3, #32]
}
 80044ba:	46c0      	nop			; (mov r8, r8)
 80044bc:	46bd      	mov	sp, r7
 80044be:	b006      	add	sp, #24
 80044c0:	bd80      	pop	{r7, pc}
 80044c2:	46c0      	nop			; (mov r8, r8)
 80044c4:	fffeff8f 	.word	0xfffeff8f
 80044c8:	40012c00 	.word	0x40012c00
 80044cc:	40014400 	.word	0x40014400
 80044d0:	40014800 	.word	0x40014800
 80044d4:	fffffeff 	.word	0xfffffeff
 80044d8:	fffffdff 	.word	0xfffffdff

080044dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b086      	sub	sp, #24
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a1b      	ldr	r3, [r3, #32]
 80044ea:	2210      	movs	r2, #16
 80044ec:	4393      	bics	r3, r2
 80044ee:	001a      	movs	r2, r3
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a1b      	ldr	r3, [r3, #32]
 80044f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	699b      	ldr	r3, [r3, #24]
 8004504:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	4a2c      	ldr	r2, [pc, #176]	; (80045bc <TIM_OC2_SetConfig+0xe0>)
 800450a:	4013      	ands	r3, r2
 800450c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	4a2b      	ldr	r2, [pc, #172]	; (80045c0 <TIM_OC2_SetConfig+0xe4>)
 8004512:	4013      	ands	r3, r2
 8004514:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	021b      	lsls	r3, r3, #8
 800451c:	68fa      	ldr	r2, [r7, #12]
 800451e:	4313      	orrs	r3, r2
 8004520:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	2220      	movs	r2, #32
 8004526:	4393      	bics	r3, r2
 8004528:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	011b      	lsls	r3, r3, #4
 8004530:	697a      	ldr	r2, [r7, #20]
 8004532:	4313      	orrs	r3, r2
 8004534:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a22      	ldr	r2, [pc, #136]	; (80045c4 <TIM_OC2_SetConfig+0xe8>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d10d      	bne.n	800455a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	2280      	movs	r2, #128	; 0x80
 8004542:	4393      	bics	r3, r2
 8004544:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	011b      	lsls	r3, r3, #4
 800454c:	697a      	ldr	r2, [r7, #20]
 800454e:	4313      	orrs	r3, r2
 8004550:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	2240      	movs	r2, #64	; 0x40
 8004556:	4393      	bics	r3, r2
 8004558:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4a19      	ldr	r2, [pc, #100]	; (80045c4 <TIM_OC2_SetConfig+0xe8>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d007      	beq.n	8004572 <TIM_OC2_SetConfig+0x96>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	4a18      	ldr	r2, [pc, #96]	; (80045c8 <TIM_OC2_SetConfig+0xec>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d003      	beq.n	8004572 <TIM_OC2_SetConfig+0x96>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a17      	ldr	r2, [pc, #92]	; (80045cc <TIM_OC2_SetConfig+0xf0>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d113      	bne.n	800459a <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	4a16      	ldr	r2, [pc, #88]	; (80045d0 <TIM_OC2_SetConfig+0xf4>)
 8004576:	4013      	ands	r3, r2
 8004578:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	4a15      	ldr	r2, [pc, #84]	; (80045d4 <TIM_OC2_SetConfig+0xf8>)
 800457e:	4013      	ands	r3, r2
 8004580:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	695b      	ldr	r3, [r3, #20]
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	693a      	ldr	r2, [r7, #16]
 800458a:	4313      	orrs	r3, r2
 800458c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	699b      	ldr	r3, [r3, #24]
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	693a      	ldr	r2, [r7, #16]
 8004596:	4313      	orrs	r3, r2
 8004598:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	693a      	ldr	r2, [r7, #16]
 800459e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	68fa      	ldr	r2, [r7, #12]
 80045a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	685a      	ldr	r2, [r3, #4]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	697a      	ldr	r2, [r7, #20]
 80045b2:	621a      	str	r2, [r3, #32]
}
 80045b4:	46c0      	nop			; (mov r8, r8)
 80045b6:	46bd      	mov	sp, r7
 80045b8:	b006      	add	sp, #24
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	feff8fff 	.word	0xfeff8fff
 80045c0:	fffffcff 	.word	0xfffffcff
 80045c4:	40012c00 	.word	0x40012c00
 80045c8:	40014400 	.word	0x40014400
 80045cc:	40014800 	.word	0x40014800
 80045d0:	fffffbff 	.word	0xfffffbff
 80045d4:	fffff7ff 	.word	0xfffff7ff

080045d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b086      	sub	sp, #24
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a1b      	ldr	r3, [r3, #32]
 80045e6:	4a33      	ldr	r2, [pc, #204]	; (80046b4 <TIM_OC3_SetConfig+0xdc>)
 80045e8:	401a      	ands	r2, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6a1b      	ldr	r3, [r3, #32]
 80045f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	4a2d      	ldr	r2, [pc, #180]	; (80046b8 <TIM_OC3_SetConfig+0xe0>)
 8004604:	4013      	ands	r3, r2
 8004606:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2203      	movs	r2, #3
 800460c:	4393      	bics	r3, r2
 800460e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68fa      	ldr	r2, [r7, #12]
 8004616:	4313      	orrs	r3, r2
 8004618:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	4a27      	ldr	r2, [pc, #156]	; (80046bc <TIM_OC3_SetConfig+0xe4>)
 800461e:	4013      	ands	r3, r2
 8004620:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	021b      	lsls	r3, r3, #8
 8004628:	697a      	ldr	r2, [r7, #20]
 800462a:	4313      	orrs	r3, r2
 800462c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a23      	ldr	r2, [pc, #140]	; (80046c0 <TIM_OC3_SetConfig+0xe8>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d10d      	bne.n	8004652 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	4a22      	ldr	r2, [pc, #136]	; (80046c4 <TIM_OC3_SetConfig+0xec>)
 800463a:	4013      	ands	r3, r2
 800463c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	021b      	lsls	r3, r3, #8
 8004644:	697a      	ldr	r2, [r7, #20]
 8004646:	4313      	orrs	r3, r2
 8004648:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	4a1e      	ldr	r2, [pc, #120]	; (80046c8 <TIM_OC3_SetConfig+0xf0>)
 800464e:	4013      	ands	r3, r2
 8004650:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a1a      	ldr	r2, [pc, #104]	; (80046c0 <TIM_OC3_SetConfig+0xe8>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d007      	beq.n	800466a <TIM_OC3_SetConfig+0x92>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a1b      	ldr	r2, [pc, #108]	; (80046cc <TIM_OC3_SetConfig+0xf4>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d003      	beq.n	800466a <TIM_OC3_SetConfig+0x92>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	4a1a      	ldr	r2, [pc, #104]	; (80046d0 <TIM_OC3_SetConfig+0xf8>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d113      	bne.n	8004692 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	4a19      	ldr	r2, [pc, #100]	; (80046d4 <TIM_OC3_SetConfig+0xfc>)
 800466e:	4013      	ands	r3, r2
 8004670:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	4a18      	ldr	r2, [pc, #96]	; (80046d8 <TIM_OC3_SetConfig+0x100>)
 8004676:	4013      	ands	r3, r2
 8004678:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	695b      	ldr	r3, [r3, #20]
 800467e:	011b      	lsls	r3, r3, #4
 8004680:	693a      	ldr	r2, [r7, #16]
 8004682:	4313      	orrs	r3, r2
 8004684:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	699b      	ldr	r3, [r3, #24]
 800468a:	011b      	lsls	r3, r3, #4
 800468c:	693a      	ldr	r2, [r7, #16]
 800468e:	4313      	orrs	r3, r2
 8004690:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	68fa      	ldr	r2, [r7, #12]
 800469c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	685a      	ldr	r2, [r3, #4]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	697a      	ldr	r2, [r7, #20]
 80046aa:	621a      	str	r2, [r3, #32]
}
 80046ac:	46c0      	nop			; (mov r8, r8)
 80046ae:	46bd      	mov	sp, r7
 80046b0:	b006      	add	sp, #24
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	fffffeff 	.word	0xfffffeff
 80046b8:	fffeff8f 	.word	0xfffeff8f
 80046bc:	fffffdff 	.word	0xfffffdff
 80046c0:	40012c00 	.word	0x40012c00
 80046c4:	fffff7ff 	.word	0xfffff7ff
 80046c8:	fffffbff 	.word	0xfffffbff
 80046cc:	40014400 	.word	0x40014400
 80046d0:	40014800 	.word	0x40014800
 80046d4:	ffffefff 	.word	0xffffefff
 80046d8:	ffffdfff 	.word	0xffffdfff

080046dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b086      	sub	sp, #24
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6a1b      	ldr	r3, [r3, #32]
 80046ea:	4a26      	ldr	r2, [pc, #152]	; (8004784 <TIM_OC4_SetConfig+0xa8>)
 80046ec:	401a      	ands	r2, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6a1b      	ldr	r3, [r3, #32]
 80046f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	69db      	ldr	r3, [r3, #28]
 8004702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	4a20      	ldr	r2, [pc, #128]	; (8004788 <TIM_OC4_SetConfig+0xac>)
 8004708:	4013      	ands	r3, r2
 800470a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	4a1f      	ldr	r2, [pc, #124]	; (800478c <TIM_OC4_SetConfig+0xb0>)
 8004710:	4013      	ands	r3, r2
 8004712:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	021b      	lsls	r3, r3, #8
 800471a:	68fa      	ldr	r2, [r7, #12]
 800471c:	4313      	orrs	r3, r2
 800471e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	4a1b      	ldr	r2, [pc, #108]	; (8004790 <TIM_OC4_SetConfig+0xb4>)
 8004724:	4013      	ands	r3, r2
 8004726:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	031b      	lsls	r3, r3, #12
 800472e:	693a      	ldr	r2, [r7, #16]
 8004730:	4313      	orrs	r3, r2
 8004732:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a17      	ldr	r2, [pc, #92]	; (8004794 <TIM_OC4_SetConfig+0xb8>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d007      	beq.n	800474c <TIM_OC4_SetConfig+0x70>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4a16      	ldr	r2, [pc, #88]	; (8004798 <TIM_OC4_SetConfig+0xbc>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d003      	beq.n	800474c <TIM_OC4_SetConfig+0x70>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4a15      	ldr	r2, [pc, #84]	; (800479c <TIM_OC4_SetConfig+0xc0>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d109      	bne.n	8004760 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	4a14      	ldr	r2, [pc, #80]	; (80047a0 <TIM_OC4_SetConfig+0xc4>)
 8004750:	4013      	ands	r3, r2
 8004752:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	695b      	ldr	r3, [r3, #20]
 8004758:	019b      	lsls	r3, r3, #6
 800475a:	697a      	ldr	r2, [r7, #20]
 800475c:	4313      	orrs	r3, r2
 800475e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	697a      	ldr	r2, [r7, #20]
 8004764:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	68fa      	ldr	r2, [r7, #12]
 800476a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	685a      	ldr	r2, [r3, #4]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	693a      	ldr	r2, [r7, #16]
 8004778:	621a      	str	r2, [r3, #32]
}
 800477a:	46c0      	nop			; (mov r8, r8)
 800477c:	46bd      	mov	sp, r7
 800477e:	b006      	add	sp, #24
 8004780:	bd80      	pop	{r7, pc}
 8004782:	46c0      	nop			; (mov r8, r8)
 8004784:	ffffefff 	.word	0xffffefff
 8004788:	feff8fff 	.word	0xfeff8fff
 800478c:	fffffcff 	.word	0xfffffcff
 8004790:	ffffdfff 	.word	0xffffdfff
 8004794:	40012c00 	.word	0x40012c00
 8004798:	40014400 	.word	0x40014400
 800479c:	40014800 	.word	0x40014800
 80047a0:	ffffbfff 	.word	0xffffbfff

080047a4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b086      	sub	sp, #24
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	4a23      	ldr	r2, [pc, #140]	; (8004840 <TIM_OC5_SetConfig+0x9c>)
 80047b4:	401a      	ands	r2, r3
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a1b      	ldr	r3, [r3, #32]
 80047be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	4a1d      	ldr	r2, [pc, #116]	; (8004844 <TIM_OC5_SetConfig+0xa0>)
 80047d0:	4013      	ands	r3, r2
 80047d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	68fa      	ldr	r2, [r7, #12]
 80047da:	4313      	orrs	r3, r2
 80047dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	4a19      	ldr	r2, [pc, #100]	; (8004848 <TIM_OC5_SetConfig+0xa4>)
 80047e2:	4013      	ands	r3, r2
 80047e4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	041b      	lsls	r3, r3, #16
 80047ec:	693a      	ldr	r2, [r7, #16]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a15      	ldr	r2, [pc, #84]	; (800484c <TIM_OC5_SetConfig+0xa8>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d007      	beq.n	800480a <TIM_OC5_SetConfig+0x66>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a14      	ldr	r2, [pc, #80]	; (8004850 <TIM_OC5_SetConfig+0xac>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d003      	beq.n	800480a <TIM_OC5_SetConfig+0x66>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a13      	ldr	r2, [pc, #76]	; (8004854 <TIM_OC5_SetConfig+0xb0>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d109      	bne.n	800481e <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	4a0c      	ldr	r2, [pc, #48]	; (8004840 <TIM_OC5_SetConfig+0x9c>)
 800480e:	4013      	ands	r3, r2
 8004810:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	695b      	ldr	r3, [r3, #20]
 8004816:	021b      	lsls	r3, r3, #8
 8004818:	697a      	ldr	r2, [r7, #20]
 800481a:	4313      	orrs	r3, r2
 800481c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	697a      	ldr	r2, [r7, #20]
 8004822:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	68fa      	ldr	r2, [r7, #12]
 8004828:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	685a      	ldr	r2, [r3, #4]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	693a      	ldr	r2, [r7, #16]
 8004836:	621a      	str	r2, [r3, #32]
}
 8004838:	46c0      	nop			; (mov r8, r8)
 800483a:	46bd      	mov	sp, r7
 800483c:	b006      	add	sp, #24
 800483e:	bd80      	pop	{r7, pc}
 8004840:	fffeffff 	.word	0xfffeffff
 8004844:	fffeff8f 	.word	0xfffeff8f
 8004848:	fffdffff 	.word	0xfffdffff
 800484c:	40012c00 	.word	0x40012c00
 8004850:	40014400 	.word	0x40014400
 8004854:	40014800 	.word	0x40014800

08004858 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b086      	sub	sp, #24
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
 8004860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	4a24      	ldr	r2, [pc, #144]	; (80048f8 <TIM_OC6_SetConfig+0xa0>)
 8004868:	401a      	ands	r2, r3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a1b      	ldr	r3, [r3, #32]
 8004872:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800487e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	4a1e      	ldr	r2, [pc, #120]	; (80048fc <TIM_OC6_SetConfig+0xa4>)
 8004884:	4013      	ands	r3, r2
 8004886:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	021b      	lsls	r3, r3, #8
 800488e:	68fa      	ldr	r2, [r7, #12]
 8004890:	4313      	orrs	r3, r2
 8004892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	4a1a      	ldr	r2, [pc, #104]	; (8004900 <TIM_OC6_SetConfig+0xa8>)
 8004898:	4013      	ands	r3, r2
 800489a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	051b      	lsls	r3, r3, #20
 80048a2:	693a      	ldr	r2, [r7, #16]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4a16      	ldr	r2, [pc, #88]	; (8004904 <TIM_OC6_SetConfig+0xac>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d007      	beq.n	80048c0 <TIM_OC6_SetConfig+0x68>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	4a15      	ldr	r2, [pc, #84]	; (8004908 <TIM_OC6_SetConfig+0xb0>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d003      	beq.n	80048c0 <TIM_OC6_SetConfig+0x68>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	4a14      	ldr	r2, [pc, #80]	; (800490c <TIM_OC6_SetConfig+0xb4>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d109      	bne.n	80048d4 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	4a13      	ldr	r2, [pc, #76]	; (8004910 <TIM_OC6_SetConfig+0xb8>)
 80048c4:	4013      	ands	r3, r2
 80048c6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	695b      	ldr	r3, [r3, #20]
 80048cc:	029b      	lsls	r3, r3, #10
 80048ce:	697a      	ldr	r2, [r7, #20]
 80048d0:	4313      	orrs	r3, r2
 80048d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	697a      	ldr	r2, [r7, #20]
 80048d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	68fa      	ldr	r2, [r7, #12]
 80048de:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	685a      	ldr	r2, [r3, #4]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	693a      	ldr	r2, [r7, #16]
 80048ec:	621a      	str	r2, [r3, #32]
}
 80048ee:	46c0      	nop			; (mov r8, r8)
 80048f0:	46bd      	mov	sp, r7
 80048f2:	b006      	add	sp, #24
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	46c0      	nop			; (mov r8, r8)
 80048f8:	ffefffff 	.word	0xffefffff
 80048fc:	feff8fff 	.word	0xfeff8fff
 8004900:	ffdfffff 	.word	0xffdfffff
 8004904:	40012c00 	.word	0x40012c00
 8004908:	40014400 	.word	0x40014400
 800490c:	40014800 	.word	0x40014800
 8004910:	fffbffff 	.word	0xfffbffff

08004914 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b086      	sub	sp, #24
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	221f      	movs	r2, #31
 8004924:	4013      	ands	r3, r2
 8004926:	2201      	movs	r2, #1
 8004928:	409a      	lsls	r2, r3
 800492a:	0013      	movs	r3, r2
 800492c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	6a1b      	ldr	r3, [r3, #32]
 8004932:	697a      	ldr	r2, [r7, #20]
 8004934:	43d2      	mvns	r2, r2
 8004936:	401a      	ands	r2, r3
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6a1a      	ldr	r2, [r3, #32]
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	211f      	movs	r1, #31
 8004944:	400b      	ands	r3, r1
 8004946:	6879      	ldr	r1, [r7, #4]
 8004948:	4099      	lsls	r1, r3
 800494a:	000b      	movs	r3, r1
 800494c:	431a      	orrs	r2, r3
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	621a      	str	r2, [r3, #32]
}
 8004952:	46c0      	nop			; (mov r8, r8)
 8004954:	46bd      	mov	sp, r7
 8004956:	b006      	add	sp, #24
 8004958:	bd80      	pop	{r7, pc}
	...

0800495c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b084      	sub	sp, #16
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
 8004964:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	223c      	movs	r2, #60	; 0x3c
 800496a:	5c9b      	ldrb	r3, [r3, r2]
 800496c:	2b01      	cmp	r3, #1
 800496e:	d101      	bne.n	8004974 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004970:	2302      	movs	r3, #2
 8004972:	e050      	b.n	8004a16 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	223c      	movs	r2, #60	; 0x3c
 8004978:	2101      	movs	r1, #1
 800497a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	223d      	movs	r2, #61	; 0x3d
 8004980:	2102      	movs	r1, #2
 8004982:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a21      	ldr	r2, [pc, #132]	; (8004a20 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d108      	bne.n	80049b0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	4a20      	ldr	r2, [pc, #128]	; (8004a24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80049a2:	4013      	ands	r3, r2
 80049a4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	68fa      	ldr	r2, [r7, #12]
 80049ac:	4313      	orrs	r3, r2
 80049ae:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2270      	movs	r2, #112	; 0x70
 80049b4:	4393      	bics	r3, r2
 80049b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	68fa      	ldr	r2, [r7, #12]
 80049be:	4313      	orrs	r3, r2
 80049c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68fa      	ldr	r2, [r7, #12]
 80049c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a14      	ldr	r2, [pc, #80]	; (8004a20 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d00a      	beq.n	80049ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	2380      	movs	r3, #128	; 0x80
 80049da:	05db      	lsls	r3, r3, #23
 80049dc:	429a      	cmp	r2, r3
 80049de:	d004      	beq.n	80049ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a10      	ldr	r2, [pc, #64]	; (8004a28 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d10c      	bne.n	8004a04 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	2280      	movs	r2, #128	; 0x80
 80049ee:	4393      	bics	r3, r2
 80049f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	68ba      	ldr	r2, [r7, #8]
 80049f8:	4313      	orrs	r3, r2
 80049fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	68ba      	ldr	r2, [r7, #8]
 8004a02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	223d      	movs	r2, #61	; 0x3d
 8004a08:	2101      	movs	r1, #1
 8004a0a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	223c      	movs	r2, #60	; 0x3c
 8004a10:	2100      	movs	r1, #0
 8004a12:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a14:	2300      	movs	r3, #0
}
 8004a16:	0018      	movs	r0, r3
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	b004      	add	sp, #16
 8004a1c:	bd80      	pop	{r7, pc}
 8004a1e:	46c0      	nop			; (mov r8, r8)
 8004a20:	40012c00 	.word	0x40012c00
 8004a24:	ff0fffff 	.word	0xff0fffff
 8004a28:	40000400 	.word	0x40000400

08004a2c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
 8004a34:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004a36:	2300      	movs	r3, #0
 8004a38:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	223c      	movs	r2, #60	; 0x3c
 8004a3e:	5c9b      	ldrb	r3, [r3, r2]
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d101      	bne.n	8004a48 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004a44:	2302      	movs	r3, #2
 8004a46:	e079      	b.n	8004b3c <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	223c      	movs	r2, #60	; 0x3c
 8004a4c:	2101      	movs	r1, #1
 8004a4e:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	22ff      	movs	r2, #255	; 0xff
 8004a54:	4393      	bics	r3, r2
 8004a56:	001a      	movs	r2, r3
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	4a38      	ldr	r2, [pc, #224]	; (8004b44 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8004a64:	401a      	ands	r2, r3
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	4a35      	ldr	r2, [pc, #212]	; (8004b48 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8004a72:	401a      	ands	r2, r3
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	4a33      	ldr	r2, [pc, #204]	; (8004b4c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8004a80:	401a      	ands	r2, r3
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4313      	orrs	r3, r2
 8004a88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	4a30      	ldr	r2, [pc, #192]	; (8004b50 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8004a8e:	401a      	ands	r2, r3
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	691b      	ldr	r3, [r3, #16]
 8004a94:	4313      	orrs	r3, r2
 8004a96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	4a2e      	ldr	r2, [pc, #184]	; (8004b54 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8004a9c:	401a      	ands	r2, r3
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	695b      	ldr	r3, [r3, #20]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	4a2b      	ldr	r2, [pc, #172]	; (8004b58 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8004aaa:	401a      	ands	r2, r3
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	4a29      	ldr	r2, [pc, #164]	; (8004b5c <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8004ab8:	401a      	ands	r2, r3
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	699b      	ldr	r3, [r3, #24]
 8004abe:	041b      	lsls	r3, r3, #16
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a25      	ldr	r2, [pc, #148]	; (8004b60 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d106      	bne.n	8004adc <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	4a24      	ldr	r2, [pc, #144]	; (8004b64 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8004ad2:	401a      	ands	r2, r3
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	69db      	ldr	r3, [r3, #28]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a1f      	ldr	r2, [pc, #124]	; (8004b60 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d121      	bne.n	8004b2a <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	4a1f      	ldr	r2, [pc, #124]	; (8004b68 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8004aea:	401a      	ands	r2, r3
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004af0:	051b      	lsls	r3, r3, #20
 8004af2:	4313      	orrs	r3, r2
 8004af4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	4a1c      	ldr	r2, [pc, #112]	; (8004b6c <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 8004afa:	401a      	ands	r2, r3
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	6a1b      	ldr	r3, [r3, #32]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	4a1a      	ldr	r2, [pc, #104]	; (8004b70 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 8004b08:	401a      	ands	r2, r3
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a12      	ldr	r2, [pc, #72]	; (8004b60 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d106      	bne.n	8004b2a <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	4a15      	ldr	r2, [pc, #84]	; (8004b74 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 8004b20:	401a      	ands	r2, r3
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b26:	4313      	orrs	r3, r2
 8004b28:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	68fa      	ldr	r2, [r7, #12]
 8004b30:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	223c      	movs	r2, #60	; 0x3c
 8004b36:	2100      	movs	r1, #0
 8004b38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004b3a:	2300      	movs	r3, #0
}
 8004b3c:	0018      	movs	r0, r3
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	b004      	add	sp, #16
 8004b42:	bd80      	pop	{r7, pc}
 8004b44:	fffffcff 	.word	0xfffffcff
 8004b48:	fffffbff 	.word	0xfffffbff
 8004b4c:	fffff7ff 	.word	0xfffff7ff
 8004b50:	ffffefff 	.word	0xffffefff
 8004b54:	ffffdfff 	.word	0xffffdfff
 8004b58:	ffffbfff 	.word	0xffffbfff
 8004b5c:	fff0ffff 	.word	0xfff0ffff
 8004b60:	40012c00 	.word	0x40012c00
 8004b64:	efffffff 	.word	0xefffffff
 8004b68:	ff0fffff 	.word	0xff0fffff
 8004b6c:	feffffff 	.word	0xfeffffff
 8004b70:	fdffffff 	.word	0xfdffffff
 8004b74:	dfffffff 	.word	0xdfffffff

08004b78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b082      	sub	sp, #8
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d101      	bne.n	8004b8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e046      	b.n	8004c18 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2288      	movs	r2, #136	; 0x88
 8004b8e:	589b      	ldr	r3, [r3, r2]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d107      	bne.n	8004ba4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2284      	movs	r2, #132	; 0x84
 8004b98:	2100      	movs	r1, #0
 8004b9a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	0018      	movs	r0, r3
 8004ba0:	f7fc ff54 	bl	8001a4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2288      	movs	r2, #136	; 0x88
 8004ba8:	2124      	movs	r1, #36	; 0x24
 8004baa:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2101      	movs	r1, #1
 8004bb8:	438a      	bics	r2, r1
 8004bba:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	0018      	movs	r0, r3
 8004bc0:	f000 f8cc 	bl	8004d5c <UART_SetConfig>
 8004bc4:	0003      	movs	r3, r0
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d101      	bne.n	8004bce <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e024      	b.n	8004c18 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d003      	beq.n	8004bde <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	0018      	movs	r0, r3
 8004bda:	f000 fb37 	bl	800524c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	685a      	ldr	r2, [r3, #4]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	490d      	ldr	r1, [pc, #52]	; (8004c20 <HAL_UART_Init+0xa8>)
 8004bea:	400a      	ands	r2, r1
 8004bec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	689a      	ldr	r2, [r3, #8]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	212a      	movs	r1, #42	; 0x2a
 8004bfa:	438a      	bics	r2, r1
 8004bfc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	2101      	movs	r1, #1
 8004c0a:	430a      	orrs	r2, r1
 8004c0c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	0018      	movs	r0, r3
 8004c12:	f000 fbcf 	bl	80053b4 <UART_CheckIdleState>
 8004c16:	0003      	movs	r3, r0
}
 8004c18:	0018      	movs	r0, r3
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	b002      	add	sp, #8
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	ffffb7ff 	.word	0xffffb7ff

08004c24 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b08a      	sub	sp, #40	; 0x28
 8004c28:	af02      	add	r7, sp, #8
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	603b      	str	r3, [r7, #0]
 8004c30:	1dbb      	adds	r3, r7, #6
 8004c32:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2288      	movs	r2, #136	; 0x88
 8004c38:	589b      	ldr	r3, [r3, r2]
 8004c3a:	2b20      	cmp	r3, #32
 8004c3c:	d000      	beq.n	8004c40 <HAL_UART_Transmit+0x1c>
 8004c3e:	e088      	b.n	8004d52 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d003      	beq.n	8004c4e <HAL_UART_Transmit+0x2a>
 8004c46:	1dbb      	adds	r3, r7, #6
 8004c48:	881b      	ldrh	r3, [r3, #0]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d101      	bne.n	8004c52 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e080      	b.n	8004d54 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	689a      	ldr	r2, [r3, #8]
 8004c56:	2380      	movs	r3, #128	; 0x80
 8004c58:	015b      	lsls	r3, r3, #5
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d109      	bne.n	8004c72 <HAL_UART_Transmit+0x4e>
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d105      	bne.n	8004c72 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	2201      	movs	r2, #1
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	d001      	beq.n	8004c72 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e070      	b.n	8004d54 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2290      	movs	r2, #144	; 0x90
 8004c76:	2100      	movs	r1, #0
 8004c78:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2288      	movs	r2, #136	; 0x88
 8004c7e:	2121      	movs	r1, #33	; 0x21
 8004c80:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c82:	f7fd f8c1 	bl	8001e08 <HAL_GetTick>
 8004c86:	0003      	movs	r3, r0
 8004c88:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	1dba      	adds	r2, r7, #6
 8004c8e:	2154      	movs	r1, #84	; 0x54
 8004c90:	8812      	ldrh	r2, [r2, #0]
 8004c92:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	1dba      	adds	r2, r7, #6
 8004c98:	2156      	movs	r1, #86	; 0x56
 8004c9a:	8812      	ldrh	r2, [r2, #0]
 8004c9c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	689a      	ldr	r2, [r3, #8]
 8004ca2:	2380      	movs	r3, #128	; 0x80
 8004ca4:	015b      	lsls	r3, r3, #5
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d108      	bne.n	8004cbc <HAL_UART_Transmit+0x98>
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	691b      	ldr	r3, [r3, #16]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d104      	bne.n	8004cbc <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	61bb      	str	r3, [r7, #24]
 8004cba:	e003      	b.n	8004cc4 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004cc4:	e02c      	b.n	8004d20 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004cc6:	697a      	ldr	r2, [r7, #20]
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	9300      	str	r3, [sp, #0]
 8004cce:	0013      	movs	r3, r2
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	2180      	movs	r1, #128	; 0x80
 8004cd4:	f000 fbbc 	bl	8005450 <UART_WaitOnFlagUntilTimeout>
 8004cd8:	1e03      	subs	r3, r0, #0
 8004cda:	d001      	beq.n	8004ce0 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8004cdc:	2303      	movs	r3, #3
 8004cde:	e039      	b.n	8004d54 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d10b      	bne.n	8004cfe <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	881b      	ldrh	r3, [r3, #0]
 8004cea:	001a      	movs	r2, r3
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	05d2      	lsls	r2, r2, #23
 8004cf2:	0dd2      	lsrs	r2, r2, #23
 8004cf4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004cf6:	69bb      	ldr	r3, [r7, #24]
 8004cf8:	3302      	adds	r3, #2
 8004cfa:	61bb      	str	r3, [r7, #24]
 8004cfc:	e007      	b.n	8004d0e <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	781a      	ldrb	r2, [r3, #0]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	3301      	adds	r3, #1
 8004d0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	2256      	movs	r2, #86	; 0x56
 8004d12:	5a9b      	ldrh	r3, [r3, r2]
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	3b01      	subs	r3, #1
 8004d18:	b299      	uxth	r1, r3
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2256      	movs	r2, #86	; 0x56
 8004d1e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2256      	movs	r2, #86	; 0x56
 8004d24:	5a9b      	ldrh	r3, [r3, r2]
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1cc      	bne.n	8004cc6 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d2c:	697a      	ldr	r2, [r7, #20]
 8004d2e:	68f8      	ldr	r0, [r7, #12]
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	9300      	str	r3, [sp, #0]
 8004d34:	0013      	movs	r3, r2
 8004d36:	2200      	movs	r2, #0
 8004d38:	2140      	movs	r1, #64	; 0x40
 8004d3a:	f000 fb89 	bl	8005450 <UART_WaitOnFlagUntilTimeout>
 8004d3e:	1e03      	subs	r3, r0, #0
 8004d40:	d001      	beq.n	8004d46 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e006      	b.n	8004d54 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2288      	movs	r2, #136	; 0x88
 8004d4a:	2120      	movs	r1, #32
 8004d4c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	e000      	b.n	8004d54 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8004d52:	2302      	movs	r3, #2
  }
}
 8004d54:	0018      	movs	r0, r3
 8004d56:	46bd      	mov	sp, r7
 8004d58:	b008      	add	sp, #32
 8004d5a:	bd80      	pop	{r7, pc}

08004d5c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d5c:	b5b0      	push	{r4, r5, r7, lr}
 8004d5e:	b090      	sub	sp, #64	; 0x40
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d64:	231a      	movs	r3, #26
 8004d66:	2220      	movs	r2, #32
 8004d68:	189b      	adds	r3, r3, r2
 8004d6a:	19db      	adds	r3, r3, r7
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d72:	689a      	ldr	r2, [r3, #8]
 8004d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d76:	691b      	ldr	r3, [r3, #16]
 8004d78:	431a      	orrs	r2, r3
 8004d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d7c:	695b      	ldr	r3, [r3, #20]
 8004d7e:	431a      	orrs	r2, r3
 8004d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d82:	69db      	ldr	r3, [r3, #28]
 8004d84:	4313      	orrs	r3, r2
 8004d86:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4ac4      	ldr	r2, [pc, #784]	; (80050a0 <UART_SetConfig+0x344>)
 8004d90:	4013      	ands	r3, r2
 8004d92:	0019      	movs	r1, r3
 8004d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d9a:	430b      	orrs	r3, r1
 8004d9c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	4abf      	ldr	r2, [pc, #764]	; (80050a4 <UART_SetConfig+0x348>)
 8004da6:	4013      	ands	r3, r2
 8004da8:	0018      	movs	r0, r3
 8004daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dac:	68d9      	ldr	r1, [r3, #12]
 8004dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	0003      	movs	r3, r0
 8004db4:	430b      	orrs	r3, r1
 8004db6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dba:	699b      	ldr	r3, [r3, #24]
 8004dbc:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4ab9      	ldr	r2, [pc, #740]	; (80050a8 <UART_SetConfig+0x34c>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d004      	beq.n	8004dd2 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dca:	6a1b      	ldr	r3, [r3, #32]
 8004dcc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	4ab4      	ldr	r2, [pc, #720]	; (80050ac <UART_SetConfig+0x350>)
 8004dda:	4013      	ands	r3, r2
 8004ddc:	0019      	movs	r1, r3
 8004dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004de4:	430b      	orrs	r3, r1
 8004de6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dee:	220f      	movs	r2, #15
 8004df0:	4393      	bics	r3, r2
 8004df2:	0018      	movs	r0, r3
 8004df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	0003      	movs	r3, r0
 8004dfe:	430b      	orrs	r3, r1
 8004e00:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4aaa      	ldr	r2, [pc, #680]	; (80050b0 <UART_SetConfig+0x354>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d131      	bne.n	8004e70 <UART_SetConfig+0x114>
 8004e0c:	4ba9      	ldr	r3, [pc, #676]	; (80050b4 <UART_SetConfig+0x358>)
 8004e0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e10:	2203      	movs	r2, #3
 8004e12:	4013      	ands	r3, r2
 8004e14:	2b03      	cmp	r3, #3
 8004e16:	d01d      	beq.n	8004e54 <UART_SetConfig+0xf8>
 8004e18:	d823      	bhi.n	8004e62 <UART_SetConfig+0x106>
 8004e1a:	2b02      	cmp	r3, #2
 8004e1c:	d00c      	beq.n	8004e38 <UART_SetConfig+0xdc>
 8004e1e:	d820      	bhi.n	8004e62 <UART_SetConfig+0x106>
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d002      	beq.n	8004e2a <UART_SetConfig+0xce>
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d00e      	beq.n	8004e46 <UART_SetConfig+0xea>
 8004e28:	e01b      	b.n	8004e62 <UART_SetConfig+0x106>
 8004e2a:	231b      	movs	r3, #27
 8004e2c:	2220      	movs	r2, #32
 8004e2e:	189b      	adds	r3, r3, r2
 8004e30:	19db      	adds	r3, r3, r7
 8004e32:	2200      	movs	r2, #0
 8004e34:	701a      	strb	r2, [r3, #0]
 8004e36:	e071      	b.n	8004f1c <UART_SetConfig+0x1c0>
 8004e38:	231b      	movs	r3, #27
 8004e3a:	2220      	movs	r2, #32
 8004e3c:	189b      	adds	r3, r3, r2
 8004e3e:	19db      	adds	r3, r3, r7
 8004e40:	2202      	movs	r2, #2
 8004e42:	701a      	strb	r2, [r3, #0]
 8004e44:	e06a      	b.n	8004f1c <UART_SetConfig+0x1c0>
 8004e46:	231b      	movs	r3, #27
 8004e48:	2220      	movs	r2, #32
 8004e4a:	189b      	adds	r3, r3, r2
 8004e4c:	19db      	adds	r3, r3, r7
 8004e4e:	2204      	movs	r2, #4
 8004e50:	701a      	strb	r2, [r3, #0]
 8004e52:	e063      	b.n	8004f1c <UART_SetConfig+0x1c0>
 8004e54:	231b      	movs	r3, #27
 8004e56:	2220      	movs	r2, #32
 8004e58:	189b      	adds	r3, r3, r2
 8004e5a:	19db      	adds	r3, r3, r7
 8004e5c:	2208      	movs	r2, #8
 8004e5e:	701a      	strb	r2, [r3, #0]
 8004e60:	e05c      	b.n	8004f1c <UART_SetConfig+0x1c0>
 8004e62:	231b      	movs	r3, #27
 8004e64:	2220      	movs	r2, #32
 8004e66:	189b      	adds	r3, r3, r2
 8004e68:	19db      	adds	r3, r3, r7
 8004e6a:	2210      	movs	r2, #16
 8004e6c:	701a      	strb	r2, [r3, #0]
 8004e6e:	e055      	b.n	8004f1c <UART_SetConfig+0x1c0>
 8004e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a90      	ldr	r2, [pc, #576]	; (80050b8 <UART_SetConfig+0x35c>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d106      	bne.n	8004e88 <UART_SetConfig+0x12c>
 8004e7a:	231b      	movs	r3, #27
 8004e7c:	2220      	movs	r2, #32
 8004e7e:	189b      	adds	r3, r3, r2
 8004e80:	19db      	adds	r3, r3, r7
 8004e82:	2200      	movs	r2, #0
 8004e84:	701a      	strb	r2, [r3, #0]
 8004e86:	e049      	b.n	8004f1c <UART_SetConfig+0x1c0>
 8004e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a86      	ldr	r2, [pc, #536]	; (80050a8 <UART_SetConfig+0x34c>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d13e      	bne.n	8004f10 <UART_SetConfig+0x1b4>
 8004e92:	4b88      	ldr	r3, [pc, #544]	; (80050b4 <UART_SetConfig+0x358>)
 8004e94:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004e96:	23c0      	movs	r3, #192	; 0xc0
 8004e98:	011b      	lsls	r3, r3, #4
 8004e9a:	4013      	ands	r3, r2
 8004e9c:	22c0      	movs	r2, #192	; 0xc0
 8004e9e:	0112      	lsls	r2, r2, #4
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d027      	beq.n	8004ef4 <UART_SetConfig+0x198>
 8004ea4:	22c0      	movs	r2, #192	; 0xc0
 8004ea6:	0112      	lsls	r2, r2, #4
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d82a      	bhi.n	8004f02 <UART_SetConfig+0x1a6>
 8004eac:	2280      	movs	r2, #128	; 0x80
 8004eae:	0112      	lsls	r2, r2, #4
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d011      	beq.n	8004ed8 <UART_SetConfig+0x17c>
 8004eb4:	2280      	movs	r2, #128	; 0x80
 8004eb6:	0112      	lsls	r2, r2, #4
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d822      	bhi.n	8004f02 <UART_SetConfig+0x1a6>
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d004      	beq.n	8004eca <UART_SetConfig+0x16e>
 8004ec0:	2280      	movs	r2, #128	; 0x80
 8004ec2:	00d2      	lsls	r2, r2, #3
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d00e      	beq.n	8004ee6 <UART_SetConfig+0x18a>
 8004ec8:	e01b      	b.n	8004f02 <UART_SetConfig+0x1a6>
 8004eca:	231b      	movs	r3, #27
 8004ecc:	2220      	movs	r2, #32
 8004ece:	189b      	adds	r3, r3, r2
 8004ed0:	19db      	adds	r3, r3, r7
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	701a      	strb	r2, [r3, #0]
 8004ed6:	e021      	b.n	8004f1c <UART_SetConfig+0x1c0>
 8004ed8:	231b      	movs	r3, #27
 8004eda:	2220      	movs	r2, #32
 8004edc:	189b      	adds	r3, r3, r2
 8004ede:	19db      	adds	r3, r3, r7
 8004ee0:	2202      	movs	r2, #2
 8004ee2:	701a      	strb	r2, [r3, #0]
 8004ee4:	e01a      	b.n	8004f1c <UART_SetConfig+0x1c0>
 8004ee6:	231b      	movs	r3, #27
 8004ee8:	2220      	movs	r2, #32
 8004eea:	189b      	adds	r3, r3, r2
 8004eec:	19db      	adds	r3, r3, r7
 8004eee:	2204      	movs	r2, #4
 8004ef0:	701a      	strb	r2, [r3, #0]
 8004ef2:	e013      	b.n	8004f1c <UART_SetConfig+0x1c0>
 8004ef4:	231b      	movs	r3, #27
 8004ef6:	2220      	movs	r2, #32
 8004ef8:	189b      	adds	r3, r3, r2
 8004efa:	19db      	adds	r3, r3, r7
 8004efc:	2208      	movs	r2, #8
 8004efe:	701a      	strb	r2, [r3, #0]
 8004f00:	e00c      	b.n	8004f1c <UART_SetConfig+0x1c0>
 8004f02:	231b      	movs	r3, #27
 8004f04:	2220      	movs	r2, #32
 8004f06:	189b      	adds	r3, r3, r2
 8004f08:	19db      	adds	r3, r3, r7
 8004f0a:	2210      	movs	r2, #16
 8004f0c:	701a      	strb	r2, [r3, #0]
 8004f0e:	e005      	b.n	8004f1c <UART_SetConfig+0x1c0>
 8004f10:	231b      	movs	r3, #27
 8004f12:	2220      	movs	r2, #32
 8004f14:	189b      	adds	r3, r3, r2
 8004f16:	19db      	adds	r3, r3, r7
 8004f18:	2210      	movs	r2, #16
 8004f1a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a61      	ldr	r2, [pc, #388]	; (80050a8 <UART_SetConfig+0x34c>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d000      	beq.n	8004f28 <UART_SetConfig+0x1cc>
 8004f26:	e092      	b.n	800504e <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004f28:	231b      	movs	r3, #27
 8004f2a:	2220      	movs	r2, #32
 8004f2c:	189b      	adds	r3, r3, r2
 8004f2e:	19db      	adds	r3, r3, r7
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	2b08      	cmp	r3, #8
 8004f34:	d015      	beq.n	8004f62 <UART_SetConfig+0x206>
 8004f36:	dc18      	bgt.n	8004f6a <UART_SetConfig+0x20e>
 8004f38:	2b04      	cmp	r3, #4
 8004f3a:	d00d      	beq.n	8004f58 <UART_SetConfig+0x1fc>
 8004f3c:	dc15      	bgt.n	8004f6a <UART_SetConfig+0x20e>
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d002      	beq.n	8004f48 <UART_SetConfig+0x1ec>
 8004f42:	2b02      	cmp	r3, #2
 8004f44:	d005      	beq.n	8004f52 <UART_SetConfig+0x1f6>
 8004f46:	e010      	b.n	8004f6a <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f48:	f7fd ff7c 	bl	8002e44 <HAL_RCC_GetPCLK1Freq>
 8004f4c:	0003      	movs	r3, r0
 8004f4e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004f50:	e014      	b.n	8004f7c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f52:	4b5a      	ldr	r3, [pc, #360]	; (80050bc <UART_SetConfig+0x360>)
 8004f54:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004f56:	e011      	b.n	8004f7c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f58:	f7fd fee8 	bl	8002d2c <HAL_RCC_GetSysClockFreq>
 8004f5c:	0003      	movs	r3, r0
 8004f5e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004f60:	e00c      	b.n	8004f7c <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f62:	2380      	movs	r3, #128	; 0x80
 8004f64:	021b      	lsls	r3, r3, #8
 8004f66:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004f68:	e008      	b.n	8004f7c <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004f6e:	231a      	movs	r3, #26
 8004f70:	2220      	movs	r2, #32
 8004f72:	189b      	adds	r3, r3, r2
 8004f74:	19db      	adds	r3, r3, r7
 8004f76:	2201      	movs	r2, #1
 8004f78:	701a      	strb	r2, [r3, #0]
        break;
 8004f7a:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004f7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d100      	bne.n	8004f84 <UART_SetConfig+0x228>
 8004f82:	e147      	b.n	8005214 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f88:	4b4d      	ldr	r3, [pc, #308]	; (80050c0 <UART_SetConfig+0x364>)
 8004f8a:	0052      	lsls	r2, r2, #1
 8004f8c:	5ad3      	ldrh	r3, [r2, r3]
 8004f8e:	0019      	movs	r1, r3
 8004f90:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004f92:	f7fb f8c1 	bl	8000118 <__udivsi3>
 8004f96:	0003      	movs	r3, r0
 8004f98:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f9c:	685a      	ldr	r2, [r3, #4]
 8004f9e:	0013      	movs	r3, r2
 8004fa0:	005b      	lsls	r3, r3, #1
 8004fa2:	189b      	adds	r3, r3, r2
 8004fa4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d305      	bcc.n	8004fb6 <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004fb0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	d906      	bls.n	8004fc4 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 8004fb6:	231a      	movs	r3, #26
 8004fb8:	2220      	movs	r2, #32
 8004fba:	189b      	adds	r3, r3, r2
 8004fbc:	19db      	adds	r3, r3, r7
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	701a      	strb	r2, [r3, #0]
 8004fc2:	e127      	b.n	8005214 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fc6:	61bb      	str	r3, [r7, #24]
 8004fc8:	2300      	movs	r3, #0
 8004fca:	61fb      	str	r3, [r7, #28]
 8004fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004fd0:	4b3b      	ldr	r3, [pc, #236]	; (80050c0 <UART_SetConfig+0x364>)
 8004fd2:	0052      	lsls	r2, r2, #1
 8004fd4:	5ad3      	ldrh	r3, [r2, r3]
 8004fd6:	613b      	str	r3, [r7, #16]
 8004fd8:	2300      	movs	r3, #0
 8004fda:	617b      	str	r3, [r7, #20]
 8004fdc:	693a      	ldr	r2, [r7, #16]
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	69b8      	ldr	r0, [r7, #24]
 8004fe2:	69f9      	ldr	r1, [r7, #28]
 8004fe4:	f7fb f924 	bl	8000230 <__aeabi_uldivmod>
 8004fe8:	0002      	movs	r2, r0
 8004fea:	000b      	movs	r3, r1
 8004fec:	0e11      	lsrs	r1, r2, #24
 8004fee:	021d      	lsls	r5, r3, #8
 8004ff0:	430d      	orrs	r5, r1
 8004ff2:	0214      	lsls	r4, r2, #8
 8004ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	085b      	lsrs	r3, r3, #1
 8004ffa:	60bb      	str	r3, [r7, #8]
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	60fb      	str	r3, [r7, #12]
 8005000:	68b8      	ldr	r0, [r7, #8]
 8005002:	68f9      	ldr	r1, [r7, #12]
 8005004:	1900      	adds	r0, r0, r4
 8005006:	4169      	adcs	r1, r5
 8005008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	603b      	str	r3, [r7, #0]
 800500e:	2300      	movs	r3, #0
 8005010:	607b      	str	r3, [r7, #4]
 8005012:	683a      	ldr	r2, [r7, #0]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f7fb f90b 	bl	8000230 <__aeabi_uldivmod>
 800501a:	0002      	movs	r2, r0
 800501c:	000b      	movs	r3, r1
 800501e:	0013      	movs	r3, r2
 8005020:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005022:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005024:	23c0      	movs	r3, #192	; 0xc0
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	429a      	cmp	r2, r3
 800502a:	d309      	bcc.n	8005040 <UART_SetConfig+0x2e4>
 800502c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800502e:	2380      	movs	r3, #128	; 0x80
 8005030:	035b      	lsls	r3, r3, #13
 8005032:	429a      	cmp	r2, r3
 8005034:	d204      	bcs.n	8005040 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 8005036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800503c:	60da      	str	r2, [r3, #12]
 800503e:	e0e9      	b.n	8005214 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8005040:	231a      	movs	r3, #26
 8005042:	2220      	movs	r2, #32
 8005044:	189b      	adds	r3, r3, r2
 8005046:	19db      	adds	r3, r3, r7
 8005048:	2201      	movs	r2, #1
 800504a:	701a      	strb	r2, [r3, #0]
 800504c:	e0e2      	b.n	8005214 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800504e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005050:	69da      	ldr	r2, [r3, #28]
 8005052:	2380      	movs	r3, #128	; 0x80
 8005054:	021b      	lsls	r3, r3, #8
 8005056:	429a      	cmp	r2, r3
 8005058:	d000      	beq.n	800505c <UART_SetConfig+0x300>
 800505a:	e083      	b.n	8005164 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 800505c:	231b      	movs	r3, #27
 800505e:	2220      	movs	r2, #32
 8005060:	189b      	adds	r3, r3, r2
 8005062:	19db      	adds	r3, r3, r7
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	2b08      	cmp	r3, #8
 8005068:	d015      	beq.n	8005096 <UART_SetConfig+0x33a>
 800506a:	dc2b      	bgt.n	80050c4 <UART_SetConfig+0x368>
 800506c:	2b04      	cmp	r3, #4
 800506e:	d00d      	beq.n	800508c <UART_SetConfig+0x330>
 8005070:	dc28      	bgt.n	80050c4 <UART_SetConfig+0x368>
 8005072:	2b00      	cmp	r3, #0
 8005074:	d002      	beq.n	800507c <UART_SetConfig+0x320>
 8005076:	2b02      	cmp	r3, #2
 8005078:	d005      	beq.n	8005086 <UART_SetConfig+0x32a>
 800507a:	e023      	b.n	80050c4 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800507c:	f7fd fee2 	bl	8002e44 <HAL_RCC_GetPCLK1Freq>
 8005080:	0003      	movs	r3, r0
 8005082:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005084:	e027      	b.n	80050d6 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005086:	4b0d      	ldr	r3, [pc, #52]	; (80050bc <UART_SetConfig+0x360>)
 8005088:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800508a:	e024      	b.n	80050d6 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800508c:	f7fd fe4e 	bl	8002d2c <HAL_RCC_GetSysClockFreq>
 8005090:	0003      	movs	r3, r0
 8005092:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005094:	e01f      	b.n	80050d6 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005096:	2380      	movs	r3, #128	; 0x80
 8005098:	021b      	lsls	r3, r3, #8
 800509a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800509c:	e01b      	b.n	80050d6 <UART_SetConfig+0x37a>
 800509e:	46c0      	nop			; (mov r8, r8)
 80050a0:	cfff69f3 	.word	0xcfff69f3
 80050a4:	ffffcfff 	.word	0xffffcfff
 80050a8:	40008000 	.word	0x40008000
 80050ac:	11fff4ff 	.word	0x11fff4ff
 80050b0:	40013800 	.word	0x40013800
 80050b4:	40021000 	.word	0x40021000
 80050b8:	40004400 	.word	0x40004400
 80050bc:	00f42400 	.word	0x00f42400
 80050c0:	08006a84 	.word	0x08006a84
      default:
        pclk = 0U;
 80050c4:	2300      	movs	r3, #0
 80050c6:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80050c8:	231a      	movs	r3, #26
 80050ca:	2220      	movs	r2, #32
 80050cc:	189b      	adds	r3, r3, r2
 80050ce:	19db      	adds	r3, r3, r7
 80050d0:	2201      	movs	r2, #1
 80050d2:	701a      	strb	r2, [r3, #0]
        break;
 80050d4:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80050d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d100      	bne.n	80050de <UART_SetConfig+0x382>
 80050dc:	e09a      	b.n	8005214 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80050de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80050e2:	4b58      	ldr	r3, [pc, #352]	; (8005244 <UART_SetConfig+0x4e8>)
 80050e4:	0052      	lsls	r2, r2, #1
 80050e6:	5ad3      	ldrh	r3, [r2, r3]
 80050e8:	0019      	movs	r1, r3
 80050ea:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80050ec:	f7fb f814 	bl	8000118 <__udivsi3>
 80050f0:	0003      	movs	r3, r0
 80050f2:	005a      	lsls	r2, r3, #1
 80050f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	085b      	lsrs	r3, r3, #1
 80050fa:	18d2      	adds	r2, r2, r3
 80050fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	0019      	movs	r1, r3
 8005102:	0010      	movs	r0, r2
 8005104:	f7fb f808 	bl	8000118 <__udivsi3>
 8005108:	0003      	movs	r3, r0
 800510a:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800510c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800510e:	2b0f      	cmp	r3, #15
 8005110:	d921      	bls.n	8005156 <UART_SetConfig+0x3fa>
 8005112:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005114:	2380      	movs	r3, #128	; 0x80
 8005116:	025b      	lsls	r3, r3, #9
 8005118:	429a      	cmp	r2, r3
 800511a:	d21c      	bcs.n	8005156 <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800511c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800511e:	b29a      	uxth	r2, r3
 8005120:	200e      	movs	r0, #14
 8005122:	2420      	movs	r4, #32
 8005124:	1903      	adds	r3, r0, r4
 8005126:	19db      	adds	r3, r3, r7
 8005128:	210f      	movs	r1, #15
 800512a:	438a      	bics	r2, r1
 800512c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800512e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005130:	085b      	lsrs	r3, r3, #1
 8005132:	b29b      	uxth	r3, r3
 8005134:	2207      	movs	r2, #7
 8005136:	4013      	ands	r3, r2
 8005138:	b299      	uxth	r1, r3
 800513a:	1903      	adds	r3, r0, r4
 800513c:	19db      	adds	r3, r3, r7
 800513e:	1902      	adds	r2, r0, r4
 8005140:	19d2      	adds	r2, r2, r7
 8005142:	8812      	ldrh	r2, [r2, #0]
 8005144:	430a      	orrs	r2, r1
 8005146:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	1902      	adds	r2, r0, r4
 800514e:	19d2      	adds	r2, r2, r7
 8005150:	8812      	ldrh	r2, [r2, #0]
 8005152:	60da      	str	r2, [r3, #12]
 8005154:	e05e      	b.n	8005214 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8005156:	231a      	movs	r3, #26
 8005158:	2220      	movs	r2, #32
 800515a:	189b      	adds	r3, r3, r2
 800515c:	19db      	adds	r3, r3, r7
 800515e:	2201      	movs	r2, #1
 8005160:	701a      	strb	r2, [r3, #0]
 8005162:	e057      	b.n	8005214 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005164:	231b      	movs	r3, #27
 8005166:	2220      	movs	r2, #32
 8005168:	189b      	adds	r3, r3, r2
 800516a:	19db      	adds	r3, r3, r7
 800516c:	781b      	ldrb	r3, [r3, #0]
 800516e:	2b08      	cmp	r3, #8
 8005170:	d015      	beq.n	800519e <UART_SetConfig+0x442>
 8005172:	dc18      	bgt.n	80051a6 <UART_SetConfig+0x44a>
 8005174:	2b04      	cmp	r3, #4
 8005176:	d00d      	beq.n	8005194 <UART_SetConfig+0x438>
 8005178:	dc15      	bgt.n	80051a6 <UART_SetConfig+0x44a>
 800517a:	2b00      	cmp	r3, #0
 800517c:	d002      	beq.n	8005184 <UART_SetConfig+0x428>
 800517e:	2b02      	cmp	r3, #2
 8005180:	d005      	beq.n	800518e <UART_SetConfig+0x432>
 8005182:	e010      	b.n	80051a6 <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005184:	f7fd fe5e 	bl	8002e44 <HAL_RCC_GetPCLK1Freq>
 8005188:	0003      	movs	r3, r0
 800518a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800518c:	e014      	b.n	80051b8 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800518e:	4b2e      	ldr	r3, [pc, #184]	; (8005248 <UART_SetConfig+0x4ec>)
 8005190:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005192:	e011      	b.n	80051b8 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005194:	f7fd fdca 	bl	8002d2c <HAL_RCC_GetSysClockFreq>
 8005198:	0003      	movs	r3, r0
 800519a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800519c:	e00c      	b.n	80051b8 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800519e:	2380      	movs	r3, #128	; 0x80
 80051a0:	021b      	lsls	r3, r3, #8
 80051a2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80051a4:	e008      	b.n	80051b8 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 80051a6:	2300      	movs	r3, #0
 80051a8:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80051aa:	231a      	movs	r3, #26
 80051ac:	2220      	movs	r2, #32
 80051ae:	189b      	adds	r3, r3, r2
 80051b0:	19db      	adds	r3, r3, r7
 80051b2:	2201      	movs	r2, #1
 80051b4:	701a      	strb	r2, [r3, #0]
        break;
 80051b6:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80051b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d02a      	beq.n	8005214 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80051c2:	4b20      	ldr	r3, [pc, #128]	; (8005244 <UART_SetConfig+0x4e8>)
 80051c4:	0052      	lsls	r2, r2, #1
 80051c6:	5ad3      	ldrh	r3, [r2, r3]
 80051c8:	0019      	movs	r1, r3
 80051ca:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80051cc:	f7fa ffa4 	bl	8000118 <__udivsi3>
 80051d0:	0003      	movs	r3, r0
 80051d2:	001a      	movs	r2, r3
 80051d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	085b      	lsrs	r3, r3, #1
 80051da:	18d2      	adds	r2, r2, r3
 80051dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	0019      	movs	r1, r3
 80051e2:	0010      	movs	r0, r2
 80051e4:	f7fa ff98 	bl	8000118 <__udivsi3>
 80051e8:	0003      	movs	r3, r0
 80051ea:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ee:	2b0f      	cmp	r3, #15
 80051f0:	d90a      	bls.n	8005208 <UART_SetConfig+0x4ac>
 80051f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051f4:	2380      	movs	r3, #128	; 0x80
 80051f6:	025b      	lsls	r3, r3, #9
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d205      	bcs.n	8005208 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80051fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051fe:	b29a      	uxth	r2, r3
 8005200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	60da      	str	r2, [r3, #12]
 8005206:	e005      	b.n	8005214 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8005208:	231a      	movs	r3, #26
 800520a:	2220      	movs	r2, #32
 800520c:	189b      	adds	r3, r3, r2
 800520e:	19db      	adds	r3, r3, r7
 8005210:	2201      	movs	r2, #1
 8005212:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005216:	226a      	movs	r2, #106	; 0x6a
 8005218:	2101      	movs	r1, #1
 800521a:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800521c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800521e:	2268      	movs	r2, #104	; 0x68
 8005220:	2101      	movs	r1, #1
 8005222:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005226:	2200      	movs	r2, #0
 8005228:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800522a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800522c:	2200      	movs	r2, #0
 800522e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005230:	231a      	movs	r3, #26
 8005232:	2220      	movs	r2, #32
 8005234:	189b      	adds	r3, r3, r2
 8005236:	19db      	adds	r3, r3, r7
 8005238:	781b      	ldrb	r3, [r3, #0]
}
 800523a:	0018      	movs	r0, r3
 800523c:	46bd      	mov	sp, r7
 800523e:	b010      	add	sp, #64	; 0x40
 8005240:	bdb0      	pop	{r4, r5, r7, pc}
 8005242:	46c0      	nop			; (mov r8, r8)
 8005244:	08006a84 	.word	0x08006a84
 8005248:	00f42400 	.word	0x00f42400

0800524c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005258:	2201      	movs	r2, #1
 800525a:	4013      	ands	r3, r2
 800525c:	d00b      	beq.n	8005276 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	4a4a      	ldr	r2, [pc, #296]	; (8005390 <UART_AdvFeatureConfig+0x144>)
 8005266:	4013      	ands	r3, r2
 8005268:	0019      	movs	r1, r3
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	430a      	orrs	r2, r1
 8005274:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800527a:	2202      	movs	r2, #2
 800527c:	4013      	ands	r3, r2
 800527e:	d00b      	beq.n	8005298 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	4a43      	ldr	r2, [pc, #268]	; (8005394 <UART_AdvFeatureConfig+0x148>)
 8005288:	4013      	ands	r3, r2
 800528a:	0019      	movs	r1, r3
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	430a      	orrs	r2, r1
 8005296:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800529c:	2204      	movs	r2, #4
 800529e:	4013      	ands	r3, r2
 80052a0:	d00b      	beq.n	80052ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	4a3b      	ldr	r2, [pc, #236]	; (8005398 <UART_AdvFeatureConfig+0x14c>)
 80052aa:	4013      	ands	r3, r2
 80052ac:	0019      	movs	r1, r3
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	430a      	orrs	r2, r1
 80052b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052be:	2208      	movs	r2, #8
 80052c0:	4013      	ands	r3, r2
 80052c2:	d00b      	beq.n	80052dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	4a34      	ldr	r2, [pc, #208]	; (800539c <UART_AdvFeatureConfig+0x150>)
 80052cc:	4013      	ands	r3, r2
 80052ce:	0019      	movs	r1, r3
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	430a      	orrs	r2, r1
 80052da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052e0:	2210      	movs	r2, #16
 80052e2:	4013      	ands	r3, r2
 80052e4:	d00b      	beq.n	80052fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	4a2c      	ldr	r2, [pc, #176]	; (80053a0 <UART_AdvFeatureConfig+0x154>)
 80052ee:	4013      	ands	r3, r2
 80052f0:	0019      	movs	r1, r3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	430a      	orrs	r2, r1
 80052fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005302:	2220      	movs	r2, #32
 8005304:	4013      	ands	r3, r2
 8005306:	d00b      	beq.n	8005320 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	4a25      	ldr	r2, [pc, #148]	; (80053a4 <UART_AdvFeatureConfig+0x158>)
 8005310:	4013      	ands	r3, r2
 8005312:	0019      	movs	r1, r3
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	430a      	orrs	r2, r1
 800531e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005324:	2240      	movs	r2, #64	; 0x40
 8005326:	4013      	ands	r3, r2
 8005328:	d01d      	beq.n	8005366 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	4a1d      	ldr	r2, [pc, #116]	; (80053a8 <UART_AdvFeatureConfig+0x15c>)
 8005332:	4013      	ands	r3, r2
 8005334:	0019      	movs	r1, r3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	430a      	orrs	r2, r1
 8005340:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005346:	2380      	movs	r3, #128	; 0x80
 8005348:	035b      	lsls	r3, r3, #13
 800534a:	429a      	cmp	r2, r3
 800534c:	d10b      	bne.n	8005366 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	4a15      	ldr	r2, [pc, #84]	; (80053ac <UART_AdvFeatureConfig+0x160>)
 8005356:	4013      	ands	r3, r2
 8005358:	0019      	movs	r1, r3
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	430a      	orrs	r2, r1
 8005364:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800536a:	2280      	movs	r2, #128	; 0x80
 800536c:	4013      	ands	r3, r2
 800536e:	d00b      	beq.n	8005388 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	4a0e      	ldr	r2, [pc, #56]	; (80053b0 <UART_AdvFeatureConfig+0x164>)
 8005378:	4013      	ands	r3, r2
 800537a:	0019      	movs	r1, r3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	430a      	orrs	r2, r1
 8005386:	605a      	str	r2, [r3, #4]
  }
}
 8005388:	46c0      	nop			; (mov r8, r8)
 800538a:	46bd      	mov	sp, r7
 800538c:	b002      	add	sp, #8
 800538e:	bd80      	pop	{r7, pc}
 8005390:	fffdffff 	.word	0xfffdffff
 8005394:	fffeffff 	.word	0xfffeffff
 8005398:	fffbffff 	.word	0xfffbffff
 800539c:	ffff7fff 	.word	0xffff7fff
 80053a0:	ffffefff 	.word	0xffffefff
 80053a4:	ffffdfff 	.word	0xffffdfff
 80053a8:	ffefffff 	.word	0xffefffff
 80053ac:	ff9fffff 	.word	0xff9fffff
 80053b0:	fff7ffff 	.word	0xfff7ffff

080053b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b086      	sub	sp, #24
 80053b8:	af02      	add	r7, sp, #8
 80053ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2290      	movs	r2, #144	; 0x90
 80053c0:	2100      	movs	r1, #0
 80053c2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80053c4:	f7fc fd20 	bl	8001e08 <HAL_GetTick>
 80053c8:	0003      	movs	r3, r0
 80053ca:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	2208      	movs	r2, #8
 80053d4:	4013      	ands	r3, r2
 80053d6:	2b08      	cmp	r3, #8
 80053d8:	d10c      	bne.n	80053f4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2280      	movs	r2, #128	; 0x80
 80053de:	0391      	lsls	r1, r2, #14
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	4a1a      	ldr	r2, [pc, #104]	; (800544c <UART_CheckIdleState+0x98>)
 80053e4:	9200      	str	r2, [sp, #0]
 80053e6:	2200      	movs	r2, #0
 80053e8:	f000 f832 	bl	8005450 <UART_WaitOnFlagUntilTimeout>
 80053ec:	1e03      	subs	r3, r0, #0
 80053ee:	d001      	beq.n	80053f4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053f0:	2303      	movs	r3, #3
 80053f2:	e026      	b.n	8005442 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	2204      	movs	r2, #4
 80053fc:	4013      	ands	r3, r2
 80053fe:	2b04      	cmp	r3, #4
 8005400:	d10c      	bne.n	800541c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2280      	movs	r2, #128	; 0x80
 8005406:	03d1      	lsls	r1, r2, #15
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	4a10      	ldr	r2, [pc, #64]	; (800544c <UART_CheckIdleState+0x98>)
 800540c:	9200      	str	r2, [sp, #0]
 800540e:	2200      	movs	r2, #0
 8005410:	f000 f81e 	bl	8005450 <UART_WaitOnFlagUntilTimeout>
 8005414:	1e03      	subs	r3, r0, #0
 8005416:	d001      	beq.n	800541c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005418:	2303      	movs	r3, #3
 800541a:	e012      	b.n	8005442 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2288      	movs	r2, #136	; 0x88
 8005420:	2120      	movs	r1, #32
 8005422:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	228c      	movs	r2, #140	; 0x8c
 8005428:	2120      	movs	r1, #32
 800542a:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2200      	movs	r2, #0
 8005430:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2284      	movs	r2, #132	; 0x84
 800543c:	2100      	movs	r1, #0
 800543e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005440:	2300      	movs	r3, #0
}
 8005442:	0018      	movs	r0, r3
 8005444:	46bd      	mov	sp, r7
 8005446:	b004      	add	sp, #16
 8005448:	bd80      	pop	{r7, pc}
 800544a:	46c0      	nop			; (mov r8, r8)
 800544c:	01ffffff 	.word	0x01ffffff

08005450 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b094      	sub	sp, #80	; 0x50
 8005454:	af00      	add	r7, sp, #0
 8005456:	60f8      	str	r0, [r7, #12]
 8005458:	60b9      	str	r1, [r7, #8]
 800545a:	603b      	str	r3, [r7, #0]
 800545c:	1dfb      	adds	r3, r7, #7
 800545e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005460:	e0a7      	b.n	80055b2 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005462:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005464:	3301      	adds	r3, #1
 8005466:	d100      	bne.n	800546a <UART_WaitOnFlagUntilTimeout+0x1a>
 8005468:	e0a3      	b.n	80055b2 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800546a:	f7fc fccd 	bl	8001e08 <HAL_GetTick>
 800546e:	0002      	movs	r2, r0
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	1ad3      	subs	r3, r2, r3
 8005474:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005476:	429a      	cmp	r2, r3
 8005478:	d302      	bcc.n	8005480 <UART_WaitOnFlagUntilTimeout+0x30>
 800547a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800547c:	2b00      	cmp	r3, #0
 800547e:	d13f      	bne.n	8005500 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005480:	f3ef 8310 	mrs	r3, PRIMASK
 8005484:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005486:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005488:	647b      	str	r3, [r7, #68]	; 0x44
 800548a:	2301      	movs	r3, #1
 800548c:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800548e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005490:	f383 8810 	msr	PRIMASK, r3
}
 8005494:	46c0      	nop			; (mov r8, r8)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	494e      	ldr	r1, [pc, #312]	; (80055dc <UART_WaitOnFlagUntilTimeout+0x18c>)
 80054a2:	400a      	ands	r2, r1
 80054a4:	601a      	str	r2, [r3, #0]
 80054a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054a8:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054ac:	f383 8810 	msr	PRIMASK, r3
}
 80054b0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054b2:	f3ef 8310 	mrs	r3, PRIMASK
 80054b6:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80054b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054ba:	643b      	str	r3, [r7, #64]	; 0x40
 80054bc:	2301      	movs	r3, #1
 80054be:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054c2:	f383 8810 	msr	PRIMASK, r3
}
 80054c6:	46c0      	nop			; (mov r8, r8)
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	689a      	ldr	r2, [r3, #8]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	2101      	movs	r1, #1
 80054d4:	438a      	bics	r2, r1
 80054d6:	609a      	str	r2, [r3, #8]
 80054d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80054da:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054de:	f383 8810 	msr	PRIMASK, r3
}
 80054e2:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2288      	movs	r2, #136	; 0x88
 80054e8:	2120      	movs	r1, #32
 80054ea:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	228c      	movs	r2, #140	; 0x8c
 80054f0:	2120      	movs	r1, #32
 80054f2:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2284      	movs	r2, #132	; 0x84
 80054f8:	2100      	movs	r1, #0
 80054fa:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80054fc:	2303      	movs	r3, #3
 80054fe:	e069      	b.n	80055d4 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	2204      	movs	r2, #4
 8005508:	4013      	ands	r3, r2
 800550a:	d052      	beq.n	80055b2 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	69da      	ldr	r2, [r3, #28]
 8005512:	2380      	movs	r3, #128	; 0x80
 8005514:	011b      	lsls	r3, r3, #4
 8005516:	401a      	ands	r2, r3
 8005518:	2380      	movs	r3, #128	; 0x80
 800551a:	011b      	lsls	r3, r3, #4
 800551c:	429a      	cmp	r2, r3
 800551e:	d148      	bne.n	80055b2 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	2280      	movs	r2, #128	; 0x80
 8005526:	0112      	lsls	r2, r2, #4
 8005528:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800552a:	f3ef 8310 	mrs	r3, PRIMASK
 800552e:	613b      	str	r3, [r7, #16]
  return(result);
 8005530:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005532:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005534:	2301      	movs	r3, #1
 8005536:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	f383 8810 	msr	PRIMASK, r3
}
 800553e:	46c0      	nop			; (mov r8, r8)
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	681a      	ldr	r2, [r3, #0]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4924      	ldr	r1, [pc, #144]	; (80055dc <UART_WaitOnFlagUntilTimeout+0x18c>)
 800554c:	400a      	ands	r2, r1
 800554e:	601a      	str	r2, [r3, #0]
 8005550:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005552:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005554:	69bb      	ldr	r3, [r7, #24]
 8005556:	f383 8810 	msr	PRIMASK, r3
}
 800555a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800555c:	f3ef 8310 	mrs	r3, PRIMASK
 8005560:	61fb      	str	r3, [r7, #28]
  return(result);
 8005562:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005564:	64bb      	str	r3, [r7, #72]	; 0x48
 8005566:	2301      	movs	r3, #1
 8005568:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800556a:	6a3b      	ldr	r3, [r7, #32]
 800556c:	f383 8810 	msr	PRIMASK, r3
}
 8005570:	46c0      	nop			; (mov r8, r8)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	689a      	ldr	r2, [r3, #8]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	2101      	movs	r1, #1
 800557e:	438a      	bics	r2, r1
 8005580:	609a      	str	r2, [r3, #8]
 8005582:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005584:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005588:	f383 8810 	msr	PRIMASK, r3
}
 800558c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2288      	movs	r2, #136	; 0x88
 8005592:	2120      	movs	r1, #32
 8005594:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	228c      	movs	r2, #140	; 0x8c
 800559a:	2120      	movs	r1, #32
 800559c:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2290      	movs	r2, #144	; 0x90
 80055a2:	2120      	movs	r1, #32
 80055a4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2284      	movs	r2, #132	; 0x84
 80055aa:	2100      	movs	r1, #0
 80055ac:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	e010      	b.n	80055d4 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	69db      	ldr	r3, [r3, #28]
 80055b8:	68ba      	ldr	r2, [r7, #8]
 80055ba:	4013      	ands	r3, r2
 80055bc:	68ba      	ldr	r2, [r7, #8]
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	425a      	negs	r2, r3
 80055c2:	4153      	adcs	r3, r2
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	001a      	movs	r2, r3
 80055c8:	1dfb      	adds	r3, r7, #7
 80055ca:	781b      	ldrb	r3, [r3, #0]
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d100      	bne.n	80055d2 <UART_WaitOnFlagUntilTimeout+0x182>
 80055d0:	e747      	b.n	8005462 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80055d2:	2300      	movs	r3, #0
}
 80055d4:	0018      	movs	r0, r3
 80055d6:	46bd      	mov	sp, r7
 80055d8:	b014      	add	sp, #80	; 0x50
 80055da:	bd80      	pop	{r7, pc}
 80055dc:	fffffe5f 	.word	0xfffffe5f

080055e0 <__errno>:
 80055e0:	4b01      	ldr	r3, [pc, #4]	; (80055e8 <__errno+0x8>)
 80055e2:	6818      	ldr	r0, [r3, #0]
 80055e4:	4770      	bx	lr
 80055e6:	46c0      	nop			; (mov r8, r8)
 80055e8:	2000004c 	.word	0x2000004c

080055ec <__libc_init_array>:
 80055ec:	b570      	push	{r4, r5, r6, lr}
 80055ee:	2600      	movs	r6, #0
 80055f0:	4d0c      	ldr	r5, [pc, #48]	; (8005624 <__libc_init_array+0x38>)
 80055f2:	4c0d      	ldr	r4, [pc, #52]	; (8005628 <__libc_init_array+0x3c>)
 80055f4:	1b64      	subs	r4, r4, r5
 80055f6:	10a4      	asrs	r4, r4, #2
 80055f8:	42a6      	cmp	r6, r4
 80055fa:	d109      	bne.n	8005610 <__libc_init_array+0x24>
 80055fc:	2600      	movs	r6, #0
 80055fe:	f000 fff9 	bl	80065f4 <_init>
 8005602:	4d0a      	ldr	r5, [pc, #40]	; (800562c <__libc_init_array+0x40>)
 8005604:	4c0a      	ldr	r4, [pc, #40]	; (8005630 <__libc_init_array+0x44>)
 8005606:	1b64      	subs	r4, r4, r5
 8005608:	10a4      	asrs	r4, r4, #2
 800560a:	42a6      	cmp	r6, r4
 800560c:	d105      	bne.n	800561a <__libc_init_array+0x2e>
 800560e:	bd70      	pop	{r4, r5, r6, pc}
 8005610:	00b3      	lsls	r3, r6, #2
 8005612:	58eb      	ldr	r3, [r5, r3]
 8005614:	4798      	blx	r3
 8005616:	3601      	adds	r6, #1
 8005618:	e7ee      	b.n	80055f8 <__libc_init_array+0xc>
 800561a:	00b3      	lsls	r3, r6, #2
 800561c:	58eb      	ldr	r3, [r5, r3]
 800561e:	4798      	blx	r3
 8005620:	3601      	adds	r6, #1
 8005622:	e7f2      	b.n	800560a <__libc_init_array+0x1e>
 8005624:	08006b3c 	.word	0x08006b3c
 8005628:	08006b3c 	.word	0x08006b3c
 800562c:	08006b3c 	.word	0x08006b3c
 8005630:	08006b40 	.word	0x08006b40

08005634 <memset>:
 8005634:	0003      	movs	r3, r0
 8005636:	1882      	adds	r2, r0, r2
 8005638:	4293      	cmp	r3, r2
 800563a:	d100      	bne.n	800563e <memset+0xa>
 800563c:	4770      	bx	lr
 800563e:	7019      	strb	r1, [r3, #0]
 8005640:	3301      	adds	r3, #1
 8005642:	e7f9      	b.n	8005638 <memset+0x4>

08005644 <iprintf>:
 8005644:	b40f      	push	{r0, r1, r2, r3}
 8005646:	4b0b      	ldr	r3, [pc, #44]	; (8005674 <iprintf+0x30>)
 8005648:	b513      	push	{r0, r1, r4, lr}
 800564a:	681c      	ldr	r4, [r3, #0]
 800564c:	2c00      	cmp	r4, #0
 800564e:	d005      	beq.n	800565c <iprintf+0x18>
 8005650:	69a3      	ldr	r3, [r4, #24]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d102      	bne.n	800565c <iprintf+0x18>
 8005656:	0020      	movs	r0, r4
 8005658:	f000 f870 	bl	800573c <__sinit>
 800565c:	ab05      	add	r3, sp, #20
 800565e:	0020      	movs	r0, r4
 8005660:	9a04      	ldr	r2, [sp, #16]
 8005662:	68a1      	ldr	r1, [r4, #8]
 8005664:	9301      	str	r3, [sp, #4]
 8005666:	f000 f9cd 	bl	8005a04 <_vfiprintf_r>
 800566a:	bc16      	pop	{r1, r2, r4}
 800566c:	bc08      	pop	{r3}
 800566e:	b004      	add	sp, #16
 8005670:	4718      	bx	r3
 8005672:	46c0      	nop			; (mov r8, r8)
 8005674:	2000004c 	.word	0x2000004c

08005678 <std>:
 8005678:	2300      	movs	r3, #0
 800567a:	b510      	push	{r4, lr}
 800567c:	0004      	movs	r4, r0
 800567e:	6003      	str	r3, [r0, #0]
 8005680:	6043      	str	r3, [r0, #4]
 8005682:	6083      	str	r3, [r0, #8]
 8005684:	8181      	strh	r1, [r0, #12]
 8005686:	6643      	str	r3, [r0, #100]	; 0x64
 8005688:	0019      	movs	r1, r3
 800568a:	81c2      	strh	r2, [r0, #14]
 800568c:	6103      	str	r3, [r0, #16]
 800568e:	6143      	str	r3, [r0, #20]
 8005690:	6183      	str	r3, [r0, #24]
 8005692:	2208      	movs	r2, #8
 8005694:	305c      	adds	r0, #92	; 0x5c
 8005696:	f7ff ffcd 	bl	8005634 <memset>
 800569a:	4b05      	ldr	r3, [pc, #20]	; (80056b0 <std+0x38>)
 800569c:	6224      	str	r4, [r4, #32]
 800569e:	6263      	str	r3, [r4, #36]	; 0x24
 80056a0:	4b04      	ldr	r3, [pc, #16]	; (80056b4 <std+0x3c>)
 80056a2:	62a3      	str	r3, [r4, #40]	; 0x28
 80056a4:	4b04      	ldr	r3, [pc, #16]	; (80056b8 <std+0x40>)
 80056a6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80056a8:	4b04      	ldr	r3, [pc, #16]	; (80056bc <std+0x44>)
 80056aa:	6323      	str	r3, [r4, #48]	; 0x30
 80056ac:	bd10      	pop	{r4, pc}
 80056ae:	46c0      	nop			; (mov r8, r8)
 80056b0:	08005fa1 	.word	0x08005fa1
 80056b4:	08005fc9 	.word	0x08005fc9
 80056b8:	08006001 	.word	0x08006001
 80056bc:	0800602d 	.word	0x0800602d

080056c0 <_cleanup_r>:
 80056c0:	b510      	push	{r4, lr}
 80056c2:	4902      	ldr	r1, [pc, #8]	; (80056cc <_cleanup_r+0xc>)
 80056c4:	f000 f8ba 	bl	800583c <_fwalk_reent>
 80056c8:	bd10      	pop	{r4, pc}
 80056ca:	46c0      	nop			; (mov r8, r8)
 80056cc:	08006339 	.word	0x08006339

080056d0 <__sfmoreglue>:
 80056d0:	b570      	push	{r4, r5, r6, lr}
 80056d2:	2568      	movs	r5, #104	; 0x68
 80056d4:	1e4a      	subs	r2, r1, #1
 80056d6:	4355      	muls	r5, r2
 80056d8:	000e      	movs	r6, r1
 80056da:	0029      	movs	r1, r5
 80056dc:	3174      	adds	r1, #116	; 0x74
 80056de:	f000 f8f3 	bl	80058c8 <_malloc_r>
 80056e2:	1e04      	subs	r4, r0, #0
 80056e4:	d008      	beq.n	80056f8 <__sfmoreglue+0x28>
 80056e6:	2100      	movs	r1, #0
 80056e8:	002a      	movs	r2, r5
 80056ea:	6001      	str	r1, [r0, #0]
 80056ec:	6046      	str	r6, [r0, #4]
 80056ee:	300c      	adds	r0, #12
 80056f0:	60a0      	str	r0, [r4, #8]
 80056f2:	3268      	adds	r2, #104	; 0x68
 80056f4:	f7ff ff9e 	bl	8005634 <memset>
 80056f8:	0020      	movs	r0, r4
 80056fa:	bd70      	pop	{r4, r5, r6, pc}

080056fc <__sfp_lock_acquire>:
 80056fc:	b510      	push	{r4, lr}
 80056fe:	4802      	ldr	r0, [pc, #8]	; (8005708 <__sfp_lock_acquire+0xc>)
 8005700:	f000 f8bd 	bl	800587e <__retarget_lock_acquire_recursive>
 8005704:	bd10      	pop	{r4, pc}
 8005706:	46c0      	nop			; (mov r8, r8)
 8005708:	20000291 	.word	0x20000291

0800570c <__sfp_lock_release>:
 800570c:	b510      	push	{r4, lr}
 800570e:	4802      	ldr	r0, [pc, #8]	; (8005718 <__sfp_lock_release+0xc>)
 8005710:	f000 f8b6 	bl	8005880 <__retarget_lock_release_recursive>
 8005714:	bd10      	pop	{r4, pc}
 8005716:	46c0      	nop			; (mov r8, r8)
 8005718:	20000291 	.word	0x20000291

0800571c <__sinit_lock_acquire>:
 800571c:	b510      	push	{r4, lr}
 800571e:	4802      	ldr	r0, [pc, #8]	; (8005728 <__sinit_lock_acquire+0xc>)
 8005720:	f000 f8ad 	bl	800587e <__retarget_lock_acquire_recursive>
 8005724:	bd10      	pop	{r4, pc}
 8005726:	46c0      	nop			; (mov r8, r8)
 8005728:	20000292 	.word	0x20000292

0800572c <__sinit_lock_release>:
 800572c:	b510      	push	{r4, lr}
 800572e:	4802      	ldr	r0, [pc, #8]	; (8005738 <__sinit_lock_release+0xc>)
 8005730:	f000 f8a6 	bl	8005880 <__retarget_lock_release_recursive>
 8005734:	bd10      	pop	{r4, pc}
 8005736:	46c0      	nop			; (mov r8, r8)
 8005738:	20000292 	.word	0x20000292

0800573c <__sinit>:
 800573c:	b513      	push	{r0, r1, r4, lr}
 800573e:	0004      	movs	r4, r0
 8005740:	f7ff ffec 	bl	800571c <__sinit_lock_acquire>
 8005744:	69a3      	ldr	r3, [r4, #24]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d002      	beq.n	8005750 <__sinit+0x14>
 800574a:	f7ff ffef 	bl	800572c <__sinit_lock_release>
 800574e:	bd13      	pop	{r0, r1, r4, pc}
 8005750:	64a3      	str	r3, [r4, #72]	; 0x48
 8005752:	64e3      	str	r3, [r4, #76]	; 0x4c
 8005754:	6523      	str	r3, [r4, #80]	; 0x50
 8005756:	4b13      	ldr	r3, [pc, #76]	; (80057a4 <__sinit+0x68>)
 8005758:	4a13      	ldr	r2, [pc, #76]	; (80057a8 <__sinit+0x6c>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	62a2      	str	r2, [r4, #40]	; 0x28
 800575e:	9301      	str	r3, [sp, #4]
 8005760:	42a3      	cmp	r3, r4
 8005762:	d101      	bne.n	8005768 <__sinit+0x2c>
 8005764:	2301      	movs	r3, #1
 8005766:	61a3      	str	r3, [r4, #24]
 8005768:	0020      	movs	r0, r4
 800576a:	f000 f81f 	bl	80057ac <__sfp>
 800576e:	6060      	str	r0, [r4, #4]
 8005770:	0020      	movs	r0, r4
 8005772:	f000 f81b 	bl	80057ac <__sfp>
 8005776:	60a0      	str	r0, [r4, #8]
 8005778:	0020      	movs	r0, r4
 800577a:	f000 f817 	bl	80057ac <__sfp>
 800577e:	2200      	movs	r2, #0
 8005780:	2104      	movs	r1, #4
 8005782:	60e0      	str	r0, [r4, #12]
 8005784:	6860      	ldr	r0, [r4, #4]
 8005786:	f7ff ff77 	bl	8005678 <std>
 800578a:	2201      	movs	r2, #1
 800578c:	2109      	movs	r1, #9
 800578e:	68a0      	ldr	r0, [r4, #8]
 8005790:	f7ff ff72 	bl	8005678 <std>
 8005794:	2202      	movs	r2, #2
 8005796:	2112      	movs	r1, #18
 8005798:	68e0      	ldr	r0, [r4, #12]
 800579a:	f7ff ff6d 	bl	8005678 <std>
 800579e:	2301      	movs	r3, #1
 80057a0:	61a3      	str	r3, [r4, #24]
 80057a2:	e7d2      	b.n	800574a <__sinit+0xe>
 80057a4:	08006a9c 	.word	0x08006a9c
 80057a8:	080056c1 	.word	0x080056c1

080057ac <__sfp>:
 80057ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ae:	0007      	movs	r7, r0
 80057b0:	f7ff ffa4 	bl	80056fc <__sfp_lock_acquire>
 80057b4:	4b1f      	ldr	r3, [pc, #124]	; (8005834 <__sfp+0x88>)
 80057b6:	681e      	ldr	r6, [r3, #0]
 80057b8:	69b3      	ldr	r3, [r6, #24]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d102      	bne.n	80057c4 <__sfp+0x18>
 80057be:	0030      	movs	r0, r6
 80057c0:	f7ff ffbc 	bl	800573c <__sinit>
 80057c4:	3648      	adds	r6, #72	; 0x48
 80057c6:	68b4      	ldr	r4, [r6, #8]
 80057c8:	6873      	ldr	r3, [r6, #4]
 80057ca:	3b01      	subs	r3, #1
 80057cc:	d504      	bpl.n	80057d8 <__sfp+0x2c>
 80057ce:	6833      	ldr	r3, [r6, #0]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d022      	beq.n	800581a <__sfp+0x6e>
 80057d4:	6836      	ldr	r6, [r6, #0]
 80057d6:	e7f6      	b.n	80057c6 <__sfp+0x1a>
 80057d8:	220c      	movs	r2, #12
 80057da:	5ea5      	ldrsh	r5, [r4, r2]
 80057dc:	2d00      	cmp	r5, #0
 80057de:	d11a      	bne.n	8005816 <__sfp+0x6a>
 80057e0:	0020      	movs	r0, r4
 80057e2:	4b15      	ldr	r3, [pc, #84]	; (8005838 <__sfp+0x8c>)
 80057e4:	3058      	adds	r0, #88	; 0x58
 80057e6:	60e3      	str	r3, [r4, #12]
 80057e8:	6665      	str	r5, [r4, #100]	; 0x64
 80057ea:	f000 f847 	bl	800587c <__retarget_lock_init_recursive>
 80057ee:	f7ff ff8d 	bl	800570c <__sfp_lock_release>
 80057f2:	0020      	movs	r0, r4
 80057f4:	2208      	movs	r2, #8
 80057f6:	0029      	movs	r1, r5
 80057f8:	6025      	str	r5, [r4, #0]
 80057fa:	60a5      	str	r5, [r4, #8]
 80057fc:	6065      	str	r5, [r4, #4]
 80057fe:	6125      	str	r5, [r4, #16]
 8005800:	6165      	str	r5, [r4, #20]
 8005802:	61a5      	str	r5, [r4, #24]
 8005804:	305c      	adds	r0, #92	; 0x5c
 8005806:	f7ff ff15 	bl	8005634 <memset>
 800580a:	6365      	str	r5, [r4, #52]	; 0x34
 800580c:	63a5      	str	r5, [r4, #56]	; 0x38
 800580e:	64a5      	str	r5, [r4, #72]	; 0x48
 8005810:	64e5      	str	r5, [r4, #76]	; 0x4c
 8005812:	0020      	movs	r0, r4
 8005814:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005816:	3468      	adds	r4, #104	; 0x68
 8005818:	e7d7      	b.n	80057ca <__sfp+0x1e>
 800581a:	2104      	movs	r1, #4
 800581c:	0038      	movs	r0, r7
 800581e:	f7ff ff57 	bl	80056d0 <__sfmoreglue>
 8005822:	1e04      	subs	r4, r0, #0
 8005824:	6030      	str	r0, [r6, #0]
 8005826:	d1d5      	bne.n	80057d4 <__sfp+0x28>
 8005828:	f7ff ff70 	bl	800570c <__sfp_lock_release>
 800582c:	230c      	movs	r3, #12
 800582e:	603b      	str	r3, [r7, #0]
 8005830:	e7ef      	b.n	8005812 <__sfp+0x66>
 8005832:	46c0      	nop			; (mov r8, r8)
 8005834:	08006a9c 	.word	0x08006a9c
 8005838:	ffff0001 	.word	0xffff0001

0800583c <_fwalk_reent>:
 800583c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800583e:	0004      	movs	r4, r0
 8005840:	0006      	movs	r6, r0
 8005842:	2700      	movs	r7, #0
 8005844:	9101      	str	r1, [sp, #4]
 8005846:	3448      	adds	r4, #72	; 0x48
 8005848:	6863      	ldr	r3, [r4, #4]
 800584a:	68a5      	ldr	r5, [r4, #8]
 800584c:	9300      	str	r3, [sp, #0]
 800584e:	9b00      	ldr	r3, [sp, #0]
 8005850:	3b01      	subs	r3, #1
 8005852:	9300      	str	r3, [sp, #0]
 8005854:	d504      	bpl.n	8005860 <_fwalk_reent+0x24>
 8005856:	6824      	ldr	r4, [r4, #0]
 8005858:	2c00      	cmp	r4, #0
 800585a:	d1f5      	bne.n	8005848 <_fwalk_reent+0xc>
 800585c:	0038      	movs	r0, r7
 800585e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005860:	89ab      	ldrh	r3, [r5, #12]
 8005862:	2b01      	cmp	r3, #1
 8005864:	d908      	bls.n	8005878 <_fwalk_reent+0x3c>
 8005866:	220e      	movs	r2, #14
 8005868:	5eab      	ldrsh	r3, [r5, r2]
 800586a:	3301      	adds	r3, #1
 800586c:	d004      	beq.n	8005878 <_fwalk_reent+0x3c>
 800586e:	0029      	movs	r1, r5
 8005870:	0030      	movs	r0, r6
 8005872:	9b01      	ldr	r3, [sp, #4]
 8005874:	4798      	blx	r3
 8005876:	4307      	orrs	r7, r0
 8005878:	3568      	adds	r5, #104	; 0x68
 800587a:	e7e8      	b.n	800584e <_fwalk_reent+0x12>

0800587c <__retarget_lock_init_recursive>:
 800587c:	4770      	bx	lr

0800587e <__retarget_lock_acquire_recursive>:
 800587e:	4770      	bx	lr

08005880 <__retarget_lock_release_recursive>:
 8005880:	4770      	bx	lr
	...

08005884 <sbrk_aligned>:
 8005884:	b570      	push	{r4, r5, r6, lr}
 8005886:	4e0f      	ldr	r6, [pc, #60]	; (80058c4 <sbrk_aligned+0x40>)
 8005888:	000d      	movs	r5, r1
 800588a:	6831      	ldr	r1, [r6, #0]
 800588c:	0004      	movs	r4, r0
 800588e:	2900      	cmp	r1, #0
 8005890:	d102      	bne.n	8005898 <sbrk_aligned+0x14>
 8005892:	f000 fb73 	bl	8005f7c <_sbrk_r>
 8005896:	6030      	str	r0, [r6, #0]
 8005898:	0029      	movs	r1, r5
 800589a:	0020      	movs	r0, r4
 800589c:	f000 fb6e 	bl	8005f7c <_sbrk_r>
 80058a0:	1c43      	adds	r3, r0, #1
 80058a2:	d00a      	beq.n	80058ba <sbrk_aligned+0x36>
 80058a4:	2303      	movs	r3, #3
 80058a6:	1cc5      	adds	r5, r0, #3
 80058a8:	439d      	bics	r5, r3
 80058aa:	42a8      	cmp	r0, r5
 80058ac:	d007      	beq.n	80058be <sbrk_aligned+0x3a>
 80058ae:	1a29      	subs	r1, r5, r0
 80058b0:	0020      	movs	r0, r4
 80058b2:	f000 fb63 	bl	8005f7c <_sbrk_r>
 80058b6:	1c43      	adds	r3, r0, #1
 80058b8:	d101      	bne.n	80058be <sbrk_aligned+0x3a>
 80058ba:	2501      	movs	r5, #1
 80058bc:	426d      	negs	r5, r5
 80058be:	0028      	movs	r0, r5
 80058c0:	bd70      	pop	{r4, r5, r6, pc}
 80058c2:	46c0      	nop			; (mov r8, r8)
 80058c4:	20000298 	.word	0x20000298

080058c8 <_malloc_r>:
 80058c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80058ca:	2203      	movs	r2, #3
 80058cc:	1ccb      	adds	r3, r1, #3
 80058ce:	4393      	bics	r3, r2
 80058d0:	3308      	adds	r3, #8
 80058d2:	0006      	movs	r6, r0
 80058d4:	001f      	movs	r7, r3
 80058d6:	2b0c      	cmp	r3, #12
 80058d8:	d232      	bcs.n	8005940 <_malloc_r+0x78>
 80058da:	270c      	movs	r7, #12
 80058dc:	42b9      	cmp	r1, r7
 80058de:	d831      	bhi.n	8005944 <_malloc_r+0x7c>
 80058e0:	0030      	movs	r0, r6
 80058e2:	f000 fdf5 	bl	80064d0 <__malloc_lock>
 80058e6:	4d32      	ldr	r5, [pc, #200]	; (80059b0 <_malloc_r+0xe8>)
 80058e8:	682b      	ldr	r3, [r5, #0]
 80058ea:	001c      	movs	r4, r3
 80058ec:	2c00      	cmp	r4, #0
 80058ee:	d12e      	bne.n	800594e <_malloc_r+0x86>
 80058f0:	0039      	movs	r1, r7
 80058f2:	0030      	movs	r0, r6
 80058f4:	f7ff ffc6 	bl	8005884 <sbrk_aligned>
 80058f8:	0004      	movs	r4, r0
 80058fa:	1c43      	adds	r3, r0, #1
 80058fc:	d11e      	bne.n	800593c <_malloc_r+0x74>
 80058fe:	682c      	ldr	r4, [r5, #0]
 8005900:	0025      	movs	r5, r4
 8005902:	2d00      	cmp	r5, #0
 8005904:	d14a      	bne.n	800599c <_malloc_r+0xd4>
 8005906:	6823      	ldr	r3, [r4, #0]
 8005908:	0029      	movs	r1, r5
 800590a:	18e3      	adds	r3, r4, r3
 800590c:	0030      	movs	r0, r6
 800590e:	9301      	str	r3, [sp, #4]
 8005910:	f000 fb34 	bl	8005f7c <_sbrk_r>
 8005914:	9b01      	ldr	r3, [sp, #4]
 8005916:	4283      	cmp	r3, r0
 8005918:	d143      	bne.n	80059a2 <_malloc_r+0xda>
 800591a:	6823      	ldr	r3, [r4, #0]
 800591c:	3703      	adds	r7, #3
 800591e:	1aff      	subs	r7, r7, r3
 8005920:	2303      	movs	r3, #3
 8005922:	439f      	bics	r7, r3
 8005924:	3708      	adds	r7, #8
 8005926:	2f0c      	cmp	r7, #12
 8005928:	d200      	bcs.n	800592c <_malloc_r+0x64>
 800592a:	270c      	movs	r7, #12
 800592c:	0039      	movs	r1, r7
 800592e:	0030      	movs	r0, r6
 8005930:	f7ff ffa8 	bl	8005884 <sbrk_aligned>
 8005934:	1c43      	adds	r3, r0, #1
 8005936:	d034      	beq.n	80059a2 <_malloc_r+0xda>
 8005938:	6823      	ldr	r3, [r4, #0]
 800593a:	19df      	adds	r7, r3, r7
 800593c:	6027      	str	r7, [r4, #0]
 800593e:	e013      	b.n	8005968 <_malloc_r+0xa0>
 8005940:	2b00      	cmp	r3, #0
 8005942:	dacb      	bge.n	80058dc <_malloc_r+0x14>
 8005944:	230c      	movs	r3, #12
 8005946:	2500      	movs	r5, #0
 8005948:	6033      	str	r3, [r6, #0]
 800594a:	0028      	movs	r0, r5
 800594c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800594e:	6822      	ldr	r2, [r4, #0]
 8005950:	1bd1      	subs	r1, r2, r7
 8005952:	d420      	bmi.n	8005996 <_malloc_r+0xce>
 8005954:	290b      	cmp	r1, #11
 8005956:	d917      	bls.n	8005988 <_malloc_r+0xc0>
 8005958:	19e2      	adds	r2, r4, r7
 800595a:	6027      	str	r7, [r4, #0]
 800595c:	42a3      	cmp	r3, r4
 800595e:	d111      	bne.n	8005984 <_malloc_r+0xbc>
 8005960:	602a      	str	r2, [r5, #0]
 8005962:	6863      	ldr	r3, [r4, #4]
 8005964:	6011      	str	r1, [r2, #0]
 8005966:	6053      	str	r3, [r2, #4]
 8005968:	0030      	movs	r0, r6
 800596a:	0025      	movs	r5, r4
 800596c:	f000 fdb8 	bl	80064e0 <__malloc_unlock>
 8005970:	2207      	movs	r2, #7
 8005972:	350b      	adds	r5, #11
 8005974:	1d23      	adds	r3, r4, #4
 8005976:	4395      	bics	r5, r2
 8005978:	1aea      	subs	r2, r5, r3
 800597a:	429d      	cmp	r5, r3
 800597c:	d0e5      	beq.n	800594a <_malloc_r+0x82>
 800597e:	1b5b      	subs	r3, r3, r5
 8005980:	50a3      	str	r3, [r4, r2]
 8005982:	e7e2      	b.n	800594a <_malloc_r+0x82>
 8005984:	605a      	str	r2, [r3, #4]
 8005986:	e7ec      	b.n	8005962 <_malloc_r+0x9a>
 8005988:	6862      	ldr	r2, [r4, #4]
 800598a:	42a3      	cmp	r3, r4
 800598c:	d101      	bne.n	8005992 <_malloc_r+0xca>
 800598e:	602a      	str	r2, [r5, #0]
 8005990:	e7ea      	b.n	8005968 <_malloc_r+0xa0>
 8005992:	605a      	str	r2, [r3, #4]
 8005994:	e7e8      	b.n	8005968 <_malloc_r+0xa0>
 8005996:	0023      	movs	r3, r4
 8005998:	6864      	ldr	r4, [r4, #4]
 800599a:	e7a7      	b.n	80058ec <_malloc_r+0x24>
 800599c:	002c      	movs	r4, r5
 800599e:	686d      	ldr	r5, [r5, #4]
 80059a0:	e7af      	b.n	8005902 <_malloc_r+0x3a>
 80059a2:	230c      	movs	r3, #12
 80059a4:	0030      	movs	r0, r6
 80059a6:	6033      	str	r3, [r6, #0]
 80059a8:	f000 fd9a 	bl	80064e0 <__malloc_unlock>
 80059ac:	e7cd      	b.n	800594a <_malloc_r+0x82>
 80059ae:	46c0      	nop			; (mov r8, r8)
 80059b0:	20000294 	.word	0x20000294

080059b4 <__sfputc_r>:
 80059b4:	6893      	ldr	r3, [r2, #8]
 80059b6:	b510      	push	{r4, lr}
 80059b8:	3b01      	subs	r3, #1
 80059ba:	6093      	str	r3, [r2, #8]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	da04      	bge.n	80059ca <__sfputc_r+0x16>
 80059c0:	6994      	ldr	r4, [r2, #24]
 80059c2:	42a3      	cmp	r3, r4
 80059c4:	db07      	blt.n	80059d6 <__sfputc_r+0x22>
 80059c6:	290a      	cmp	r1, #10
 80059c8:	d005      	beq.n	80059d6 <__sfputc_r+0x22>
 80059ca:	6813      	ldr	r3, [r2, #0]
 80059cc:	1c58      	adds	r0, r3, #1
 80059ce:	6010      	str	r0, [r2, #0]
 80059d0:	7019      	strb	r1, [r3, #0]
 80059d2:	0008      	movs	r0, r1
 80059d4:	bd10      	pop	{r4, pc}
 80059d6:	f000 fb2f 	bl	8006038 <__swbuf_r>
 80059da:	0001      	movs	r1, r0
 80059dc:	e7f9      	b.n	80059d2 <__sfputc_r+0x1e>

080059de <__sfputs_r>:
 80059de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059e0:	0006      	movs	r6, r0
 80059e2:	000f      	movs	r7, r1
 80059e4:	0014      	movs	r4, r2
 80059e6:	18d5      	adds	r5, r2, r3
 80059e8:	42ac      	cmp	r4, r5
 80059ea:	d101      	bne.n	80059f0 <__sfputs_r+0x12>
 80059ec:	2000      	movs	r0, #0
 80059ee:	e007      	b.n	8005a00 <__sfputs_r+0x22>
 80059f0:	7821      	ldrb	r1, [r4, #0]
 80059f2:	003a      	movs	r2, r7
 80059f4:	0030      	movs	r0, r6
 80059f6:	f7ff ffdd 	bl	80059b4 <__sfputc_r>
 80059fa:	3401      	adds	r4, #1
 80059fc:	1c43      	adds	r3, r0, #1
 80059fe:	d1f3      	bne.n	80059e8 <__sfputs_r+0xa>
 8005a00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005a04 <_vfiprintf_r>:
 8005a04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a06:	b0a1      	sub	sp, #132	; 0x84
 8005a08:	0006      	movs	r6, r0
 8005a0a:	000c      	movs	r4, r1
 8005a0c:	001f      	movs	r7, r3
 8005a0e:	9203      	str	r2, [sp, #12]
 8005a10:	2800      	cmp	r0, #0
 8005a12:	d004      	beq.n	8005a1e <_vfiprintf_r+0x1a>
 8005a14:	6983      	ldr	r3, [r0, #24]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d101      	bne.n	8005a1e <_vfiprintf_r+0x1a>
 8005a1a:	f7ff fe8f 	bl	800573c <__sinit>
 8005a1e:	4b8e      	ldr	r3, [pc, #568]	; (8005c58 <_vfiprintf_r+0x254>)
 8005a20:	429c      	cmp	r4, r3
 8005a22:	d11c      	bne.n	8005a5e <_vfiprintf_r+0x5a>
 8005a24:	6874      	ldr	r4, [r6, #4]
 8005a26:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a28:	07db      	lsls	r3, r3, #31
 8005a2a:	d405      	bmi.n	8005a38 <_vfiprintf_r+0x34>
 8005a2c:	89a3      	ldrh	r3, [r4, #12]
 8005a2e:	059b      	lsls	r3, r3, #22
 8005a30:	d402      	bmi.n	8005a38 <_vfiprintf_r+0x34>
 8005a32:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a34:	f7ff ff23 	bl	800587e <__retarget_lock_acquire_recursive>
 8005a38:	89a3      	ldrh	r3, [r4, #12]
 8005a3a:	071b      	lsls	r3, r3, #28
 8005a3c:	d502      	bpl.n	8005a44 <_vfiprintf_r+0x40>
 8005a3e:	6923      	ldr	r3, [r4, #16]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d11d      	bne.n	8005a80 <_vfiprintf_r+0x7c>
 8005a44:	0021      	movs	r1, r4
 8005a46:	0030      	movs	r0, r6
 8005a48:	f000 fb60 	bl	800610c <__swsetup_r>
 8005a4c:	2800      	cmp	r0, #0
 8005a4e:	d017      	beq.n	8005a80 <_vfiprintf_r+0x7c>
 8005a50:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a52:	07db      	lsls	r3, r3, #31
 8005a54:	d50d      	bpl.n	8005a72 <_vfiprintf_r+0x6e>
 8005a56:	2001      	movs	r0, #1
 8005a58:	4240      	negs	r0, r0
 8005a5a:	b021      	add	sp, #132	; 0x84
 8005a5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a5e:	4b7f      	ldr	r3, [pc, #508]	; (8005c5c <_vfiprintf_r+0x258>)
 8005a60:	429c      	cmp	r4, r3
 8005a62:	d101      	bne.n	8005a68 <_vfiprintf_r+0x64>
 8005a64:	68b4      	ldr	r4, [r6, #8]
 8005a66:	e7de      	b.n	8005a26 <_vfiprintf_r+0x22>
 8005a68:	4b7d      	ldr	r3, [pc, #500]	; (8005c60 <_vfiprintf_r+0x25c>)
 8005a6a:	429c      	cmp	r4, r3
 8005a6c:	d1db      	bne.n	8005a26 <_vfiprintf_r+0x22>
 8005a6e:	68f4      	ldr	r4, [r6, #12]
 8005a70:	e7d9      	b.n	8005a26 <_vfiprintf_r+0x22>
 8005a72:	89a3      	ldrh	r3, [r4, #12]
 8005a74:	059b      	lsls	r3, r3, #22
 8005a76:	d4ee      	bmi.n	8005a56 <_vfiprintf_r+0x52>
 8005a78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a7a:	f7ff ff01 	bl	8005880 <__retarget_lock_release_recursive>
 8005a7e:	e7ea      	b.n	8005a56 <_vfiprintf_r+0x52>
 8005a80:	2300      	movs	r3, #0
 8005a82:	ad08      	add	r5, sp, #32
 8005a84:	616b      	str	r3, [r5, #20]
 8005a86:	3320      	adds	r3, #32
 8005a88:	766b      	strb	r3, [r5, #25]
 8005a8a:	3310      	adds	r3, #16
 8005a8c:	76ab      	strb	r3, [r5, #26]
 8005a8e:	9707      	str	r7, [sp, #28]
 8005a90:	9f03      	ldr	r7, [sp, #12]
 8005a92:	783b      	ldrb	r3, [r7, #0]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d001      	beq.n	8005a9c <_vfiprintf_r+0x98>
 8005a98:	2b25      	cmp	r3, #37	; 0x25
 8005a9a:	d14e      	bne.n	8005b3a <_vfiprintf_r+0x136>
 8005a9c:	9b03      	ldr	r3, [sp, #12]
 8005a9e:	1afb      	subs	r3, r7, r3
 8005aa0:	9305      	str	r3, [sp, #20]
 8005aa2:	9b03      	ldr	r3, [sp, #12]
 8005aa4:	429f      	cmp	r7, r3
 8005aa6:	d00d      	beq.n	8005ac4 <_vfiprintf_r+0xc0>
 8005aa8:	9b05      	ldr	r3, [sp, #20]
 8005aaa:	0021      	movs	r1, r4
 8005aac:	0030      	movs	r0, r6
 8005aae:	9a03      	ldr	r2, [sp, #12]
 8005ab0:	f7ff ff95 	bl	80059de <__sfputs_r>
 8005ab4:	1c43      	adds	r3, r0, #1
 8005ab6:	d100      	bne.n	8005aba <_vfiprintf_r+0xb6>
 8005ab8:	e0b5      	b.n	8005c26 <_vfiprintf_r+0x222>
 8005aba:	696a      	ldr	r2, [r5, #20]
 8005abc:	9b05      	ldr	r3, [sp, #20]
 8005abe:	4694      	mov	ip, r2
 8005ac0:	4463      	add	r3, ip
 8005ac2:	616b      	str	r3, [r5, #20]
 8005ac4:	783b      	ldrb	r3, [r7, #0]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d100      	bne.n	8005acc <_vfiprintf_r+0xc8>
 8005aca:	e0ac      	b.n	8005c26 <_vfiprintf_r+0x222>
 8005acc:	2201      	movs	r2, #1
 8005ace:	1c7b      	adds	r3, r7, #1
 8005ad0:	9303      	str	r3, [sp, #12]
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	4252      	negs	r2, r2
 8005ad6:	606a      	str	r2, [r5, #4]
 8005ad8:	a904      	add	r1, sp, #16
 8005ada:	3254      	adds	r2, #84	; 0x54
 8005adc:	1852      	adds	r2, r2, r1
 8005ade:	602b      	str	r3, [r5, #0]
 8005ae0:	60eb      	str	r3, [r5, #12]
 8005ae2:	60ab      	str	r3, [r5, #8]
 8005ae4:	7013      	strb	r3, [r2, #0]
 8005ae6:	65ab      	str	r3, [r5, #88]	; 0x58
 8005ae8:	9b03      	ldr	r3, [sp, #12]
 8005aea:	2205      	movs	r2, #5
 8005aec:	7819      	ldrb	r1, [r3, #0]
 8005aee:	485d      	ldr	r0, [pc, #372]	; (8005c64 <_vfiprintf_r+0x260>)
 8005af0:	f000 fce2 	bl	80064b8 <memchr>
 8005af4:	9b03      	ldr	r3, [sp, #12]
 8005af6:	1c5f      	adds	r7, r3, #1
 8005af8:	2800      	cmp	r0, #0
 8005afa:	d120      	bne.n	8005b3e <_vfiprintf_r+0x13a>
 8005afc:	682a      	ldr	r2, [r5, #0]
 8005afe:	06d3      	lsls	r3, r2, #27
 8005b00:	d504      	bpl.n	8005b0c <_vfiprintf_r+0x108>
 8005b02:	2353      	movs	r3, #83	; 0x53
 8005b04:	a904      	add	r1, sp, #16
 8005b06:	185b      	adds	r3, r3, r1
 8005b08:	2120      	movs	r1, #32
 8005b0a:	7019      	strb	r1, [r3, #0]
 8005b0c:	0713      	lsls	r3, r2, #28
 8005b0e:	d504      	bpl.n	8005b1a <_vfiprintf_r+0x116>
 8005b10:	2353      	movs	r3, #83	; 0x53
 8005b12:	a904      	add	r1, sp, #16
 8005b14:	185b      	adds	r3, r3, r1
 8005b16:	212b      	movs	r1, #43	; 0x2b
 8005b18:	7019      	strb	r1, [r3, #0]
 8005b1a:	9b03      	ldr	r3, [sp, #12]
 8005b1c:	781b      	ldrb	r3, [r3, #0]
 8005b1e:	2b2a      	cmp	r3, #42	; 0x2a
 8005b20:	d016      	beq.n	8005b50 <_vfiprintf_r+0x14c>
 8005b22:	2100      	movs	r1, #0
 8005b24:	68eb      	ldr	r3, [r5, #12]
 8005b26:	9f03      	ldr	r7, [sp, #12]
 8005b28:	783a      	ldrb	r2, [r7, #0]
 8005b2a:	1c78      	adds	r0, r7, #1
 8005b2c:	3a30      	subs	r2, #48	; 0x30
 8005b2e:	4684      	mov	ip, r0
 8005b30:	2a09      	cmp	r2, #9
 8005b32:	d94f      	bls.n	8005bd4 <_vfiprintf_r+0x1d0>
 8005b34:	2900      	cmp	r1, #0
 8005b36:	d111      	bne.n	8005b5c <_vfiprintf_r+0x158>
 8005b38:	e017      	b.n	8005b6a <_vfiprintf_r+0x166>
 8005b3a:	3701      	adds	r7, #1
 8005b3c:	e7a9      	b.n	8005a92 <_vfiprintf_r+0x8e>
 8005b3e:	4b49      	ldr	r3, [pc, #292]	; (8005c64 <_vfiprintf_r+0x260>)
 8005b40:	682a      	ldr	r2, [r5, #0]
 8005b42:	1ac0      	subs	r0, r0, r3
 8005b44:	2301      	movs	r3, #1
 8005b46:	4083      	lsls	r3, r0
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	602b      	str	r3, [r5, #0]
 8005b4c:	9703      	str	r7, [sp, #12]
 8005b4e:	e7cb      	b.n	8005ae8 <_vfiprintf_r+0xe4>
 8005b50:	9b07      	ldr	r3, [sp, #28]
 8005b52:	1d19      	adds	r1, r3, #4
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	9107      	str	r1, [sp, #28]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	db01      	blt.n	8005b60 <_vfiprintf_r+0x15c>
 8005b5c:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b5e:	e004      	b.n	8005b6a <_vfiprintf_r+0x166>
 8005b60:	425b      	negs	r3, r3
 8005b62:	60eb      	str	r3, [r5, #12]
 8005b64:	2302      	movs	r3, #2
 8005b66:	4313      	orrs	r3, r2
 8005b68:	602b      	str	r3, [r5, #0]
 8005b6a:	783b      	ldrb	r3, [r7, #0]
 8005b6c:	2b2e      	cmp	r3, #46	; 0x2e
 8005b6e:	d10a      	bne.n	8005b86 <_vfiprintf_r+0x182>
 8005b70:	787b      	ldrb	r3, [r7, #1]
 8005b72:	2b2a      	cmp	r3, #42	; 0x2a
 8005b74:	d137      	bne.n	8005be6 <_vfiprintf_r+0x1e2>
 8005b76:	9b07      	ldr	r3, [sp, #28]
 8005b78:	3702      	adds	r7, #2
 8005b7a:	1d1a      	adds	r2, r3, #4
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	9207      	str	r2, [sp, #28]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	db2d      	blt.n	8005be0 <_vfiprintf_r+0x1dc>
 8005b84:	9309      	str	r3, [sp, #36]	; 0x24
 8005b86:	2203      	movs	r2, #3
 8005b88:	7839      	ldrb	r1, [r7, #0]
 8005b8a:	4837      	ldr	r0, [pc, #220]	; (8005c68 <_vfiprintf_r+0x264>)
 8005b8c:	f000 fc94 	bl	80064b8 <memchr>
 8005b90:	2800      	cmp	r0, #0
 8005b92:	d007      	beq.n	8005ba4 <_vfiprintf_r+0x1a0>
 8005b94:	4b34      	ldr	r3, [pc, #208]	; (8005c68 <_vfiprintf_r+0x264>)
 8005b96:	682a      	ldr	r2, [r5, #0]
 8005b98:	1ac0      	subs	r0, r0, r3
 8005b9a:	2340      	movs	r3, #64	; 0x40
 8005b9c:	4083      	lsls	r3, r0
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	3701      	adds	r7, #1
 8005ba2:	602b      	str	r3, [r5, #0]
 8005ba4:	7839      	ldrb	r1, [r7, #0]
 8005ba6:	1c7b      	adds	r3, r7, #1
 8005ba8:	2206      	movs	r2, #6
 8005baa:	4830      	ldr	r0, [pc, #192]	; (8005c6c <_vfiprintf_r+0x268>)
 8005bac:	9303      	str	r3, [sp, #12]
 8005bae:	7629      	strb	r1, [r5, #24]
 8005bb0:	f000 fc82 	bl	80064b8 <memchr>
 8005bb4:	2800      	cmp	r0, #0
 8005bb6:	d045      	beq.n	8005c44 <_vfiprintf_r+0x240>
 8005bb8:	4b2d      	ldr	r3, [pc, #180]	; (8005c70 <_vfiprintf_r+0x26c>)
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d127      	bne.n	8005c0e <_vfiprintf_r+0x20a>
 8005bbe:	2207      	movs	r2, #7
 8005bc0:	9b07      	ldr	r3, [sp, #28]
 8005bc2:	3307      	adds	r3, #7
 8005bc4:	4393      	bics	r3, r2
 8005bc6:	3308      	adds	r3, #8
 8005bc8:	9307      	str	r3, [sp, #28]
 8005bca:	696b      	ldr	r3, [r5, #20]
 8005bcc:	9a04      	ldr	r2, [sp, #16]
 8005bce:	189b      	adds	r3, r3, r2
 8005bd0:	616b      	str	r3, [r5, #20]
 8005bd2:	e75d      	b.n	8005a90 <_vfiprintf_r+0x8c>
 8005bd4:	210a      	movs	r1, #10
 8005bd6:	434b      	muls	r3, r1
 8005bd8:	4667      	mov	r7, ip
 8005bda:	189b      	adds	r3, r3, r2
 8005bdc:	3909      	subs	r1, #9
 8005bde:	e7a3      	b.n	8005b28 <_vfiprintf_r+0x124>
 8005be0:	2301      	movs	r3, #1
 8005be2:	425b      	negs	r3, r3
 8005be4:	e7ce      	b.n	8005b84 <_vfiprintf_r+0x180>
 8005be6:	2300      	movs	r3, #0
 8005be8:	001a      	movs	r2, r3
 8005bea:	3701      	adds	r7, #1
 8005bec:	606b      	str	r3, [r5, #4]
 8005bee:	7839      	ldrb	r1, [r7, #0]
 8005bf0:	1c78      	adds	r0, r7, #1
 8005bf2:	3930      	subs	r1, #48	; 0x30
 8005bf4:	4684      	mov	ip, r0
 8005bf6:	2909      	cmp	r1, #9
 8005bf8:	d903      	bls.n	8005c02 <_vfiprintf_r+0x1fe>
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d0c3      	beq.n	8005b86 <_vfiprintf_r+0x182>
 8005bfe:	9209      	str	r2, [sp, #36]	; 0x24
 8005c00:	e7c1      	b.n	8005b86 <_vfiprintf_r+0x182>
 8005c02:	230a      	movs	r3, #10
 8005c04:	435a      	muls	r2, r3
 8005c06:	4667      	mov	r7, ip
 8005c08:	1852      	adds	r2, r2, r1
 8005c0a:	3b09      	subs	r3, #9
 8005c0c:	e7ef      	b.n	8005bee <_vfiprintf_r+0x1ea>
 8005c0e:	ab07      	add	r3, sp, #28
 8005c10:	9300      	str	r3, [sp, #0]
 8005c12:	0022      	movs	r2, r4
 8005c14:	0029      	movs	r1, r5
 8005c16:	0030      	movs	r0, r6
 8005c18:	4b16      	ldr	r3, [pc, #88]	; (8005c74 <_vfiprintf_r+0x270>)
 8005c1a:	e000      	b.n	8005c1e <_vfiprintf_r+0x21a>
 8005c1c:	bf00      	nop
 8005c1e:	9004      	str	r0, [sp, #16]
 8005c20:	9b04      	ldr	r3, [sp, #16]
 8005c22:	3301      	adds	r3, #1
 8005c24:	d1d1      	bne.n	8005bca <_vfiprintf_r+0x1c6>
 8005c26:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005c28:	07db      	lsls	r3, r3, #31
 8005c2a:	d405      	bmi.n	8005c38 <_vfiprintf_r+0x234>
 8005c2c:	89a3      	ldrh	r3, [r4, #12]
 8005c2e:	059b      	lsls	r3, r3, #22
 8005c30:	d402      	bmi.n	8005c38 <_vfiprintf_r+0x234>
 8005c32:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005c34:	f7ff fe24 	bl	8005880 <__retarget_lock_release_recursive>
 8005c38:	89a3      	ldrh	r3, [r4, #12]
 8005c3a:	065b      	lsls	r3, r3, #25
 8005c3c:	d500      	bpl.n	8005c40 <_vfiprintf_r+0x23c>
 8005c3e:	e70a      	b.n	8005a56 <_vfiprintf_r+0x52>
 8005c40:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005c42:	e70a      	b.n	8005a5a <_vfiprintf_r+0x56>
 8005c44:	ab07      	add	r3, sp, #28
 8005c46:	9300      	str	r3, [sp, #0]
 8005c48:	0022      	movs	r2, r4
 8005c4a:	0029      	movs	r1, r5
 8005c4c:	0030      	movs	r0, r6
 8005c4e:	4b09      	ldr	r3, [pc, #36]	; (8005c74 <_vfiprintf_r+0x270>)
 8005c50:	f000 f882 	bl	8005d58 <_printf_i>
 8005c54:	e7e3      	b.n	8005c1e <_vfiprintf_r+0x21a>
 8005c56:	46c0      	nop			; (mov r8, r8)
 8005c58:	08006ac0 	.word	0x08006ac0
 8005c5c:	08006ae0 	.word	0x08006ae0
 8005c60:	08006aa0 	.word	0x08006aa0
 8005c64:	08006b00 	.word	0x08006b00
 8005c68:	08006b06 	.word	0x08006b06
 8005c6c:	08006b0a 	.word	0x08006b0a
 8005c70:	00000000 	.word	0x00000000
 8005c74:	080059df 	.word	0x080059df

08005c78 <_printf_common>:
 8005c78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c7a:	0015      	movs	r5, r2
 8005c7c:	9301      	str	r3, [sp, #4]
 8005c7e:	688a      	ldr	r2, [r1, #8]
 8005c80:	690b      	ldr	r3, [r1, #16]
 8005c82:	000c      	movs	r4, r1
 8005c84:	9000      	str	r0, [sp, #0]
 8005c86:	4293      	cmp	r3, r2
 8005c88:	da00      	bge.n	8005c8c <_printf_common+0x14>
 8005c8a:	0013      	movs	r3, r2
 8005c8c:	0022      	movs	r2, r4
 8005c8e:	602b      	str	r3, [r5, #0]
 8005c90:	3243      	adds	r2, #67	; 0x43
 8005c92:	7812      	ldrb	r2, [r2, #0]
 8005c94:	2a00      	cmp	r2, #0
 8005c96:	d001      	beq.n	8005c9c <_printf_common+0x24>
 8005c98:	3301      	adds	r3, #1
 8005c9a:	602b      	str	r3, [r5, #0]
 8005c9c:	6823      	ldr	r3, [r4, #0]
 8005c9e:	069b      	lsls	r3, r3, #26
 8005ca0:	d502      	bpl.n	8005ca8 <_printf_common+0x30>
 8005ca2:	682b      	ldr	r3, [r5, #0]
 8005ca4:	3302      	adds	r3, #2
 8005ca6:	602b      	str	r3, [r5, #0]
 8005ca8:	6822      	ldr	r2, [r4, #0]
 8005caa:	2306      	movs	r3, #6
 8005cac:	0017      	movs	r7, r2
 8005cae:	401f      	ands	r7, r3
 8005cb0:	421a      	tst	r2, r3
 8005cb2:	d027      	beq.n	8005d04 <_printf_common+0x8c>
 8005cb4:	0023      	movs	r3, r4
 8005cb6:	3343      	adds	r3, #67	; 0x43
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	1e5a      	subs	r2, r3, #1
 8005cbc:	4193      	sbcs	r3, r2
 8005cbe:	6822      	ldr	r2, [r4, #0]
 8005cc0:	0692      	lsls	r2, r2, #26
 8005cc2:	d430      	bmi.n	8005d26 <_printf_common+0xae>
 8005cc4:	0022      	movs	r2, r4
 8005cc6:	9901      	ldr	r1, [sp, #4]
 8005cc8:	9800      	ldr	r0, [sp, #0]
 8005cca:	9e08      	ldr	r6, [sp, #32]
 8005ccc:	3243      	adds	r2, #67	; 0x43
 8005cce:	47b0      	blx	r6
 8005cd0:	1c43      	adds	r3, r0, #1
 8005cd2:	d025      	beq.n	8005d20 <_printf_common+0xa8>
 8005cd4:	2306      	movs	r3, #6
 8005cd6:	6820      	ldr	r0, [r4, #0]
 8005cd8:	682a      	ldr	r2, [r5, #0]
 8005cda:	68e1      	ldr	r1, [r4, #12]
 8005cdc:	2500      	movs	r5, #0
 8005cde:	4003      	ands	r3, r0
 8005ce0:	2b04      	cmp	r3, #4
 8005ce2:	d103      	bne.n	8005cec <_printf_common+0x74>
 8005ce4:	1a8d      	subs	r5, r1, r2
 8005ce6:	43eb      	mvns	r3, r5
 8005ce8:	17db      	asrs	r3, r3, #31
 8005cea:	401d      	ands	r5, r3
 8005cec:	68a3      	ldr	r3, [r4, #8]
 8005cee:	6922      	ldr	r2, [r4, #16]
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	dd01      	ble.n	8005cf8 <_printf_common+0x80>
 8005cf4:	1a9b      	subs	r3, r3, r2
 8005cf6:	18ed      	adds	r5, r5, r3
 8005cf8:	2700      	movs	r7, #0
 8005cfa:	42bd      	cmp	r5, r7
 8005cfc:	d120      	bne.n	8005d40 <_printf_common+0xc8>
 8005cfe:	2000      	movs	r0, #0
 8005d00:	e010      	b.n	8005d24 <_printf_common+0xac>
 8005d02:	3701      	adds	r7, #1
 8005d04:	68e3      	ldr	r3, [r4, #12]
 8005d06:	682a      	ldr	r2, [r5, #0]
 8005d08:	1a9b      	subs	r3, r3, r2
 8005d0a:	42bb      	cmp	r3, r7
 8005d0c:	ddd2      	ble.n	8005cb4 <_printf_common+0x3c>
 8005d0e:	0022      	movs	r2, r4
 8005d10:	2301      	movs	r3, #1
 8005d12:	9901      	ldr	r1, [sp, #4]
 8005d14:	9800      	ldr	r0, [sp, #0]
 8005d16:	9e08      	ldr	r6, [sp, #32]
 8005d18:	3219      	adds	r2, #25
 8005d1a:	47b0      	blx	r6
 8005d1c:	1c43      	adds	r3, r0, #1
 8005d1e:	d1f0      	bne.n	8005d02 <_printf_common+0x8a>
 8005d20:	2001      	movs	r0, #1
 8005d22:	4240      	negs	r0, r0
 8005d24:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005d26:	2030      	movs	r0, #48	; 0x30
 8005d28:	18e1      	adds	r1, r4, r3
 8005d2a:	3143      	adds	r1, #67	; 0x43
 8005d2c:	7008      	strb	r0, [r1, #0]
 8005d2e:	0021      	movs	r1, r4
 8005d30:	1c5a      	adds	r2, r3, #1
 8005d32:	3145      	adds	r1, #69	; 0x45
 8005d34:	7809      	ldrb	r1, [r1, #0]
 8005d36:	18a2      	adds	r2, r4, r2
 8005d38:	3243      	adds	r2, #67	; 0x43
 8005d3a:	3302      	adds	r3, #2
 8005d3c:	7011      	strb	r1, [r2, #0]
 8005d3e:	e7c1      	b.n	8005cc4 <_printf_common+0x4c>
 8005d40:	0022      	movs	r2, r4
 8005d42:	2301      	movs	r3, #1
 8005d44:	9901      	ldr	r1, [sp, #4]
 8005d46:	9800      	ldr	r0, [sp, #0]
 8005d48:	9e08      	ldr	r6, [sp, #32]
 8005d4a:	321a      	adds	r2, #26
 8005d4c:	47b0      	blx	r6
 8005d4e:	1c43      	adds	r3, r0, #1
 8005d50:	d0e6      	beq.n	8005d20 <_printf_common+0xa8>
 8005d52:	3701      	adds	r7, #1
 8005d54:	e7d1      	b.n	8005cfa <_printf_common+0x82>
	...

08005d58 <_printf_i>:
 8005d58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d5a:	b08b      	sub	sp, #44	; 0x2c
 8005d5c:	9206      	str	r2, [sp, #24]
 8005d5e:	000a      	movs	r2, r1
 8005d60:	3243      	adds	r2, #67	; 0x43
 8005d62:	9307      	str	r3, [sp, #28]
 8005d64:	9005      	str	r0, [sp, #20]
 8005d66:	9204      	str	r2, [sp, #16]
 8005d68:	7e0a      	ldrb	r2, [r1, #24]
 8005d6a:	000c      	movs	r4, r1
 8005d6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005d6e:	2a78      	cmp	r2, #120	; 0x78
 8005d70:	d807      	bhi.n	8005d82 <_printf_i+0x2a>
 8005d72:	2a62      	cmp	r2, #98	; 0x62
 8005d74:	d809      	bhi.n	8005d8a <_printf_i+0x32>
 8005d76:	2a00      	cmp	r2, #0
 8005d78:	d100      	bne.n	8005d7c <_printf_i+0x24>
 8005d7a:	e0c1      	b.n	8005f00 <_printf_i+0x1a8>
 8005d7c:	2a58      	cmp	r2, #88	; 0x58
 8005d7e:	d100      	bne.n	8005d82 <_printf_i+0x2a>
 8005d80:	e08c      	b.n	8005e9c <_printf_i+0x144>
 8005d82:	0026      	movs	r6, r4
 8005d84:	3642      	adds	r6, #66	; 0x42
 8005d86:	7032      	strb	r2, [r6, #0]
 8005d88:	e022      	b.n	8005dd0 <_printf_i+0x78>
 8005d8a:	0010      	movs	r0, r2
 8005d8c:	3863      	subs	r0, #99	; 0x63
 8005d8e:	2815      	cmp	r0, #21
 8005d90:	d8f7      	bhi.n	8005d82 <_printf_i+0x2a>
 8005d92:	f7fa f9b7 	bl	8000104 <__gnu_thumb1_case_shi>
 8005d96:	0016      	.short	0x0016
 8005d98:	fff6001f 	.word	0xfff6001f
 8005d9c:	fff6fff6 	.word	0xfff6fff6
 8005da0:	001ffff6 	.word	0x001ffff6
 8005da4:	fff6fff6 	.word	0xfff6fff6
 8005da8:	fff6fff6 	.word	0xfff6fff6
 8005dac:	003600a8 	.word	0x003600a8
 8005db0:	fff6009a 	.word	0xfff6009a
 8005db4:	00b9fff6 	.word	0x00b9fff6
 8005db8:	0036fff6 	.word	0x0036fff6
 8005dbc:	fff6fff6 	.word	0xfff6fff6
 8005dc0:	009e      	.short	0x009e
 8005dc2:	0026      	movs	r6, r4
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	3642      	adds	r6, #66	; 0x42
 8005dc8:	1d11      	adds	r1, r2, #4
 8005dca:	6019      	str	r1, [r3, #0]
 8005dcc:	6813      	ldr	r3, [r2, #0]
 8005dce:	7033      	strb	r3, [r6, #0]
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	e0a7      	b.n	8005f24 <_printf_i+0x1cc>
 8005dd4:	6808      	ldr	r0, [r1, #0]
 8005dd6:	6819      	ldr	r1, [r3, #0]
 8005dd8:	1d0a      	adds	r2, r1, #4
 8005dda:	0605      	lsls	r5, r0, #24
 8005ddc:	d50b      	bpl.n	8005df6 <_printf_i+0x9e>
 8005dde:	680d      	ldr	r5, [r1, #0]
 8005de0:	601a      	str	r2, [r3, #0]
 8005de2:	2d00      	cmp	r5, #0
 8005de4:	da03      	bge.n	8005dee <_printf_i+0x96>
 8005de6:	232d      	movs	r3, #45	; 0x2d
 8005de8:	9a04      	ldr	r2, [sp, #16]
 8005dea:	426d      	negs	r5, r5
 8005dec:	7013      	strb	r3, [r2, #0]
 8005dee:	4b61      	ldr	r3, [pc, #388]	; (8005f74 <_printf_i+0x21c>)
 8005df0:	270a      	movs	r7, #10
 8005df2:	9303      	str	r3, [sp, #12]
 8005df4:	e01b      	b.n	8005e2e <_printf_i+0xd6>
 8005df6:	680d      	ldr	r5, [r1, #0]
 8005df8:	601a      	str	r2, [r3, #0]
 8005dfa:	0641      	lsls	r1, r0, #25
 8005dfc:	d5f1      	bpl.n	8005de2 <_printf_i+0x8a>
 8005dfe:	b22d      	sxth	r5, r5
 8005e00:	e7ef      	b.n	8005de2 <_printf_i+0x8a>
 8005e02:	680d      	ldr	r5, [r1, #0]
 8005e04:	6819      	ldr	r1, [r3, #0]
 8005e06:	1d08      	adds	r0, r1, #4
 8005e08:	6018      	str	r0, [r3, #0]
 8005e0a:	062e      	lsls	r6, r5, #24
 8005e0c:	d501      	bpl.n	8005e12 <_printf_i+0xba>
 8005e0e:	680d      	ldr	r5, [r1, #0]
 8005e10:	e003      	b.n	8005e1a <_printf_i+0xc2>
 8005e12:	066d      	lsls	r5, r5, #25
 8005e14:	d5fb      	bpl.n	8005e0e <_printf_i+0xb6>
 8005e16:	680d      	ldr	r5, [r1, #0]
 8005e18:	b2ad      	uxth	r5, r5
 8005e1a:	4b56      	ldr	r3, [pc, #344]	; (8005f74 <_printf_i+0x21c>)
 8005e1c:	2708      	movs	r7, #8
 8005e1e:	9303      	str	r3, [sp, #12]
 8005e20:	2a6f      	cmp	r2, #111	; 0x6f
 8005e22:	d000      	beq.n	8005e26 <_printf_i+0xce>
 8005e24:	3702      	adds	r7, #2
 8005e26:	0023      	movs	r3, r4
 8005e28:	2200      	movs	r2, #0
 8005e2a:	3343      	adds	r3, #67	; 0x43
 8005e2c:	701a      	strb	r2, [r3, #0]
 8005e2e:	6863      	ldr	r3, [r4, #4]
 8005e30:	60a3      	str	r3, [r4, #8]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	db03      	blt.n	8005e3e <_printf_i+0xe6>
 8005e36:	2204      	movs	r2, #4
 8005e38:	6821      	ldr	r1, [r4, #0]
 8005e3a:	4391      	bics	r1, r2
 8005e3c:	6021      	str	r1, [r4, #0]
 8005e3e:	2d00      	cmp	r5, #0
 8005e40:	d102      	bne.n	8005e48 <_printf_i+0xf0>
 8005e42:	9e04      	ldr	r6, [sp, #16]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d00c      	beq.n	8005e62 <_printf_i+0x10a>
 8005e48:	9e04      	ldr	r6, [sp, #16]
 8005e4a:	0028      	movs	r0, r5
 8005e4c:	0039      	movs	r1, r7
 8005e4e:	f7fa f9e9 	bl	8000224 <__aeabi_uidivmod>
 8005e52:	9b03      	ldr	r3, [sp, #12]
 8005e54:	3e01      	subs	r6, #1
 8005e56:	5c5b      	ldrb	r3, [r3, r1]
 8005e58:	7033      	strb	r3, [r6, #0]
 8005e5a:	002b      	movs	r3, r5
 8005e5c:	0005      	movs	r5, r0
 8005e5e:	429f      	cmp	r7, r3
 8005e60:	d9f3      	bls.n	8005e4a <_printf_i+0xf2>
 8005e62:	2f08      	cmp	r7, #8
 8005e64:	d109      	bne.n	8005e7a <_printf_i+0x122>
 8005e66:	6823      	ldr	r3, [r4, #0]
 8005e68:	07db      	lsls	r3, r3, #31
 8005e6a:	d506      	bpl.n	8005e7a <_printf_i+0x122>
 8005e6c:	6863      	ldr	r3, [r4, #4]
 8005e6e:	6922      	ldr	r2, [r4, #16]
 8005e70:	4293      	cmp	r3, r2
 8005e72:	dc02      	bgt.n	8005e7a <_printf_i+0x122>
 8005e74:	2330      	movs	r3, #48	; 0x30
 8005e76:	3e01      	subs	r6, #1
 8005e78:	7033      	strb	r3, [r6, #0]
 8005e7a:	9b04      	ldr	r3, [sp, #16]
 8005e7c:	1b9b      	subs	r3, r3, r6
 8005e7e:	6123      	str	r3, [r4, #16]
 8005e80:	9b07      	ldr	r3, [sp, #28]
 8005e82:	0021      	movs	r1, r4
 8005e84:	9300      	str	r3, [sp, #0]
 8005e86:	9805      	ldr	r0, [sp, #20]
 8005e88:	9b06      	ldr	r3, [sp, #24]
 8005e8a:	aa09      	add	r2, sp, #36	; 0x24
 8005e8c:	f7ff fef4 	bl	8005c78 <_printf_common>
 8005e90:	1c43      	adds	r3, r0, #1
 8005e92:	d14c      	bne.n	8005f2e <_printf_i+0x1d6>
 8005e94:	2001      	movs	r0, #1
 8005e96:	4240      	negs	r0, r0
 8005e98:	b00b      	add	sp, #44	; 0x2c
 8005e9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e9c:	3145      	adds	r1, #69	; 0x45
 8005e9e:	700a      	strb	r2, [r1, #0]
 8005ea0:	4a34      	ldr	r2, [pc, #208]	; (8005f74 <_printf_i+0x21c>)
 8005ea2:	9203      	str	r2, [sp, #12]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	6821      	ldr	r1, [r4, #0]
 8005ea8:	ca20      	ldmia	r2!, {r5}
 8005eaa:	601a      	str	r2, [r3, #0]
 8005eac:	0608      	lsls	r0, r1, #24
 8005eae:	d516      	bpl.n	8005ede <_printf_i+0x186>
 8005eb0:	07cb      	lsls	r3, r1, #31
 8005eb2:	d502      	bpl.n	8005eba <_printf_i+0x162>
 8005eb4:	2320      	movs	r3, #32
 8005eb6:	4319      	orrs	r1, r3
 8005eb8:	6021      	str	r1, [r4, #0]
 8005eba:	2710      	movs	r7, #16
 8005ebc:	2d00      	cmp	r5, #0
 8005ebe:	d1b2      	bne.n	8005e26 <_printf_i+0xce>
 8005ec0:	2320      	movs	r3, #32
 8005ec2:	6822      	ldr	r2, [r4, #0]
 8005ec4:	439a      	bics	r2, r3
 8005ec6:	6022      	str	r2, [r4, #0]
 8005ec8:	e7ad      	b.n	8005e26 <_printf_i+0xce>
 8005eca:	2220      	movs	r2, #32
 8005ecc:	6809      	ldr	r1, [r1, #0]
 8005ece:	430a      	orrs	r2, r1
 8005ed0:	6022      	str	r2, [r4, #0]
 8005ed2:	0022      	movs	r2, r4
 8005ed4:	2178      	movs	r1, #120	; 0x78
 8005ed6:	3245      	adds	r2, #69	; 0x45
 8005ed8:	7011      	strb	r1, [r2, #0]
 8005eda:	4a27      	ldr	r2, [pc, #156]	; (8005f78 <_printf_i+0x220>)
 8005edc:	e7e1      	b.n	8005ea2 <_printf_i+0x14a>
 8005ede:	0648      	lsls	r0, r1, #25
 8005ee0:	d5e6      	bpl.n	8005eb0 <_printf_i+0x158>
 8005ee2:	b2ad      	uxth	r5, r5
 8005ee4:	e7e4      	b.n	8005eb0 <_printf_i+0x158>
 8005ee6:	681a      	ldr	r2, [r3, #0]
 8005ee8:	680d      	ldr	r5, [r1, #0]
 8005eea:	1d10      	adds	r0, r2, #4
 8005eec:	6949      	ldr	r1, [r1, #20]
 8005eee:	6018      	str	r0, [r3, #0]
 8005ef0:	6813      	ldr	r3, [r2, #0]
 8005ef2:	062e      	lsls	r6, r5, #24
 8005ef4:	d501      	bpl.n	8005efa <_printf_i+0x1a2>
 8005ef6:	6019      	str	r1, [r3, #0]
 8005ef8:	e002      	b.n	8005f00 <_printf_i+0x1a8>
 8005efa:	066d      	lsls	r5, r5, #25
 8005efc:	d5fb      	bpl.n	8005ef6 <_printf_i+0x19e>
 8005efe:	8019      	strh	r1, [r3, #0]
 8005f00:	2300      	movs	r3, #0
 8005f02:	9e04      	ldr	r6, [sp, #16]
 8005f04:	6123      	str	r3, [r4, #16]
 8005f06:	e7bb      	b.n	8005e80 <_printf_i+0x128>
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	1d11      	adds	r1, r2, #4
 8005f0c:	6019      	str	r1, [r3, #0]
 8005f0e:	6816      	ldr	r6, [r2, #0]
 8005f10:	2100      	movs	r1, #0
 8005f12:	0030      	movs	r0, r6
 8005f14:	6862      	ldr	r2, [r4, #4]
 8005f16:	f000 facf 	bl	80064b8 <memchr>
 8005f1a:	2800      	cmp	r0, #0
 8005f1c:	d001      	beq.n	8005f22 <_printf_i+0x1ca>
 8005f1e:	1b80      	subs	r0, r0, r6
 8005f20:	6060      	str	r0, [r4, #4]
 8005f22:	6863      	ldr	r3, [r4, #4]
 8005f24:	6123      	str	r3, [r4, #16]
 8005f26:	2300      	movs	r3, #0
 8005f28:	9a04      	ldr	r2, [sp, #16]
 8005f2a:	7013      	strb	r3, [r2, #0]
 8005f2c:	e7a8      	b.n	8005e80 <_printf_i+0x128>
 8005f2e:	6923      	ldr	r3, [r4, #16]
 8005f30:	0032      	movs	r2, r6
 8005f32:	9906      	ldr	r1, [sp, #24]
 8005f34:	9805      	ldr	r0, [sp, #20]
 8005f36:	9d07      	ldr	r5, [sp, #28]
 8005f38:	47a8      	blx	r5
 8005f3a:	1c43      	adds	r3, r0, #1
 8005f3c:	d0aa      	beq.n	8005e94 <_printf_i+0x13c>
 8005f3e:	6823      	ldr	r3, [r4, #0]
 8005f40:	079b      	lsls	r3, r3, #30
 8005f42:	d415      	bmi.n	8005f70 <_printf_i+0x218>
 8005f44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f46:	68e0      	ldr	r0, [r4, #12]
 8005f48:	4298      	cmp	r0, r3
 8005f4a:	daa5      	bge.n	8005e98 <_printf_i+0x140>
 8005f4c:	0018      	movs	r0, r3
 8005f4e:	e7a3      	b.n	8005e98 <_printf_i+0x140>
 8005f50:	0022      	movs	r2, r4
 8005f52:	2301      	movs	r3, #1
 8005f54:	9906      	ldr	r1, [sp, #24]
 8005f56:	9805      	ldr	r0, [sp, #20]
 8005f58:	9e07      	ldr	r6, [sp, #28]
 8005f5a:	3219      	adds	r2, #25
 8005f5c:	47b0      	blx	r6
 8005f5e:	1c43      	adds	r3, r0, #1
 8005f60:	d098      	beq.n	8005e94 <_printf_i+0x13c>
 8005f62:	3501      	adds	r5, #1
 8005f64:	68e3      	ldr	r3, [r4, #12]
 8005f66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f68:	1a9b      	subs	r3, r3, r2
 8005f6a:	42ab      	cmp	r3, r5
 8005f6c:	dcf0      	bgt.n	8005f50 <_printf_i+0x1f8>
 8005f6e:	e7e9      	b.n	8005f44 <_printf_i+0x1ec>
 8005f70:	2500      	movs	r5, #0
 8005f72:	e7f7      	b.n	8005f64 <_printf_i+0x20c>
 8005f74:	08006b11 	.word	0x08006b11
 8005f78:	08006b22 	.word	0x08006b22

08005f7c <_sbrk_r>:
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	b570      	push	{r4, r5, r6, lr}
 8005f80:	4d06      	ldr	r5, [pc, #24]	; (8005f9c <_sbrk_r+0x20>)
 8005f82:	0004      	movs	r4, r0
 8005f84:	0008      	movs	r0, r1
 8005f86:	602b      	str	r3, [r5, #0]
 8005f88:	f7fb fe5c 	bl	8001c44 <_sbrk>
 8005f8c:	1c43      	adds	r3, r0, #1
 8005f8e:	d103      	bne.n	8005f98 <_sbrk_r+0x1c>
 8005f90:	682b      	ldr	r3, [r5, #0]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d000      	beq.n	8005f98 <_sbrk_r+0x1c>
 8005f96:	6023      	str	r3, [r4, #0]
 8005f98:	bd70      	pop	{r4, r5, r6, pc}
 8005f9a:	46c0      	nop			; (mov r8, r8)
 8005f9c:	2000029c 	.word	0x2000029c

08005fa0 <__sread>:
 8005fa0:	b570      	push	{r4, r5, r6, lr}
 8005fa2:	000c      	movs	r4, r1
 8005fa4:	250e      	movs	r5, #14
 8005fa6:	5f49      	ldrsh	r1, [r1, r5]
 8005fa8:	f000 faec 	bl	8006584 <_read_r>
 8005fac:	2800      	cmp	r0, #0
 8005fae:	db03      	blt.n	8005fb8 <__sread+0x18>
 8005fb0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005fb2:	181b      	adds	r3, r3, r0
 8005fb4:	6563      	str	r3, [r4, #84]	; 0x54
 8005fb6:	bd70      	pop	{r4, r5, r6, pc}
 8005fb8:	89a3      	ldrh	r3, [r4, #12]
 8005fba:	4a02      	ldr	r2, [pc, #8]	; (8005fc4 <__sread+0x24>)
 8005fbc:	4013      	ands	r3, r2
 8005fbe:	81a3      	strh	r3, [r4, #12]
 8005fc0:	e7f9      	b.n	8005fb6 <__sread+0x16>
 8005fc2:	46c0      	nop			; (mov r8, r8)
 8005fc4:	ffffefff 	.word	0xffffefff

08005fc8 <__swrite>:
 8005fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fca:	001f      	movs	r7, r3
 8005fcc:	898b      	ldrh	r3, [r1, #12]
 8005fce:	0005      	movs	r5, r0
 8005fd0:	000c      	movs	r4, r1
 8005fd2:	0016      	movs	r6, r2
 8005fd4:	05db      	lsls	r3, r3, #23
 8005fd6:	d505      	bpl.n	8005fe4 <__swrite+0x1c>
 8005fd8:	230e      	movs	r3, #14
 8005fda:	5ec9      	ldrsh	r1, [r1, r3]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	2302      	movs	r3, #2
 8005fe0:	f000 f9ea 	bl	80063b8 <_lseek_r>
 8005fe4:	89a3      	ldrh	r3, [r4, #12]
 8005fe6:	4a05      	ldr	r2, [pc, #20]	; (8005ffc <__swrite+0x34>)
 8005fe8:	0028      	movs	r0, r5
 8005fea:	4013      	ands	r3, r2
 8005fec:	81a3      	strh	r3, [r4, #12]
 8005fee:	0032      	movs	r2, r6
 8005ff0:	230e      	movs	r3, #14
 8005ff2:	5ee1      	ldrsh	r1, [r4, r3]
 8005ff4:	003b      	movs	r3, r7
 8005ff6:	f000 f875 	bl	80060e4 <_write_r>
 8005ffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ffc:	ffffefff 	.word	0xffffefff

08006000 <__sseek>:
 8006000:	b570      	push	{r4, r5, r6, lr}
 8006002:	000c      	movs	r4, r1
 8006004:	250e      	movs	r5, #14
 8006006:	5f49      	ldrsh	r1, [r1, r5]
 8006008:	f000 f9d6 	bl	80063b8 <_lseek_r>
 800600c:	89a3      	ldrh	r3, [r4, #12]
 800600e:	1c42      	adds	r2, r0, #1
 8006010:	d103      	bne.n	800601a <__sseek+0x1a>
 8006012:	4a05      	ldr	r2, [pc, #20]	; (8006028 <__sseek+0x28>)
 8006014:	4013      	ands	r3, r2
 8006016:	81a3      	strh	r3, [r4, #12]
 8006018:	bd70      	pop	{r4, r5, r6, pc}
 800601a:	2280      	movs	r2, #128	; 0x80
 800601c:	0152      	lsls	r2, r2, #5
 800601e:	4313      	orrs	r3, r2
 8006020:	81a3      	strh	r3, [r4, #12]
 8006022:	6560      	str	r0, [r4, #84]	; 0x54
 8006024:	e7f8      	b.n	8006018 <__sseek+0x18>
 8006026:	46c0      	nop			; (mov r8, r8)
 8006028:	ffffefff 	.word	0xffffefff

0800602c <__sclose>:
 800602c:	b510      	push	{r4, lr}
 800602e:	230e      	movs	r3, #14
 8006030:	5ec9      	ldrsh	r1, [r1, r3]
 8006032:	f000 f8e3 	bl	80061fc <_close_r>
 8006036:	bd10      	pop	{r4, pc}

08006038 <__swbuf_r>:
 8006038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800603a:	0005      	movs	r5, r0
 800603c:	000e      	movs	r6, r1
 800603e:	0014      	movs	r4, r2
 8006040:	2800      	cmp	r0, #0
 8006042:	d004      	beq.n	800604e <__swbuf_r+0x16>
 8006044:	6983      	ldr	r3, [r0, #24]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d101      	bne.n	800604e <__swbuf_r+0x16>
 800604a:	f7ff fb77 	bl	800573c <__sinit>
 800604e:	4b22      	ldr	r3, [pc, #136]	; (80060d8 <__swbuf_r+0xa0>)
 8006050:	429c      	cmp	r4, r3
 8006052:	d12e      	bne.n	80060b2 <__swbuf_r+0x7a>
 8006054:	686c      	ldr	r4, [r5, #4]
 8006056:	69a3      	ldr	r3, [r4, #24]
 8006058:	60a3      	str	r3, [r4, #8]
 800605a:	89a3      	ldrh	r3, [r4, #12]
 800605c:	071b      	lsls	r3, r3, #28
 800605e:	d532      	bpl.n	80060c6 <__swbuf_r+0x8e>
 8006060:	6923      	ldr	r3, [r4, #16]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d02f      	beq.n	80060c6 <__swbuf_r+0x8e>
 8006066:	6823      	ldr	r3, [r4, #0]
 8006068:	6922      	ldr	r2, [r4, #16]
 800606a:	b2f7      	uxtb	r7, r6
 800606c:	1a98      	subs	r0, r3, r2
 800606e:	6963      	ldr	r3, [r4, #20]
 8006070:	b2f6      	uxtb	r6, r6
 8006072:	4283      	cmp	r3, r0
 8006074:	dc05      	bgt.n	8006082 <__swbuf_r+0x4a>
 8006076:	0021      	movs	r1, r4
 8006078:	0028      	movs	r0, r5
 800607a:	f000 f95d 	bl	8006338 <_fflush_r>
 800607e:	2800      	cmp	r0, #0
 8006080:	d127      	bne.n	80060d2 <__swbuf_r+0x9a>
 8006082:	68a3      	ldr	r3, [r4, #8]
 8006084:	3001      	adds	r0, #1
 8006086:	3b01      	subs	r3, #1
 8006088:	60a3      	str	r3, [r4, #8]
 800608a:	6823      	ldr	r3, [r4, #0]
 800608c:	1c5a      	adds	r2, r3, #1
 800608e:	6022      	str	r2, [r4, #0]
 8006090:	701f      	strb	r7, [r3, #0]
 8006092:	6963      	ldr	r3, [r4, #20]
 8006094:	4283      	cmp	r3, r0
 8006096:	d004      	beq.n	80060a2 <__swbuf_r+0x6a>
 8006098:	89a3      	ldrh	r3, [r4, #12]
 800609a:	07db      	lsls	r3, r3, #31
 800609c:	d507      	bpl.n	80060ae <__swbuf_r+0x76>
 800609e:	2e0a      	cmp	r6, #10
 80060a0:	d105      	bne.n	80060ae <__swbuf_r+0x76>
 80060a2:	0021      	movs	r1, r4
 80060a4:	0028      	movs	r0, r5
 80060a6:	f000 f947 	bl	8006338 <_fflush_r>
 80060aa:	2800      	cmp	r0, #0
 80060ac:	d111      	bne.n	80060d2 <__swbuf_r+0x9a>
 80060ae:	0030      	movs	r0, r6
 80060b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060b2:	4b0a      	ldr	r3, [pc, #40]	; (80060dc <__swbuf_r+0xa4>)
 80060b4:	429c      	cmp	r4, r3
 80060b6:	d101      	bne.n	80060bc <__swbuf_r+0x84>
 80060b8:	68ac      	ldr	r4, [r5, #8]
 80060ba:	e7cc      	b.n	8006056 <__swbuf_r+0x1e>
 80060bc:	4b08      	ldr	r3, [pc, #32]	; (80060e0 <__swbuf_r+0xa8>)
 80060be:	429c      	cmp	r4, r3
 80060c0:	d1c9      	bne.n	8006056 <__swbuf_r+0x1e>
 80060c2:	68ec      	ldr	r4, [r5, #12]
 80060c4:	e7c7      	b.n	8006056 <__swbuf_r+0x1e>
 80060c6:	0021      	movs	r1, r4
 80060c8:	0028      	movs	r0, r5
 80060ca:	f000 f81f 	bl	800610c <__swsetup_r>
 80060ce:	2800      	cmp	r0, #0
 80060d0:	d0c9      	beq.n	8006066 <__swbuf_r+0x2e>
 80060d2:	2601      	movs	r6, #1
 80060d4:	4276      	negs	r6, r6
 80060d6:	e7ea      	b.n	80060ae <__swbuf_r+0x76>
 80060d8:	08006ac0 	.word	0x08006ac0
 80060dc:	08006ae0 	.word	0x08006ae0
 80060e0:	08006aa0 	.word	0x08006aa0

080060e4 <_write_r>:
 80060e4:	b570      	push	{r4, r5, r6, lr}
 80060e6:	0004      	movs	r4, r0
 80060e8:	0008      	movs	r0, r1
 80060ea:	0011      	movs	r1, r2
 80060ec:	001a      	movs	r2, r3
 80060ee:	2300      	movs	r3, #0
 80060f0:	4d05      	ldr	r5, [pc, #20]	; (8006108 <_write_r+0x24>)
 80060f2:	602b      	str	r3, [r5, #0]
 80060f4:	f7fb fd5e 	bl	8001bb4 <_write>
 80060f8:	1c43      	adds	r3, r0, #1
 80060fa:	d103      	bne.n	8006104 <_write_r+0x20>
 80060fc:	682b      	ldr	r3, [r5, #0]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d000      	beq.n	8006104 <_write_r+0x20>
 8006102:	6023      	str	r3, [r4, #0]
 8006104:	bd70      	pop	{r4, r5, r6, pc}
 8006106:	46c0      	nop			; (mov r8, r8)
 8006108:	2000029c 	.word	0x2000029c

0800610c <__swsetup_r>:
 800610c:	4b37      	ldr	r3, [pc, #220]	; (80061ec <__swsetup_r+0xe0>)
 800610e:	b570      	push	{r4, r5, r6, lr}
 8006110:	681d      	ldr	r5, [r3, #0]
 8006112:	0006      	movs	r6, r0
 8006114:	000c      	movs	r4, r1
 8006116:	2d00      	cmp	r5, #0
 8006118:	d005      	beq.n	8006126 <__swsetup_r+0x1a>
 800611a:	69ab      	ldr	r3, [r5, #24]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d102      	bne.n	8006126 <__swsetup_r+0x1a>
 8006120:	0028      	movs	r0, r5
 8006122:	f7ff fb0b 	bl	800573c <__sinit>
 8006126:	4b32      	ldr	r3, [pc, #200]	; (80061f0 <__swsetup_r+0xe4>)
 8006128:	429c      	cmp	r4, r3
 800612a:	d10f      	bne.n	800614c <__swsetup_r+0x40>
 800612c:	686c      	ldr	r4, [r5, #4]
 800612e:	230c      	movs	r3, #12
 8006130:	5ee2      	ldrsh	r2, [r4, r3]
 8006132:	b293      	uxth	r3, r2
 8006134:	0711      	lsls	r1, r2, #28
 8006136:	d42d      	bmi.n	8006194 <__swsetup_r+0x88>
 8006138:	06d9      	lsls	r1, r3, #27
 800613a:	d411      	bmi.n	8006160 <__swsetup_r+0x54>
 800613c:	2309      	movs	r3, #9
 800613e:	2001      	movs	r0, #1
 8006140:	6033      	str	r3, [r6, #0]
 8006142:	3337      	adds	r3, #55	; 0x37
 8006144:	4313      	orrs	r3, r2
 8006146:	81a3      	strh	r3, [r4, #12]
 8006148:	4240      	negs	r0, r0
 800614a:	bd70      	pop	{r4, r5, r6, pc}
 800614c:	4b29      	ldr	r3, [pc, #164]	; (80061f4 <__swsetup_r+0xe8>)
 800614e:	429c      	cmp	r4, r3
 8006150:	d101      	bne.n	8006156 <__swsetup_r+0x4a>
 8006152:	68ac      	ldr	r4, [r5, #8]
 8006154:	e7eb      	b.n	800612e <__swsetup_r+0x22>
 8006156:	4b28      	ldr	r3, [pc, #160]	; (80061f8 <__swsetup_r+0xec>)
 8006158:	429c      	cmp	r4, r3
 800615a:	d1e8      	bne.n	800612e <__swsetup_r+0x22>
 800615c:	68ec      	ldr	r4, [r5, #12]
 800615e:	e7e6      	b.n	800612e <__swsetup_r+0x22>
 8006160:	075b      	lsls	r3, r3, #29
 8006162:	d513      	bpl.n	800618c <__swsetup_r+0x80>
 8006164:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006166:	2900      	cmp	r1, #0
 8006168:	d008      	beq.n	800617c <__swsetup_r+0x70>
 800616a:	0023      	movs	r3, r4
 800616c:	3344      	adds	r3, #68	; 0x44
 800616e:	4299      	cmp	r1, r3
 8006170:	d002      	beq.n	8006178 <__swsetup_r+0x6c>
 8006172:	0030      	movs	r0, r6
 8006174:	f000 f9bc 	bl	80064f0 <_free_r>
 8006178:	2300      	movs	r3, #0
 800617a:	6363      	str	r3, [r4, #52]	; 0x34
 800617c:	2224      	movs	r2, #36	; 0x24
 800617e:	89a3      	ldrh	r3, [r4, #12]
 8006180:	4393      	bics	r3, r2
 8006182:	81a3      	strh	r3, [r4, #12]
 8006184:	2300      	movs	r3, #0
 8006186:	6063      	str	r3, [r4, #4]
 8006188:	6923      	ldr	r3, [r4, #16]
 800618a:	6023      	str	r3, [r4, #0]
 800618c:	2308      	movs	r3, #8
 800618e:	89a2      	ldrh	r2, [r4, #12]
 8006190:	4313      	orrs	r3, r2
 8006192:	81a3      	strh	r3, [r4, #12]
 8006194:	6923      	ldr	r3, [r4, #16]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d10b      	bne.n	80061b2 <__swsetup_r+0xa6>
 800619a:	21a0      	movs	r1, #160	; 0xa0
 800619c:	2280      	movs	r2, #128	; 0x80
 800619e:	89a3      	ldrh	r3, [r4, #12]
 80061a0:	0089      	lsls	r1, r1, #2
 80061a2:	0092      	lsls	r2, r2, #2
 80061a4:	400b      	ands	r3, r1
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d003      	beq.n	80061b2 <__swsetup_r+0xa6>
 80061aa:	0021      	movs	r1, r4
 80061ac:	0030      	movs	r0, r6
 80061ae:	f000 f93f 	bl	8006430 <__smakebuf_r>
 80061b2:	220c      	movs	r2, #12
 80061b4:	5ea3      	ldrsh	r3, [r4, r2]
 80061b6:	2001      	movs	r0, #1
 80061b8:	001a      	movs	r2, r3
 80061ba:	b299      	uxth	r1, r3
 80061bc:	4002      	ands	r2, r0
 80061be:	4203      	tst	r3, r0
 80061c0:	d00f      	beq.n	80061e2 <__swsetup_r+0xd6>
 80061c2:	2200      	movs	r2, #0
 80061c4:	60a2      	str	r2, [r4, #8]
 80061c6:	6962      	ldr	r2, [r4, #20]
 80061c8:	4252      	negs	r2, r2
 80061ca:	61a2      	str	r2, [r4, #24]
 80061cc:	2000      	movs	r0, #0
 80061ce:	6922      	ldr	r2, [r4, #16]
 80061d0:	4282      	cmp	r2, r0
 80061d2:	d1ba      	bne.n	800614a <__swsetup_r+0x3e>
 80061d4:	060a      	lsls	r2, r1, #24
 80061d6:	d5b8      	bpl.n	800614a <__swsetup_r+0x3e>
 80061d8:	2240      	movs	r2, #64	; 0x40
 80061da:	4313      	orrs	r3, r2
 80061dc:	81a3      	strh	r3, [r4, #12]
 80061de:	3801      	subs	r0, #1
 80061e0:	e7b3      	b.n	800614a <__swsetup_r+0x3e>
 80061e2:	0788      	lsls	r0, r1, #30
 80061e4:	d400      	bmi.n	80061e8 <__swsetup_r+0xdc>
 80061e6:	6962      	ldr	r2, [r4, #20]
 80061e8:	60a2      	str	r2, [r4, #8]
 80061ea:	e7ef      	b.n	80061cc <__swsetup_r+0xc0>
 80061ec:	2000004c 	.word	0x2000004c
 80061f0:	08006ac0 	.word	0x08006ac0
 80061f4:	08006ae0 	.word	0x08006ae0
 80061f8:	08006aa0 	.word	0x08006aa0

080061fc <_close_r>:
 80061fc:	2300      	movs	r3, #0
 80061fe:	b570      	push	{r4, r5, r6, lr}
 8006200:	4d06      	ldr	r5, [pc, #24]	; (800621c <_close_r+0x20>)
 8006202:	0004      	movs	r4, r0
 8006204:	0008      	movs	r0, r1
 8006206:	602b      	str	r3, [r5, #0]
 8006208:	f7fb fcf0 	bl	8001bec <_close>
 800620c:	1c43      	adds	r3, r0, #1
 800620e:	d103      	bne.n	8006218 <_close_r+0x1c>
 8006210:	682b      	ldr	r3, [r5, #0]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d000      	beq.n	8006218 <_close_r+0x1c>
 8006216:	6023      	str	r3, [r4, #0]
 8006218:	bd70      	pop	{r4, r5, r6, pc}
 800621a:	46c0      	nop			; (mov r8, r8)
 800621c:	2000029c 	.word	0x2000029c

08006220 <__sflush_r>:
 8006220:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006222:	898b      	ldrh	r3, [r1, #12]
 8006224:	0005      	movs	r5, r0
 8006226:	000c      	movs	r4, r1
 8006228:	071a      	lsls	r2, r3, #28
 800622a:	d45f      	bmi.n	80062ec <__sflush_r+0xcc>
 800622c:	684a      	ldr	r2, [r1, #4]
 800622e:	2a00      	cmp	r2, #0
 8006230:	dc04      	bgt.n	800623c <__sflush_r+0x1c>
 8006232:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8006234:	2a00      	cmp	r2, #0
 8006236:	dc01      	bgt.n	800623c <__sflush_r+0x1c>
 8006238:	2000      	movs	r0, #0
 800623a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800623c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800623e:	2f00      	cmp	r7, #0
 8006240:	d0fa      	beq.n	8006238 <__sflush_r+0x18>
 8006242:	2200      	movs	r2, #0
 8006244:	2180      	movs	r1, #128	; 0x80
 8006246:	682e      	ldr	r6, [r5, #0]
 8006248:	602a      	str	r2, [r5, #0]
 800624a:	001a      	movs	r2, r3
 800624c:	0149      	lsls	r1, r1, #5
 800624e:	400a      	ands	r2, r1
 8006250:	420b      	tst	r3, r1
 8006252:	d034      	beq.n	80062be <__sflush_r+0x9e>
 8006254:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006256:	89a3      	ldrh	r3, [r4, #12]
 8006258:	075b      	lsls	r3, r3, #29
 800625a:	d506      	bpl.n	800626a <__sflush_r+0x4a>
 800625c:	6863      	ldr	r3, [r4, #4]
 800625e:	1ac0      	subs	r0, r0, r3
 8006260:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006262:	2b00      	cmp	r3, #0
 8006264:	d001      	beq.n	800626a <__sflush_r+0x4a>
 8006266:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006268:	1ac0      	subs	r0, r0, r3
 800626a:	0002      	movs	r2, r0
 800626c:	6a21      	ldr	r1, [r4, #32]
 800626e:	2300      	movs	r3, #0
 8006270:	0028      	movs	r0, r5
 8006272:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8006274:	47b8      	blx	r7
 8006276:	89a1      	ldrh	r1, [r4, #12]
 8006278:	1c43      	adds	r3, r0, #1
 800627a:	d106      	bne.n	800628a <__sflush_r+0x6a>
 800627c:	682b      	ldr	r3, [r5, #0]
 800627e:	2b1d      	cmp	r3, #29
 8006280:	d831      	bhi.n	80062e6 <__sflush_r+0xc6>
 8006282:	4a2c      	ldr	r2, [pc, #176]	; (8006334 <__sflush_r+0x114>)
 8006284:	40da      	lsrs	r2, r3
 8006286:	07d3      	lsls	r3, r2, #31
 8006288:	d52d      	bpl.n	80062e6 <__sflush_r+0xc6>
 800628a:	2300      	movs	r3, #0
 800628c:	6063      	str	r3, [r4, #4]
 800628e:	6923      	ldr	r3, [r4, #16]
 8006290:	6023      	str	r3, [r4, #0]
 8006292:	04cb      	lsls	r3, r1, #19
 8006294:	d505      	bpl.n	80062a2 <__sflush_r+0x82>
 8006296:	1c43      	adds	r3, r0, #1
 8006298:	d102      	bne.n	80062a0 <__sflush_r+0x80>
 800629a:	682b      	ldr	r3, [r5, #0]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d100      	bne.n	80062a2 <__sflush_r+0x82>
 80062a0:	6560      	str	r0, [r4, #84]	; 0x54
 80062a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80062a4:	602e      	str	r6, [r5, #0]
 80062a6:	2900      	cmp	r1, #0
 80062a8:	d0c6      	beq.n	8006238 <__sflush_r+0x18>
 80062aa:	0023      	movs	r3, r4
 80062ac:	3344      	adds	r3, #68	; 0x44
 80062ae:	4299      	cmp	r1, r3
 80062b0:	d002      	beq.n	80062b8 <__sflush_r+0x98>
 80062b2:	0028      	movs	r0, r5
 80062b4:	f000 f91c 	bl	80064f0 <_free_r>
 80062b8:	2000      	movs	r0, #0
 80062ba:	6360      	str	r0, [r4, #52]	; 0x34
 80062bc:	e7bd      	b.n	800623a <__sflush_r+0x1a>
 80062be:	2301      	movs	r3, #1
 80062c0:	0028      	movs	r0, r5
 80062c2:	6a21      	ldr	r1, [r4, #32]
 80062c4:	47b8      	blx	r7
 80062c6:	1c43      	adds	r3, r0, #1
 80062c8:	d1c5      	bne.n	8006256 <__sflush_r+0x36>
 80062ca:	682b      	ldr	r3, [r5, #0]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d0c2      	beq.n	8006256 <__sflush_r+0x36>
 80062d0:	2b1d      	cmp	r3, #29
 80062d2:	d001      	beq.n	80062d8 <__sflush_r+0xb8>
 80062d4:	2b16      	cmp	r3, #22
 80062d6:	d101      	bne.n	80062dc <__sflush_r+0xbc>
 80062d8:	602e      	str	r6, [r5, #0]
 80062da:	e7ad      	b.n	8006238 <__sflush_r+0x18>
 80062dc:	2340      	movs	r3, #64	; 0x40
 80062de:	89a2      	ldrh	r2, [r4, #12]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	81a3      	strh	r3, [r4, #12]
 80062e4:	e7a9      	b.n	800623a <__sflush_r+0x1a>
 80062e6:	2340      	movs	r3, #64	; 0x40
 80062e8:	430b      	orrs	r3, r1
 80062ea:	e7fa      	b.n	80062e2 <__sflush_r+0xc2>
 80062ec:	690f      	ldr	r7, [r1, #16]
 80062ee:	2f00      	cmp	r7, #0
 80062f0:	d0a2      	beq.n	8006238 <__sflush_r+0x18>
 80062f2:	680a      	ldr	r2, [r1, #0]
 80062f4:	600f      	str	r7, [r1, #0]
 80062f6:	1bd2      	subs	r2, r2, r7
 80062f8:	9201      	str	r2, [sp, #4]
 80062fa:	2200      	movs	r2, #0
 80062fc:	079b      	lsls	r3, r3, #30
 80062fe:	d100      	bne.n	8006302 <__sflush_r+0xe2>
 8006300:	694a      	ldr	r2, [r1, #20]
 8006302:	60a2      	str	r2, [r4, #8]
 8006304:	9b01      	ldr	r3, [sp, #4]
 8006306:	2b00      	cmp	r3, #0
 8006308:	dc00      	bgt.n	800630c <__sflush_r+0xec>
 800630a:	e795      	b.n	8006238 <__sflush_r+0x18>
 800630c:	003a      	movs	r2, r7
 800630e:	0028      	movs	r0, r5
 8006310:	9b01      	ldr	r3, [sp, #4]
 8006312:	6a21      	ldr	r1, [r4, #32]
 8006314:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006316:	47b0      	blx	r6
 8006318:	2800      	cmp	r0, #0
 800631a:	dc06      	bgt.n	800632a <__sflush_r+0x10a>
 800631c:	2340      	movs	r3, #64	; 0x40
 800631e:	2001      	movs	r0, #1
 8006320:	89a2      	ldrh	r2, [r4, #12]
 8006322:	4240      	negs	r0, r0
 8006324:	4313      	orrs	r3, r2
 8006326:	81a3      	strh	r3, [r4, #12]
 8006328:	e787      	b.n	800623a <__sflush_r+0x1a>
 800632a:	9b01      	ldr	r3, [sp, #4]
 800632c:	183f      	adds	r7, r7, r0
 800632e:	1a1b      	subs	r3, r3, r0
 8006330:	9301      	str	r3, [sp, #4]
 8006332:	e7e7      	b.n	8006304 <__sflush_r+0xe4>
 8006334:	20400001 	.word	0x20400001

08006338 <_fflush_r>:
 8006338:	690b      	ldr	r3, [r1, #16]
 800633a:	b570      	push	{r4, r5, r6, lr}
 800633c:	0005      	movs	r5, r0
 800633e:	000c      	movs	r4, r1
 8006340:	2b00      	cmp	r3, #0
 8006342:	d102      	bne.n	800634a <_fflush_r+0x12>
 8006344:	2500      	movs	r5, #0
 8006346:	0028      	movs	r0, r5
 8006348:	bd70      	pop	{r4, r5, r6, pc}
 800634a:	2800      	cmp	r0, #0
 800634c:	d004      	beq.n	8006358 <_fflush_r+0x20>
 800634e:	6983      	ldr	r3, [r0, #24]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d101      	bne.n	8006358 <_fflush_r+0x20>
 8006354:	f7ff f9f2 	bl	800573c <__sinit>
 8006358:	4b14      	ldr	r3, [pc, #80]	; (80063ac <_fflush_r+0x74>)
 800635a:	429c      	cmp	r4, r3
 800635c:	d11b      	bne.n	8006396 <_fflush_r+0x5e>
 800635e:	686c      	ldr	r4, [r5, #4]
 8006360:	220c      	movs	r2, #12
 8006362:	5ea3      	ldrsh	r3, [r4, r2]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d0ed      	beq.n	8006344 <_fflush_r+0xc>
 8006368:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800636a:	07d2      	lsls	r2, r2, #31
 800636c:	d404      	bmi.n	8006378 <_fflush_r+0x40>
 800636e:	059b      	lsls	r3, r3, #22
 8006370:	d402      	bmi.n	8006378 <_fflush_r+0x40>
 8006372:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006374:	f7ff fa83 	bl	800587e <__retarget_lock_acquire_recursive>
 8006378:	0028      	movs	r0, r5
 800637a:	0021      	movs	r1, r4
 800637c:	f7ff ff50 	bl	8006220 <__sflush_r>
 8006380:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006382:	0005      	movs	r5, r0
 8006384:	07db      	lsls	r3, r3, #31
 8006386:	d4de      	bmi.n	8006346 <_fflush_r+0xe>
 8006388:	89a3      	ldrh	r3, [r4, #12]
 800638a:	059b      	lsls	r3, r3, #22
 800638c:	d4db      	bmi.n	8006346 <_fflush_r+0xe>
 800638e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006390:	f7ff fa76 	bl	8005880 <__retarget_lock_release_recursive>
 8006394:	e7d7      	b.n	8006346 <_fflush_r+0xe>
 8006396:	4b06      	ldr	r3, [pc, #24]	; (80063b0 <_fflush_r+0x78>)
 8006398:	429c      	cmp	r4, r3
 800639a:	d101      	bne.n	80063a0 <_fflush_r+0x68>
 800639c:	68ac      	ldr	r4, [r5, #8]
 800639e:	e7df      	b.n	8006360 <_fflush_r+0x28>
 80063a0:	4b04      	ldr	r3, [pc, #16]	; (80063b4 <_fflush_r+0x7c>)
 80063a2:	429c      	cmp	r4, r3
 80063a4:	d1dc      	bne.n	8006360 <_fflush_r+0x28>
 80063a6:	68ec      	ldr	r4, [r5, #12]
 80063a8:	e7da      	b.n	8006360 <_fflush_r+0x28>
 80063aa:	46c0      	nop			; (mov r8, r8)
 80063ac:	08006ac0 	.word	0x08006ac0
 80063b0:	08006ae0 	.word	0x08006ae0
 80063b4:	08006aa0 	.word	0x08006aa0

080063b8 <_lseek_r>:
 80063b8:	b570      	push	{r4, r5, r6, lr}
 80063ba:	0004      	movs	r4, r0
 80063bc:	0008      	movs	r0, r1
 80063be:	0011      	movs	r1, r2
 80063c0:	001a      	movs	r2, r3
 80063c2:	2300      	movs	r3, #0
 80063c4:	4d05      	ldr	r5, [pc, #20]	; (80063dc <_lseek_r+0x24>)
 80063c6:	602b      	str	r3, [r5, #0]
 80063c8:	f7fb fc31 	bl	8001c2e <_lseek>
 80063cc:	1c43      	adds	r3, r0, #1
 80063ce:	d103      	bne.n	80063d8 <_lseek_r+0x20>
 80063d0:	682b      	ldr	r3, [r5, #0]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d000      	beq.n	80063d8 <_lseek_r+0x20>
 80063d6:	6023      	str	r3, [r4, #0]
 80063d8:	bd70      	pop	{r4, r5, r6, pc}
 80063da:	46c0      	nop			; (mov r8, r8)
 80063dc:	2000029c 	.word	0x2000029c

080063e0 <__swhatbuf_r>:
 80063e0:	b570      	push	{r4, r5, r6, lr}
 80063e2:	000e      	movs	r6, r1
 80063e4:	001d      	movs	r5, r3
 80063e6:	230e      	movs	r3, #14
 80063e8:	5ec9      	ldrsh	r1, [r1, r3]
 80063ea:	0014      	movs	r4, r2
 80063ec:	b096      	sub	sp, #88	; 0x58
 80063ee:	2900      	cmp	r1, #0
 80063f0:	da08      	bge.n	8006404 <__swhatbuf_r+0x24>
 80063f2:	220c      	movs	r2, #12
 80063f4:	5eb3      	ldrsh	r3, [r6, r2]
 80063f6:	2200      	movs	r2, #0
 80063f8:	602a      	str	r2, [r5, #0]
 80063fa:	061b      	lsls	r3, r3, #24
 80063fc:	d411      	bmi.n	8006422 <__swhatbuf_r+0x42>
 80063fe:	2380      	movs	r3, #128	; 0x80
 8006400:	00db      	lsls	r3, r3, #3
 8006402:	e00f      	b.n	8006424 <__swhatbuf_r+0x44>
 8006404:	466a      	mov	r2, sp
 8006406:	f000 f8d1 	bl	80065ac <_fstat_r>
 800640a:	2800      	cmp	r0, #0
 800640c:	dbf1      	blt.n	80063f2 <__swhatbuf_r+0x12>
 800640e:	23f0      	movs	r3, #240	; 0xf0
 8006410:	9901      	ldr	r1, [sp, #4]
 8006412:	021b      	lsls	r3, r3, #8
 8006414:	4019      	ands	r1, r3
 8006416:	4b05      	ldr	r3, [pc, #20]	; (800642c <__swhatbuf_r+0x4c>)
 8006418:	18c9      	adds	r1, r1, r3
 800641a:	424b      	negs	r3, r1
 800641c:	4159      	adcs	r1, r3
 800641e:	6029      	str	r1, [r5, #0]
 8006420:	e7ed      	b.n	80063fe <__swhatbuf_r+0x1e>
 8006422:	2340      	movs	r3, #64	; 0x40
 8006424:	2000      	movs	r0, #0
 8006426:	6023      	str	r3, [r4, #0]
 8006428:	b016      	add	sp, #88	; 0x58
 800642a:	bd70      	pop	{r4, r5, r6, pc}
 800642c:	ffffe000 	.word	0xffffe000

08006430 <__smakebuf_r>:
 8006430:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006432:	2602      	movs	r6, #2
 8006434:	898b      	ldrh	r3, [r1, #12]
 8006436:	0005      	movs	r5, r0
 8006438:	000c      	movs	r4, r1
 800643a:	4233      	tst	r3, r6
 800643c:	d006      	beq.n	800644c <__smakebuf_r+0x1c>
 800643e:	0023      	movs	r3, r4
 8006440:	3347      	adds	r3, #71	; 0x47
 8006442:	6023      	str	r3, [r4, #0]
 8006444:	6123      	str	r3, [r4, #16]
 8006446:	2301      	movs	r3, #1
 8006448:	6163      	str	r3, [r4, #20]
 800644a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800644c:	466a      	mov	r2, sp
 800644e:	ab01      	add	r3, sp, #4
 8006450:	f7ff ffc6 	bl	80063e0 <__swhatbuf_r>
 8006454:	9900      	ldr	r1, [sp, #0]
 8006456:	0007      	movs	r7, r0
 8006458:	0028      	movs	r0, r5
 800645a:	f7ff fa35 	bl	80058c8 <_malloc_r>
 800645e:	2800      	cmp	r0, #0
 8006460:	d108      	bne.n	8006474 <__smakebuf_r+0x44>
 8006462:	220c      	movs	r2, #12
 8006464:	5ea3      	ldrsh	r3, [r4, r2]
 8006466:	059a      	lsls	r2, r3, #22
 8006468:	d4ef      	bmi.n	800644a <__smakebuf_r+0x1a>
 800646a:	2203      	movs	r2, #3
 800646c:	4393      	bics	r3, r2
 800646e:	431e      	orrs	r6, r3
 8006470:	81a6      	strh	r6, [r4, #12]
 8006472:	e7e4      	b.n	800643e <__smakebuf_r+0xe>
 8006474:	4b0f      	ldr	r3, [pc, #60]	; (80064b4 <__smakebuf_r+0x84>)
 8006476:	62ab      	str	r3, [r5, #40]	; 0x28
 8006478:	2380      	movs	r3, #128	; 0x80
 800647a:	89a2      	ldrh	r2, [r4, #12]
 800647c:	6020      	str	r0, [r4, #0]
 800647e:	4313      	orrs	r3, r2
 8006480:	81a3      	strh	r3, [r4, #12]
 8006482:	9b00      	ldr	r3, [sp, #0]
 8006484:	6120      	str	r0, [r4, #16]
 8006486:	6163      	str	r3, [r4, #20]
 8006488:	9b01      	ldr	r3, [sp, #4]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d00d      	beq.n	80064aa <__smakebuf_r+0x7a>
 800648e:	0028      	movs	r0, r5
 8006490:	230e      	movs	r3, #14
 8006492:	5ee1      	ldrsh	r1, [r4, r3]
 8006494:	f000 f89c 	bl	80065d0 <_isatty_r>
 8006498:	2800      	cmp	r0, #0
 800649a:	d006      	beq.n	80064aa <__smakebuf_r+0x7a>
 800649c:	2203      	movs	r2, #3
 800649e:	89a3      	ldrh	r3, [r4, #12]
 80064a0:	4393      	bics	r3, r2
 80064a2:	001a      	movs	r2, r3
 80064a4:	2301      	movs	r3, #1
 80064a6:	4313      	orrs	r3, r2
 80064a8:	81a3      	strh	r3, [r4, #12]
 80064aa:	89a0      	ldrh	r0, [r4, #12]
 80064ac:	4307      	orrs	r7, r0
 80064ae:	81a7      	strh	r7, [r4, #12]
 80064b0:	e7cb      	b.n	800644a <__smakebuf_r+0x1a>
 80064b2:	46c0      	nop			; (mov r8, r8)
 80064b4:	080056c1 	.word	0x080056c1

080064b8 <memchr>:
 80064b8:	b2c9      	uxtb	r1, r1
 80064ba:	1882      	adds	r2, r0, r2
 80064bc:	4290      	cmp	r0, r2
 80064be:	d101      	bne.n	80064c4 <memchr+0xc>
 80064c0:	2000      	movs	r0, #0
 80064c2:	4770      	bx	lr
 80064c4:	7803      	ldrb	r3, [r0, #0]
 80064c6:	428b      	cmp	r3, r1
 80064c8:	d0fb      	beq.n	80064c2 <memchr+0xa>
 80064ca:	3001      	adds	r0, #1
 80064cc:	e7f6      	b.n	80064bc <memchr+0x4>
	...

080064d0 <__malloc_lock>:
 80064d0:	b510      	push	{r4, lr}
 80064d2:	4802      	ldr	r0, [pc, #8]	; (80064dc <__malloc_lock+0xc>)
 80064d4:	f7ff f9d3 	bl	800587e <__retarget_lock_acquire_recursive>
 80064d8:	bd10      	pop	{r4, pc}
 80064da:	46c0      	nop			; (mov r8, r8)
 80064dc:	20000290 	.word	0x20000290

080064e0 <__malloc_unlock>:
 80064e0:	b510      	push	{r4, lr}
 80064e2:	4802      	ldr	r0, [pc, #8]	; (80064ec <__malloc_unlock+0xc>)
 80064e4:	f7ff f9cc 	bl	8005880 <__retarget_lock_release_recursive>
 80064e8:	bd10      	pop	{r4, pc}
 80064ea:	46c0      	nop			; (mov r8, r8)
 80064ec:	20000290 	.word	0x20000290

080064f0 <_free_r>:
 80064f0:	b570      	push	{r4, r5, r6, lr}
 80064f2:	0005      	movs	r5, r0
 80064f4:	2900      	cmp	r1, #0
 80064f6:	d010      	beq.n	800651a <_free_r+0x2a>
 80064f8:	1f0c      	subs	r4, r1, #4
 80064fa:	6823      	ldr	r3, [r4, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	da00      	bge.n	8006502 <_free_r+0x12>
 8006500:	18e4      	adds	r4, r4, r3
 8006502:	0028      	movs	r0, r5
 8006504:	f7ff ffe4 	bl	80064d0 <__malloc_lock>
 8006508:	4a1d      	ldr	r2, [pc, #116]	; (8006580 <_free_r+0x90>)
 800650a:	6813      	ldr	r3, [r2, #0]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d105      	bne.n	800651c <_free_r+0x2c>
 8006510:	6063      	str	r3, [r4, #4]
 8006512:	6014      	str	r4, [r2, #0]
 8006514:	0028      	movs	r0, r5
 8006516:	f7ff ffe3 	bl	80064e0 <__malloc_unlock>
 800651a:	bd70      	pop	{r4, r5, r6, pc}
 800651c:	42a3      	cmp	r3, r4
 800651e:	d908      	bls.n	8006532 <_free_r+0x42>
 8006520:	6821      	ldr	r1, [r4, #0]
 8006522:	1860      	adds	r0, r4, r1
 8006524:	4283      	cmp	r3, r0
 8006526:	d1f3      	bne.n	8006510 <_free_r+0x20>
 8006528:	6818      	ldr	r0, [r3, #0]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	1841      	adds	r1, r0, r1
 800652e:	6021      	str	r1, [r4, #0]
 8006530:	e7ee      	b.n	8006510 <_free_r+0x20>
 8006532:	001a      	movs	r2, r3
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d001      	beq.n	800653e <_free_r+0x4e>
 800653a:	42a3      	cmp	r3, r4
 800653c:	d9f9      	bls.n	8006532 <_free_r+0x42>
 800653e:	6811      	ldr	r1, [r2, #0]
 8006540:	1850      	adds	r0, r2, r1
 8006542:	42a0      	cmp	r0, r4
 8006544:	d10b      	bne.n	800655e <_free_r+0x6e>
 8006546:	6820      	ldr	r0, [r4, #0]
 8006548:	1809      	adds	r1, r1, r0
 800654a:	1850      	adds	r0, r2, r1
 800654c:	6011      	str	r1, [r2, #0]
 800654e:	4283      	cmp	r3, r0
 8006550:	d1e0      	bne.n	8006514 <_free_r+0x24>
 8006552:	6818      	ldr	r0, [r3, #0]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	1841      	adds	r1, r0, r1
 8006558:	6011      	str	r1, [r2, #0]
 800655a:	6053      	str	r3, [r2, #4]
 800655c:	e7da      	b.n	8006514 <_free_r+0x24>
 800655e:	42a0      	cmp	r0, r4
 8006560:	d902      	bls.n	8006568 <_free_r+0x78>
 8006562:	230c      	movs	r3, #12
 8006564:	602b      	str	r3, [r5, #0]
 8006566:	e7d5      	b.n	8006514 <_free_r+0x24>
 8006568:	6821      	ldr	r1, [r4, #0]
 800656a:	1860      	adds	r0, r4, r1
 800656c:	4283      	cmp	r3, r0
 800656e:	d103      	bne.n	8006578 <_free_r+0x88>
 8006570:	6818      	ldr	r0, [r3, #0]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	1841      	adds	r1, r0, r1
 8006576:	6021      	str	r1, [r4, #0]
 8006578:	6063      	str	r3, [r4, #4]
 800657a:	6054      	str	r4, [r2, #4]
 800657c:	e7ca      	b.n	8006514 <_free_r+0x24>
 800657e:	46c0      	nop			; (mov r8, r8)
 8006580:	20000294 	.word	0x20000294

08006584 <_read_r>:
 8006584:	b570      	push	{r4, r5, r6, lr}
 8006586:	0004      	movs	r4, r0
 8006588:	0008      	movs	r0, r1
 800658a:	0011      	movs	r1, r2
 800658c:	001a      	movs	r2, r3
 800658e:	2300      	movs	r3, #0
 8006590:	4d05      	ldr	r5, [pc, #20]	; (80065a8 <_read_r+0x24>)
 8006592:	602b      	str	r3, [r5, #0]
 8006594:	f7fb faf1 	bl	8001b7a <_read>
 8006598:	1c43      	adds	r3, r0, #1
 800659a:	d103      	bne.n	80065a4 <_read_r+0x20>
 800659c:	682b      	ldr	r3, [r5, #0]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d000      	beq.n	80065a4 <_read_r+0x20>
 80065a2:	6023      	str	r3, [r4, #0]
 80065a4:	bd70      	pop	{r4, r5, r6, pc}
 80065a6:	46c0      	nop			; (mov r8, r8)
 80065a8:	2000029c 	.word	0x2000029c

080065ac <_fstat_r>:
 80065ac:	2300      	movs	r3, #0
 80065ae:	b570      	push	{r4, r5, r6, lr}
 80065b0:	4d06      	ldr	r5, [pc, #24]	; (80065cc <_fstat_r+0x20>)
 80065b2:	0004      	movs	r4, r0
 80065b4:	0008      	movs	r0, r1
 80065b6:	0011      	movs	r1, r2
 80065b8:	602b      	str	r3, [r5, #0]
 80065ba:	f7fb fb21 	bl	8001c00 <_fstat>
 80065be:	1c43      	adds	r3, r0, #1
 80065c0:	d103      	bne.n	80065ca <_fstat_r+0x1e>
 80065c2:	682b      	ldr	r3, [r5, #0]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d000      	beq.n	80065ca <_fstat_r+0x1e>
 80065c8:	6023      	str	r3, [r4, #0]
 80065ca:	bd70      	pop	{r4, r5, r6, pc}
 80065cc:	2000029c 	.word	0x2000029c

080065d0 <_isatty_r>:
 80065d0:	2300      	movs	r3, #0
 80065d2:	b570      	push	{r4, r5, r6, lr}
 80065d4:	4d06      	ldr	r5, [pc, #24]	; (80065f0 <_isatty_r+0x20>)
 80065d6:	0004      	movs	r4, r0
 80065d8:	0008      	movs	r0, r1
 80065da:	602b      	str	r3, [r5, #0]
 80065dc:	f7fb fb1e 	bl	8001c1c <_isatty>
 80065e0:	1c43      	adds	r3, r0, #1
 80065e2:	d103      	bne.n	80065ec <_isatty_r+0x1c>
 80065e4:	682b      	ldr	r3, [r5, #0]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d000      	beq.n	80065ec <_isatty_r+0x1c>
 80065ea:	6023      	str	r3, [r4, #0]
 80065ec:	bd70      	pop	{r4, r5, r6, pc}
 80065ee:	46c0      	nop			; (mov r8, r8)
 80065f0:	2000029c 	.word	0x2000029c

080065f4 <_init>:
 80065f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065f6:	46c0      	nop			; (mov r8, r8)
 80065f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065fa:	bc08      	pop	{r3}
 80065fc:	469e      	mov	lr, r3
 80065fe:	4770      	bx	lr

08006600 <_fini>:
 8006600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006602:	46c0      	nop			; (mov r8, r8)
 8006604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006606:	bc08      	pop	{r3}
 8006608:	469e      	mov	lr, r3
 800660a:	4770      	bx	lr
