    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; isr
isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr__INTC_MASK EQU 0x04
isr__INTC_NUMBER EQU 2
isr__INTC_PRIOR_MASK EQU 0xC00000
isr__INTC_PRIOR_NUM EQU 3
isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; PWM_1_cy_m0s8_tcpwm_1
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; PWM_2_cy_m0s8_tcpwm_1
PWM_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PWM_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PWM_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PWM_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PWM_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PWM_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PWM_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PWM_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PWM_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

; Pin_L
Pin_L__0__DM__MASK EQU 0x38
Pin_L__0__DM__SHIFT EQU 3
Pin_L__0__DR EQU CYREG_PRT3_DR
Pin_L__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_L__0__HSIOM_MASK EQU 0x000000F0
Pin_L__0__HSIOM_SHIFT EQU 4
Pin_L__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_L__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_L__0__MASK EQU 0x02
Pin_L__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_L__0__OUT_SEL_SHIFT EQU 2
Pin_L__0__OUT_SEL_VAL EQU 3
Pin_L__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_L__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_L__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_L__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_L__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_L__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_L__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_L__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_L__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_L__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_L__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_L__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_L__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_L__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_L__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_L__0__PC EQU CYREG_PRT3_PC
Pin_L__0__PC2 EQU CYREG_PRT3_PC2
Pin_L__0__PORT EQU 3
Pin_L__0__PS EQU CYREG_PRT3_PS
Pin_L__0__SHIFT EQU 1
Pin_L__DR EQU CYREG_PRT3_DR
Pin_L__INTCFG EQU CYREG_PRT3_INTCFG
Pin_L__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_L__MASK EQU 0x02
Pin_L__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_L__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_L__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_L__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_L__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_L__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_L__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_L__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_L__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_L__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_L__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_L__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_L__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_L__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_L__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_L__PC EQU CYREG_PRT3_PC
Pin_L__PC2 EQU CYREG_PRT3_PC2
Pin_L__PORT EQU 3
Pin_L__PS EQU CYREG_PRT3_PS
Pin_L__SHIFT EQU 1

; Pin_M
Pin_M__0__DM__MASK EQU 0x07
Pin_M__0__DM__SHIFT EQU 0
Pin_M__0__DR EQU CYREG_PRT3_DR
Pin_M__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_M__0__HSIOM_MASK EQU 0x0000000F
Pin_M__0__HSIOM_SHIFT EQU 0
Pin_M__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_M__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_M__0__MASK EQU 0x01
Pin_M__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_M__0__OUT_SEL_SHIFT EQU 0
Pin_M__0__OUT_SEL_VAL EQU 3
Pin_M__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_M__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_M__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_M__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_M__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_M__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_M__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_M__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_M__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_M__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_M__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_M__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_M__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_M__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_M__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_M__0__PC EQU CYREG_PRT3_PC
Pin_M__0__PC2 EQU CYREG_PRT3_PC2
Pin_M__0__PORT EQU 3
Pin_M__0__PS EQU CYREG_PRT3_PS
Pin_M__0__SHIFT EQU 0
Pin_M__DR EQU CYREG_PRT3_DR
Pin_M__INTCFG EQU CYREG_PRT3_INTCFG
Pin_M__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_M__MASK EQU 0x01
Pin_M__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_M__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_M__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_M__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_M__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_M__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_M__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_M__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_M__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_M__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_M__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_M__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_M__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_M__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_M__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_M__PC EQU CYREG_PRT3_PC
Pin_M__PC2 EQU CYREG_PRT3_PC2
Pin_M__PORT EQU 3
Pin_M__PS EQU CYREG_PRT3_PS
Pin_M__SHIFT EQU 0

; Pin_R
Pin_R__0__DM__MASK EQU 0x1C0000
Pin_R__0__DM__SHIFT EQU 18
Pin_R__0__DR EQU CYREG_PRT0_DR
Pin_R__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_R__0__HSIOM_MASK EQU 0x0F000000
Pin_R__0__HSIOM_SHIFT EQU 24
Pin_R__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_R__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_R__0__MASK EQU 0x40
Pin_R__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_R__0__OUT_SEL_SHIFT EQU 12
Pin_R__0__OUT_SEL_VAL EQU 3
Pin_R__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_R__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_R__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_R__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_R__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_R__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_R__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_R__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_R__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_R__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_R__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_R__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_R__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_R__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_R__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_R__0__PC EQU CYREG_PRT0_PC
Pin_R__0__PC2 EQU CYREG_PRT0_PC2
Pin_R__0__PORT EQU 0
Pin_R__0__PS EQU CYREG_PRT0_PS
Pin_R__0__SHIFT EQU 6
Pin_R__DR EQU CYREG_PRT0_DR
Pin_R__INTCFG EQU CYREG_PRT0_INTCFG
Pin_R__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_R__MASK EQU 0x40
Pin_R__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_R__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_R__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_R__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_R__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_R__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_R__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_R__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_R__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_R__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_R__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_R__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_R__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_R__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_R__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_R__PC EQU CYREG_PRT0_PC
Pin_R__PC2 EQU CYREG_PRT0_PC2
Pin_R__PORT EQU 0
Pin_R__PS EQU CYREG_PRT0_PS
Pin_R__SHIFT EQU 6

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_A00

; Clock_2
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_C00

; Clock_3
Clock_3__DIVIDER_MASK EQU 0x0000FFFF
Clock_3__ENABLE EQU CYREG_CLK_DIVIDER_A01
Clock_3__ENABLE_MASK EQU 0x80000000
Clock_3__MASK EQU 0x80000000
Clock_3__REGISTER EQU CYREG_CLK_DIVIDER_A01

; Clock_4
Clock_4__DIVIDER_MASK EQU 0x0000FFFF
Clock_4__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_4__ENABLE_MASK EQU 0x80000000
Clock_4__MASK EQU 0x80000000
Clock_4__REGISTER EQU CYREG_CLK_DIVIDER_B00

; LCD_Char_LCDPort
LCD_Char_LCDPort__0__DM__MASK EQU 0x07
LCD_Char_LCDPort__0__DM__SHIFT EQU 0
LCD_Char_LCDPort__0__DR EQU CYREG_PRT2_DR
LCD_Char_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Char_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_Char_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_Char_LCDPort__0__INTCFG EQU CYREG_PRT2_INTCFG
LCD_Char_LCDPort__0__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_Char_LCDPort__0__MASK EQU 0x01
LCD_Char_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Char_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Char_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Char_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Char_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Char_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Char_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Char_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Char_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Char_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Char_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Char_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Char_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Char_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Char_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Char_LCDPort__0__PC EQU CYREG_PRT2_PC
LCD_Char_LCDPort__0__PC2 EQU CYREG_PRT2_PC2
LCD_Char_LCDPort__0__PORT EQU 2
LCD_Char_LCDPort__0__PS EQU CYREG_PRT2_PS
LCD_Char_LCDPort__0__SHIFT EQU 0
LCD_Char_LCDPort__1__DM__MASK EQU 0x38
LCD_Char_LCDPort__1__DM__SHIFT EQU 3
LCD_Char_LCDPort__1__DR EQU CYREG_PRT2_DR
LCD_Char_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Char_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_Char_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_Char_LCDPort__1__INTCFG EQU CYREG_PRT2_INTCFG
LCD_Char_LCDPort__1__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_Char_LCDPort__1__MASK EQU 0x02
LCD_Char_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Char_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Char_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Char_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Char_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Char_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Char_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Char_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Char_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Char_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Char_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Char_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Char_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Char_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Char_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Char_LCDPort__1__PC EQU CYREG_PRT2_PC
LCD_Char_LCDPort__1__PC2 EQU CYREG_PRT2_PC2
LCD_Char_LCDPort__1__PORT EQU 2
LCD_Char_LCDPort__1__PS EQU CYREG_PRT2_PS
LCD_Char_LCDPort__1__SHIFT EQU 1
LCD_Char_LCDPort__2__DM__MASK EQU 0x1C0
LCD_Char_LCDPort__2__DM__SHIFT EQU 6
LCD_Char_LCDPort__2__DR EQU CYREG_PRT2_DR
LCD_Char_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Char_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_Char_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_Char_LCDPort__2__INTCFG EQU CYREG_PRT2_INTCFG
LCD_Char_LCDPort__2__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_Char_LCDPort__2__MASK EQU 0x04
LCD_Char_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Char_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Char_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Char_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Char_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Char_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Char_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Char_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Char_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Char_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Char_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Char_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Char_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Char_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Char_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Char_LCDPort__2__PC EQU CYREG_PRT2_PC
LCD_Char_LCDPort__2__PC2 EQU CYREG_PRT2_PC2
LCD_Char_LCDPort__2__PORT EQU 2
LCD_Char_LCDPort__2__PS EQU CYREG_PRT2_PS
LCD_Char_LCDPort__2__SHIFT EQU 2
LCD_Char_LCDPort__3__DM__MASK EQU 0xE00
LCD_Char_LCDPort__3__DM__SHIFT EQU 9
LCD_Char_LCDPort__3__DR EQU CYREG_PRT2_DR
LCD_Char_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Char_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_Char_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_Char_LCDPort__3__INTCFG EQU CYREG_PRT2_INTCFG
LCD_Char_LCDPort__3__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_Char_LCDPort__3__MASK EQU 0x08
LCD_Char_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Char_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Char_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Char_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Char_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Char_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Char_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Char_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Char_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Char_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Char_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Char_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Char_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Char_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Char_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Char_LCDPort__3__PC EQU CYREG_PRT2_PC
LCD_Char_LCDPort__3__PC2 EQU CYREG_PRT2_PC2
LCD_Char_LCDPort__3__PORT EQU 2
LCD_Char_LCDPort__3__PS EQU CYREG_PRT2_PS
LCD_Char_LCDPort__3__SHIFT EQU 3
LCD_Char_LCDPort__4__DM__MASK EQU 0x7000
LCD_Char_LCDPort__4__DM__SHIFT EQU 12
LCD_Char_LCDPort__4__DR EQU CYREG_PRT2_DR
LCD_Char_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Char_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_Char_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_Char_LCDPort__4__INTCFG EQU CYREG_PRT2_INTCFG
LCD_Char_LCDPort__4__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_Char_LCDPort__4__MASK EQU 0x10
LCD_Char_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Char_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Char_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Char_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Char_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Char_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Char_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Char_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Char_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Char_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Char_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Char_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Char_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Char_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Char_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Char_LCDPort__4__PC EQU CYREG_PRT2_PC
LCD_Char_LCDPort__4__PC2 EQU CYREG_PRT2_PC2
LCD_Char_LCDPort__4__PORT EQU 2
LCD_Char_LCDPort__4__PS EQU CYREG_PRT2_PS
LCD_Char_LCDPort__4__SHIFT EQU 4
LCD_Char_LCDPort__5__DM__MASK EQU 0x38000
LCD_Char_LCDPort__5__DM__SHIFT EQU 15
LCD_Char_LCDPort__5__DR EQU CYREG_PRT2_DR
LCD_Char_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Char_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_Char_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_Char_LCDPort__5__INTCFG EQU CYREG_PRT2_INTCFG
LCD_Char_LCDPort__5__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_Char_LCDPort__5__MASK EQU 0x20
LCD_Char_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Char_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Char_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Char_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Char_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Char_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Char_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Char_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Char_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Char_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Char_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Char_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Char_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Char_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Char_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Char_LCDPort__5__PC EQU CYREG_PRT2_PC
LCD_Char_LCDPort__5__PC2 EQU CYREG_PRT2_PC2
LCD_Char_LCDPort__5__PORT EQU 2
LCD_Char_LCDPort__5__PS EQU CYREG_PRT2_PS
LCD_Char_LCDPort__5__SHIFT EQU 5
LCD_Char_LCDPort__6__DM__MASK EQU 0x1C0000
LCD_Char_LCDPort__6__DM__SHIFT EQU 18
LCD_Char_LCDPort__6__DR EQU CYREG_PRT2_DR
LCD_Char_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Char_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_Char_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_Char_LCDPort__6__INTCFG EQU CYREG_PRT2_INTCFG
LCD_Char_LCDPort__6__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_Char_LCDPort__6__MASK EQU 0x40
LCD_Char_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Char_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Char_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Char_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Char_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Char_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Char_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Char_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Char_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Char_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Char_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Char_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Char_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Char_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Char_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Char_LCDPort__6__PC EQU CYREG_PRT2_PC
LCD_Char_LCDPort__6__PC2 EQU CYREG_PRT2_PC2
LCD_Char_LCDPort__6__PORT EQU 2
LCD_Char_LCDPort__6__PS EQU CYREG_PRT2_PS
LCD_Char_LCDPort__6__SHIFT EQU 6
LCD_Char_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_LCDPort__INTCFG EQU CYREG_PRT2_INTCFG
LCD_Char_LCDPort__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_Char_LCDPort__MASK EQU 0x7F
LCD_Char_LCDPort__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Char_LCDPort__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Char_LCDPort__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Char_LCDPort__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Char_LCDPort__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Char_LCDPort__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Char_LCDPort__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Char_LCDPort__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Char_LCDPort__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Char_LCDPort__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Char_LCDPort__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Char_LCDPort__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Char_LCDPort__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Char_LCDPort__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Char_LCDPort__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Char_LCDPort__PC EQU CYREG_PRT2_PC
LCD_Char_LCDPort__PC2 EQU CYREG_PRT2_PC2
LCD_Char_LCDPort__PORT EQU 2
LCD_Char_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_LCDPort__SHIFT EQU 0

; Encoder_1
Encoder_1__0__DM__MASK EQU 0x1C0
Encoder_1__0__DM__SHIFT EQU 6
Encoder_1__0__DR EQU CYREG_PRT1_DR
Encoder_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Encoder_1__0__HSIOM_MASK EQU 0x00000F00
Encoder_1__0__HSIOM_SHIFT EQU 8
Encoder_1__0__INTCFG EQU CYREG_PRT1_INTCFG
Encoder_1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Encoder_1__0__MASK EQU 0x04
Encoder_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Encoder_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Encoder_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Encoder_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Encoder_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Encoder_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Encoder_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Encoder_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Encoder_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Encoder_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Encoder_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Encoder_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Encoder_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Encoder_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Encoder_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Encoder_1__0__PC EQU CYREG_PRT1_PC
Encoder_1__0__PC2 EQU CYREG_PRT1_PC2
Encoder_1__0__PORT EQU 1
Encoder_1__0__PS EQU CYREG_PRT1_PS
Encoder_1__0__SHIFT EQU 2
Encoder_1__DR EQU CYREG_PRT1_DR
Encoder_1__INTCFG EQU CYREG_PRT1_INTCFG
Encoder_1__INTSTAT EQU CYREG_PRT1_INTSTAT
Encoder_1__MASK EQU 0x04
Encoder_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Encoder_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Encoder_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Encoder_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Encoder_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Encoder_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Encoder_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Encoder_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Encoder_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Encoder_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Encoder_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Encoder_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Encoder_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Encoder_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Encoder_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Encoder_1__PC EQU CYREG_PRT1_PC
Encoder_1__PC2 EQU CYREG_PRT1_PC2
Encoder_1__PORT EQU 1
Encoder_1__PS EQU CYREG_PRT1_PS
Encoder_1__SHIFT EQU 2

; Encoder_2
Encoder_2__0__DM__MASK EQU 0x38
Encoder_2__0__DM__SHIFT EQU 3
Encoder_2__0__DR EQU CYREG_PRT1_DR
Encoder_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Encoder_2__0__HSIOM_MASK EQU 0x000000F0
Encoder_2__0__HSIOM_SHIFT EQU 4
Encoder_2__0__INTCFG EQU CYREG_PRT1_INTCFG
Encoder_2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Encoder_2__0__MASK EQU 0x02
Encoder_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Encoder_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Encoder_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Encoder_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Encoder_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Encoder_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Encoder_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Encoder_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Encoder_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Encoder_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Encoder_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Encoder_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Encoder_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Encoder_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Encoder_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Encoder_2__0__PC EQU CYREG_PRT1_PC
Encoder_2__0__PC2 EQU CYREG_PRT1_PC2
Encoder_2__0__PORT EQU 1
Encoder_2__0__PS EQU CYREG_PRT1_PS
Encoder_2__0__SHIFT EQU 1
Encoder_2__DR EQU CYREG_PRT1_DR
Encoder_2__INTCFG EQU CYREG_PRT1_INTCFG
Encoder_2__INTSTAT EQU CYREG_PRT1_INTSTAT
Encoder_2__MASK EQU 0x02
Encoder_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Encoder_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Encoder_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Encoder_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Encoder_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Encoder_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Encoder_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Encoder_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Encoder_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Encoder_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Encoder_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Encoder_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Encoder_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Encoder_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Encoder_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Encoder_2__PC EQU CYREG_PRT1_PC
Encoder_2__PC2 EQU CYREG_PRT1_PC2
Encoder_2__PORT EQU 1
Encoder_2__PS EQU CYREG_PRT1_PS
Encoder_2__SHIFT EQU 1

; Encoder_3
Encoder_3__0__DM__MASK EQU 0x1C0000
Encoder_3__0__DM__SHIFT EQU 18
Encoder_3__0__DR EQU CYREG_PRT3_DR
Encoder_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Encoder_3__0__HSIOM_MASK EQU 0x0F000000
Encoder_3__0__HSIOM_SHIFT EQU 24
Encoder_3__0__INTCFG EQU CYREG_PRT3_INTCFG
Encoder_3__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Encoder_3__0__MASK EQU 0x40
Encoder_3__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Encoder_3__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Encoder_3__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Encoder_3__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Encoder_3__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Encoder_3__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Encoder_3__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Encoder_3__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Encoder_3__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Encoder_3__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Encoder_3__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Encoder_3__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Encoder_3__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Encoder_3__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Encoder_3__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Encoder_3__0__PC EQU CYREG_PRT3_PC
Encoder_3__0__PC2 EQU CYREG_PRT3_PC2
Encoder_3__0__PORT EQU 3
Encoder_3__0__PS EQU CYREG_PRT3_PS
Encoder_3__0__SHIFT EQU 6
Encoder_3__DR EQU CYREG_PRT3_DR
Encoder_3__INTCFG EQU CYREG_PRT3_INTCFG
Encoder_3__INTSTAT EQU CYREG_PRT3_INTSTAT
Encoder_3__MASK EQU 0x40
Encoder_3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Encoder_3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Encoder_3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Encoder_3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Encoder_3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Encoder_3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Encoder_3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Encoder_3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Encoder_3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Encoder_3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Encoder_3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Encoder_3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Encoder_3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Encoder_3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Encoder_3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Encoder_3__PC EQU CYREG_PRT3_PC
Encoder_3__PC2 EQU CYREG_PRT3_PC2
Encoder_3__PORT EQU 3
Encoder_3__PS EQU CYREG_PRT3_PS
Encoder_3__SHIFT EQU 6

; Encoder_4
Encoder_4__0__DM__MASK EQU 0x7000
Encoder_4__0__DM__SHIFT EQU 12
Encoder_4__0__DR EQU CYREG_PRT3_DR
Encoder_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Encoder_4__0__HSIOM_MASK EQU 0x000F0000
Encoder_4__0__HSIOM_SHIFT EQU 16
Encoder_4__0__INTCFG EQU CYREG_PRT3_INTCFG
Encoder_4__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Encoder_4__0__MASK EQU 0x10
Encoder_4__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Encoder_4__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Encoder_4__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Encoder_4__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Encoder_4__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Encoder_4__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Encoder_4__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Encoder_4__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Encoder_4__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Encoder_4__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Encoder_4__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Encoder_4__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Encoder_4__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Encoder_4__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Encoder_4__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Encoder_4__0__PC EQU CYREG_PRT3_PC
Encoder_4__0__PC2 EQU CYREG_PRT3_PC2
Encoder_4__0__PORT EQU 3
Encoder_4__0__PS EQU CYREG_PRT3_PS
Encoder_4__0__SHIFT EQU 4
Encoder_4__DR EQU CYREG_PRT3_DR
Encoder_4__INTCFG EQU CYREG_PRT3_INTCFG
Encoder_4__INTSTAT EQU CYREG_PRT3_INTSTAT
Encoder_4__MASK EQU 0x10
Encoder_4__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Encoder_4__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Encoder_4__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Encoder_4__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Encoder_4__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Encoder_4__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Encoder_4__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Encoder_4__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Encoder_4__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Encoder_4__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Encoder_4__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Encoder_4__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Encoder_4__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Encoder_4__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Encoder_4__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Encoder_4__PC EQU CYREG_PRT3_PC
Encoder_4__PC2 EQU CYREG_PRT3_PC2
Encoder_4__PORT EQU 3
Encoder_4__PS EQU CYREG_PRT3_PS
Encoder_4__SHIFT EQU 4

; PWM_Out_1
PWM_Out_1__0__DM__MASK EQU 0xE00000
PWM_Out_1__0__DM__SHIFT EQU 21
PWM_Out_1__0__DR EQU CYREG_PRT0_DR
PWM_Out_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM_Out_1__0__HSIOM_MASK EQU 0xF0000000
PWM_Out_1__0__HSIOM_SHIFT EQU 28
PWM_Out_1__0__INTCFG EQU CYREG_PRT0_INTCFG
PWM_Out_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
PWM_Out_1__0__MASK EQU 0x80
PWM_Out_1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PWM_Out_1__0__OUT_SEL_SHIFT EQU 14
PWM_Out_1__0__OUT_SEL_VAL EQU 1
PWM_Out_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_Out_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_Out_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_Out_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_Out_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_Out_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_Out_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_Out_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_Out_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_Out_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_Out_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_Out_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_Out_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_Out_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_Out_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_Out_1__0__PC EQU CYREG_PRT0_PC
PWM_Out_1__0__PC2 EQU CYREG_PRT0_PC2
PWM_Out_1__0__PORT EQU 0
PWM_Out_1__0__PS EQU CYREG_PRT0_PS
PWM_Out_1__0__SHIFT EQU 7
PWM_Out_1__DR EQU CYREG_PRT0_DR
PWM_Out_1__INTCFG EQU CYREG_PRT0_INTCFG
PWM_Out_1__INTSTAT EQU CYREG_PRT0_INTSTAT
PWM_Out_1__MASK EQU 0x80
PWM_Out_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_Out_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_Out_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_Out_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_Out_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_Out_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_Out_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_Out_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_Out_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_Out_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_Out_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_Out_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_Out_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_Out_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_Out_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_Out_1__PC EQU CYREG_PRT0_PC
PWM_Out_1__PC2 EQU CYREG_PRT0_PC2
PWM_Out_1__PORT EQU 0
PWM_Out_1__PS EQU CYREG_PRT0_PS
PWM_Out_1__SHIFT EQU 7

; PWM_Out_2
PWM_Out_2__0__DM__MASK EQU 0x07
PWM_Out_2__0__DM__SHIFT EQU 0
PWM_Out_2__0__DR EQU CYREG_PRT0_DR
PWM_Out_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM_Out_2__0__HSIOM_MASK EQU 0x0000000F
PWM_Out_2__0__HSIOM_SHIFT EQU 0
PWM_Out_2__0__INTCFG EQU CYREG_PRT0_INTCFG
PWM_Out_2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
PWM_Out_2__0__MASK EQU 0x01
PWM_Out_2__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PWM_Out_2__0__OUT_SEL_SHIFT EQU 0
PWM_Out_2__0__OUT_SEL_VAL EQU 0
PWM_Out_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_Out_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_Out_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_Out_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_Out_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_Out_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_Out_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_Out_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_Out_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_Out_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_Out_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_Out_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_Out_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_Out_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_Out_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_Out_2__0__PC EQU CYREG_PRT0_PC
PWM_Out_2__0__PC2 EQU CYREG_PRT0_PC2
PWM_Out_2__0__PORT EQU 0
PWM_Out_2__0__PS EQU CYREG_PRT0_PS
PWM_Out_2__0__SHIFT EQU 0
PWM_Out_2__DR EQU CYREG_PRT0_DR
PWM_Out_2__INTCFG EQU CYREG_PRT0_INTCFG
PWM_Out_2__INTSTAT EQU CYREG_PRT0_INTSTAT
PWM_Out_2__MASK EQU 0x01
PWM_Out_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_Out_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_Out_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_Out_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_Out_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_Out_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_Out_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_Out_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_Out_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_Out_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_Out_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_Out_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_Out_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_Out_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_Out_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_Out_2__PC EQU CYREG_PRT0_PC
PWM_Out_2__PC2 EQU CYREG_PRT0_PC2
PWM_Out_2__PORT EQU 0
PWM_Out_2__PS EQU CYREG_PRT0_PS
PWM_Out_2__SHIFT EQU 0

; QuadDec_1_cy_m0s8_tcpwm_1
QuadDec_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
QuadDec_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
QuadDec_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
QuadDec_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
QuadDec_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
QuadDec_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
QuadDec_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
QuadDec_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
QuadDec_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
QuadDec_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
QuadDec_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
QuadDec_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
QuadDec_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
QuadDec_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
QuadDec_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; QuadDec_2_cy_m0s8_tcpwm_1
QuadDec_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
QuadDec_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
QuadDec_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
QuadDec_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
QuadDec_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
QuadDec_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
QuadDec_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
QuadDec_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
QuadDec_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
QuadDec_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
QuadDec_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
QuadDec_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
QuadDec_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
QuadDec_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
QuadDec_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; ADC_SAR_Seq_cy_psoc4_sar
ADC_SAR_Seq_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

; ADC_SAR_Seq_intClock
ADC_SAR_Seq_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_SAR_Seq_intClock__ENABLE EQU CYREG_CLK_DIVIDER_B01
ADC_SAR_Seq_intClock__ENABLE_MASK EQU 0x80000000
ADC_SAR_Seq_intClock__MASK EQU 0x80000000
ADC_SAR_Seq_intClock__REGISTER EQU CYREG_CLK_DIVIDER_B01

; ADC_SAR_Seq_IRQ
ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_IRQ__INTC_MASK EQU 0x4000
ADC_SAR_Seq_IRQ__INTC_NUMBER EQU 14
ADC_SAR_Seq_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_Seq_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; timer_clock_1
timer_clock_1__DIVIDER_MASK EQU 0x0000FFFF
timer_clock_1__ENABLE EQU CYREG_CLK_DIVIDER_C01
timer_clock_1__ENABLE_MASK EQU 0x80000000
timer_clock_1__MASK EQU 0x80000000
timer_clock_1__REGISTER EQU CYREG_CLK_DIVIDER_C01

; Timer_TimerUDB
Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_TimerUDB_rstSts_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
Timer_TimerUDB_rstSts_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Timer_TimerUDB_rstSts_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_00
Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
Timer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
Timer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
Timer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
Timer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
Timer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Timer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
Timer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
Timer_TimerUDB_sT8_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
Timer_TimerUDB_sT8_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
Timer_TimerUDB_sT8_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
Timer_TimerUDB_sT8_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
Timer_TimerUDB_sT8_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Timer_TimerUDB_sT8_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
Timer_TimerUDB_sT8_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
Timer_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
Timer_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
Timer_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
Timer_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
Timer_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
Timer_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
Timer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Timer_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
Timer_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
Timer_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
Timer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Timer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00

; ADC_EOC_Interrupt
ADC_EOC_Interrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_EOC_Interrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_EOC_Interrupt__INTC_MASK EQU 0x01
ADC_EOC_Interrupt__INTC_NUMBER EQU 0
ADC_EOC_Interrupt__INTC_PRIOR_MASK EQU 0xC0
ADC_EOC_Interrupt__INTC_PRIOR_NUM EQU 3
ADC_EOC_Interrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ADC_EOC_Interrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_EOC_Interrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
