

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:54:34 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.069 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      5|        -|        -|    -|
|Expression           |        -|      2|        0|      394|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|      324|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      7|      324|      430|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------------------+------------------------------------------------+-----------------------+
    |                      Instance                     |                     Module                     |       Expression      |
    +---------------------------------------------------+------------------------------------------------+-----------------------+
    |myproject_am_addmul_11s_6s_24_1_1_U1               |myproject_am_addmul_11s_6s_24_1_1               | (i0 + i1) * (i0 + i1) |
    |myproject_ama_addmuladd_17s_13s_10s_21s_26_1_1_U4  |myproject_ama_addmuladd_17s_13s_10s_21s_26_1_1  |  (i0 + i1) * i2 + i3  |
    |myproject_ama_addmulsub_15s_11s_14s_25s_26_1_1_U3  |myproject_ama_addmulsub_15s_11s_14s_25s_26_1_1  |  i0 - i1 * (i2 + i3)  |
    |myproject_mac_muladd_12s_19s_26s_29_1_1_U2         |myproject_mac_muladd_12s_19s_26s_29_1_1         |      i0 * i1 + i2     |
    |myproject_mul_mul_24s_11ns_35_1_1_U5               |myproject_mul_mul_24s_11ns_35_1_1               |        i0 * i1        |
    +---------------------------------------------------+------------------------------------------------+-----------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln700_1_fu_444_p2             |     *    |      2|  0|  23|          35|          12|
    |add_ln1192_2_fu_222_p2            |     +    |      0|  0|  19|          12|          10|
    |add_ln1192_4_fu_297_p2            |     +    |      0|  0|  26|          14|           8|
    |add_ln1192_5_fu_345_p2            |     +    |      0|  0|  26|          26|          26|
    |add_ln1192_fu_432_p2              |     +    |      0|  0|  26|          12|           7|
    |add_ln1193_fu_408_p2              |     +    |      0|  0|  26|          24|          24|
    |r_V_8_fu_331_p2                   |     +    |      0|  0|  23|          16|          16|
    |ret_V_10_fu_450_p2                |     +    |      0|  0|  43|          36|          30|
    |ret_V_12_fu_350_p2                |     +    |      0|  0|  26|          26|          22|
    |ret_V_13_fu_370_p2                |     +    |      0|  0|  19|          12|          12|
    |ret_V_1_fu_413_p2                 |     +    |      0|  0|  26|          24|          14|
    |r_V_6_fu_253_p2                   |     -    |      0|  0|  22|           1|          15|
    |r_V_7_fu_291_p2                   |     -    |      0|  0|  26|          14|          14|
    |ret_V_9_fu_426_p2                 |     -    |      0|  0|  26|           6|          12|
    |sub_ln1193_1_fu_402_p2            |     -    |      0|  0|  31|           1|          24|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      2|  0| 394|         262|         250|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  176|        352|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  179|        358|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |add_ln1192_reg_545                   |   12|   0|   12|          0|
    |ap_CS_fsm                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |mul_ln700_reg_540                    |   35|   0|   35|          0|
    |p_Val2_2_reg_520                     |   11|   0|   11|          0|
    |r_V_1_reg_514                        |   24|   0|   24|          0|
    |tmp_reg_525                          |    9|   0|    9|          0|
    |tmp_reg_525_pp0_iter1_reg            |    9|   0|    9|          0|
    |trunc_ln708_9_reg_530                |   11|   0|   11|          0|
    |trunc_ln708_9_reg_530_pp0_iter1_reg  |   11|   0|   11|          0|
    |trunc_ln708_s_reg_535                |   11|   0|   11|          0|
    |trunc_ln708_s_reg_535_pp0_iter1_reg  |   11|   0|   11|          0|
    |x_V_ap_vld_preg                      |    1|   0|    1|          0|
    |x_V_preg                             |  176|   0|  176|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                |  324|   0|  324|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  176|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   11|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   11|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   11|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   11|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   11|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.95>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_V_read = call i176 @_ssdm_op_Read.ap_vld.i176P(i176* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 4 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 22, i32 32)" [firmware/myproject.cpp:50]   --->   Operation 5 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs_V = sext i11 %p_Val2_s to i12" [firmware/myproject.cpp:50]   --->   Operation 6 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%ret_V = add nsw i12 %lhs_V, -30" [firmware/myproject.cpp:50]   --->   Operation 7 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%r_V = sext i12 %ret_V to i24" [firmware/myproject.cpp:50]   --->   Operation 8 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i24 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 9 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 154, i32 164)" [firmware/myproject.cpp:50]   --->   Operation 10 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 44, i32 54)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 165, i32 175)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i11 %p_Val2_3 to i12" [firmware/myproject.cpp:50]   --->   Operation 13 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i11 %p_Val2_s to i16" [firmware/myproject.cpp:50]   --->   Operation 14 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.73ns)   --->   "%add_ln1192_2 = add i12 %rhs_V_1, -375" [firmware/myproject.cpp:51]   --->   Operation 15 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i12 %add_ln1192_2 to i29" [firmware/myproject.cpp:51]   --->   Operation 16 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.49ns) (grouped into DSP with root node ret_V_11)   --->   "%mul_ln1192 = mul i29 %sext_ln1192_1, -141825" [firmware/myproject.cpp:51]   --->   Operation 17 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_11 = add i29 %mul_ln1192, -29360128" [firmware/myproject.cpp:51]   --->   Operation 18 'add' 'ret_V_11' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i29.i32.i32(i29 %ret_V_11, i32 20, i32 28)" [firmware/myproject.cpp:51]   --->   Operation 19 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %p_Val2_1, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 20 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i14 %shl_ln1118_4 to i15" [firmware/myproject.cpp:52]   --->   Operation 21 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.76ns)   --->   "%r_V_6 = sub i15 0, %sext_ln1118_2" [firmware/myproject.cpp:52]   --->   Operation 22 'sub' 'r_V_6' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i11 %p_Val2_3 to i16" [firmware/myproject.cpp:52]   --->   Operation 23 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i11 %p_Val2_3 to i14" [firmware/myproject.cpp:52]   --->   Operation 24 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %p_Val2_3, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 25 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i15 %shl_ln1118_5 to i16" [firmware/myproject.cpp:52]   --->   Operation 26 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192)   --->   "%r_V_3 = add i16 %sext_ln1118_5, %sext_ln1118_3" [firmware/myproject.cpp:52]   --->   Operation 27 'add' 'r_V_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %p_Val2_3, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 28 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i13 %shl_ln1118_6 to i14" [firmware/myproject.cpp:52]   --->   Operation 29 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_7 = sub i14 %sext_ln1118_6, %sext_ln1118_4" [firmware/myproject.cpp:52]   --->   Operation 30 'sub' 'r_V_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_4 = add i14 %r_V_7, -93" [firmware/myproject.cpp:52]   --->   Operation 31 'add' 'add_ln1192_4' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192)   --->   "%sext_ln1192_2 = sext i16 %r_V_3 to i26" [firmware/myproject.cpp:52]   --->   Operation 32 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i14 %add_ln1192_4 to i26" [firmware/myproject.cpp:52]   --->   Operation 33 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192)   --->   "%mul_ln1192_1 = mul i26 %sext_ln1192_3, %sext_ln1192_2" [firmware/myproject.cpp:52]   --->   Operation 34 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i25 @_ssdm_op_BitConcatenate.i25.i15.i10(i15 %r_V_6, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 35 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i25 %lhs_V_1 to i26" [firmware/myproject.cpp:52]   --->   Operation 36 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192 = sub i26 %sext_ln1192_4, %mul_ln1192_1" [firmware/myproject.cpp:52]   --->   Operation 37 'sub' 'sub_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %p_Val2_s, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 38 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i15 %shl_ln1118_8 to i16" [firmware/myproject.cpp:52]   --->   Operation 39 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.77ns)   --->   "%r_V_8 = add i16 %sext_ln1118_7, %sext_ln1118_1" [firmware/myproject.cpp:52]   --->   Operation 40 'add' 'r_V_8' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rhs_V = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %r_V_8, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 41 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_5 = add i26 %rhs_V, %sub_ln1192" [firmware/myproject.cpp:52]   --->   Operation 42 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_12 = add i26 %add_ln1192_5, -1767424" [firmware/myproject.cpp:52]   --->   Operation 43 'add' 'ret_V_12' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i11 @_ssdm_op_PartSelect.i11.i26.i32.i32(i26 %ret_V_12, i32 15, i32 25)" [firmware/myproject.cpp:52]   --->   Operation 44 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i11 %p_Val2_1 to i12" [firmware/myproject.cpp:53]   --->   Operation 45 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.73ns)   --->   "%ret_V_13 = add nsw i12 %rhs_V_1, %lhs_V_2" [firmware/myproject.cpp:53]   --->   Operation 46 'add' 'ret_V_13' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %ret_V_13, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 47 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i17 %lhs_V_3 to i18" [firmware/myproject.cpp:53]   --->   Operation 48 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into DSP with root node ret_V_14)   --->   "%ret_V_7 = add i18 %sext_ln728, -3839" [firmware/myproject.cpp:53]   --->   Operation 49 'add' 'ret_V_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into DSP with root node ret_V_14)   --->   "%sext_ln1192_5 = sext i18 %ret_V_7 to i26" [firmware/myproject.cpp:53]   --->   Operation 50 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.49ns) (grouped into DSP with root node ret_V_14)   --->   "%mul_ln1192_2 = mul i26 %sext_ln1192_5, -342" [firmware/myproject.cpp:53]   --->   Operation 51 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_14 = add i26 %mul_ln1192_2, -1015808" [firmware/myproject.cpp:53]   --->   Operation 52 'add' 'ret_V_14' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i11 @_ssdm_op_PartSelect.i11.i26.i32.i32(i26 %ret_V_14, i32 15, i32 25)" [firmware/myproject.cpp:53]   --->   Operation 53 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.06>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1193_1)   --->   "%shl_ln1193 = shl i24 %r_V_1, 2" [firmware/myproject.cpp:50]   --->   Operation 54 'shl' 'shl_ln1193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.83ns) (out node of the LUT)   --->   "%sub_ln1193_1 = sub i24 0, %shl_ln1193" [firmware/myproject.cpp:50]   --->   Operation 55 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1193 = add i24 %r_V_1, %sub_ln1193_1" [firmware/myproject.cpp:50]   --->   Operation 56 'add' 'add_ln1193' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i24 %add_ln1193, 13312" [firmware/myproject.cpp:50]   --->   Operation 57 'add' 'ret_V_1' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i24 %ret_V_1 to i35" [firmware/myproject.cpp:50]   --->   Operation 58 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700 = mul i35 %sext_ln700, 801" [firmware/myproject.cpp:50]   --->   Operation 59 'mul' 'mul_ln700' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i11 %p_Val2_2 to i12" [firmware/myproject.cpp:50]   --->   Operation 60 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_9 = sub i12 -31, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 61 'sub' 'ret_V_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i12 %ret_V_9, 125" [firmware/myproject.cpp:50]   --->   Operation 62 'add' 'add_ln1192' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_4_V), !map !268"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_3_V), !map !274"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_2_V), !map !280"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_1_V), !map !286"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_0_V), !map !292"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i176* %x_V), !map !298"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 69 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i176* %x_V, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %y_0_V, i11* %y_1_V, i11* %y_2_V, i11* %y_3_V, i11* %y_4_V, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [firmware/myproject.cpp:32]   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [firmware/myproject.cpp:33]   --->   Operation 72 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i35 %mul_ln700 to i36" [firmware/myproject.cpp:50]   --->   Operation 73 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i12 %add_ln1192 to i36" [firmware/myproject.cpp:50]   --->   Operation 74 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (3.09ns)   --->   "%mul_ln700_1 = mul i36 %sext_ln700_1, %sext_ln700_2" [firmware/myproject.cpp:50]   --->   Operation 75 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.09> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.92ns)   --->   "%ret_V_10 = add i36 %mul_ln700_1, 1040187392" [firmware/myproject.cpp:50]   --->   Operation 76 'add' 'ret_V_10' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i11 @_ssdm_op_PartSelect.i11.i36.i32.i32(i36 %ret_V_10, i32 25, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 77 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_0_V, i11 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 78 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i9 %tmp to i11" [firmware/myproject.cpp:51]   --->   Operation 79 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_1_V, i11 %sext_ln708)" [firmware/myproject.cpp:51]   --->   Operation 80 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_2_V, i11 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 81 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_3_V, i11 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 82 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_4_V, i11 -41)" [firmware/myproject.cpp:54]   --->   Operation 83 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 84 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 0000]
p_Val2_s           (partselect    ) [ 0000]
lhs_V              (sext          ) [ 0000]
ret_V              (add           ) [ 0000]
r_V                (sext          ) [ 0000]
r_V_1              (mul           ) [ 0110]
p_Val2_1           (partselect    ) [ 0000]
p_Val2_2           (partselect    ) [ 0110]
p_Val2_3           (partselect    ) [ 0000]
rhs_V_1            (sext          ) [ 0000]
sext_ln1118_1      (sext          ) [ 0000]
add_ln1192_2       (add           ) [ 0000]
sext_ln1192_1      (sext          ) [ 0000]
mul_ln1192         (mul           ) [ 0000]
ret_V_11           (add           ) [ 0000]
tmp                (partselect    ) [ 0111]
shl_ln1118_4       (bitconcatenate) [ 0000]
sext_ln1118_2      (sext          ) [ 0000]
r_V_6              (sub           ) [ 0000]
sext_ln1118_3      (sext          ) [ 0000]
sext_ln1118_4      (sext          ) [ 0000]
shl_ln1118_5       (bitconcatenate) [ 0000]
sext_ln1118_5      (sext          ) [ 0000]
r_V_3              (add           ) [ 0000]
shl_ln1118_6       (bitconcatenate) [ 0000]
sext_ln1118_6      (sext          ) [ 0000]
r_V_7              (sub           ) [ 0000]
add_ln1192_4       (add           ) [ 0000]
sext_ln1192_2      (sext          ) [ 0000]
sext_ln1192_3      (sext          ) [ 0000]
mul_ln1192_1       (mul           ) [ 0000]
lhs_V_1            (bitconcatenate) [ 0000]
sext_ln1192_4      (sext          ) [ 0000]
sub_ln1192         (sub           ) [ 0000]
shl_ln1118_8       (bitconcatenate) [ 0000]
sext_ln1118_7      (sext          ) [ 0000]
r_V_8              (add           ) [ 0000]
rhs_V              (bitconcatenate) [ 0000]
add_ln1192_5       (add           ) [ 0000]
ret_V_12           (add           ) [ 0000]
trunc_ln708_9      (partselect    ) [ 0111]
lhs_V_2            (sext          ) [ 0000]
ret_V_13           (add           ) [ 0000]
lhs_V_3            (bitconcatenate) [ 0000]
sext_ln728         (sext          ) [ 0000]
ret_V_7            (add           ) [ 0000]
sext_ln1192_5      (sext          ) [ 0000]
mul_ln1192_2       (mul           ) [ 0000]
ret_V_14           (add           ) [ 0000]
trunc_ln708_s      (partselect    ) [ 0111]
shl_ln1193         (shl           ) [ 0000]
sub_ln1193_1       (sub           ) [ 0000]
add_ln1193         (add           ) [ 0000]
ret_V_1            (add           ) [ 0000]
sext_ln700         (sext          ) [ 0000]
mul_ln700          (mul           ) [ 0101]
sext_ln1192        (sext          ) [ 0000]
ret_V_9            (sub           ) [ 0000]
add_ln1192         (add           ) [ 0101]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
spectopmodule_ln0  (spectopmodule ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln32 (specinterface ) [ 0000]
specpipeline_ln33  (specpipeline  ) [ 0000]
sext_ln700_1       (sext          ) [ 0000]
sext_ln700_2       (sext          ) [ 0000]
mul_ln700_1        (mul           ) [ 0000]
ret_V_10           (add           ) [ 0000]
trunc_ln708_3      (partselect    ) [ 0000]
write_ln50         (write         ) [ 0000]
sext_ln708         (sext          ) [ 0000]
write_ln51         (write         ) [ 0000]
write_ln52         (write         ) [ 0000]
write_ln53         (write         ) [ 0000]
write_ln54         (write         ) [ 0000]
ret_ln56           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i176P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i176.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i15.i10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i12.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i11P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="x_V_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="176" slack="0"/>
<pin id="130" dir="0" index="1" bw="176" slack="0"/>
<pin id="131" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln50_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="11" slack="0"/>
<pin id="137" dir="0" index="2" bw="11" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln51_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="11" slack="0"/>
<pin id="144" dir="0" index="2" bw="9" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln52_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="11" slack="0"/>
<pin id="151" dir="0" index="2" bw="11" slack="2"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln53_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="11" slack="0"/>
<pin id="158" dir="0" index="2" bw="11" slack="2"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln54_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="11" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_Val2_s_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="176" slack="0"/>
<pin id="173" dir="0" index="2" bw="6" slack="0"/>
<pin id="174" dir="0" index="3" bw="7" slack="0"/>
<pin id="175" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="lhs_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_Val2_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="0"/>
<pin id="186" dir="0" index="1" bw="176" slack="0"/>
<pin id="187" dir="0" index="2" bw="9" slack="0"/>
<pin id="188" dir="0" index="3" bw="9" slack="0"/>
<pin id="189" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_Val2_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="0"/>
<pin id="196" dir="0" index="1" bw="176" slack="0"/>
<pin id="197" dir="0" index="2" bw="7" slack="0"/>
<pin id="198" dir="0" index="3" bw="7" slack="0"/>
<pin id="199" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_Val2_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="0" index="1" bw="176" slack="0"/>
<pin id="207" dir="0" index="2" bw="9" slack="0"/>
<pin id="208" dir="0" index="3" bw="9" slack="0"/>
<pin id="209" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="rhs_V_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sext_ln1118_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln1192_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="11" slack="0"/>
<pin id="224" dir="0" index="1" bw="10" slack="0"/>
<pin id="225" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_2/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sext_ln1192_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="12" slack="0"/>
<pin id="230" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="9" slack="0"/>
<pin id="234" dir="0" index="1" bw="29" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="0" index="3" bw="6" slack="0"/>
<pin id="237" dir="1" index="4" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="shl_ln1118_4_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="14" slack="0"/>
<pin id="243" dir="0" index="1" bw="11" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln1118_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="14" slack="0"/>
<pin id="251" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="r_V_6_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="14" slack="0"/>
<pin id="256" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_6/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sext_ln1118_3_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sext_ln1118_4_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="0"/>
<pin id="265" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="shl_ln1118_5_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="15" slack="0"/>
<pin id="269" dir="0" index="1" bw="11" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln1118_5_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="15" slack="0"/>
<pin id="277" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="shl_ln1118_6_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="13" slack="0"/>
<pin id="281" dir="0" index="1" bw="11" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln1118_6_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="13" slack="0"/>
<pin id="289" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="r_V_7_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="13" slack="0"/>
<pin id="293" dir="0" index="1" bw="11" slack="0"/>
<pin id="294" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_7/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln1192_4_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="14" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_4/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sext_ln1192_3_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="14" slack="0"/>
<pin id="305" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="lhs_V_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="25" slack="0"/>
<pin id="309" dir="0" index="1" bw="15" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sext_ln1192_4_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="25" slack="0"/>
<pin id="317" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="shl_ln1118_8_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="15" slack="0"/>
<pin id="321" dir="0" index="1" bw="11" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_8/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sext_ln1118_7_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="15" slack="0"/>
<pin id="329" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="r_V_8_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="15" slack="0"/>
<pin id="333" dir="0" index="1" bw="11" slack="0"/>
<pin id="334" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_8/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="rhs_V_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="26" slack="0"/>
<pin id="339" dir="0" index="1" bw="16" slack="0"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln1192_5_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="26" slack="0"/>
<pin id="347" dir="0" index="1" bw="26" slack="0"/>
<pin id="348" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_5/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="ret_V_12_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="26" slack="0"/>
<pin id="352" dir="0" index="1" bw="22" slack="0"/>
<pin id="353" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln708_9_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="0"/>
<pin id="358" dir="0" index="1" bw="26" slack="0"/>
<pin id="359" dir="0" index="2" bw="5" slack="0"/>
<pin id="360" dir="0" index="3" bw="6" slack="0"/>
<pin id="361" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="lhs_V_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="0"/>
<pin id="368" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="ret_V_13_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="0"/>
<pin id="372" dir="0" index="1" bw="11" slack="0"/>
<pin id="373" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="lhs_V_3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="17" slack="0"/>
<pin id="378" dir="0" index="1" bw="12" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sext_ln728_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="17" slack="0"/>
<pin id="386" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln708_s_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="11" slack="0"/>
<pin id="390" dir="0" index="1" bw="26" slack="0"/>
<pin id="391" dir="0" index="2" bw="5" slack="0"/>
<pin id="392" dir="0" index="3" bw="6" slack="0"/>
<pin id="393" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="shl_ln1193_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="24" slack="1"/>
<pin id="399" dir="0" index="1" bw="3" slack="0"/>
<pin id="400" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1193/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sub_ln1193_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="24" slack="0"/>
<pin id="405" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_1/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln1193_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="24" slack="1"/>
<pin id="410" dir="0" index="1" bw="24" slack="0"/>
<pin id="411" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1193/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="ret_V_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="24" slack="0"/>
<pin id="415" dir="0" index="1" bw="15" slack="0"/>
<pin id="416" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln700_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="24" slack="0"/>
<pin id="421" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sext_ln1192_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="1"/>
<pin id="425" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="ret_V_9_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="0" index="1" bw="11" slack="0"/>
<pin id="429" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_9/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln1192_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="0"/>
<pin id="435" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sext_ln700_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="35" slack="1"/>
<pin id="440" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sext_ln700_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="12" slack="1"/>
<pin id="443" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="mul_ln700_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="35" slack="0"/>
<pin id="446" dir="0" index="1" bw="12" slack="0"/>
<pin id="447" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="ret_V_10_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="36" slack="0"/>
<pin id="452" dir="0" index="1" bw="31" slack="0"/>
<pin id="453" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln708_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="0"/>
<pin id="458" dir="0" index="1" bw="36" slack="0"/>
<pin id="459" dir="0" index="2" bw="6" slack="0"/>
<pin id="460" dir="0" index="3" bw="7" slack="0"/>
<pin id="461" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sext_ln708_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="2"/>
<pin id="469" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/3 "/>
</bind>
</comp>

<comp id="471" class="1007" name="grp_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="0" index="1" bw="12" slack="0"/>
<pin id="474" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V/1 r_V/1 r_V_1/1 "/>
</bind>
</comp>

<comp id="477" class="1007" name="grp_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="12" slack="0"/>
<pin id="479" dir="0" index="1" bw="29" slack="0"/>
<pin id="480" dir="0" index="2" bw="29" slack="0"/>
<pin id="481" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/1 ret_V_11/1 "/>
</bind>
</comp>

<comp id="486" class="1007" name="grp_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="15" slack="0"/>
<pin id="488" dir="0" index="1" bw="11" slack="0"/>
<pin id="489" dir="0" index="2" bw="14" slack="0"/>
<pin id="490" dir="0" index="3" bw="25" slack="0"/>
<pin id="491" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="addmulsub(1177) " fcode="addmulsub"/>
<opset="r_V_3/1 sext_ln1192_2/1 mul_ln1192_1/1 sub_ln1192/1 "/>
</bind>
</comp>

<comp id="497" class="1007" name="grp_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="17" slack="0"/>
<pin id="499" dir="0" index="1" bw="18" slack="0"/>
<pin id="500" dir="0" index="2" bw="26" slack="0"/>
<pin id="501" dir="0" index="3" bw="26" slack="0"/>
<pin id="502" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="ret_V_7/1 sext_ln1192_5/1 mul_ln1192_2/1 ret_V_14/1 "/>
</bind>
</comp>

<comp id="508" class="1007" name="mul_ln700_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="24" slack="0"/>
<pin id="510" dir="0" index="1" bw="35" slack="0"/>
<pin id="511" dir="1" index="2" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/2 "/>
</bind>
</comp>

<comp id="514" class="1005" name="r_V_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="24" slack="1"/>
<pin id="516" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="520" class="1005" name="p_Val2_2_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="11" slack="1"/>
<pin id="522" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="9" slack="2"/>
<pin id="527" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="530" class="1005" name="trunc_ln708_9_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="11" slack="2"/>
<pin id="532" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="535" class="1005" name="trunc_ln708_s_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="11" slack="2"/>
<pin id="537" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="540" class="1005" name="mul_ln700_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="35" slack="1"/>
<pin id="542" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="545" class="1005" name="add_ln1192_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="12" slack="1"/>
<pin id="547" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="124" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="124" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="124" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="124" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="124" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="126" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="128" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="183"><net_src comp="170" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="128" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="128" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="128" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="217"><net_src comp="204" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="170" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="214" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="240"><net_src comp="44" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="184" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="204" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="204" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="52" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="204" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="54" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="267" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="56" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="204" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="58" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="263" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="60" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="62" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="253" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="64" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="52" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="170" pin="4"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="54" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="218" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="66" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="331" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="64" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="68" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="70" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="350" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="72" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="74" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="369"><net_src comp="184" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="214" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="366" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="76" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="370" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="78" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="70" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="72" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="396"><net_src comp="74" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="401"><net_src comp="86" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="88" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="408" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="90" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="430"><net_src comp="94" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="96" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="448"><net_src comp="438" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="118" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="462"><net_src comp="120" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="74" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="122" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="466"><net_src comp="456" pin="4"/><net_sink comp="134" pin=2"/></net>

<net id="470"><net_src comp="467" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="475"><net_src comp="180" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="20" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="228" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="36" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="38" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="485"><net_src comp="477" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="492"><net_src comp="275" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="259" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="303" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="315" pin="1"/><net_sink comp="486" pin=3"/></net>

<net id="496"><net_src comp="486" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="503"><net_src comp="384" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="80" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="82" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="84" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="507"><net_src comp="497" pin="4"/><net_sink comp="388" pin=1"/></net>

<net id="512"><net_src comp="419" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="92" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="471" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="523"><net_src comp="194" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="528"><net_src comp="232" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="533"><net_src comp="356" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="538"><net_src comp="388" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="543"><net_src comp="508" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="548"><net_src comp="432" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="441" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {3 }
	Port: y_1_V | {3 }
	Port: y_2_V | {3 }
	Port: y_3_V | {3 }
	Port: y_4_V | {3 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		lhs_V : 1
		ret_V : 2
		r_V : 3
		r_V_1 : 4
		rhs_V_1 : 1
		sext_ln1118_1 : 1
		add_ln1192_2 : 2
		sext_ln1192_1 : 3
		mul_ln1192 : 4
		ret_V_11 : 5
		tmp : 6
		shl_ln1118_4 : 1
		sext_ln1118_2 : 2
		r_V_6 : 3
		sext_ln1118_3 : 1
		sext_ln1118_4 : 1
		shl_ln1118_5 : 1
		sext_ln1118_5 : 2
		r_V_3 : 3
		shl_ln1118_6 : 1
		sext_ln1118_6 : 2
		r_V_7 : 3
		add_ln1192_4 : 4
		sext_ln1192_2 : 4
		sext_ln1192_3 : 5
		mul_ln1192_1 : 6
		lhs_V_1 : 4
		sext_ln1192_4 : 5
		sub_ln1192 : 7
		shl_ln1118_8 : 1
		sext_ln1118_7 : 2
		r_V_8 : 3
		rhs_V : 4
		add_ln1192_5 : 8
		ret_V_12 : 9
		trunc_ln708_9 : 10
		lhs_V_2 : 1
		ret_V_13 : 2
		lhs_V_3 : 3
		sext_ln728 : 4
		ret_V_7 : 5
		sext_ln1192_5 : 6
		mul_ln1192_2 : 7
		ret_V_14 : 8
		trunc_ln708_s : 9
	State 2
		add_ln1193 : 1
		ret_V_1 : 2
		sext_ln700 : 3
		mul_ln700 : 4
		ret_V_9 : 1
		add_ln1192 : 2
	State 3
		mul_ln700_1 : 1
		ret_V_10 : 2
		trunc_ln708_3 : 3
		write_ln50 : 4
		write_ln51 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |   add_ln1192_2_fu_222   |    0    |    0    |    18   |
|          |   add_ln1192_4_fu_297   |    0    |    0    |    26   |
|          |       r_V_8_fu_331      |    0    |    0    |    22   |
|          |   add_ln1192_5_fu_345   |    0    |    0    |    26   |
|    add   |     ret_V_12_fu_350     |    0    |    0    |    26   |
|          |     ret_V_13_fu_370     |    0    |    0    |    18   |
|          |    add_ln1193_fu_408    |    0    |    0    |    26   |
|          |      ret_V_1_fu_413     |    0    |    0    |    26   |
|          |    add_ln1192_fu_432    |    0    |    0    |    26   |
|          |     ret_V_10_fu_450     |    0    |    0    |    43   |
|----------|-------------------------|---------|---------|---------|
|          |       r_V_6_fu_253      |    0    |    0    |    21   |
|    sub   |       r_V_7_fu_291      |    0    |    0    |    26   |
|          |   sub_ln1193_1_fu_402   |    0    |    0    |    31   |
|          |      ret_V_9_fu_426     |    0    |    0    |    26   |
|----------|-------------------------|---------|---------|---------|
|    mul   |    mul_ln700_1_fu_444   |    2    |    0    |    23   |
|          |     mul_ln700_fu_508    |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  addmul  |        grp_fu_471       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_477       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| addmulsub|        grp_fu_486       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| addmuladd|        grp_fu_497       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_128  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln50_write_fu_134 |    0    |    0    |    0    |
|          | write_ln51_write_fu_141 |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_148 |    0    |    0    |    0    |
|          | write_ln53_write_fu_155 |    0    |    0    |    0    |
|          | write_ln54_write_fu_162 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     p_Val2_s_fu_170     |    0    |    0    |    0    |
|          |     p_Val2_1_fu_184     |    0    |    0    |    0    |
|          |     p_Val2_2_fu_194     |    0    |    0    |    0    |
|partselect|     p_Val2_3_fu_204     |    0    |    0    |    0    |
|          |        tmp_fu_232       |    0    |    0    |    0    |
|          |   trunc_ln708_9_fu_356  |    0    |    0    |    0    |
|          |   trunc_ln708_s_fu_388  |    0    |    0    |    0    |
|          |   trunc_ln708_3_fu_456  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       lhs_V_fu_180      |    0    |    0    |    0    |
|          |      rhs_V_1_fu_214     |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_218  |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_228  |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_249  |    0    |    0    |    0    |
|          |   sext_ln1118_3_fu_259  |    0    |    0    |    0    |
|          |   sext_ln1118_4_fu_263  |    0    |    0    |    0    |
|          |   sext_ln1118_5_fu_275  |    0    |    0    |    0    |
|          |   sext_ln1118_6_fu_287  |    0    |    0    |    0    |
|   sext   |   sext_ln1192_3_fu_303  |    0    |    0    |    0    |
|          |   sext_ln1192_4_fu_315  |    0    |    0    |    0    |
|          |   sext_ln1118_7_fu_327  |    0    |    0    |    0    |
|          |      lhs_V_2_fu_366     |    0    |    0    |    0    |
|          |    sext_ln728_fu_384    |    0    |    0    |    0    |
|          |    sext_ln700_fu_419    |    0    |    0    |    0    |
|          |    sext_ln1192_fu_423   |    0    |    0    |    0    |
|          |   sext_ln700_1_fu_438   |    0    |    0    |    0    |
|          |   sext_ln700_2_fu_441   |    0    |    0    |    0    |
|          |    sext_ln708_fu_467    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   shl_ln1118_4_fu_241   |    0    |    0    |    0    |
|          |   shl_ln1118_5_fu_267   |    0    |    0    |    0    |
|          |   shl_ln1118_6_fu_279   |    0    |    0    |    0    |
|bitconcatenate|      lhs_V_1_fu_307     |    0    |    0    |    0    |
|          |   shl_ln1118_8_fu_319   |    0    |    0    |    0    |
|          |       rhs_V_fu_337      |    0    |    0    |    0    |
|          |      lhs_V_3_fu_376     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    shl   |    shl_ln1193_fu_397    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    7    |    0    |   384   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln1192_reg_545 |   12   |
|  mul_ln700_reg_540  |   35   |
|   p_Val2_2_reg_520  |   11   |
|    r_V_1_reg_514    |   24   |
|     tmp_reg_525     |    9   |
|trunc_ln708_9_reg_530|   11   |
|trunc_ln708_s_reg_535|   11   |
+---------------------+--------+
|        Total        |   113  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    7   |    0   |   384  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   113  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   113  |   384  |
+-----------+--------+--------+--------+
