# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
CLUTTER_IM_MODULE=xim
LC_ALL=en_US.UTF-8
RT_TCL_PATH=/tools/Xilinx/Vitis/2022.2/scripts/rt/base_tcl/tcl
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2022.2/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib/:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib//server:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2022.2/bin/../lnx64/tools/dot/lib
XILINX_VITIS=/tools/Xilinx/Vitis/2022.2
LESSCLOSE=/usr/bin/lesspipe %s %s
XILINX_DSP=
XDG_MENU_PREFIX=gnome-
GTK_EXE_PREFIX_VSCODE_SNAP_ORIG=
RDI_PATCHROOT=
RT_LIBPATH=/tools/Xilinx/Vitis/2022.2/scripts/rt/data
XDG_DATA_DIRS_VSCODE_SNAP_ORIG=/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop
LANG=en_US.UTF-8
DEVICE=xilinx_u55c_gen3x16_xdma_3_202210_1
DISPLAY=:0
RDI_INSTALLROOT=/tools/Xilinx
ORIGINAL_XDG_CURRENT_DESKTOP=ubuntu:GNOME
OLDPWD=/tools/Xilinx/Vitis/2022.2/bin
GNOME_SHELL_SESSION_MODE=ubuntu
COLORTERM=truecolor
RDI_PREPEND_PATH=/tools/Xilinx/Vitis/2022.2/bin
MAKE_TERMOUT=/dev/pts/0
USERNAME=biloba
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
CHROME_DESKTOP=code-url-handler.desktop
LOCPATH_VSCODE_SNAP_ORIG=
GTK_PATH_VSCODE_SNAP_ORIG=
XDG_VTNR=2
GIO_LAUNCHED_DESKTOP_FILE_PID=2314
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
MFLAGS=
XILINX_XRT=/opt/xilinx/xrt
XILINX_VIVADO=/tools/Xilinx/Vivado/2022.2
XILINX_SDK=/tools/Xilinx/Vitis/2022.2
XILINX_PLANAHEAD=/tools/Xilinx/Vitis/2022.2
XDG_SESSION_ID=2
USER=biloba
DESKTOP_SESSION=ubuntu
RDI_BASEROOT=/tools/Xilinx/Vitis
QT4_IM_MODULE=xim
TEXTDOMAINDIR=/usr/share/locale/
RDI_INSTALLVER=2022.2
RDI_JAVA_VERSION=11.0.11_9
GTK_IM_MODULE_FILE_VSCODE_SNAP_ORIG=
PWD=/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS
XILINX_HLS=/tools/Xilinx/Vitis_HLS/2022.2
HOME=/home/biloba
TEXTDOMAIN=im-config
VSCODE_GIT_ASKPASS_NODE=/snap/code/159/usr/share/code/code
SSH_AGENT_PID=1951
TERM_PROGRAM=vscode
TERM_PROGRAM_VERSION=1.89.1
QT_ACCESSIBILITY=1
TCL_LIBRARY=/tools/Xilinx/Vitis/2022.2/tps/tcl/tcl8.5
XDG_SESSION_TYPE=x11
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/tools/Xilinx/Vivado/2022.2
RDI_APPROOT=/tools/Xilinx/Vitis/2022.2
GTK_PATH=/snap/code/159/usr/lib/x86_64-linux-gnu/gtk-3.0
XDG_DATA_DIRS=/home/biloba/snap/code/159/.local/share:/home/biloba/snap/code/159:/snap/code/159/usr/share:/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop
_RDI_DONT_SET_XILINX_AS_PATH=True
MYVIVADO=
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2022.2/tps/lnx64
RDI_BUILD=yes
GSETTINGS_SCHEMA_DIR=/home/biloba/snap/code/159/.local/share/glib-2.0/schemas
ISL_IOSTREAMS_RSA=/tools/Xilinx/Vitis/2022.2/tps/isl
XDG_SESSION_DESKTOP=ubuntu
GJS_DEBUG_OUTPUT=stderr
RDI_PLATFORM=lnx64
RDI_BINROOT=/tools/Xilinx/Vitis/2022.2/bin
RDI_PROG=/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
HDIPRELDPATH=/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2022.2/bin/../lnx64/tools/dot/lib
RDI_DATADIR=/tools/Xilinx/Vitis/2022.2/data
GIO_MODULE_DIR_VSCODE_SNAP_ORIG=
SYNTH_COMMON=/tools/Xilinx/Vitis/2022.2/scripts/rt/data
GTK_MODULES=gail:atk-bridge
LOCPATH=/snap/code/159/usr/lib/locale
VSCODE_GIT_ASKPASS_MAIN=/snap/code/159/usr/share/code/resources/app/extensions/git/dist/askpass-main.js
WINDOWPATH=2
SHELL=/bin/bash
TERM=xterm-256color
MAKEOVERRIDES=${-*-command-variables-*-}
QT_IM_MODULE=xim
XMODIFIERS=@im=ibus
IM_CONFIG_PHASE=2
XDG_CURRENT_DESKTOP=Unity
GPG_AGENT_INFO=/run/user/1000/gnupg/S.gpg-agent:0:1
BAMF_DESKTOP_FILE_HINT=/var/lib/snapd/desktop/applications/code_code.desktop
GTK_IM_MODULE_FILE=/home/biloba/snap/code/common/.cache/immodules/immodules.cache
MAKELEVEL=1
GIO_LAUNCHED_DESKTOP_FILE=/var/lib/snapd/desktop/applications/code_code.desktop
HDI_APPROOT=/tools/Xilinx/Vitis/2022.2
XDG_SEAT=seat0
SHLVL=4
LANGUAGE=en_US:en
PYTHONPATH=/opt/xilinx/xrt/python:/opt/xilinx/xrt/python
GDK_BACKEND_VSCODE_SNAP_ORIG=
MAKE_TERMERR=/dev/pts/0
VSCODE_GIT_IPC_HANDLE=/run/user/1000/vscode-git-85cdd2c78b.sock
XIL_NO_OVERRIDE=0
XDG_CONFIG_DIRS_VSCODE_SNAP_ORIG=/etc/xdg/xdg-ubuntu:/etc/xdg
RDI_OPT_EXT=.o
GDK_BACKEND=x11
GDMSESSION=ubuntu
TARGET=hw
LOGNAME=biloba
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1000/bus
GIT_ASKPASS=/snap/code/159/usr/share/code/resources/app/extensions/git/dist/askpass.sh
XDG_RUNTIME_DIR=/run/user/1000
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XAUTHORITY=/run/user/1000/gdm/Xauthority
XDG_CONFIG_DIRS=/etc/xdg/xdg-ubuntu:/etc/xdg
PATH=/tools/Xilinx/Vivado/2022.2/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2022.2/tps/lnx64/gcc-8.3.0/bin:/tools/Xilinx/Vivado/2022.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2022.2/bin:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/bin:/tools/Xilinx/Vivado/2022.2/bin:/tools/Xilinx/DocNav:/tools/Xilinx/Vitis_HLS/2022.2/bin:/tools/Xilinx/Model_Composer/2022.2/bin:/tools/Xilinx/Vitis/2022.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2022.2/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2022.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2022.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2022.2/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2022.2/aietools/bin:/opt/xilinx/xrt/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
GSETTINGS_SCHEMA_DIR_VSCODE_SNAP_ORIG=
RDI_JAVA_PLATFORM=
GTK_EXE_PREFIX=/snap/code/159/usr
MAKEFLAGS= -- DEVICE=xilinx_u55c_gen3x16_xdma_3_202210_1 TARGET=hw
HDI_PROCESSOR=x86_64
GJS_DEBUG_TOPICS=JS ERROR;JS LOG
GIO_MODULE_DIR=/home/biloba/snap/code/common/.cache/gio-modules
SESSION_MANAGER=local/gingkgo:@/tmp/.ICE-unix/1855,unix/gingkgo:/tmp/.ICE-unix/1855
RDI_LIBDIR=/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o
LESSOPEN=| /usr/bin/lesspipe %s
GTK_IM_MODULE=ibus
_=/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=39101
XILINX_CD_SESSION=03f468b2-11c4-47e0-b8dc-f0a9179f29e8


V++ command line:
------------------------------------------
/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++ -t hw --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --save-temps --temp_dir ./build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1 -l -obuild_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin _x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo --config config.ini --kernel_frequency 199 

FINAL PROGRAM OPTIONS
--advanced.prop solution.hls_pre_tcl=./config.tcl
--advanced.prop kernel.alveo_hls4ml.kernel_flags=-std=c++11
--config config.ini
--connectivity.sp alveo_hls4ml_1.in1:HBM[0]
--connectivity.sp alveo_hls4ml_1.in2:HBM[1]
--connectivity.sp alveo_hls4ml_1.out:HBM[2]
--input_files _x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo
--kernel_frequency 199
--link
--optimize 0
--output build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
--platform xilinx_u55c_gen3x16_xdma_3_202210_1
--report_level 0
--save-temps
--target hw
--temp_dir ./build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1

PARSED COMMAND LINE OPTIONS
-t hw 
--platform xilinx_u55c_gen3x16_xdma_3_202210_1 
--save-temps 
--temp_dir ./build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1 
-l 
-obuild_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin 
_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo 
--config config.ini 
--kernel_frequency 199 

PARSED CONFIG FILE (1) OPTIONS
file: config.ini
advanced.prop solution.hls_pre_tcl=./config.tcl 
advanced.prop kernel.alveo_hls4ml.kernel_flags=-std=c++11 
connectivity.sp alveo_hls4ml_1.in1:HBM[0] 
connectivity.sp alveo_hls4ml_1.in2:HBM[1] 
connectivity.sp alveo_hls4ml_1.out:HBM[2] 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 16 May 2024 18:56:14
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 16 May 2024 18:56:18
output: /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.xml
------------------------------------------
step: running system_link
timestamp: 16 May 2024 18:56:19
cmd: /tools/Xilinx/Vitis/2022.2/bin/system_link --xo /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo -keep --config /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --temp_dir /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 16 May 2024 18:56:46
cmd: /tools/Xilinx/Vitis/2022.2/bin/cf2sw -sdsl /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/sdsl.dat -rtd /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/cf2sw.rtd -nofilter /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/cf2sw_full.rtd -xclbin /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.xml -o /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 16 May 2024 18:56:53
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 16 May 2024 18:56:53
cmd: /tools/Xilinx/Vitis/2022.2/bin/vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 -s --kernel_frequency 199 --remote_ip_cache /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/.ipcache --output_dir /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --log_dir /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link --report_dir /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link --config /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/vplConfig.ini -k /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link --no-info --iprepo /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0 --messageDb /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link/vpl.pb /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/dr.bd.tcl
Vivado Log File: /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
prop=solution.hls_pre_tcl=./config.tcl
prop=kernel.alveo_hls4ml.kernel_flags=-std=c++11
param=compiler.vppCurrentWorkingDir=/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS
misc=BinaryName=alveo_hls4ml
[connectivity]
nk=alveo_hls4ml:1:alveo_hls4ml_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=alveo_hls4ml
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS
--advanced.prop solution.hls_pre_tcl=./config.tcl
--advanced.prop kernel.alveo_hls4ml.kernel_flags=-std=c++11
--config /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/vplConfig.ini
--connectivity.nk alveo_hls4ml:1:alveo_hls4ml_1
--input_file /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/dr.bd.tcl
--iprepo /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0
--kernel_frequency 199
--kernels /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/kernel_info.dat
--log_dir /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link
--messageDb /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link/vpl.pb
--no-info
--output_dir /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int
--platform xilinx_u55c_gen3x16_xdma_3_202210_1
--remote_ip_cache /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/.ipcache
--report_dir /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link
--save_temps
--target hw
--temp_dir /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f xilinx_u55c_gen3x16_xdma_3_202210_1 
-s 
--kernel_frequency 199 
--remote_ip_cache /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/.ipcache 
--output_dir /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int 
--log_dir /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link 
--report_dir /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link 
--config /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/vplConfig.ini 
-k /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link 
--no-info 
--iprepo /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0 
--messageDb /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link/vpl.pb 
/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.prop solution.hls_pre_tcl=./config.tcl 
advanced.prop kernel.alveo_hls4ml.kernel_flags=-std=c++11 
advanced.param compiler.vppCurrentWorkingDir=/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS 
advanced.misc BinaryName=alveo_hls4ml 
connectivity.nk alveo_hls4ml:1:alveo_hls4ml_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 16 May 2024 18:57:00
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 16 May 2024 18:57:08
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 16 May 2024 18:57:08
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:566
   timestamp: 16 May 2024 18:57:08
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/prelink.tcl
   File: vpl.tcl:1358
   timestamp: 16 May 2024 18:57:08
   -----------------------
   VPL internal step: create_project -part xcu55c-fsvh2892-2L-e -force prj prj
   File: /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/ocl_util.tcl:881
   timestamp: 16 May 2024 18:57:08
   -----------------------
   VPL internal step: add_files .local/hw_platform/hw_bb_locked.dcp
   File: /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/ocl_util.tcl:916
   timestamp: 16 May 2024 18:57:14
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module ulp
   File: /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/ocl_util.tcl:922
   timestamp: 16 May 2024 18:57:14
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
   File: /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/ocl_util.tcl:924
   timestamp: 16 May 2024 18:57:14
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list level0_i/ulp:my_rm]
   File: /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/ocl_util.tcl:935
   timestamp: 16 May 2024 18:57:14
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/ocl_util.tcl:2428
   timestamp: 16 May 2024 18:57:14
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/.ipcache
   File: /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/ocl_util.tcl:2438
   timestamp: 16 May 2024 18:57:15
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/202210_1_dev.srcs/sources_1/bd/ulp/ulp.bd -of_objects my_rm
   File: /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/ocl_util.tcl:2119
   timestamp: 16 May 2024 18:57:15
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
   File: vpl.tcl:194
   timestamp: 16 May 2024 18:57:17
   VPL ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.

    while executing
"open_bd_design -auto_upgrade [get_files -all $bd_file]"
   VPL Step failed: create_bd
   -----------------------
  current step: vpl.create_bd failed. To rerun the existing project please use --from_step vpl.create_bd
   VPL internal step status: fail
