                         Lattice Mapping Report File
Design:  main_all
Family:  LIFCL
Device:  LIFCL-40
Package: QFN72
Performance Grade:  7_High-Performance_1.0V

Mapper:    version Radiant Software (64-bit) 2022.1.1.289.4
Mapped on: Tue May 16 21:27:25 2023

Design Information
------------------

Command line:   map -i OpenHT_impl_1_syn.udb -pdc
     C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/impl_1.pdc -o
     OpenHT_impl_1_map.udb -mp OpenHT_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of registers:        5045 out of 32373 (16%)
      Number of SLICE         registers: 5045 out of 32256 (16%)
      Number of PIO Input     registers:    0 out of    39 (0%)
      Number of PIO Output    registers:    0 out of    39 (0%)
      Number of PIO Tri-State registers:    0 out of    39 (0%)
   Number of LUT4s:            12017 out of 32256 (37%)
      Number used as logic LUT4s:                       9991
      Number used as distributed RAM:                     96 (6 per 16X4 RAM)
      Number used as ripple logic:                      1930 (2 per CCU2)
   Number of PIOs used/reserved:   23 out of    39 (51%)
      Number of PIOs reserved:      3 (per sysConfig and/or prohibit constraint)
      Number of PIOs used:         20
        Number of PIOs used for single ended IO:        10
        Number of PIO pairs used for differential IO:    5
        Number allocated to regular speed PIOs:    10 out of   17 (59%)
        Number allocated to high speed PIOs:       10 out of   22 (45%)
   Number of Dedicated IO used for ADC/PCIE/DPHY:    0 out of   10 (0%)
   Number of IDDR/ODDR/TDDR functions used:      4 out of   100 (4%)
      Number of IDDR functions:                2
                IDDRX1:           2
      Number of ODDR functions:                2
                ODDRX1:           2
      Number of TDDR functions:                0
   Number of IOs using at least one DDR function: 4 (4 differential)
      Number of IOs using IDDR only:           2 (2 differential)
      Number of IOs using ODDR only:           2 (2 differential)
      Number of IOs using ODDR/TDDR:           0 (0 differential)
      Number of IOs using IDDR/ODDR/TDDR:      0 (0 differential)
   Number of Block RAMs:          0 out of 84 (0%)
   Number of Large RAMs:          0 out of 2 (0%)
   Number of Logical DSP Functions:
      Number of Pre-Adders (9+9):    0 out of 112 (0%)
      Number of Multipliers (18x18): 33 out of 56 (58%)
         Number of 9X9:        0 (1 18x18 = 2   9x9)
         Number of 18x18:     21 (1 18x18 = 1 18x18)
         Number of 18x36:      6 (2 18x18 = 1 18x36)
         Number of 36x36:      0 (4 18x18 = 1 36x36)
      Number of 54-bit Accumulators: 5 out of 28 (17%)
      Number of 18-bit Registers:    0 out of 112 (0%)
   Number of Physical DSP Components:
      Number of PREADD9:             66 out of 112 (58%)

                                    Page 1





Design Summary (cont)
---------------------
         Used PREADD9:               0
         Bypassed PREADD9:           66
      Number of MULT9:               66 out of 112 (58%)
         Used MULT9:                 66
         Bypassed MULT9:             0
      Number of MULT18:              33 out of 56 (58%)
         Used MULT18:                33
         Disabled MULT18:            0
      Number of MULT18X36:           6 out of 28 (21%)
         Used MULT18X36:             6
         Disabled MULT18X36:         0
      Number of MULT36:              0 out of 14 (0%)
      Number of ACC54:               5 out of 28 (17%)
      Number of REG18:               60 out of 112 (53%)
         Used REG18:                 0
         Bypassed REG18:             60
   Number of ALUREGs:             0 out of 1 (0%)
   Number of PLLs:                2 out of 3 (66%)
   Number of DDRDLLs:             0 out of 2 (0%)
   Number of DLLDELs:             0 out of 10 (0%)
   Number of DQSs:                0 out of 4 (0%)
   Number of DCSs:                0 out of 1 (0%)
   Number of DCCs:                0 out of 62 (0%)
   Number of PCLKDIVs:            0 out of 1 (0%)
   Number of ECLKDIVs:            0 out of 12 (0%)
   Number of ECLKSYNCs:           0 out of 12 (0%)
   Number of ADC Blocks:          0 out of 1 (0%)
   Number of SGMIICDRs:           0 out of 2 (0%)
   Number of PMUs:                0 out of 1 (0%)
   Number of BNKREF18s:           0 out of 3 (0%)
   Number of BNKREF33s:           0 out of 5 (0%)
   Number of PCIEs:               0 out of 1 (0%)
   Number of I2CFIFOs:            0 out of 1 (0%)
   Number of DPHYs:               0 out of 2 (0%)
   Number of Oscillators:         0 out of 1 (0%)
   Number of GSR:                 0 out of 1 (0%)
   Number of Cryptographic Block: 0 out of 1 (0%)
   Number of Config IP:           0 out of 1 (0%)
                 TSALL:           0 out of 1 (0%)
   Number of JTAG:                0 out of 1 (0%)
   Number of SED:                 0 out of 1 (0%)
   Number of PCSs:                0 out of 1 (0%)
   Number of Clocks:  7
      Net clk_rx09_c: 2 loads, 2 rising, 0 falling (Driver: Port clk_rx_i)
      Net clk_152: 92 loads, 92 rising, 0 falling (Driver: Pin
     pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP)
      Net clk_38: 4251 loads, 4251 rising, 0 falling (Driver: Pin
     pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2)
      Net clk_i_c: 559 loads, 559 rising, 0 falling (Driver: Port clk_i)
      Net drdyd: 92 loads, 92 rising, 0 falling (Driver: Pin
     decim0.drdy_o.ff_inst/Q)
      Net busy: 58 loads, 0 rising, 58 falling (Driver: Pin
     i_fir_ser0.busy_c.ff_inst/Q)
      Net clk_64: 51 loads, 51 rising, 0 falling (Driver: Pin
     pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS)
   Number of Clock Enables:  44
      Net VCC_net: 26 loads, 0 SLICEs

                                    Page 2





Design Summary (cont)
---------------------
      Net clk_152_enable_58: 30 loads, 26 SLICEs
      Net clk_38_enable_4048: 670 loads, 665 SLICEs
      Net clk_38_enable_4046: 993 loads, 993 SLICEs
      Net am_demod0.busy: 4 loads, 4 SLICEs
      Net am_demod0.clk_38_enable_2784: 32 loads, 32 SLICEs
      Net am_demod0.sum_sq_31__N_2143: 1 loads, 1 SLICEs
      Net am_demod0.clk_38_enable_2753: 8 loads, 8 SLICEs
      Net am_demod0.clk_38_enable_2799: 16 loads, 16 SLICEs
      Net i_data_o_15__N_2026: 40 loads, 32 SLICEs
      Net ctrl_regs0.clk_i_c_enable_220: 1 loads, 1 SLICEs
      Net clk_38_enable_1480: 11 loads, 11 SLICEs
      Net ctrl_regs0.clk_i_c_enable_114: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_174: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_189: 16 loads, 16 SLICEs
      Net clk_i_c_enable_159: 32 loads, 32 SLICEs
      Net ctrl_regs0.clk_i_c_enable_79: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_99: 16 loads, 16 SLICEs
      Net clk_i_c_enable_129: 24 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_204: 16 loads, 16 SLICEs
      Net clk_38_enable_2750: 32 loads, 32 SLICEs
      Net ctrl_regs0.clk_i_c_enable_236: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_251: 16 loads, 16 SLICEs
      Net clk_i_c_enable_144: 28 loads, 16 SLICEs
      Net delay_block0.clk_i_c_enable_84: 6 loads, 6 SLICEs
      Net clk_152_enable_4: 1 loads, 1 SLICEs
      Net iq_des0.clk_152_enable_34: 30 loads, 30 SLICEs
      Net iq_des0.clk_152_enable_5: 1 loads, 1 SLICEs
      Net clk_38_enable_3998: 929 loads, 929 SLICEs
      Net i_fir_ser0.clk_38_enable_1147: 16 loads, 16 SLICEs
      Net tmp2_23__N_2373: 32 loads, 32 SLICEs
      Net rssi0.flt_i_rdy_enable_16: 16 loads, 16 SLICEs
      Net q_fir_ser0.clk_38_enable_2815: 16 loads, 16 SLICEs
      Net clk_i_c_enable_64: 12 loads, 12 SLICEs
      Net clk_i_c_enable_38: 11 loads, 11 SLICEs
      Net decim1.clk_i_c_enable_1: 1 loads, 1 SLICEs
      Net decim1.drdy_o_N_2031: 16 loads, 16 SLICEs
      Net zero_insert0.clk_64_enable_1: 1 loads, 1 SLICEs
      Net spi_slave0.clk_i_c_enable_265: 15 loads, 15 SLICEs
      Net spi_slave0.clk_i_c_enable_219: 16 loads, 16 SLICEs
      Net spi_slave0.clk_i_c_enable_279: 15 loads, 15 SLICEs
      Net hilbert0.clk_38_enable_2721: 841 loads, 841 SLICEs
      Net hilbert0.clk_38_enable_1506: 16 loads, 16 SLICEs
      Net hilbert0.clk_38_enable_2672: 456 loads, 456 SLICEs
   Number of LSRs:  26
      Net VCC_net: 70 loads, 0 SLICEs
      Net data_rx09_r_1__N_1: 1 loads, 0 SLICEs
      Pin rst: 220 loads, 198 SLICEs (Net: rst_c)
      Net am_demod0.clk_38_enable_2799: 5 loads, 5 SLICEs
      Net i_data_o_15__N_2026: 9 loads, 9 SLICEs
      Net ctrl_regs0.n78058: 1 loads, 1 SLICEs
      Net n2970: 1 loads, 1 SLICEs
      Net regs_rw[1][1]: 51 loads, 51 SLICEs
      Net n11391: 4 loads, 4 SLICEs
      Net n11339: 4 loads, 4 SLICEs
      Net n11392: 4 loads, 4 SLICEs
      Net n11338: 4 loads, 4 SLICEs
      Net data_rx24_r_1__N_9: 1 loads, 0 SLICEs

                                    Page 3





Design Summary (cont)
---------------------
      Net i_fir_ser0.clk_38_enable_1147: 1 loads, 1 SLICEs
      Net clk_tx_o_N_16: 2 loads, 0 SLICEs
      Net rssi0.flt_i_rdy_enable_16: 19 loads, 19 SLICEs
      Net rssi0.n44183: 7 loads, 7 SLICEs
      Net n11_adj_8999: 13 loads, 13 SLICEs
      Net n43494: 2 loads, 2 SLICEs
      Net busy_adj_8988: 1 loads, 1 SLICEs
      Net n11071: 4 loads, 4 SLICEs
      Net q_fir_ser0.clk_38_enable_2815: 2 loads, 2 SLICEs
      Net decim1.drdy_o_N_2031: 8 loads, 8 SLICEs
      Net zero_insert0.n44979: 5 loads, 5 SLICEs
      Net fm_demod0.n44978: 16 loads, 16 SLICEs
      Net hilbert0.clk_38_enable_1506: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net hilbert0.clk_38_enable_2721: 1000 loads
      Net clk_38_enable_4048: 999 loads
      Net clk_38_enable_4046: 993 loads
      Net clk_38_enable_3998: 929 loads
      Net VCC_net: 900 loads
      Net hilbert0.n98625: 630 loads
      Net n98613: 625 loads
      Net n98616: 625 loads
      Net hilbert0.clk_38_enable_2672: 456 loads
      Net phased[11]: 354 loads




   Number of warnings:  6
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: Top module port 'io0' does not connect to anything.
WARNING - map: Top module port 'io1' does not connect to anything.
WARNING - map: Top module port 'io2' does not connect to anything.
WARNING - map: Top module port 'io0' does not connect to anything.
WARNING - map: Top module port 'io1' does not connect to anything.
WARNING - map: Top module port 'io2' does not connect to anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| rst                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_rx_i            | INPUT     | LVDS      |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_i               | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| io6                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| io5                 | OUTPUT    | LVCMOS33  |       |       |           |

                                    Page 4





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| io4                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| io3                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi_miso            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_tx_o           | OUTPUT    | LVDS      |       | O     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_tx_o            | OUTPUT    | LVDS      |       | O     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi_sck             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi_mosi            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi_ncs             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_rx24_i         | INPUT     | LVDS      |       | I     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_rx09_i         | INPUT     | LVDS      |       | I     |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Block i2 was optimized away.
Block regs_rw_1__1__I_0_2_1_lut_rep_12723 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll1/lscc_pll_inst/gen_no_refclk
       _mon.u_PLL.PLL_inst
  Input Reference Clock:               PIN      clk_i_c
  Output Clock(P):                              NONE
  Output Clock(S):                              NONE
  Output Clock(S2):                             NONE
  Output Clock(S3):                             NONE
  Output Clock(S4):                             NONE
  Output Clock(S5):                             NONE
  Feedback Signal:                     NODE     pll1.lscc_pll_inst.fbclk_w
  Reset Signal:                        PIN      rst_c
  Standby Signal:                      NODE     GND_net
  PLL LOCK signal:                     NODE     regs_r[1][1]
  PLL Internal LOCK Signal:                     NONE
  A Divider:                                    127
  B Divider:                                    7
  C Divider:                                    7
  D Divider:                                    7
  E Divider:                                    7
  F Divider:                                    7
  A Post Divider Shift:                         127
  B Post Divider Shift:                         7
  C Post Divider Shift:                         7
  D Post Divider Shift:                         7

                                    Page 5





PLL/DLL Summary (cont)
----------------------
  E Post Divider Shift:                         7
  F Post Divider Shift:                         7
  A Section VCO Phase Shift:                    0
  B Section VCO Phase Shift:                    0
  C Section VCO Phase Shift:                    0
  D Section VCO Phase Shift:                    0
  E Section VCO Phase Shift:                    0
  F Section VCO Phase Shift:                    0
  CLKOP Trim Setting:                           0000
  CLKOS Trim Setting:                           0000
  CLKOS2 Trim Setting:                          0000
  CLKOS3 Trim Setting:                          0000
  CLKOS4 Trim Setting:                          0000
  CLKOS5 Trim Setting:                          0000
PLL 2:                                 Pin/Node Value
  PLL Instance Name:                            pll0/lscc_pll_inst/gen_no_refclk
       _mon.u_PLL.PLL_inst
  Input Reference Clock:               PIN      clk_i_c
  Output Clock(P):                     NODE     clk_152
  Output Clock(S):                     NODE     clk_64
  Output Clock(S2):                    NODE     clk_38
  Output Clock(S3):                             NONE
  Output Clock(S4):                             NONE
  Output Clock(S5):                             NONE
  Feedback Signal:                     NODE     pll0.lscc_pll_inst.fbclk_w
  Reset Signal:                        PIN      rst_c
  Standby Signal:                      NODE     GND_net
  PLL LOCK signal:                     NODE     regs_r[1][0]
  PLL Internal LOCK Signal:                     NONE
  A Divider:                                    7
  B Divider:                                    18
  C Divider:                                    31
  D Divider:                                    7
  E Divider:                                    7
  F Divider:                                    7
  A Post Divider Shift:                         7
  B Post Divider Shift:                         18
  C Post Divider Shift:                         31
  D Post Divider Shift:                         7
  E Post Divider Shift:                         7
  F Post Divider Shift:                         7
  A Section VCO Phase Shift:                    0
  B Section VCO Phase Shift:                    0
  C Section VCO Phase Shift:                    0
  D Section VCO Phase Shift:                    0
  E Section VCO Phase Shift:                    0
  F Section VCO Phase Shift:                    0
  CLKOP Trim Setting:                           0000
  CLKOS Trim Setting:                           0000
  CLKOS2 Trim Setting:                          0000
  CLKOS3 Trim Setting:                          0000
  CLKOS4 Trim Setting:                          0000
  CLKOS5 Trim Setting:                          0000





                                    Page 6





ASIC Components
---------------

Instance Name: mix0/mult_871_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: mix0/mult_871_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: mix0/mult_871_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: mix0/mult_871_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: mix0/mult_871_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: mix0/mult_871_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: mix0/mult_871_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: mix0/mult_868_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: mix0/mult_868_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: mix0/mult_868_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: mix0/mult_868_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: mix0/mult_868_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: mix0/mult_868_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: mix0/mult_868_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: mix0/mult_869_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: mix0/mult_869_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: mix0/mult_869_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: mix0/mult_869_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: mix0/mult_869_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: mix0/mult_869_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: mix0/mult_869_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: mix0/dline[80]_res1_e3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: mix0/dline[80]_res1_e3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: mix0/dline[80]_res1_e3.MULT9_L0
         Type: MULT9_CORE
Instance Name: mix0/dline[80]_res1_e3.MULT9_H0
         Type: MULT9_CORE
Instance Name: mix0/dline[80]_res1_e3.MULT18_0
         Type: MULT18_CORE
Instance Name: mix0/dline[80]_res1_e3.REG18_L0_0
         Type: REG18_CORE
Instance Name: mix0/dline[80]_res1_e3.REG18_L0_1
         Type: REG18_CORE

                                    Page 7





ASIC Components (cont)
----------------------
Instance Name: mix0/dline[80]_res1_e3.ACC54_0
         Type: ACC54_CORE
Instance Name: pll1/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst
         Type: PLL_CORE
Instance Name: am_demod0/mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7
     .PREADD9_L0
         Type: PREADD9_CORE
Instance Name: am_demod0/mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7
     .PREADD9_H0
         Type: PREADD9_CORE
Instance Name:
     am_demod0/mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name:
     am_demod0/mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name:
     am_demod0/mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: am_demod0/mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7
     .REG18_L0_0
         Type: REG18_CORE
Instance Name: am_demod0/mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7
     .REG18_L0_1
         Type: REG18_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: i_fir_ser0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
     _3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: i_fir_ser0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
     _3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: i_fir_ser0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
     _3.MULT9_L0
         Type: MULT9_CORE
Instance Name: i_fir_ser0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
     _3.MULT9_H0
         Type: MULT9_CORE
Instance Name: i_fir_ser0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
     _3.MULT18_0
         Type: MULT18_CORE
Instance Name: i_fir_ser0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
     _3.REG18_L0_0
         Type: REG18_CORE

                                    Page 8





ASIC Components (cont)
----------------------
Instance Name: i_fir_ser0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
     _3.REG18_L0_1
         Type: REG18_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.MULT9_L0
         Type: MULT9_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.MULT9_H0
         Type: MULT9_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.MULT18_0
         Type: MULT18_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.REG18_L0_0
         Type: REG18_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.REG18_L0_1
         Type: REG18_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.ACC54_0
         Type: ACC54_CORE
Instance Name: q_fir_ser0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
     _3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: q_fir_ser0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
     _3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: q_fir_ser0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
     _3.MULT9_L0
         Type: MULT9_CORE
Instance Name: q_fir_ser0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
     _3.MULT9_H0
         Type: MULT9_CORE
Instance Name: q_fir_ser0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
     _3.MULT18_0
         Type: MULT18_CORE
Instance Name: q_fir_ser0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
     _3.REG18_L0_0
         Type: REG18_CORE
Instance Name: q_fir_ser0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
     _3.REG18_L0_1
         Type: REG18_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0

                                    Page 9





ASIC Components (cont)
----------------------
         Type: MULT18_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name:
     fm_demod0/dly_q_0__15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name:
     fm_demod0/dly_q_0__15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name:
     fm_demod0/dly_q_0__15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name:
     fm_demod0/dly_q_0__15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name:
     fm_demod0/dly_q_0__15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name:
     fm_demod0/dly_q_0__15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name:
     fm_demod0/dly_q_0__15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name:
     fm_demod0/dly_i_0__15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name:
     fm_demod0/dly_i_0__15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name:
     fm_demod0/dly_i_0__15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name:
     fm_demod0/dly_i_0__15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name:
     fm_demod0/dly_i_0__15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name:
     fm_demod0/dly_i_0__15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0

                                   Page 10





ASIC Components (cont)
----------------------
         Type: REG18_CORE
Instance Name:
     fm_demod0/dly_i_0__15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12.MULT9_L0
         Type: MULT9_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12.MULT9_H0
         Type: MULT9_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12.MULT18_0
         Type: MULT18_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12.REG18_L0_0
         Type: REG18_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12.REG18_L0_1
         Type: REG18_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12.ACC54_0
         Type: ACC54_CORE
Instance Name: pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst
         Type: PLL_CORE
Instance Name: hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_L0
         Type: PREADD9_CORE
Instance Name: hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_H0
         Type: PREADD9_CORE
Instance Name:
     hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name:
     hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name:
     hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_0
         Type: REG18_CORE
Instance Name: hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_H0
         Type: PREADD9_CORE
Instance Name:
     dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name:
     dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name:
     dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT18_0

                                   Page 11





ASIC Components (cont)
----------------------
         Type: MULT18_CORE
Instance Name: dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_H0
         Type: PREADD9_CORE
Instance Name:
     dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name:
     dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name:
     dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/add_2081_add_12.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/add_2081_add_12.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/add_2081_add_12.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: dpd0/add_2081_add_12.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: dpd0/add_2081_add_12.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/add_2081_add_12.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/add_2081_add_12.MULT9_L1
         Type: MULT9_CORE
Instance Name: dpd0/add_2081_add_12.MULT9_H1
         Type: MULT9_CORE
Instance Name: dpd0/add_2081_add_12.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/add_2081_add_12.MULT18_1
         Type: MULT18_CORE
Instance Name: dpd0/add_2081_add_12.MULT18X36_0
         Type: MULT18X36_CORE
Instance Name: dpd0/add_2081_add_12.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/add_2081_add_12.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/add_2081_add_12.REG18_L1_0
         Type: REG18_CORE
Instance Name: dpd0/add_2081_add_12.ACC54_0

                                   Page 12





ASIC Components (cont)
----------------------
         Type: ACC54_CORE
Instance Name: dpd0/mult_2077_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/mult_2077_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/mult_2077_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/mult_2077_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/mult_2077_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/mult_2077_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/mult_2077_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/mult_2080_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/mult_2080_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/mult_2080_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/mult_2080_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/mult_2080_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/mult_2080_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/mult_2080_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE

                                   Page 13





ASIC Components (cont)
----------------------
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_L1
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_H1
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18_1
         Type: MULT18_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18X36_0
         Type: MULT18X36_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L1_0
         Type: REG18_CORE
Instance Name: dpd0/add_2078_add_12.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/add_2078_add_12.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/add_2078_add_12.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: dpd0/add_2078_add_12.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: dpd0/add_2078_add_12.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/add_2078_add_12.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/add_2078_add_12.MULT9_L1
         Type: MULT9_CORE
Instance Name: dpd0/add_2078_add_12.MULT9_H1

                                   Page 14





ASIC Components (cont)
----------------------
         Type: MULT9_CORE
Instance Name: dpd0/add_2078_add_12.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/add_2078_add_12.MULT18_1
         Type: MULT18_CORE
Instance Name: dpd0/add_2078_add_12.MULT18X36_0
         Type: MULT18X36_CORE
Instance Name: dpd0/add_2078_add_12.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/add_2078_add_12.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/add_2078_add_12.REG18_L1_0
         Type: REG18_CORE
Instance Name: dpd0/add_2078_add_12.ACC54_0
         Type: ACC54_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L1
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H1
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_1
         Type: MULT18_CORE
Instance Name:
     dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18X36_0
         Type: MULT18X36_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L1_0
         Type: REG18_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L1

                                   Page 15





ASIC Components (cont)
----------------------
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H1
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_1
         Type: MULT18_CORE
Instance Name:
     dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18X36_0
         Type: MULT18X36_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L1_0
         Type: REG18_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_L1
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_H1
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18_1
         Type: MULT18_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18X36_0
         Type: MULT18X36_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L1_0

                                   Page 16





ASIC Components (cont)
----------------------
         Type: REG18_CORE

Constraint Summary
------------------

   Total number of constraints: 28
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 4 secs
   Total REAL Time: 4 secs
   Peak Memory Usage: 562 MB












































                                   Page 17


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor
     Corporation,  All rights reserved.
