// Seed: 540212269
module module_0 #(
    parameter id_2 = 32'd8
) (
    id_1
);
  input wire id_1;
  wire _id_2;
  tri id_3, id_4;
  wire [id_2 : id_2] id_5;
  assign id_4 = ((-1));
  module_2 modCall_1 ();
endmodule
module module_1 (
    output uwire void id_0
);
  logic [7:0][-1 : -1] id_2;
  assign id_0 = -1;
  assign id_0 = id_2;
  module_0 modCall_1 (id_2);
endmodule
module module_2 ();
  wire id_1;
  assign module_3.id_7 = 0;
  assign module_0.id_3 = 0;
endmodule
module module_3 (
    output wand  id_0,
    input  uwire id_1,
    input  wire  id_2,
    output wor   id_3,
    output uwire id_4,
    input  tri   id_5,
    output wand  id_6,
    output wor   id_7
);
  assign id_4 = -1;
  xor primCall (id_0, id_1, id_2, id_5);
  module_2 modCall_1 ();
endmodule
