verilog work "prueba_1_asc.v"
