Analysis & Synthesis report for ReactTime
Sat Jun  1 15:27:47 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Jun  1 15:27:47 2024              ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; ReactTime                                      ;
; Top-level Entity Name              ; ReactTimeTop                                   ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; ReactTimeTop       ; ReactTime          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sat Jun  1 15:27:40 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ReactTime -c ReactTime
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file reacttimefsm.vhd
    Info (12022): Found design unit 1: ReactTimeFSM-Behavioral File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 50
    Info (12023): Found entity 1: ReactTimeFSM File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file debouncer.vhd
    Info (12022): Found design unit 1: Debouncer-Behavioral File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Debouncer.vhd Line: 15
    Info (12023): Found entity 1: Debouncer File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Debouncer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file freerun.vhd
    Info (12022): Found design unit 1: FreeRun-Behavioral File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/FreeRun.vhd Line: 10
    Info (12023): Found entity 1: FreeRun File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/FreeRun.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file randomdowncounter.vhd
    Info (12022): Found design unit 1: RandomDownCounter-Behavioral File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/RandomDownCounter.vhd Line: 13
    Info (12023): Found entity 1: RandomDownCounter File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/RandomDownCounter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file treact.vhd
    Info (12022): Found design unit 1: TReact-Behavioral File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/TReact.vhd Line: 15
    Info (12023): Found entity 1: TReact File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/TReact.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file nrounds.vhd
    Info (12022): Found design unit 1: NRounds-Behavioral File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/NRounds.vhd Line: 11
    Info (12023): Found entity 1: NRounds File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/NRounds.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reacttimetop.vhd
    Info (12022): Found design unit 1: ReactTimeTop-Shell File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd Line: 26
    Info (12023): Found entity 1: ReactTimeTop File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file clkdivider.vhd
    Info (12022): Found design unit 1: ClkDivider-Behavioral File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ClkDivider.vhd Line: 11
    Info (12023): Found entity 1: ClkDivider File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ClkDivider.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file roundcount.vhd
    Info (12022): Found design unit 1: RoundCount-Behavioral File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/RoundCount.vhd Line: 12
    Info (12023): Found entity 1: RoundCount File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/RoundCount.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file accn.vhd
    Info (12022): Found design unit 1: AccN-Behavioral File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/AccN.vhd Line: 16
    Info (12023): Found entity 1: AccN File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/AccN.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file blink_gen.vhd
    Info (12022): Found design unit 1: blink_gen-Behavioral File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/blink_gen.vhd Line: 12
    Info (12023): Found entity 1: blink_gen File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/blink_gen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bin2bcd.vhd
    Info (12022): Found design unit 1: Bin2BCD-Behavioral File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Bin2BCD.vhd Line: 13
    Info (12023): Found entity 1: Bin2BCD File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Bin2BCD.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file timern.vhd
    Info (12022): Found design unit 1: TimerN-Behavioral File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/TimerN.vhd Line: 14
    Info (12023): Found entity 1: TimerN File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/TimerN.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bin7segdecoderext.vhd
    Info (12022): Found design unit 1: Bin7SegDecoderExt-RTL File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Bin7SegDecoderExt.vhd Line: 18
    Info (12023): Found entity 1: Bin7SegDecoderExt File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Bin7SegDecoderExt.vhd Line: 7
Info (12021): Found 2 design units, including 0 entities, in source file reacttimepack.vhd
    Info (12022): Found design unit 1: ReactTimePack File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimePack.vhd Line: 4
    Info (12022): Found design unit 2: ReactTimePack-body File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimePack.vhd Line: 18
Info (12127): Elaborating entity "ReactTimeTop" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ReactTimeTop.vhd(48): object "s_maxTReactA" assigned a value but never read File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at ReactTimeTop.vhd(48): object "s_maxTReactB" assigned a value but never read File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd Line: 48
Info (12129): Elaborating entity "ClkDivider" using architecture "A:behavioral" for hierarchy "ClkDivider:clk_1Kz" File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd Line: 68
Info (12129): Elaborating entity "Debouncer" using architecture "A:behavioral" for hierarchy "Debouncer:Debounce_plyrA" File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd Line: 73
Info (12129): Elaborating entity "ReactTimeFSM" using architecture "A:behavioral" for hierarchy "ReactTimeFSM:ReactTimeFSM" File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd Line: 99
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(95): signal "NRounds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 95
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(95): signal "PresentRounds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 95
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(96): signal "s_RoundsMissing" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 96
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(97): signal "s_RoundsMissing" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 97
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(98): signal "s_RoundsMissing" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 98
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(120): signal "playerBDeb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 120
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(131): signal "PresentRounds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 131
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(136): signal "playerADeb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 136
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(139): signal "playerBDeb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 139
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(147): signal "playerBDeb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 147
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(156): signal "playerADeb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 156
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(165): signal "stimulus" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 165
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(169): signal "playerA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 169
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(171): signal "playerB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 171
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(178): signal "playerB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 178
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(181): signal "stimulus" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 181
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(186): signal "timerDesqOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 186
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(194): signal "playerA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 194
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(197): signal "stimulus" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 197
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(202): signal "timerDesqOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 202
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(212): signal "playerA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 212
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(212): signal "playerB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 212
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(215): signal "playerA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 215
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(218): signal "playerB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 218
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(225): signal "playerB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 225
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(233): signal "playerA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 233
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(250): signal "timerScoreOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 250
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(251): signal "PresentRounds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 251
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(251): signal "NRounds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 251
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(261): signal "tie" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 261
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(263): signal "blink10Hz" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 263
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(267): signal "winnerA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 267
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(268): signal "blink10Hz" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 268
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(271): signal "winnerA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 271
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(272): signal "blink10Hz" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 272
Warning (10492): VHDL Process Statement warning at ReactTimeFSM.vhd(277): signal "timerConclsnOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 277
Warning (10631): VHDL Process Statement warning at ReactTimeFSM.vhd(68): inferring latch(es) for signal or variable "LEDRed", which holds its previous value in one or more paths through the process File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Warning (10631): VHDL Process Statement warning at ReactTimeFSM.vhd(68): inferring latch(es) for signal or variable "LEDGreen", which holds its previous value in one or more paths through the process File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Warning (10631): VHDL Process Statement warning at ReactTimeFSM.vhd(68): inferring latch(es) for signal or variable "DesQA", which holds its previous value in one or more paths through the process File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Warning (10631): VHDL Process Statement warning at ReactTimeFSM.vhd(68): inferring latch(es) for signal or variable "DesQB", which holds its previous value in one or more paths through the process File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "DesQB" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "DesQA" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDGreen[0]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDGreen[1]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDGreen[2]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDGreen[3]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDGreen[4]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDGreen[5]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDGreen[6]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDGreen[7]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDRed[0]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDRed[1]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDRed[2]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDRed[3]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDRed[4]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDRed[5]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDRed[6]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDRed[7]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDRed[8]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDRed[9]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDRed[10]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDRed[11]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDRed[12]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDRed[13]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDRed[14]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (10041): Inferred latch for "LEDRed[15]" at ReactTimeFSM.vhd(68) File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeFSM.vhd Line: 68
Info (12129): Elaborating entity "NRounds" using architecture "A:behavioral" for hierarchy "NRounds:NRoundsSave" File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd Line: 144
Info (12129): Elaborating entity "RoundCount" using architecture "A:behavioral" for hierarchy "RoundCount:RoundCount" File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd Line: 152
Info (12129): Elaborating entity "FreeRun" using architecture "A:behavioral" for hierarchy "FreeRun:FreeRun" File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd Line: 160
Info (12129): Elaborating entity "RandomDownCounter" using architecture "A:behavioral" for hierarchy "RandomDownCounter:RandomDownCounter" File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd Line: 166
Info (12129): Elaborating entity "TReact" using architecture "A:behavioral" for hierarchy "TReact:TReactCountA" File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd Line: 175
Info (12129): Elaborating entity "AccN" using architecture "A:behavioral" for hierarchy "AccN:SumTReactA" File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd Line: 201
Info (12129): Elaborating entity "TimerN" using architecture "A:behavioral" for hierarchy "TimerN:TimerN_Scores" File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd Line: 259
Info (12129): Elaborating entity "TimerN" using architecture "A:behavioral" for hierarchy "TimerN:TimerN_Conclsn" File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd Line: 271
Info (12129): Elaborating entity "TimerN" using architecture "A:behavioral" for hierarchy "TimerN:TimerN_Desq" File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd Line: 284
Info (12129): Elaborating entity "blink_gen" using architecture "A:behavioral" for hierarchy "blink_gen:blink_gen_10Hz" File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd Line: 296
Info (12129): Elaborating entity "Bin2BCD" using architecture "A:behavioral" for hierarchy "Bin2BCD:Bin2BCD_A" File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd Line: 306
Error (10344): VHDL expression error at Bin2BCD.vhd(24): expression has 16 elements, but must have 4 elements File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/Bin2BCD.vhd Line: 24
Error (12152): Can't elaborate user hierarchy "Bin2BCD:Bin2BCD_A" File: C:/Users/dinis/Desktop/LSD/Projeto/Projeto_Final/ReactTimeTop.vhd Line: 306
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 43 warnings
    Error: Peak virtual memory: 4796 megabytes
    Error: Processing ended: Sat Jun  1 15:27:47 2024
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:03


