set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_21} -x 1021 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[6]} -x 1033 -y 144
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_Z[0]} -x 981 -y 154
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[19]} -x 1088 -y 142
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2} -x 1026 -y 156
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[12]} -x 1093 -y 136
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24]} -x 1103 -y 129
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0[3]} -x 990 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18} -x 1091 -y 138
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[25]} -x 1106 -y 136
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0]} -x 1031 -y 124
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24]} -x 973 -y 150
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/communication_vote_vector6} -x 977 -y 150
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o2[23]} -x 1018 -y 141
set_location -inst_name {Controler_0/Command_Decoder_0/counter[28]} -x 1037 -y 154
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2} -x 972 -y 150
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28]} -x 1058 -y 141
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o3[23]} -x 1013 -y 141
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23]} -x 1020 -y 138
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 1028 -y 151
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[1]} -x 987 -y 136
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[10]} -x 1079 -y 142
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[4]} -x 1018 -y 136
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[21]} -x 1102 -y 136
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_RNO[0]} -x 1031 -y 129
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 1031 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[3]} -x 1041 -y 136
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable_0_a2} -x 972 -y 153
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 1049 -y 127
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[15]} -x 1096 -y 136
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18]} -x 1028 -y 130
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12]} -x 1038 -y 124
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[1]} -x 1047 -y 136
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[9]} -x 1078 -y 142
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8]} -x 1027 -y 123
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[1]} -x 1010 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[31]} -x 1100 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0_1[7]} -x 1028 -y 135
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[9]} -x 1040 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[11]} -x 1092 -y 136
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 1027 -y 151
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 1048 -y 133
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2.m7_0} -x 1049 -y 141
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 986 -y 154
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[3]} -x 1119 -y 135
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38]} -x 1003 -y 150
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33]} -x 978 -y 150
set_location -inst_name {Controler_0/Command_Decoder_0/counter[20]} -x 1029 -y 154
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[3]} -x 1027 -y 136
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 1046 -y 124
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[1]} -x 1113 -y 135
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 1029 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[25]} -x 1094 -y 142
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34]} -x 1065 -y 144
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 1045 -y 124
set_location -inst_name {Controler_0/ADI_SPI_0/sclk_4} -x 1068 -y 138
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39]} -x 1088 -y 132
set_location -inst_name {Controler_0/ADI_SPI_0/assert_data_3_0_a2} -x 1051 -y 135
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0} -x 1044 -y 129
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[5]} -x 1058 -y 138
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 1051 -y 133
set_location -inst_name {Controler_0/Answer_Encoder_0/un1_periph_data32_0_a3_0_RNO} -x 1010 -y 141
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1_RNO} -x 1060 -y 135
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 989 -y 154
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31]} -x 1100 -y 138
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 1047 -y 133
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39]} -x 1036 -y 142
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39]} -x 987 -y 151
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3} -x 1036 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2} -x 1057 -y 135
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[2]} -x 1050 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[3]} -x 1049 -y 136
set_location -inst_name {Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2} -x 1075 -y 138
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2]} -x 1030 -y 124
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23} -x 1080 -y 138
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[3]} -x 990 -y 136
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0[0]} -x 984 -y 135
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14]} -x 1033 -y 126
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16]} -x 960 -y 144
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer} -x 1052 -y 142
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 1053 -y 133
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_Z[1]} -x 978 -y 154
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0dflt_1} -x 1054 -y 141
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[0]} -x 1016 -y 145
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[5]} -x 985 -y 129
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3]} -x 997 -y 151
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_12} -x 1029 -y 138
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data24_0_a2} -x 1044 -y 135
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Elapsed} -x 1042 -y 154
set_location -inst_name {Controler_0/Command_Decoder_0/counter[9]} -x 1018 -y 154
set_location -inst_name {Controler_0/ADI_SPI_0/counter[4]} -x 1072 -y 136
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12]} -x 996 -y 150
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[4]} -x 994 -y 135
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 1030 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9]} -x 1051 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/counter[21]} -x 1030 -y 154
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[1]} -x 1074 -y 139
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 1048 -y 124
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1} -x 1045 -y 130
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O} -x 1045 -y 129
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01} -x 1061 -y 135
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 988 -y 154
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[27]} -x 1096 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[0]} -x 1081 -y 136
set_location -inst_name {Controler_0/Answer_Encoder_0/un1_periph_data32_0_a3_0} -x 1015 -y 141
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[1]} -x 1062 -y 138
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[9]} -x 1051 -y 139
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0} -x 973 -y 153
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24} -x 1084 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[0]} -x 1039 -y 136
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24]} -x 1050 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0} -x 1077 -y 138
set_location -inst_name {Controler_0/ADI_SPI_0/ss_n} -x 1078 -y 139
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[4]} -x 1043 -y 136
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3} -x 1032 -y 141
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 991 -y 154
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 1045 -y 133
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNI71JE1[4]} -x 1054 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[8]} -x 1077 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[27]} -x 1108 -y 136
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16} -x 1084 -y 138
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3]} -x 1026 -y 124
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[3]} -x 1015 -y 145
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 987 -y 154
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[7]} -x 1008 -y 139
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26]} -x 985 -y 150
set_location -inst_name {Controler_0/Command_Decoder_0/SYS_enable_cmd_i} -x 1025 -y 144
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16]} -x 960 -y 145
set_location -inst_name {Controler_0/System_Controler_0/un4_read_signal_0_a3} -x 1031 -y 138
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29]} -x 989 -y 151
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2} -x 1057 -y 129
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4]} -x 988 -y 151
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37]} -x 1059 -y 145
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37]} -x 991 -y 151
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_RNO[2]} -x 1021 -y 123
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[11]} -x 979 -y 138
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0_0[11]} -x 978 -y 138
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34]} -x 980 -y 150
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[17]} -x 1098 -y 136
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0_1[0]} -x 1055 -y 135
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 993 -y 154
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector6_i_o7_0} -x 1047 -y 144
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 1018 -y 151
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4_0_x2[1]} -x 978 -y 153
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_3[0]} -x 1038 -y 144
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_o2_0[6]} -x 1035 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[5]} -x 1086 -y 136
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0]} -x 1002 -y 150
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22]} -x 990 -y 150
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0]} -x 1054 -y 129
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 1047 -y 124
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 995 -y 154
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[3]} -x 1046 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer_RNO[0]} -x 1039 -y 135
set_location -inst_name {Controler_0/Command_Decoder_0/counter[30]} -x 1039 -y 154
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r} -x 1053 -y 130
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[0]} -x 1050 -y 136
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 1014 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19} -x 1080 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[4]} -x 1031 -y 136
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26]} -x 1049 -y 145
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36]} -x 1063 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2} -x 1081 -y 138
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1} -x 1034 -y 150
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[3]} -x 1010 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[6]} -x 1075 -y 142
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0]} -x 1059 -y 126
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6]} -x 986 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[24]} -x 1105 -y 136
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[6]} -x 1024 -y 135
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 1015 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[15]} -x 1084 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable_RNI2FLL} -x 1065 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[15]} -x 1045 -y 139
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 1051 -y 127
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[18]} -x 1033 -y 139
set_location -inst_name {Controler_0/Command_Decoder_0/counter[8]} -x 1017 -y 154
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[14]} -x 1095 -y 136
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32]} -x 1062 -y 141
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 1054 -y 127
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[2]} -x 1045 -y 136
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[17]} -x 1037 -y 138
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[2]} -x 975 -y 138
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16]} -x 1021 -y 129
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[13]} -x 1034 -y 138
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[15]} -x 1040 -y 138
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 985 -y 154
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17} -x 1022 -y 156
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 1052 -y 133
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2.m1} -x 1053 -y 141
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[28]} -x 1109 -y 136
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[7]} -x 1076 -y 142
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37]} -x 1094 -y 129
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_0[5]} -x 1044 -y 141
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[1]} -x 1015 -y 144
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2} -x 1058 -y 129
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2} -x 1021 -y 156
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[2]} -x 1063 -y 138
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 1050 -y 127
set_location -inst_name {Controler_0/ADI_SPI_0/counter[1]} -x 1113 -y 136
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[4]} -x 988 -y 135
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14]} -x 1004 -y 151
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1[11]} -x 973 -y 138
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4]} -x 1037 -y 124
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19]} -x 1107 -y 126
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 1016 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24} -x 1082 -y 138
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 1052 -y 127
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27]} -x 969 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[18]} -x 1099 -y 136
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 1054 -y 133
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12]} -x 1034 -y 123
set_location -inst_name {Controler_0/Command_Decoder_0/counter[31]} -x 1040 -y 154
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11]} -x 1063 -y 123
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33]} -x 1086 -y 132
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[7]} -x 1038 -y 135
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20} -x 1029 -y 156
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_6} -x 1040 -y 135
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2]} -x 1056 -y 123
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 1017 -y 151
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[10]} -x 1014 -y 138
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0]} -x 1117 -y 126
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 1050 -y 133
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[15]} -x 1039 -y 127
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2} -x 1073 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/counter[23]} -x 1032 -y 154
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[4]} -x 1010 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[5]} -x 989 -y 129
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14} -x 1086 -y 138
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO} -x 1047 -y 129
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24]} -x 1055 -y 145
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33]} -x 1061 -y 145
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33]} -x 978 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[29]} -x 1110 -y 136
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26]} -x 1045 -y 144
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[6]} -x 997 -y 135
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set} -x 1047 -y 130
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0[6]} -x 1019 -y 135
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable} -x 1113 -y 129
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19} -x 1087 -y 138
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[17]} -x 1086 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[0]} -x 1064 -y 139
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2} -x 1083 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[20]} -x 1101 -y 136
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18]} -x 1000 -y 151
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12]} -x 996 -y 151
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7]} -x 1024 -y 129
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31]} -x 1054 -y 145
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31]} -x 964 -y 145
set_location -inst_name {Controler_0/Command_Decoder_0/counter[22]} -x 1031 -y 154
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9]} -x 1001 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[19]} -x 1100 -y 136
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[6]} -x 1057 -y 139
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[2]} -x 1042 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8]} -x 1052 -y 138
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1} -x 1056 -y 129
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2]} -x 1005 -y 151
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1]} -x 1022 -y 124
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[13]} -x 1013 -y 138
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[9]} -x 1018 -y 138
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[19]} -x 1042 -y 138
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[5]} -x 1074 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[4]} -x 1016 -y 144
set_location -inst_name {Controler_0/System_Controler_0/state_reg_ns_0[0]} -x 1027 -y 144
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22]} -x 1023 -y 138
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36]} -x 999 -y 150
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30]} -x 1069 -y 132
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 992 -y 154
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg[1]} -x 1051 -y 130
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[26]} -x 1095 -y 142
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 1053 -y 127
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[10]} -x 1091 -y 136
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty} -x 1122 -y 126
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[13]} -x 1038 -y 127
set_location -inst_name {Controler_0/Command_Decoder_0/counter[26]} -x 1035 -y 154
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2} -x 1071 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/counter[3]} -x 1012 -y 154
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9]} -x 1035 -y 124
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7]} -x 1065 -y 126
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[7]} -x 1010 -y 138
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[0]} -x 1072 -y 139
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector6_i_1} -x 1044 -y 144
set_location -inst_name {Controler_0/System_Controler_0/state_reg[4]} -x 1026 -y 145
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1]} -x 979 -y 151
set_location -inst_name {Controler_0/Command_Decoder_0/counter[24]} -x 1033 -y 154
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[35]} -x 1064 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl_RNO} -x 1046 -y 135
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28]} -x 1059 -y 142
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22]} -x 1022 -y 139
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[8]} -x 1043 -y 139
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 994 -y 154
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[6]} -x 1012 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15} -x 1083 -y 138
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3]} -x 1033 -y 123
set_location -inst_name {Controler_0/System_Controler_0/state_reg[2]} -x 1020 -y 145
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32]} -x 982 -y 150
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[3]} -x 1037 -y 145
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[2]} -x 1026 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[21]} -x 1090 -y 142
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1]} -x 1024 -y 123
set_location -inst_name {Controler_0/Command_Decoder_0/TRG_enable_cmd_i_i_a2} -x 1033 -y 141
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_0[4]} -x 1038 -y 141
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable} -x 1064 -y 136
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK} -x 1067 -y 135
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1} -x 1012 -y 145
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 1023 -y 151
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg[0]} -x 1054 -y 130
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 990 -y 154
set_location -inst_name {Controler_0/Command_Decoder_0/counter[0]} -x 1008 -y 154
set_location -inst_name {Controler_0/ADI_SPI_0/counter[3]} -x 1115 -y 136
set_location -inst_name {Controler_0/System_Controler_0/state_reg[3]} -x 1028 -y 145
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[23]} -x 1021 -y 141
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[0]} -x 1031 -y 130
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 1022 -y 151
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0]} -x 1002 -y 151
set_location -inst_name {Controler_0/Command_Decoder_0/counter[6]} -x 1015 -y 154
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_6[0]} -x 1039 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable_RNI0DLL} -x 1058 -y 135
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 1050 -y 130
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[3]} -x 1023 -y 135
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[4]} -x 1029 -y 124
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[14]} -x 1033 -y 127
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[33]} -x 1057 -y 145
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23]} -x 984 -y 151
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8]} -x 1007 -y 151
set_location -inst_name {Controler_0/Command_Decoder_0/counter_RNO[0]} -x 1008 -y 153
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 1013 -y 151
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 1054 -y 124
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[10]} -x 1032 -y 124
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[1]} -x 1025 -y 145
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7]} -x 994 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13} -x 1086 -y 144
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32]} -x 1100 -y 129
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36]} -x 1102 -y 129
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 975 -y 154
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[1]} -x 1025 -y 124
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21]} -x 993 -y 151
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31} -x 1042 -y 153
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19]} -x 1030 -y 139
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_i_a2_0_1[0]} -x 1026 -y 141
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[5]} -x 1020 -y 136
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r} -x 977 -y 154
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[8]} -x 1079 -y 136
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35]} -x 1033 -y 142
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35]} -x 976 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[4]} -x 1026 -y 136
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1]} -x 967 -y 145
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 1050 -y 124
set_location -inst_name {Controler_0/Command_Decoder_0/counter[25]} -x 1034 -y 154
set_location -inst_name {Controler_0/System_Controler_0/state_reg_RNO[0]} -x 1021 -y 144
set_location -inst_name {Controler_0/System_Controler_0/un4_read_signal_0_a3_4} -x 1047 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2} -x 1024 -y 156
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[5]} -x 989 -y 130
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38]} -x 1084 -y 132
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30]} -x 1057 -y 142
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30]} -x 963 -y 145
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO} -x 1053 -y 129
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[8]} -x 1039 -y 141
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7} -x 1054 -y 144
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[0]} -x 1011 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0} -x 1081 -y 144
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3]} -x 997 -y 150
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[11]} -x 1055 -y 139
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_o3_0[10]} -x 1019 -y 138
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0]} -x 1041 -y 123
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[28]} -x 1097 -y 142
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_16} -x 1061 -y 138
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15]} -x 1045 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4} -x 1025 -y 156
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 1051 -y 124
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[23]} -x 1021 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_0[2]} -x 1013 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[0]} -x 1069 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[4]} -x 1073 -y 142
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[0]} -x 1020 -y 124
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[7]} -x 1017 -y 144
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8]} -x 1086 -y 126
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_4[11]} -x 1012 -y 141
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[10]} -x 1046 -y 139
set_location -inst_name {Controler_0/Answer_Encoder_0/un1_periph_data32_0_a2} -x 1011 -y 141
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17]} -x 1058 -y 123
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[34]} -x 1065 -y 145
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_6_0dflt} -x 1048 -y 141
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0} -x 974 -y 153
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[16]} -x 1038 -y 138
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[1]} -x 1062 -y 139
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[30]} -x 1056 -y 142
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1} -x 979 -y 153
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5]} -x 1034 -y 127
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[1]} -x 986 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0} -x 1085 -y 138
set_location -inst_name {Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0} -x 1066 -y 138
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 1052 -y 124
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[21]} -x 1028 -y 142
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4]} -x 1029 -y 123
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13]} -x 1101 -y 123
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable_RNIU4K11} -x 1064 -y 135
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable} -x 1114 -y 129
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[11]} -x 1039 -y 124
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[0]} -x 1048 -y 142
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0} -x 1012 -y 144
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[3]} -x 1029 -y 145
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35]} -x 1085 -y 132
set_location -inst_name {Controler_0/Command_Decoder_0/counter[19]} -x 1028 -y 154
set_location -inst_name {Controler_0/System_Controler_0/state_reg[0]} -x 1021 -y 145
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 1025 -y 151
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_6_2dflt} -x 1050 -y 141
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 1053 -y 124
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[2]} -x 1077 -y 139
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[1]} -x 1024 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[16]} -x 1085 -y 142
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5} -x 1023 -y 156
set_location -inst_name {Controler_0/ADI_SPI_0/write_read_buffer} -x 1067 -y 139
set_location -inst_name {Controler_0/Command_Decoder_0/counter[1]} -x 1010 -y 154
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25]} -x 971 -y 145
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17]} -x 1023 -y 130
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[6]} -x 1022 -y 136
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6]} -x 986 -y 150
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[3]} -x 1037 -y 144
set_location -inst_name {Controler_0/Command_Decoder_0/counter[2]} -x 1011 -y 154
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_i_o2[0]} -x 1026 -y 129
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20]} -x 992 -y 151
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 1024 -y 151
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[3]} -x 1033 -y 124
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11]} -x 968 -y 144
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_17} -x 1032 -y 138
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_iv_0[10]} -x 1015 -y 138
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[15]} -x 1039 -y 139
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15]} -x 966 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_22_i} -x 1070 -y 138
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[0]} -x 1031 -y 145
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[5]} -x 1017 -y 136
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17]} -x 970 -y 144
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[12]} -x 1034 -y 124
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[16]} -x 1021 -y 130
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1} -x 981 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[11]} -x 1080 -y 142
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10]} -x 1075 -y 129
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[8]} -x 1043 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[2]} -x 1042 -y 124
set_location -inst_name {Controler_0/Command_Decoder_0/counter[17]} -x 1026 -y 154
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_6_3dflt} -x 1046 -y 141
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_ID[4]} -x 1058 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2} -x 1065 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[1]} -x 1036 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[31]} -x 1112 -y 136
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[13]} -x 1034 -y 139
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[18]} -x 1033 -y 138
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[3]} -x 1016 -y 142
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34]} -x 1087 -y 132
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[1]} -x 1053 -y 135
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0} -x 1033 -y 150
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_REQ} -x 1048 -y 130
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse} -x 1046 -y 129
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[6]} -x 1040 -y 127
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[5]} -x 1043 -y 144
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4]} -x 1019 -y 150
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1} -x 980 -y 153
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[4]} -x 1079 -y 139
set_location -inst_name {Controler_0/ADI_SPI_0/busy} -x 1069 -y 139
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data24_0_a2_2} -x 1017 -y 141
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[7]} -x 1035 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_1_0[11]} -x 980 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[5]} -x 1014 -y 135
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[11]} -x 1016 -y 139
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIV2O51} -x 1051 -y 129
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[23]} -x 1026 -y 139
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 1046 -y 127
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[8]} -x 1036 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/counter[7]} -x 1075 -y 136
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[7]} -x 1024 -y 130
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[1]} -x 1024 -y 124
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[32]} -x 1062 -y 142
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable_0_a2} -x 974 -y 150
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11]} -x 1055 -y 138
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[0]} -x 1055 -y 136
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21]} -x 993 -y 150
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[36]} -x 1063 -y 145
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 1045 -y 127
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[8]} -x 1035 -y 138
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[3]} -x 1072 -y 142
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set} -x 1011 -y 145
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25]} -x 971 -y 144
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27]} -x 969 -y 144
set_location -inst_name {Controler_0/System_Controler_0/state_reg[1]} -x 1019 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[18]} -x 1087 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[22]} -x 1027 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_iv_0[12]} -x 1012 -y 138
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3]} -x 1067 -y 126
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1]} -x 1122 -y 127
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 1049 -y 124
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12]} -x 1111 -y 129
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16]} -x 1062 -y 126
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[4]} -x 1085 -y 136
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[2]} -x 1023 -y 145
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[1]} -x 1030 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/counter[6]} -x 1074 -y 136
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4]} -x 988 -y 150
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10]} -x 1046 -y 138
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18]} -x 1090 -y 126
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[4]} -x 1059 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[5]} -x 1043 -y 141
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29]} -x 1074 -y 132
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[2]} -x 1021 -y 124
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_13} -x 1029 -y 135
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[16]} -x 1038 -y 139
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1} -x 1048 -y 136
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[19]} -x 1028 -y 139
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[5]} -x 1042 -y 136
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[22]} -x 1027 -y 141
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21]} -x 1081 -y 126
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31]} -x 1053 -y 144
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2} -x 1041 -y 153
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13]} -x 1036 -y 127
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[1]} -x 1070 -y 142
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[6]} -x 1043 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer_RNO[0]} -x 1064 -y 138
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[30]} -x 1099 -y 142
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19]} -x 998 -y 150
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35]} -x 1064 -y 144
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37]} -x 1056 -y 144
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[24]} -x 1050 -y 145
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_CDb} -x 1053 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[7]} -x 1028 -y 136
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[23]} -x 1092 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_iv_0_a3_1[10]} -x 1009 -y 138
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11]} -x 1040 -y 124
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[20]} -x 1027 -y 139
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36]} -x 1067 -y 145
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36]} -x 999 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[9]} -x 1090 -y 136
set_location -inst_name {Controler_0/ADI_SPI_0/un1_state_reg_11_i_0} -x 1078 -y 138
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5]} -x 965 -y 145
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[18]} -x 1030 -y 136
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[3]} -x 1084 -y 136
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_ID[1]} -x 1046 -y 145
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/un2_communication_req} -x 1048 -y 129
set_location -inst_name {Controler_0/Command_Decoder_0/counter[5]} -x 1014 -y 154
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1} -x 983 -y 153
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[7]} -x 1088 -y 136
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11]} -x 1039 -y 123
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[17]} -x 1037 -y 139
set_location -inst_name {Controler_0/Command_Decoder_0/counter[4]} -x 1013 -y 154
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[3]} -x 1041 -y 141
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15]} -x 1039 -y 126
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse} -x 995 -y 144
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17]} -x 1025 -y 129
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[2]} -x 1071 -y 142
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10]} -x 1006 -y 150
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[9]} -x 1028 -y 124
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18} -x 1101 -y 141
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[14]} -x 1041 -y 139
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0} -x 1063 -y 135
set_location -inst_name {Controler_0/Command_Decoder_0/counter[18]} -x 1027 -y 154
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16} -x 1103 -y 141
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[5]} -x 1024 -y 136
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg[4]} -x 1008 -y 145
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2[4]} -x 1025 -y 123
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0]} -x 1009 -y 141
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15]} -x 1080 -y 132
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19]} -x 998 -y 151
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_14} -x 1035 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2} -x 1062 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[2]} -x 1083 -y 136
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[20]} -x 1020 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[19]} -x 1042 -y 139
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 1048 -y 127
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4]} -x 1055 -y 126
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6]} -x 1041 -y 127
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_ns_i_i_a2[0]} -x 981 -y 153
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[3]} -x 1070 -y 139
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4]} -x 1050 -y 135
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Fifo_Full_1_iv_0} -x 975 -y 150
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[12]} -x 1012 -y 139
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[12]} -x 1048 -y 139
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29]} -x 989 -y 150
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[6]} -x 1033 -y 135
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[0]} -x 992 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[7]} -x 1056 -y 138
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[11]} -x 1016 -y 138
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2_0_a2} -x 981 -y 150
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[20]} -x 1020 -y 141
set_location -inst_name {Controler_0/System_Controler_0/state_reg_RNO[2]} -x 1020 -y 144
set_location -inst_name {Controler_0/Command_Decoder_0/counter[10]} -x 1019 -y 154
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[3]} -x 985 -y 135
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7]} -x 994 -y 150
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[38]} -x 1058 -y 145
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4]} -x 1055 -y 123
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_4[0]} -x 1032 -y 144
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 1047 -y 127
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7]} -x 1029 -y 130
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[6]} -x 1019 -y 136
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21]} -x 1024 -y 138
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5]} -x 965 -y 144
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29]} -x 1065 -y 142
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2} -x 982 -y 153
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[17]} -x 1025 -y 130
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25]} -x 1046 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[7]} -x 1038 -y 136
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[21]} -x 1024 -y 139
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0]} -x 1020 -y 123
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27]} -x 1063 -y 141
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N} -x 1008 -y 136
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14} -x 1085 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[13]} -x 1044 -y 139
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[24]} -x 1093 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[6]} -x 1033 -y 136
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34]} -x 1066 -y 145
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34]} -x 980 -y 151
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0dflt} -x 1052 -y 141
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26]} -x 985 -y 151
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2} -x 976 -y 153
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20]} -x 992 -y 150
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15]} -x 1037 -y 127
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6]} -x 1097 -y 129
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14]} -x 1081 -y 132
set_location -inst_name {Controler_0/System_Controler_0/state_reg_ns_a2_0_a2[4]} -x 1019 -y 141
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_i_i_a2[1]} -x 1018 -y 135
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10]} -x 1043 -y 124
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2} -x 1076 -y 138
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39]} -x 1062 -y 144
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31]} -x 964 -y 144
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0]} -x 1092 -y 129
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35]} -x 976 -y 150
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37]} -x 991 -y 150
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_ID[3]} -x 1063 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[1]} -x 1082 -y 136
set_location -inst_name {Controler_0/Command_Decoder_0/Not_Decode_Value} -x 1051 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17} -x 1090 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17} -x 1090 -y 138
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0]} -x 1011 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[6]} -x 1087 -y 136
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9]} -x 1028 -y 123
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[22]} -x 1023 -y 139
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0[2]} -x 986 -y 129
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0]} -x 1117 -y 127
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[15]} -x 1039 -y 138
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[7]} -x 1031 -y 135
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector6_i} -x 1051 -y 144
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/communication_vote_vector7} -x 979 -y 150
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17]} -x 970 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[7]} -x 1023 -y 136
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0[9]} -x 1017 -y 138
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19]} -x 1030 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/counter[11]} -x 1020 -y 154
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30]} -x 1056 -y 141
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[37]} -x 1056 -y 145
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_2[0]} -x 1047 -y 135
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38]} -x 1060 -y 145
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38]} -x 1003 -y 151
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32]} -x 1060 -y 142
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32]} -x 982 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[6]} -x 1021 -y 136
set_location -inst_name {Controler_0/System_Controler_0/state_reg_RNO[4]} -x 1026 -y 144
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1]} -x 967 -y 144
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[2]} -x 1022 -y 145
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6]} -x 1040 -y 126
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[10]} -x 1015 -y 139
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_RNO[5]} -x 1017 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl} -x 1046 -y 136
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[2]} -x 1013 -y 145
set_location -inst_name {Controler_0/System_Controler_0/un4_read_signal_0_a3_3} -x 1022 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[0]} -x 1048 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[12]} -x 1048 -y 138
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27]} -x 1076 -y 132
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5]} -x 1032 -y 126
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[5]} -x 1032 -y 127
set_location -inst_name {Controler_0/ADI_SPI_0/counter[8]} -x 1076 -y 136
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[2]} -x 1052 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[13]} -x 1082 -y 142
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_ID[2]} -x 1045 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2} -x 1016 -y 141
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10]} -x 1032 -y 123
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1} -x 1032 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0_1[2]} -x 1045 -y 135
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[1]} -x 1045 -y 142
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27]} -x 1061 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[30]} -x 1111 -y 136
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[4]} -x 994 -y 136
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23]} -x 1082 -y 132
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24]} -x 973 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[0]} -x 1114 -y 135
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[4]} -x 1037 -y 141
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_6_2dflt_1} -x 1049 -y 144
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29]} -x 1064 -y 141
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_err} -x 1030 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/assert_data} -x 1051 -y 136
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 1055 -y 133
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[21]} -x 1028 -y 141
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[14]} -x 976 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[0]} -x 1038 -y 145
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2} -x 1043 -y 153
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[1]} -x 1053 -y 136
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0]} -x 977 -y 151
set_location -inst_name {Controler_0/Command_Decoder_0/counter[7]} -x 1016 -y 154
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_status_err} -x 1062 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[14]} -x 1050 -y 139
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[7]} -x 1056 -y 139
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39]} -x 987 -y 150
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[29]} -x 1064 -y 142
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20]} -x 1027 -y 138
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4]} -x 1066 -y 126
set_location -inst_name {Controler_0/Command_Decoder_0/ADCSPI_enable_cmd_i_i_a2} -x 1051 -y 141
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[2]} -x 1063 -y 139
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28]} -x 983 -y 151
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22]} -x 990 -y 151
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20]} -x 1083 -y 132
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_iv_0[14]} -x 1041 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[2]} -x 1035 -y 141
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[5]} -x 1038 -y 142
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO} -x 975 -y 153
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2]} -x 1005 -y 150
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_3[0]} -x 1034 -y 144
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18]} -x 1000 -y 150
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13]} -x 962 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[14]} -x 1083 -y 142
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO} -x 977 -y 153
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector6_i_3} -x 1057 -y 141
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30]} -x 963 -y 144
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13]} -x 962 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i} -x 1072 -y 138
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 1026 -y 151
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_CDb_RNO} -x 1008 -y 141
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/un5_communication_req} -x 1118 -y 126
set_location -inst_name {Controler_0/Command_Decoder_0/counter[29]} -x 1038 -y 154
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8]} -x 1036 -y 124
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable38} -x 1125 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[22]} -x 1091 -y 142
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO} -x 1050 -y 129
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11]} -x 968 -y 145
set_location -inst_name {Controler_0/System_Controler_0/state_reg[5]} -x 1027 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[29]} -x 1098 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0} -x 1074 -y 138
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0[7]} -x 1008 -y 138
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_1[11]} -x 974 -y 138
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13]} -x 1044 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_1[0]} -x 1036 -y 141
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable38_5} -x 1115 -y 135
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 1010 -y 151
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[1]} -x 1039 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[12]} -x 1011 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[4]} -x 1037 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[5]} -x 1020 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[8]} -x 1052 -y 139
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[4]} -x 1059 -y 139
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 1009 -y 151
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0]} -x 995 -y 150
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[20]} -x 1089 -y 142
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23]} -x 1020 -y 139
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_o3_0_a3_0[10]} -x 977 -y 138
set_location -inst_name {Controler_0/ADI_SPI_0/counter[5]} -x 1073 -y 136
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[9]} -x 1018 -y 139
set_location -inst_name {Controler_0/Command_Decoder_0/counter[13]} -x 1022 -y 154
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[4]} -x 1026 -y 135
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[9]} -x 1040 -y 144
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22]} -x 1092 -y 138
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26]} -x 1110 -y 126
set_location -inst_name {Controler_0/Command_Decoder_0/counter[27]} -x 1036 -y 154
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21]} -x 1066 -y 142
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2]} -x 1030 -y 123
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[2]} -x 986 -y 130
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable38_4} -x 1078 -y 135
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data35_0_a2} -x 981 -y 138
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28]} -x 1113 -y 126
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28]} -x 983 -y 150
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[3]} -x 1041 -y 135
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23]} -x 984 -y 150
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14]} -x 1050 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/counter[12]} -x 1021 -y 154
set_location -inst_name {Controler_0/ADI_SPI_0/counter[0]} -x 1114 -y 136
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16]} -x 1022 -y 130
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0[0]} -x 1014 -y 144
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0} -x 1049 -y 129
set_location -inst_name {Controler_0/System_Controler_0/state_reg_ns_0_a3_0_1[0]} -x 1028 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[1]} -x 1032 -y 135
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2} -x 1052 -y 129
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[2]} -x 1042 -y 144
set_location -inst_name {Controler_0/Command_Decoder_0/counter[16]} -x 1025 -y 154
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[8]} -x 1027 -y 124
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[3]} -x 1060 -y 139
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1} -x 1055 -y 129
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5]} -x 1068 -y 132
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_6_1dflt_1_1} -x 1055 -y 141
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_6_0dflt_1} -x 1047 -y 141
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_5[11]} -x 982 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/counter[14]} -x 1023 -y 154
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[2]} -x 1034 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2} -x 1079 -y 138
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1]} -x 1089 -y 126
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9]} -x 1083 -y 126
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_20} -x 1037 -y 135
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25} -x 1030 -y 156
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 1012 -y 151
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9]} -x 1001 -y 150
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[2]} -x 1034 -y 136
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38]} -x 1058 -y 144
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15]} -x 966 -y 145
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33]} -x 1057 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/sclk} -x 1068 -y 139
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10]} -x 1006 -y 151
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[5]} -x 1015 -y 142
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO} -x 1032 -y 150
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14]} -x 1004 -y 150
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1[8]} -x 1036 -y 138
set_location -inst_name {Controler_0/ADI_SPI_0/counter[2]} -x 1070 -y 136
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[6]} -x 1057 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_6_1dflt} -x 1045 -y 141
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[23]} -x 1104 -y 136
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25]} -x 1057 -y 126
set_location -inst_name {Controler_0/System_Controler_0/read_data_frame_1[0]} -x 1031 -y 139
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[3]} -x 1026 -y 130
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o3_0[23]} -x 1014 -y 141
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0_1[3]} -x 1027 -y 135
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIMU7L2} -x 1009 -y 144
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18]} -x 1030 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[26]} -x 1107 -y 136
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[1]} -x 987 -y 135
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[0]} -x 984 -y 136
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13]} -x 1038 -y 126
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 1046 -y 133
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[13]} -x 1094 -y 136
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[4]} -x 1043 -y 135
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25]} -x 1048 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[5]} -x 1042 -y 135
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8]} -x 1007 -y 150
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1} -x 995 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[3]} -x 1060 -y 138
set_location -inst_name {Controler_0/ADI_SPI_0/un1_state_reg_9_i_0} -x 1066 -y 135
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20]} -x 1047 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0} -x 1048 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[2]} -x 1052 -y 136
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[1]} -x 1032 -y 136
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14]} -x 1043 -y 127
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[16]} -x 1097 -y 136
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3_RNIQ89F1} -x 1041 -y 144
set_location -inst_name {Controler_0/Command_Decoder_0/counter[15]} -x 1024 -y 154
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 1049 -y 133
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0_1[6]} -x 1022 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[22]} -x 1103 -y 136
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 1011 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[5]} -x 1058 -y 139
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[0]} -x 1025 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_CDb} -x 1008 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i} -x 1069 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7_2} -x 1052 -y 144
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_RNO[4]} -x 1008 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[12]} -x 1081 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15} -x 1087 -y 144
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1} -x 1046 -y 130
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0} -x 1020 -y 122
set_location -inst_name {Controler_0/REGISTERS_0/memory_memory_0_0} -x 984 -y 122
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1} -x 1056 -y 149
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0} -x 1020 -y 149
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1} -x 984 -y 149
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD} -x 1044 -y 132
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]} -x 1080 -y 135
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71} -x 984 -y 153
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy} -x 1020 -y 150
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_847} -x 1009 -y 153
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]} -x 1008 -y 150
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]} -x 1068 -y 141
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]} -x 1044 -y 126
set_location -inst_name {Controler_0/ADI_SPI_0/un1_counter_s_1_848} -x 1068 -y 135
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]} -x 1044 -y 123
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0} -x 1068 -y 143
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1} -x 1080 -y 143
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2} -x 1092 -y 143
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0} -x 1080 -y 137
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1} -x 1092 -y 137
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2} -x 1104 -y 137
set_location -inst_name {Controler_0/ADI_SPI_0/un1_counter_s_1_848_CC_0} -x 1068 -y 137
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_847_CC_0} -x 1009 -y 155
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_847_CC_1} -x 1020 -y 155
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_847_CC_2} -x 1032 -y 155
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0} -x 1044 -y 134
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0} -x 1044 -y 128
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0} -x 1044 -y 125
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0} -x 984 -y 155
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0} -x 1020 -y 152
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0} -x 1008 -y 152
